Timing Analyzer report for ACDC-1v1
Fri Oct 08 11:48:24 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'
 14. Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 15. Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'
 16. Slow 1200mV 85C Model Setup: 'clockIn.localOsc'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'
 21. Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'
 22. Slow 1200mV 85C Model Hold: 'clockIn.localOsc'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'
 33. Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 34. Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'
 35. Slow 1200mV 0C Model Setup: 'clockIn.localOsc'
 36. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 38. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'
 40. Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'
 41. Slow 1200mV 0C Model Hold: 'clockIn.localOsc'
 42. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'
 51. Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'
 52. Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 53. Fast 1200mV 0C Model Setup: 'clockIn.localOsc'
 54. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'
 56. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 57. Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'
 58. Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'
 59. Fast 1200mV 0C Model Hold: 'clockIn.localOsc'
 60. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ACDC-1v1                                                ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX110DF27C7                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.46        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.4%      ;
;     Processor 3            ;   6.4%      ;
;     Processor 4            ;   4.9%      ;
;     Processors 5-8         ;   3.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ACDC.sdc      ; OK     ; Fri Oct 08 11:48:20 2021 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                                                                 ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; altera_reserved_tck                                                                                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                    ; { altera_reserved_tck }                                              ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clockIn.jcpll ; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0] ; { clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[0] } ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; Generated ; 6.250   ; 160.0 MHz ; 0.000 ; 3.125  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clockIn.jcpll ; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0] ; { clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[1] } ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; Generated ; 3.125   ; 320.0 MHz ; 0.000 ; 1.562  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; clockIn.jcpll ; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0] ; { clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[2] } ;
; clockIn.jcpll                                                                                              ; Base      ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                    ; { clockIn.jcpll }                                                    ;
; clockIn.localOsc                                                                                           ; Base      ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                    ; { clockIn.localOsc }                                                 ;
+------------------------------------------------------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; 66.57 MHz  ; 66.57 MHz       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;      ;
; 100.36 MHz ; 100.36 MHz      ; altera_reserved_tck                                                                                        ;      ;
; 188.61 MHz ; 188.61 MHz      ; clockIn.localOsc                                                                                           ;      ;
; 201.33 MHz ; 201.33 MHz      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ;      ;
; 367.51 MHz ; 367.51 MHz      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.404  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.794  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.802  ; 0.000         ;
; clockIn.localOsc                                                                                           ; 19.698 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 45.018 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.362 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 0.393 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.394 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.394 ; 0.000         ;
; clockIn.localOsc                                                                                           ; 0.397 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 94.588 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.208 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                   ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.625  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.743  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 12.118 ; 0.000         ;
; clockIn.localOsc                                                                                           ; 12.156 ; 0.000         ;
; clockIn.jcpll                                                                                              ; 12.315 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 49.719 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[61]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[39]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[37]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[36]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[20]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[13]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[5]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.404 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[0]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.627      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[45]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[29]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[25]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[23]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[22]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[21]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[18]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[17]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.412 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[4]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.618      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[48]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[46]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[42]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[41]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[34]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[32]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[27]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.436 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[16]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.094     ; 2.593      ;
; 0.460 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[3][4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.095     ; 2.568      ;
; 0.460 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[3][3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.095     ; 2.568      ;
; 0.460 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[3][0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.095     ; 2.568      ;
; 0.473 ; fastCounter64:SYS_TIME_GEN|count[0][0]  ; fastCounter64:SYS_TIME_GEN|count[0][15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.560      ;
; 0.476 ; fastCounter64:SYS_TIME_GEN|count[3][1]  ; fastCounter64:SYS_TIME_GEN|count[3][14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.108     ; 2.539      ;
; 0.494 ; fastCounter64:SYS_TIME_GEN|count[0][1]  ; fastCounter64:SYS_TIME_GEN|count[0][14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.539      ;
; 0.495 ; fastCounter64:SYS_TIME_GEN|count[3][1]  ; fastCounter64:SYS_TIME_GEN|count[3][15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.108     ; 2.520      ;
; 0.513 ; fastCounter64:SYS_TIME_GEN|count[0][1]  ; fastCounter64:SYS_TIME_GEN|count[0][15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.520      ;
; 0.561 ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; fastCounter64:SYS_TIME_GEN|count[1][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.472      ;
; 0.585 ; fastCounter64:SYS_TIME_GEN|count[0][0]  ; fastCounter64:SYS_TIME_GEN|count[0][14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.448      ;
; 0.586 ; fastCounter64:SYS_TIME_GEN|count[3][2]  ; fastCounter64:SYS_TIME_GEN|count[3][15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.108     ; 2.429      ;
; 0.590 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[43]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.095     ; 2.438      ;
; 0.590 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[30]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.095     ; 2.438      ;
; 0.590 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[26]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.095     ; 2.438      ;
; 0.590 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[24]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.095     ; 2.438      ;
; 0.604 ; fastCounter64:SYS_TIME_GEN|count[2][1]  ; fastCounter64:SYS_TIME_GEN|count[2][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.429      ;
; 0.604 ; fastCounter64:SYS_TIME_GEN|count[0][2]  ; fastCounter64:SYS_TIME_GEN|count[0][15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.429      ;
; 0.608 ; fastCounter64:SYS_TIME_GEN|count[3][1]  ; fastCounter64:SYS_TIME_GEN|count[3][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.108     ; 2.407      ;
; 0.617 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[57]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.409      ;
; 0.617 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[53]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.409      ;
; 0.617 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[52]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.409      ;
; 0.617 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[50]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.409      ;
; 0.617 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[49]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.409      ;
; 0.625 ; fastCounter64:SYS_TIME_GEN|count[1][1]  ; fastCounter64:SYS_TIME_GEN|count[1][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.091     ; 2.407      ;
; 0.626 ; fastCounter64:SYS_TIME_GEN|count[0][1]  ; fastCounter64:SYS_TIME_GEN|count[0][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.407      ;
; 0.627 ; fastCounter64:SYS_TIME_GEN|count[3][1]  ; fastCounter64:SYS_TIME_GEN|count[3][13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.108     ; 2.388      ;
; 0.629 ; fastCounter64:SYS_TIME_GEN|count[0][3]  ; fastCounter64:SYS_TIME_GEN|count[0][14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.404      ;
; 0.630 ; fastCounter64:SYS_TIME_GEN|count[0][13] ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.549     ; 1.944      ;
; 0.641 ; fastCounter64:SYS_TIME_GEN|count[0][9]  ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.091     ; 2.391      ;
; 0.645 ; fastCounter64:SYS_TIME_GEN|count[1][11] ; fastCounter64:SYS_TIME_GEN|maxCount[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.519     ; 1.959      ;
; 0.648 ; fastCounter64:SYS_TIME_GEN|count[0][3]  ; fastCounter64:SYS_TIME_GEN|count[0][15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.385      ;
; 0.655 ; fastCounter64:SYS_TIME_GEN|count[2][5]  ; fastCounter64:SYS_TIME_GEN|maxCount[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.378      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[59]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[58]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[51]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[47]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[11]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[9]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[3]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[2]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.658 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[1]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.373      ;
; 0.670 ; fastCounter64:SYS_TIME_GEN|count[1][15] ; fastCounter64:SYS_TIME_GEN|maxCount[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.519     ; 1.934      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][5]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.684 ; pulseSync:SYS_TIME_RESET|sync_latch_z   ; fastCounter64:SYS_TIME_GEN|count[2][0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.093     ; 2.346      ;
; 0.693 ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; fastCounter64:SYS_TIME_GEN|count[1][10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.340      ;
; 0.696 ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; fastCounter64:SYS_TIME_GEN|count[1][9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.337      ;
; 0.698 ; fastCounter64:SYS_TIME_GEN|count[3][2]  ; fastCounter64:SYS_TIME_GEN|count[3][14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.108     ; 2.317      ;
; 0.698 ; fastCounter64:SYS_TIME_GEN|count[0][10] ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.091     ; 2.334      ;
; 0.710 ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; fastCounter64:SYS_TIME_GEN|count[1][15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; 0.320      ; 2.733      ;
; 0.711 ; trigger:trigger_map|trig_latch_z2       ; trigger:trigger_map|timestamp_z[40]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.322      ;
; 0.713 ; fastCounter64:SYS_TIME_GEN|count[0][8]  ; fastCounter64:SYS_TIME_GEN|maxCount[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.091     ; 2.319      ;
; 0.716 ; fastCounter64:SYS_TIME_GEN|count[0][2]  ; fastCounter64:SYS_TIME_GEN|count[0][14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.317      ;
; 0.716 ; fastCounter64:SYS_TIME_GEN|count[1][0]  ; fastCounter64:SYS_TIME_GEN|count[1][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.091     ; 2.316      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[61]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[39]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[37]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[36]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[20]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[13]     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[5]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; trigger:trigger_map|trig_latch_z        ; trigger:trigger_map|timestamp_z[0]      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.092     ; 2.314      ;
; 0.717 ; fastCounter64:SYS_TIME_GEN|count[2][0]  ; fastCounter64:SYS_TIME_GEN|count[2][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.316      ;
; 0.717 ; fastCounter64:SYS_TIME_GEN|count[0][0]  ; fastCounter64:SYS_TIME_GEN|count[0][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.090     ; 2.316      ;
; 0.718 ; fastCounter64:SYS_TIME_GEN|count[3][2]  ; fastCounter64:SYS_TIME_GEN|count[3][13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.108     ; 2.297      ;
; 0.725 ; fastCounter64:SYS_TIME_GEN|count[2][9]  ; fastCounter64:SYS_TIME_GEN|count[2][12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.517     ; 1.881      ;
; 0.725 ; fastCounter64:SYS_TIME_GEN|count[1][13] ; fastCounter64:SYS_TIME_GEN|maxCount[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.519     ; 1.879      ;
+-------+-----------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.794 ; trigger:trigger_map|timestamp_z[55]          ; trigger:trigger_map|timestamp[55]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.668     ; 1.661      ;
; 0.803 ; trigger:trigger_map|timestamp_z[60]          ; trigger:trigger_map|timestamp[60]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.668     ; 1.652      ;
; 0.807 ; trigger:trigger_map|timestamp_z[54]          ; trigger:trigger_map|timestamp[54]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.667     ; 1.649      ;
; 0.999 ; trigger:trigger_map|beamgate_timestamp_z[33] ; trigger:trigger_map|beamgate_timestamp[33] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.648     ; 1.476      ;
; 1.027 ; trigger:trigger_map|timestamp_z[38]          ; trigger:trigger_map|timestamp[38]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.671     ; 1.425      ;
; 1.091 ; trigger:trigger_map|timestamp_z[62]          ; trigger:trigger_map|timestamp[62]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.829      ;
; 1.168 ; trigger:trigger_map|timestamp_z[33]          ; trigger:trigger_map|timestamp[33]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.674     ; 1.281      ;
; 1.199 ; trigger:trigger_map|timestamp_z[35]          ; trigger:trigger_map|timestamp[35]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.669     ; 1.255      ;
; 1.201 ; trigger:trigger_map|beamgate_timestamp_z[35] ; trigger:trigger_map|beamgate_timestamp[35] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.636     ; 1.286      ;
; 1.202 ; trigger:trigger_map|beamgate_timestamp_z[38] ; trigger:trigger_map|beamgate_timestamp[38] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.636     ; 1.285      ;
; 1.228 ; trigger:trigger_map|beamgate_timestamp_z[58] ; trigger:trigger_map|beamgate_timestamp[58] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.636     ; 1.259      ;
; 1.231 ; trigger:trigger_map|beamgate_timestamp_z[55] ; trigger:trigger_map|beamgate_timestamp[55] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.625     ; 1.267      ;
; 1.231 ; trigger:trigger_map|beamgate_timestamp_z[53] ; trigger:trigger_map|beamgate_timestamp[53] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.625     ; 1.267      ;
; 1.233 ; trigger:trigger_map|beamgate_timestamp_z[25] ; trigger:trigger_map|beamgate_timestamp[25] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.636     ; 1.254      ;
; 1.237 ; trigger:trigger_map|beamgate_timestamp_z[54] ; trigger:trigger_map|beamgate_timestamp[54] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.625     ; 1.261      ;
; 1.237 ; trigger:trigger_map|beamgate_timestamp_z[5]  ; trigger:trigger_map|beamgate_timestamp[5]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.625     ; 1.261      ;
; 1.239 ; trigger:trigger_map|beamgate_timestamp_z[51] ; trigger:trigger_map|beamgate_timestamp[51] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.625     ; 1.259      ;
; 1.250 ; trigger:trigger_map|timestamp_z[48]          ; trigger:trigger_map|timestamp[48]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.198     ; 1.675      ;
; 1.261 ; trigger:trigger_map|timestamp_z[7]           ; trigger:trigger_map|timestamp[7]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.659      ;
; 1.279 ; trigger:trigger_map|beamgate_timestamp_z[8]  ; trigger:trigger_map|beamgate_timestamp[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.211     ; 1.633      ;
; 1.280 ; trigger:trigger_map|timestamp_z[53]          ; trigger:trigger_map|timestamp[53]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.202     ; 1.641      ;
; 1.287 ; trigger:trigger_map|beamgate_timestamp_z[57] ; trigger:trigger_map|beamgate_timestamp[57] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.603     ; 1.233      ;
; 1.290 ; trigger:trigger_map|beamgate_timestamp_z[34] ; trigger:trigger_map|beamgate_timestamp[34] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.213     ; 1.620      ;
; 1.290 ; trigger:trigger_map|timestamp_z[56]          ; trigger:trigger_map|timestamp[56]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.633      ;
; 1.296 ; trigger:trigger_map|timestamp_z[6]           ; trigger:trigger_map|timestamp[6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.624      ;
; 1.298 ; trigger:trigger_map|timestamp_z[50]          ; trigger:trigger_map|timestamp[50]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.196     ; 1.629      ;
; 1.299 ; trigger:trigger_map|timestamp_z[52]          ; trigger:trigger_map|timestamp[52]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.196     ; 1.628      ;
; 1.304 ; trigger:trigger_map|timestamp_z[49]          ; trigger:trigger_map|timestamp[49]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.202     ; 1.617      ;
; 1.309 ; trigger:trigger_map|beamgate_timestamp_z[23] ; trigger:trigger_map|beamgate_timestamp[23] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.214     ; 1.600      ;
; 1.310 ; trigger:trigger_map|beamgate_timestamp_z[19] ; trigger:trigger_map|beamgate_timestamp[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.641     ; 1.172      ;
; 1.312 ; trigger:trigger_map|timestamp_z[14]          ; trigger:trigger_map|timestamp[14]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.201     ; 1.610      ;
; 1.312 ; trigger:trigger_map|beamgate_timestamp_z[60] ; trigger:trigger_map|beamgate_timestamp[60] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.641     ; 1.170      ;
; 1.327 ; trigger:trigger_map|timestamp_z[5]           ; trigger:trigger_map|timestamp[5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.208     ; 1.588      ;
; 1.335 ; trigger:trigger_map|beamgate_timestamp_z[28] ; trigger:trigger_map|beamgate_timestamp[28] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.641     ; 1.147      ;
; 1.345 ; trigger:trigger_map|beamgate_timestamp_z[20] ; trigger:trigger_map|beamgate_timestamp[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.210     ; 1.568      ;
; 1.354 ; trigger:trigger_map|beamgate_timestamp_z[49] ; trigger:trigger_map|beamgate_timestamp[49] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.602     ; 1.167      ;
; 1.365 ; trigger:trigger_map|timestamp_z[9]           ; trigger:trigger_map|timestamp[9]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.206     ; 1.552      ;
; 1.371 ; trigger:trigger_map|timestamp_z[44]          ; trigger:trigger_map|timestamp[44]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.543      ;
; 1.373 ; trigger:trigger_map|timestamp_z[37]          ; trigger:trigger_map|timestamp[37]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.205     ; 1.545      ;
; 1.377 ; trigger:trigger_map|timestamp_z[36]          ; trigger:trigger_map|timestamp[36]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.210     ; 1.536      ;
; 1.379 ; trigger:trigger_map|beamgate_timestamp_z[52] ; trigger:trigger_map|beamgate_timestamp[52] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.602     ; 1.142      ;
; 1.381 ; trigger:trigger_map|beamgate_timestamp_z[50] ; trigger:trigger_map|beamgate_timestamp[50] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.602     ; 1.140      ;
; 1.382 ; trigger:trigger_map|beamgate_timestamp_z[63] ; trigger:trigger_map|beamgate_timestamp[63] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.208     ; 1.533      ;
; 1.385 ; trigger:trigger_map|timestamp_z[4]           ; trigger:trigger_map|timestamp[4]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.529      ;
; 1.388 ; trigger:trigger_map|timestamp_z[13]          ; trigger:trigger_map|timestamp[13]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.208     ; 1.527      ;
; 1.389 ; trigger:trigger_map|timestamp_z[61]          ; trigger:trigger_map|timestamp[61]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.207     ; 1.527      ;
; 1.389 ; trigger:trigger_map|beamgate_timestamp_z[40] ; trigger:trigger_map|beamgate_timestamp[40] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.210     ; 1.524      ;
; 1.389 ; trigger:trigger_map|timestamp_z[0]           ; trigger:trigger_map|timestamp[0]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.208     ; 1.526      ;
; 1.408 ; trigger:trigger_map|timestamp_z[12]          ; trigger:trigger_map|timestamp[12]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.506      ;
; 1.417 ; trigger:trigger_map|beamgate_timestamp_z[0]  ; trigger:trigger_map|beamgate_timestamp[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.212     ; 1.494      ;
; 1.442 ; trigger:trigger_map|beamgate_timestamp_z[36] ; trigger:trigger_map|beamgate_timestamp[36] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.472      ;
; 1.455 ; trigger:trigger_map|beamgate_timestamp_z[18] ; trigger:trigger_map|beamgate_timestamp[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.214     ; 1.454      ;
; 1.466 ; trigger:trigger_map|beamgate_timestamp_z[37] ; trigger:trigger_map|beamgate_timestamp[37] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.448      ;
; 1.480 ; trigger:trigger_map|beamgate_timestamp_z[43] ; trigger:trigger_map|beamgate_timestamp[43] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.198     ; 1.445      ;
; 1.482 ; trigger:trigger_map|beamgate_timestamp_z[4]  ; trigger:trigger_map|beamgate_timestamp[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.214     ; 1.427      ;
; 1.490 ; trigger:trigger_map|beamgate_timestamp_z[7]  ; trigger:trigger_map|beamgate_timestamp[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.424      ;
; 1.503 ; trigger:trigger_map|beamgate_timestamp_z[17] ; trigger:trigger_map|beamgate_timestamp[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.208     ; 1.412      ;
; 1.508 ; trigger:trigger_map|beamgate_timestamp_z[3]  ; trigger:trigger_map|beamgate_timestamp[3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.412      ;
; 1.514 ; trigger:trigger_map|beamgate_timestamp_z[24] ; trigger:trigger_map|beamgate_timestamp[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.400      ;
; 1.515 ; trigger:trigger_map|timestamp_z[20]          ; trigger:trigger_map|timestamp[20]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.210     ; 1.398      ;
; 1.528 ; trigger:trigger_map|beamgate_timestamp_z[11] ; trigger:trigger_map|beamgate_timestamp[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.392      ;
; 1.532 ; trigger:trigger_map|beamgate_timestamp_z[31] ; trigger:trigger_map|beamgate_timestamp[31] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.208     ; 1.383      ;
; 1.533 ; trigger:trigger_map|beamgate_timestamp_z[21] ; trigger:trigger_map|beamgate_timestamp[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.381      ;
; 1.554 ; trigger:trigger_map|timestamp_z[1]           ; trigger:trigger_map|timestamp[1]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.206     ; 1.363      ;
; 1.555 ; trigger:trigger_map|timestamp_z[39]          ; trigger:trigger_map|timestamp[39]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.205     ; 1.363      ;
; 1.560 ; trigger:trigger_map|beamgate_timestamp_z[39] ; trigger:trigger_map|beamgate_timestamp[39] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.201     ; 1.362      ;
; 1.565 ; trigger:trigger_map|timestamp_z[17]          ; trigger:trigger_map|timestamp[17]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.354      ;
; 1.566 ; trigger:trigger_map|timestamp_z[28]          ; trigger:trigger_map|timestamp[28]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.205     ; 1.352      ;
; 1.578 ; trigger:trigger_map|timestamp_z[31]          ; trigger:trigger_map|timestamp[31]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.341      ;
; 1.579 ; trigger:trigger_map|timestamp_z[63]          ; trigger:trigger_map|timestamp[63]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.340      ;
; 1.581 ; trigger:trigger_map|beamgate_timestamp_z[62] ; trigger:trigger_map|beamgate_timestamp[62] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.333      ;
; 1.583 ; trigger:trigger_map|beamgate_timestamp_z[44] ; trigger:trigger_map|beamgate_timestamp[44] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.210     ; 1.330      ;
; 1.584 ; trigger:trigger_map|beamgate_timestamp_z[16] ; trigger:trigger_map|beamgate_timestamp[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.339      ;
; 1.588 ; trigger:trigger_map|timestamp_z[51]          ; trigger:trigger_map|timestamp[51]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.331      ;
; 1.594 ; trigger:trigger_map|timestamp_z[25]          ; trigger:trigger_map|timestamp[25]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.325      ;
; 1.595 ; trigger:trigger_map|timestamp_z[22]          ; trigger:trigger_map|timestamp[22]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.324      ;
; 1.595 ; trigger:trigger_map|timestamp_z[10]          ; trigger:trigger_map|timestamp[10]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.205     ; 1.323      ;
; 1.598 ; trigger:trigger_map|timestamp_z[29]          ; trigger:trigger_map|timestamp[29]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.321      ;
; 1.599 ; trigger:trigger_map|timestamp_z[19]          ; trigger:trigger_map|timestamp[19]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.320      ;
; 1.600 ; trigger:trigger_map|timestamp_z[3]           ; trigger:trigger_map|timestamp[3]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.319      ;
; 1.604 ; trigger:trigger_map|timestamp_z[57]          ; trigger:trigger_map|timestamp[57]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.202     ; 1.317      ;
; 1.607 ; trigger:trigger_map|timestamp_z[2]           ; trigger:trigger_map|timestamp[2]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.313      ;
; 1.612 ; trigger:trigger_map|beamgate_timestamp_z[56] ; trigger:trigger_map|beamgate_timestamp[56] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.308      ;
; 1.613 ; trigger:trigger_map|timestamp_z[8]           ; trigger:trigger_map|timestamp[8]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.307      ;
; 1.618 ; trigger:trigger_map|timestamp_z[18]          ; trigger:trigger_map|timestamp[18]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.301      ;
; 1.621 ; trigger:trigger_map|timestamp_z[15]          ; trigger:trigger_map|timestamp[15]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.298      ;
; 1.627 ; trigger:trigger_map|timestamp_z[16]          ; trigger:trigger_map|timestamp[16]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.293      ;
; 1.631 ; trigger:trigger_map|timestamp_z[58]          ; trigger:trigger_map|timestamp[58]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.288      ;
; 1.632 ; trigger:trigger_map|beamgate_timestamp_z[48] ; trigger:trigger_map|beamgate_timestamp[48] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.291      ;
; 1.634 ; trigger:trigger_map|beamgate_timestamp_z[41] ; trigger:trigger_map|beamgate_timestamp[41] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.289      ;
; 1.636 ; trigger:trigger_map|timestamp_z[46]          ; trigger:trigger_map|timestamp[46]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.287      ;
; 1.645 ; trigger:trigger_map|beamgate_timestamp_z[45] ; trigger:trigger_map|beamgate_timestamp[45] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.194     ; 1.284      ;
; 1.654 ; trigger:trigger_map|beamgate_timestamp_z[42] ; trigger:trigger_map|beamgate_timestamp[42] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.207     ; 1.262      ;
; 1.659 ; trigger:trigger_map|beamgate_timestamp_z[14] ; trigger:trigger_map|beamgate_timestamp[14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.204     ; 1.260      ;
; 1.662 ; trigger:trigger_map|beamgate_timestamp_z[32] ; trigger:trigger_map|beamgate_timestamp[32] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.261      ;
; 1.667 ; trigger:trigger_map|beamgate_timestamp_z[47] ; trigger:trigger_map|beamgate_timestamp[47] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.256      ;
; 1.672 ; trigger:trigger_map|beamgate_timestamp_z[9]  ; trigger:trigger_map|beamgate_timestamp[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.209     ; 1.242      ;
; 1.677 ; trigger:trigger_map|beamgate_timestamp_z[27] ; trigger:trigger_map|beamgate_timestamp[27] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.200     ; 1.246      ;
; 1.687 ; trigger:trigger_map|beamgate_timestamp_z[13] ; trigger:trigger_map|beamgate_timestamp[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.195     ; 1.241      ;
; 1.687 ; trigger:trigger_map|beamgate_timestamp_z[2]  ; trigger:trigger_map|beamgate_timestamp[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.203     ; 1.233      ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                 ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.802 ; synchronousRx_8b10b:serialRx_map|serialIn_z2              ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.231     ; 2.090      ;
; 1.024 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x            ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.231     ; 1.868      ;
; 1.108 ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31          ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.231     ; 1.784      ;
; 1.283 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.877      ;
; 1.302 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.858      ;
; 1.356 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.809      ;
; 1.367 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.798      ;
; 1.395 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.769      ;
; 1.406 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.758      ;
; 1.423 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.741      ;
; 1.434 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.730      ;
; 1.436 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.724      ;
; 1.443 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.713      ;
; 1.443 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.713      ;
; 1.445 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.711      ;
; 1.445 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.711      ;
; 1.445 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.715      ;
; 1.464 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.696      ;
; 1.477 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.687      ;
; 1.482 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.678      ;
; 1.488 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.672      ;
; 1.488 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.676      ;
; 1.499 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.661      ;
; 1.499 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.665      ;
; 1.501 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.659      ;
; 1.518 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.646      ;
; 1.527 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.638      ;
; 1.539 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.087     ; 4.622      ;
; 1.539 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.087     ; 4.622      ;
; 1.541 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.087     ; 4.620      ;
; 1.541 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.087     ; 4.620      ;
; 1.558 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.606      ;
; 1.565 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.595      ;
; 1.565 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.595      ;
; 1.567 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.593      ;
; 1.567 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.593      ;
; 1.594 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.570      ;
; 1.598 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.562      ;
; 1.604 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.560      ;
; 1.605 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.551      ;
; 1.605 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.551      ;
; 1.606 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.554      ;
; 1.606 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.554      ;
; 1.607 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.549      ;
; 1.607 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.549      ;
; 1.608 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.552      ;
; 1.608 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.552      ;
; 1.623 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.541      ;
; 1.635 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.525      ;
; 1.642 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.514      ;
; 1.642 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.514      ;
; 1.644 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.512      ;
; 1.644 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.512      ;
; 1.648 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.516      ;
; 1.652 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.512      ;
; 1.659 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.501      ;
; 1.659 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.501      ;
; 1.659 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.501      ;
; 1.660 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.500      ;
; 1.660 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.500      ;
; 1.661 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.499      ;
; 1.661 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.499      ;
; 1.662 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.498      ;
; 1.662 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.498      ;
; 1.671 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.485      ;
; 1.671 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.485      ;
; 1.673 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.483      ;
; 1.673 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.092     ; 4.483      ;
; 1.698 ; synchronousRx_8b10b:serialRx_map|symbol_valid_y           ; synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.211     ; 1.214      ;
; 1.739 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.421      ;
; 1.739 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.421      ;
; 1.740 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.420      ;
; 1.742 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.418      ;
; 1.743 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.417      ;
; 1.748 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.416      ;
; 1.757 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.407      ;
; 1.759 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.405      ;
; 1.764 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.396      ;
; 1.764 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.396      ;
; 1.766 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.394      ;
; 1.766 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.394      ;
; 1.793 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.371      ;
; 1.804 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.360      ;
; 1.827 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.337      ;
; 1.832 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.333      ;
; 1.833 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.332      ;
; 1.833 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.332      ;
; 1.836 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.329      ;
; 1.837 ; synchronousRx_8b10b:serialRx_map|rxBit                    ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.328      ;
; 1.838 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10] ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.326      ;
; 1.861 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.303      ;
; 1.861 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.303      ;
; 1.862 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.302      ;
; 1.864 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.300      ;
; 1.865 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.299      ;
; 1.899 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.265      ;
; 1.900 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.264      ;
; 1.900 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.084     ; 4.264      ;
; 1.901 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.259      ;
; 1.901 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.088     ; 4.259      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockIn.localOsc'                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 19.698 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.990      ;
; 19.797 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.891      ;
; 19.824 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.864      ;
; 19.831 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.857      ;
; 19.931 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.757      ;
; 20.095 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.593      ;
; 20.225 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.463      ;
; 20.260 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.428      ;
; 20.586 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.102      ;
; 20.650 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.310     ; 3.038      ;
; 20.781 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.126      ;
; 20.782 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.125      ;
; 20.782 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.125      ;
; 20.783 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.124      ;
; 20.880 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.027      ;
; 20.881 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.026      ;
; 20.881 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.026      ;
; 20.882 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 4.025      ;
; 20.917 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.990      ;
; 20.917 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.990      ;
; 20.917 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.990      ;
; 20.918 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.989      ;
; 20.919 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.988      ;
; 20.919 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.988      ;
; 20.922 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.985      ;
; 20.923 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.984      ;
; 20.924 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.983      ;
; 20.924 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.983      ;
; 20.924 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.983      ;
; 20.925 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.982      ;
; 20.926 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.981      ;
; 21.014 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.893      ;
; 21.015 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.892      ;
; 21.015 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.892      ;
; 21.016 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.891      ;
; 21.016 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.891      ;
; 21.018 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.889      ;
; 21.021 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.886      ;
; 21.022 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.885      ;
; 21.023 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.884      ;
; 21.043 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.864      ;
; 21.045 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.862      ;
; 21.048 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.859      ;
; 21.049 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.858      ;
; 21.050 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.857      ;
; 21.050 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.857      ;
; 21.052 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.855      ;
; 21.055 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.852      ;
; 21.056 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.851      ;
; 21.057 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.850      ;
; 21.150 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.757      ;
; 21.152 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.755      ;
; 21.155 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.752      ;
; 21.156 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.751      ;
; 21.157 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.750      ;
; 21.188 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.719      ;
; 21.188 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.719      ;
; 21.189 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.718      ;
; 21.190 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.717      ;
; 21.314 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.593      ;
; 21.316 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.591      ;
; 21.318 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.589      ;
; 21.318 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.589      ;
; 21.319 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.588      ;
; 21.319 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.588      ;
; 21.320 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.587      ;
; 21.320 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.587      ;
; 21.321 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.586      ;
; 21.343 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.564      ;
; 21.344 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.563      ;
; 21.344 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.563      ;
; 21.345 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.562      ;
; 21.346 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.561      ;
; 21.444 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.463      ;
; 21.445 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.462      ;
; 21.446 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.461      ;
; 21.449 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.458      ;
; 21.450 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.457      ;
; 21.451 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.456      ;
; 21.472 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.435      ;
; 21.479 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.428      ;
; 21.479 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.428      ;
; 21.481 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.426      ;
; 21.484 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.423      ;
; 21.485 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.422      ;
; 21.486 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.421      ;
; 21.579 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.328      ;
; 21.649 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.258      ;
; 21.650 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.257      ;
; 21.650 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.257      ;
; 21.651 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.256      ;
; 21.713 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.194      ;
; 21.714 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.193      ;
; 21.714 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.193      ;
; 21.715 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.192      ;
; 21.743 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.164      ;
; 21.805 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.102      ;
; 21.808 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.099      ;
; 21.810 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.097      ;
; 21.811 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.091     ; 3.096      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.913      ;
; 45.113 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 4.810      ;
; 45.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 4.790      ;
; 45.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.561      ;
; 45.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.530      ;
; 45.536 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 4.416      ;
; 45.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 4.371      ;
; 45.575 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.039     ; 4.384      ;
; 45.585 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.044     ; 4.369      ;
; 45.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.313      ;
; 45.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.297      ;
; 45.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 4.281      ;
; 45.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.256      ;
; 45.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.070      ;
; 45.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.974      ;
; 46.150 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 3.792      ;
; 46.297 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.038     ; 3.663      ;
; 46.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 3.410      ;
; 46.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 3.369      ;
; 46.608 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 3.326      ;
; 46.698 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 3.229      ;
; 46.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.193      ;
; 46.792 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 3.143      ;
; 47.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 2.859      ;
; 47.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.752      ;
; 47.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 2.744      ;
; 47.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 2.238      ;
; 47.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.054      ;
; 47.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 2.004      ;
; 47.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 1.995      ;
; 93.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.596      ;
; 93.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.592      ;
; 93.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.591      ;
; 93.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.580      ;
; 93.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.580      ;
; 93.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.566      ;
; 93.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.563      ;
; 93.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.559      ;
; 93.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.547      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.554      ;
; 93.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.543      ;
; 93.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.542      ;
; 93.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.562      ;
; 93.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.561      ;
; 93.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.531      ;
; 93.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.531      ;
; 93.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.549      ;
; 93.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.548      ;
; 93.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.545      ;
; 93.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.517      ;
; 93.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.542      ;
; 93.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.541      ;
; 93.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.514      ;
; 93.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.540      ;
; 93.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.540      ;
; 93.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.539      ;
; 93.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.537      ;
; 93.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.510      ;
; 93.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.534      ;
; 93.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 6.505      ;
; 93.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.513      ;
; 93.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.512      ;
; 93.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.500      ;
; 93.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.499      ;
; 93.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.496      ;
; 93.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.493      ;
; 93.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.492      ;
; 93.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.491      ;
; 93.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.491      ;
; 93.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.490      ;
; 93.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.488      ;
; 93.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.485      ;
; 93.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.306      ;
; 93.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.306      ;
; 93.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.301      ;
; 93.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.294      ;
; 93.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.285      ;
; 93.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.306      ;
; 93.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.282      ;
; 93.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.278      ;
; 93.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.256      ;
; 93.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.254      ;
; 93.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.252      ;
; 93.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.271      ;
; 93.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.292      ;
; 93.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.248      ;
; 93.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.270      ;
; 93.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.290      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.245      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.257      ;
; 93.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.257      ;
; 93.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.287      ;
; 93.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.242      ;
; 93.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.252      ;
; 93.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.260      ;
; 93.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.238      ;
; 93.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.258      ;
; 93.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.280      ;
; 93.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.278      ;
; 93.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.277      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                                                                ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|sample_wrAddr[0] ; PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.441      ; 1.025      ;
; 0.375 ; trigger:trigger_map|frameType[0]                                                   ; trigger:trigger_map|frameType[0]                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|enc_kin                                           ; synchronousTx_8b10b:serialTx_map|enc_kin                                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[13]                                         ; dataHandler:dataHandler_map|ramAddress[13]                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[12]                                         ; dataHandler:dataHandler_map|ramAddress[12]                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[11]                                         ; dataHandler:dataHandler_map|ramAddress[11]                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[10]                                         ; dataHandler:dataHandler_map|ramAddress[10]                                                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[9]                                          ; dataHandler:dataHandler_map|ramAddress[9]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[8]                                          ; dataHandler:dataHandler_map|ramAddress[8]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[7]                                          ; dataHandler:dataHandler_map|ramAddress[7]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[6]                                          ; dataHandler:dataHandler_map|ramAddress[6]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[5]                                          ; dataHandler:dataHandler_map|ramAddress[5]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[4]                                          ; dataHandler:dataHandler_map|ramAddress[4]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[3]                                          ; dataHandler:dataHandler_map|ramAddress[3]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[2]                                          ; dataHandler:dataHandler_map|ramAddress[2]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[1]                                          ; dataHandler:dataHandler_map|ramAddress[1]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|ramAddress[0]                                          ; dataHandler:dataHandler_map|ramAddress[0]                                                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:frameID_done                             ; dataHandler:dataHandler_map|\DATA_HANDLER:frameID_done                                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:state.WAIT_FOR_REQUEST                   ; dataHandler:dataHandler_map|\DATA_HANDLER:state.WAIT_FOR_REQUEST                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; dataHandler:dataHandler_map|\DATA_HANDLER:state.DATA_ACK                           ; dataHandler:dataHandler_map|\DATA_HANDLER:state.DATA_ACK                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[8]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[8]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[9]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[9]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[10]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[10]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[11]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[11]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[12]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[12]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[13]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[13]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[14]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[14]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[15]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[15]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[16]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[16]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:serial_tx_ack_flag            ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:serial_tx_ack_flag                                                                                                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:state.WAIT_FOR_DATA_ACK       ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:state.WAIT_FOR_DATA_ACK                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[1]                                       ; trigger:trigger_map|\RATE_COUNT_GEN:count[1]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[7]                                       ; trigger:trigger_map|\RATE_COUNT_GEN:count[7]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[6]                                       ; trigger:trigger_map|\RATE_COUNT_GEN:count[6]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[11]                                      ; trigger:trigger_map|\RATE_COUNT_GEN:count[11]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[8]                                       ; trigger:trigger_map|\RATE_COUNT_GEN:count[8]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[9]                                       ; trigger:trigger_map|\RATE_COUNT_GEN:count[9]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[10]                                      ; trigger:trigger_map|\RATE_COUNT_GEN:count[10]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[12]                                      ; trigger:trigger_map|\RATE_COUNT_GEN:count[12]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|\RATE_COUNT_GEN:count[13]                                      ; trigger:trigger_map|\RATE_COUNT_GEN:count[13]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[5]                  ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[5]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[3]                    ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[3]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[3]                  ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[3]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[1]                    ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[1]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[1]                  ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[1]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[0]                    ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[0]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[0]                  ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[0]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[2]                    ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[2]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[2]                  ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[2]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[30]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[30]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[29]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[29]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[28]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[28]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[27]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[27]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[26]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[26]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[24]                ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[24]                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[7]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[7]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[6]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[6]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[5]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[5]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[4]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[4]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[3]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[3]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[2]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[2]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[1]                 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[1]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|psec_trig_clear                                                ; trigger:trigger_map|psec_trig_clear                                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|readClock        ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|readClock                                                                                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[31]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[31]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[30]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[30]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[26]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[26]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[25]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[25]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[24]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[24]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[23]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[23]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[22]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[22]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[21]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[21]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[20]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[20]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[19]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[19]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[18]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[18]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[0]          ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[0]                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[17]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[17]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[16]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[16]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[11]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[11]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[10]         ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[10]                                                                                                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[9]          ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[9]                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[8]          ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[8]                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[3]          ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[3]                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[1]          ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[1]                                                                                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[6]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[6]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|ppsCount[30]                                                   ; trigger:trigger_map|ppsCount[30]                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[7]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[7]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[5]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[5]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|ppsCount[29]                                                   ; trigger:trigger_map|ppsCount[29]                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[3]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[3]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[2]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[2]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[4]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[4]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|ppsCount[26]                                                   ; trigger:trigger_map|ppsCount[26]                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|eventCount[27]                                                 ; trigger:trigger_map|eventCount[27]                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[1]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[1]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[0]                   ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[0]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|eventCount[24]                                                 ; trigger:trigger_map|eventCount[24]                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; trigger:trigger_map|eventCount[21]                                                 ; trigger:trigger_map|eventCount[21]                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 0.669      ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.399 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                       ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                       ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                            ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                   ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.394 ; trigger:trigger_map|beamGate                                           ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; trigger:trigger_map|\DEMUX:t[0]                                        ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; trigger:trigger_map|\DEMUX:t[1]                                        ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[4]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.400 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.674      ;
; 0.426 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[19]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.699      ;
; 0.436 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.709      ;
; 0.441 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.714      ;
; 0.444 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.718      ;
; 0.446 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.720      ;
; 0.446 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.720      ;
; 0.450 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_align_error_y     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.724      ;
; 0.452 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.725      ;
; 0.454 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_valid_y           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.728      ;
; 0.458 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.732      ;
; 0.463 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.736      ;
; 0.464 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.737      ;
; 0.600 ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch_z ; synchronousRx_8b10b:serialRx_map|rxBit_valid              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.874      ;
; 0.600 ; trigger:trigger_map|\DEMUX:bg_z_OTERM1                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.873      ;
; 0.623 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:bg_z_OTERM1                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.898      ;
; 0.625 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.898      ;
; 0.626 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.899      ;
; 0.645 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.919      ;
; 0.647 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.920      ;
; 0.650 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.924      ;
; 0.653 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 0.927      ;
; 0.664 ; trigger:trigger_map|Add3~2_OTERM75                                     ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.939      ;
; 0.672 ; trigger:trigger_map|\DEMUX:bg_z_OTERM7                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.947      ;
; 0.680 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.953      ;
; 0.693 ; trigger:trigger_map|Add3~0_OTERM23                                     ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 0.968      ;
; 0.698 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 0.971      ;
; 0.739 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.012      ;
; 0.754 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.027      ;
; 0.765 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.038      ;
; 0.778 ; commandHandler:cmd_handler_map|trigSetup.mode[1]                       ; trigger:trigger_map|mode_z[1]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.215      ; 1.199      ;
; 0.788 ; commandHandler:cmd_handler_map|trigSetup.mode[2]                       ; trigger:trigger_map|mode_z[2]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.215      ; 1.209      ;
; 0.793 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.067      ;
; 0.798 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.072      ;
; 0.799 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.072      ;
; 0.808 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.082      ;
; 0.823 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.097      ;
; 0.826 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[14]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.099      ;
; 0.834 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.108      ;
; 0.838 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.112      ;
; 0.838 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.112      ;
; 0.846 ; trigger:trigger_map|\DEMUX:bg_z_OTERM5                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.119      ;
; 0.849 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 1.124      ;
; 0.851 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 1.126      ;
; 0.855 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.128      ;
; 0.856 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|Add3~16_OTERM63                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.092      ; 1.134      ;
; 0.857 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.130      ;
; 0.875 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.148      ;
; 0.915 ; commandHandler:cmd_handler_map|trigSetup.mode[3]                       ; trigger:trigger_map|mode_z[3]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.215      ; 1.336      ;
; 0.924 ; trigger:trigger_map|beamGate_narrow                                    ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 1.199      ;
; 0.983 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.257      ;
; 0.983 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.257      ;
; 0.984 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.258      ;
; 0.986 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.260      ;
; 1.003 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.277      ;
; 1.004 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.278      ;
; 1.007 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.281      ;
; 1.007 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.281      ;
; 1.008 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.282      ;
; 1.017 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                     ; synchronousRx_8b10b:serialRx_map|symbol_valid_y           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.291      ;
; 1.026 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.299      ;
; 1.030 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.303      ;
; 1.042 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 1.317      ;
; 1.042 ; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch_z       ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.316      ;
; 1.042 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.315      ;
; 1.042 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.316      ;
; 1.043 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.092      ; 1.321      ;
; 1.046 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.320      ;
; 1.054 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.087      ; 1.327      ;
; 1.062 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.092      ; 1.340      ;
; 1.063 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.337      ;
; 1.065 ; trigger:trigger_map|\DEMUX:t[0]                                        ; trigger:trigger_map|Add3~0_OTERM23                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 1.340      ;
; 1.070 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.344      ;
; 1.080 ; trigger:trigger_map|\DEMUX:t[2]                                        ; trigger:trigger_map|\DEMUX:t[2]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 1.355      ;
; 1.097 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.091      ; 1.374      ;
; 1.100 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.091      ; 1.377      ;
; 1.100 ; trigger:trigger_map|\DEMUX:t[1]                                        ; trigger:trigger_map|Add3~2_OTERM75                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.089      ; 1.375      ;
; 1.113 ; trigger:trigger_map|Add3~14_OTERM65                                    ; trigger:trigger_map|LessThan2~1_OTERM59                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.086      ; 1.385      ;
; 1.116 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.390      ;
; 1.118 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.392      ;
; 1.118 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.091      ; 1.395      ;
; 1.120 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.088      ; 1.394      ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.394 ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.669      ;
; 0.399 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.674      ;
; 0.422 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.697      ;
; 0.429 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x      ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.704      ;
; 0.523 ; fastCounter64:SYS_TIME_GEN|count[0][12]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.548      ; 1.257      ;
; 0.535 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; trigger:trigger_map|beamgate_timestamp_z[51]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.515      ; 1.236      ;
; 0.547 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; trigger:trigger_map|beamgate_timestamp_z[52]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.485      ; 1.218      ;
; 0.548 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.823      ;
; 0.551 ; fastCounter64:SYS_TIME_GEN|count[3][0]              ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.518      ; 1.255      ;
; 0.553 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.518      ; 1.257      ;
; 0.554 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.517      ; 1.257      ;
; 0.554 ; fastCounter64:SYS_TIME_GEN|count[1][10]             ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.518      ; 1.258      ;
; 0.555 ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.517      ; 1.258      ;
; 0.556 ; fastCounter64:SYS_TIME_GEN|count[3][0]              ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.518      ; 1.260      ;
; 0.558 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.518      ; 1.262      ;
; 0.559 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.517      ; 1.262      ;
; 0.576 ; fastCounter64:SYS_TIME_GEN|count[1][12]             ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.518      ; 1.280      ;
; 0.577 ; fastCounter64:SYS_TIME_GEN|count[2][8]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.517      ; 1.280      ;
; 0.580 ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; trigger:trigger_map|beamgate_timestamp_z[55]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.105      ; 0.871      ;
; 0.581 ; fastCounter64:SYS_TIME_GEN|count[1][12]             ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.518      ; 1.285      ;
; 0.598 ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; trigger:trigger_map|beamgate_timestamp_z[54]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.105      ; 0.889      ;
; 0.601 ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; trigger:trigger_map|beamgate_timestamp_z[53]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.105      ; 0.892      ;
; 0.604 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; trigger:trigger_map|timestamp_z[39]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.879      ;
; 0.605 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; trigger:trigger_map|beamgate_timestamp_z[39]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.880      ;
; 0.605 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; trigger:trigger_map|timestamp_z[36]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.880      ;
; 0.606 ; fastCounter64:SYS_TIME_GEN|count[0][15]             ; trigger:trigger_map|timestamp_z[15]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.881      ;
; 0.608 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; trigger:trigger_map|beamgate_timestamp_z[36]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.883      ;
; 0.609 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; trigger:trigger_map|beamgate_timestamp_z[7]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.884      ;
; 0.610 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; trigger:trigger_map|timestamp_z[7]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.885      ;
; 0.612 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; trigger:trigger_map|beamgate_timestamp_z[8]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.889      ;
; 0.612 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; trigger:trigger_map|timestamp_z[8]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.889      ;
; 0.614 ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; trigger:trigger_map|beamgate_timestamp_z[14]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.891      ;
; 0.617 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; trigger:trigger_map|timestamp_z[38]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.555      ; 1.358      ;
; 0.621 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; trigger:trigger_map|beamgate_timestamp_z[37]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.896      ;
; 0.621 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; trigger:trigger_map|timestamp_z[37]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.896      ;
; 0.625 ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; trigger:trigger_map|beamgate_timestamp_z[17]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.901      ;
; 0.630 ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; trigger:trigger_map|beamgate_timestamp_z[21]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.906      ;
; 0.632 ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.109      ; 0.927      ;
; 0.632 ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.926      ;
; 0.633 ; fastCounter64:SYS_TIME_GEN|count[3][13]             ; fastCounter64:SYS_TIME_GEN|count[3][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.927      ;
; 0.633 ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.548      ; 1.367      ;
; 0.633 ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.927      ;
; 0.634 ; fastCounter64:SYS_TIME_GEN|count[3][11]             ; fastCounter64:SYS_TIME_GEN|count[3][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.928      ;
; 0.634 ; fastCounter64:SYS_TIME_GEN|count[3][9]              ; fastCounter64:SYS_TIME_GEN|count[3][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.928      ;
; 0.634 ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.928      ;
; 0.634 ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.107      ; 0.927      ;
; 0.634 ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.928      ;
; 0.635 ; fastCounter64:SYS_TIME_GEN|count[3][15]             ; fastCounter64:SYS_TIME_GEN|count[3][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.929      ;
; 0.635 ; fastCounter64:SYS_TIME_GEN|count[1][15]             ; fastCounter64:SYS_TIME_GEN|count[1][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.929      ;
; 0.635 ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.929      ;
; 0.635 ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.929      ;
; 0.635 ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.107      ; 0.928      ;
; 0.636 ; fastCounter64:SYS_TIME_GEN|count[3][14]             ; fastCounter64:SYS_TIME_GEN|count[3][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.930      ;
; 0.636 ; fastCounter64:SYS_TIME_GEN|count[3][12]             ; fastCounter64:SYS_TIME_GEN|count[3][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.930      ;
; 0.636 ; fastCounter64:SYS_TIME_GEN|count[2][15]             ; fastCounter64:SYS_TIME_GEN|count[2][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.107      ; 0.929      ;
; 0.636 ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.930      ;
; 0.637 ; fastCounter64:SYS_TIME_GEN|count[3][10]             ; fastCounter64:SYS_TIME_GEN|count[3][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.931      ;
; 0.637 ; fastCounter64:SYS_TIME_GEN|count[3][8]              ; fastCounter64:SYS_TIME_GEN|count[3][8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.931      ;
; 0.638 ; fastCounter64:SYS_TIME_GEN|count[0][10]             ; trigger:trigger_map|beamgate_timestamp_z[10]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.913      ;
; 0.639 ; fastCounter64:SYS_TIME_GEN|count[0][10]             ; trigger:trigger_map|timestamp_z[10]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.914      ;
; 0.640 ; fastCounter64:SYS_TIME_GEN|count[0][6]              ; trigger:trigger_map|beamgate_timestamp_z[6]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.915      ;
; 0.640 ; fastCounter64:SYS_TIME_GEN|count[0][6]              ; trigger:trigger_map|timestamp_z[6]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.915      ;
; 0.649 ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.926      ;
; 0.650 ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; fastCounter64:SYS_TIME_GEN|count[1][3]              ; fastCounter64:SYS_TIME_GEN|count[1][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; fastCounter64:SYS_TIME_GEN|count[0][1]              ; fastCounter64:SYS_TIME_GEN|count[0][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.926      ;
; 0.651 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; trigger:trigger_map|beamgate_timestamp_z[38]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.522      ; 1.359      ;
; 0.651 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; fastCounter64:SYS_TIME_GEN|count[1][7]              ; fastCounter64:SYS_TIME_GEN|count[1][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; fastCounter64:SYS_TIME_GEN|count[0][3]              ; fastCounter64:SYS_TIME_GEN|count[0][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.927      ;
; 0.652 ; fastCounter64:SYS_TIME_GEN|count[0][5]              ; trigger:trigger_map|beamgate_timestamp_z[5]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.512      ; 1.350      ;
; 0.652 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; fastCounter64:SYS_TIME_GEN|count[1][6]              ; fastCounter64:SYS_TIME_GEN|count[1][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; fastCounter64:SYS_TIME_GEN|count[1][2]              ; fastCounter64:SYS_TIME_GEN|count[1][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; fastCounter64:SYS_TIME_GEN|count[0][9]              ; fastCounter64:SYS_TIME_GEN|count[0][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.928      ;
; 0.653 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.929      ;
; 0.653 ; fastCounter64:SYS_TIME_GEN|count[0][2]              ; fastCounter64:SYS_TIME_GEN|count[0][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.929      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[1][10]             ; fastCounter64:SYS_TIME_GEN|count[1][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[1][8]              ; fastCounter64:SYS_TIME_GEN|count[1][8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.091      ; 0.931      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[0][12]             ; fastCounter64:SYS_TIME_GEN|count[0][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; fastCounter64:SYS_TIME_GEN|count[0][4]              ; fastCounter64:SYS_TIME_GEN|count[0][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.930      ;
; 0.655 ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.931      ;
; 0.655 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.090      ; 0.931      ;
; 0.656 ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.108      ; 0.950      ;
; 0.657 ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.107      ; 0.950      ;
; 0.659 ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; trigger:trigger_map|beamgate_timestamp_z[25]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.521      ; 1.366      ;
; 0.659 ; fastCounter64:SYS_TIME_GEN|count[2][14]             ; fastCounter64:SYS_TIME_GEN|count[2][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.107      ; 0.952      ;
; 0.660 ; synchronousRx_8b10b:serialRx_map|serialIn_z2        ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.935      ;
; 0.660 ; fastCounter64:SYS_TIME_GEN|count[2][3]              ; trigger:trigger_map|timestamp_z[35]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.555      ; 1.401      ;
; 0.661 ; synchronousRx_8b10b:serialRx_map|serialIn_z2        ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.089      ; 0.936      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockIn.localOsc'                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.397 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 0.674      ;
; 1.112 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.389      ;
; 1.185 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.462      ;
; 1.195 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.472      ;
; 1.198 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.475      ;
; 1.315 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.592      ;
; 1.425 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.702      ;
; 1.427 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.704      ;
; 1.482 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.759      ;
; 1.531 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.808      ;
; 1.532 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.809      ;
; 1.540 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.817      ;
; 1.569 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.846      ;
; 1.585 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.862      ;
; 1.608 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.885      ;
; 1.624 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.901      ;
; 1.633 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.910      ;
; 1.640 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.917      ;
; 1.649 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.926      ;
; 1.654 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.931      ;
; 1.677 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.954      ;
; 1.681 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.958      ;
; 1.694 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.971      ;
; 1.698 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.975      ;
; 1.705 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.982      ;
; 1.707 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.984      ;
; 1.707 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.984      ;
; 1.710 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.987      ;
; 1.711 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.988      ;
; 1.711 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.988      ;
; 1.712 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 1.989      ;
; 1.733 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.010      ;
; 1.761 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.038      ;
; 1.762 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.039      ;
; 1.775 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.052      ;
; 1.782 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.059      ;
; 1.790 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.067      ;
; 1.815 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.092      ;
; 1.824 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.101      ;
; 1.831 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.108      ;
; 1.832 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.109      ;
; 1.833 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.110      ;
; 1.833 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.110      ;
; 1.833 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.110      ;
; 1.837 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.114      ;
; 1.839 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.116      ;
; 1.856 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.133      ;
; 1.874 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.151      ;
; 1.877 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.154      ;
; 1.890 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.167      ;
; 1.891 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.168      ;
; 1.903 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.180      ;
; 1.939 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.216      ;
; 1.941 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.218      ;
; 1.944 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.221      ;
; 1.965 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.242      ;
; 1.969 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.246      ;
; 1.978 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.255      ;
; 1.978 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.255      ;
; 1.981 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.258      ;
; 1.983 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.260      ;
; 1.984 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.261      ;
; 1.994 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.271      ;
; 1.994 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.271      ;
; 1.997 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.274      ;
; 2.000 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.277      ;
; 2.017 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.294      ;
; 2.028 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.305      ;
; 2.058 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.335      ;
; 2.058 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.335      ;
; 2.061 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.338      ;
; 2.064 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.341      ;
; 2.067 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.344      ;
; 2.069 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.346      ;
; 2.103 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.380      ;
; 2.103 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.380      ;
; 2.106 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.383      ;
; 2.109 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.386      ;
; 2.114 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.391      ;
; 2.115 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.392      ;
; 2.116 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.393      ;
; 2.123 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.400      ;
; 2.131 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.408      ;
; 2.132 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.409      ;
; 2.162 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.439      ;
; 2.187 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.464      ;
; 2.188 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.465      ;
; 2.189 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.466      ;
; 2.189 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.466      ;
; 2.212 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.489      ;
; 2.215 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.492      ;
; 2.218 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.495      ;
; 2.241 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.518      ;
; 2.289 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.566      ;
; 2.292 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.569      ;
; 2.343 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.620      ;
; 2.359 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.636      ;
; 2.441 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.718      ;
; 2.443 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.720      ;
; 2.566 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.091      ; 2.843      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.279      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.279      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.279      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.279      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.279      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.283      ;
; 94.588 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.281      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.303      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.301      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.299      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.316      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.276      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.276      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.276      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.276      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.276      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.276      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 5.274      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 5.272      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 5.272      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 5.272      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 5.272      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 5.272      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 5.272      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.270      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.270      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.270      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.270      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.270      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 5.270      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
; 94.589 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.293      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.485      ;
; 1.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.593      ;
; 1.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.593      ;
; 1.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.593      ;
; 1.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.593      ;
; 1.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.605      ;
; 1.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.605      ;
; 1.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.605      ;
; 1.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.605      ;
; 1.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.638      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.661      ;
; 1.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.195      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.779 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 5.016      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 5.025      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 5.019      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 5.019      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 5.019      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 5.019      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 5.019      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 5.019      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.014      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.014      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.014      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.014      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.014      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 5.014      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.034      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.034      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.034      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.034      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.034      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.034      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 5.034      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.032      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.032      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.032      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.032      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.032      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 5.032      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.780 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 5.021      ;
; 4.781 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 5.049      ;
; 4.781 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.054      ;
; 4.781 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.054      ;
; 4.781 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.054      ;
; 4.781 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.054      ;
; 4.781 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 5.054      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 342.989 ns




+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
; 73.52 MHz  ; 73.52 MHz       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;      ;
; 107.14 MHz ; 107.14 MHz      ; altera_reserved_tck                                                                                        ;      ;
; 208.51 MHz ; 208.51 MHz      ; clockIn.localOsc                                                                                           ;      ;
; 219.68 MHz ; 219.68 MHz      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ;      ;
; 399.36 MHz ; 399.36 MHz      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.621  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.978  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 1.006  ; 0.000         ;
; clockIn.localOsc                                                                                           ; 20.204 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 45.333 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.328 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 0.344 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.346 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.346 ; 0.000         ;
; clockIn.localOsc                                                                                           ; 0.355 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 95.074 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.112 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                    ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.625  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.749  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 12.112 ; 0.000         ;
; clockIn.localOsc                                                                                           ; 12.140 ; 0.000         ;
; clockIn.jcpll                                                                                              ; 12.324 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 49.714 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                              ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[61]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[39]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[37]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[36]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[20]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[13]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[5]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.621 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[0]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.420      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[45]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[29]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[25]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[23]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[22]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[21]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[18]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[17]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.631 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[4]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.409      ;
; 0.647 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[3][4]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.086     ; 2.391      ;
; 0.647 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[3][3]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.086     ; 2.391      ;
; 0.647 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[3][0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.086     ; 2.391      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[48]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[46]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[42]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[41]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[34]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[32]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[27]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.651 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[16]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.388      ;
; 0.751 ; fastCounter64:SYS_TIME_GEN|count[0][0]         ; fastCounter64:SYS_TIME_GEN|count[0][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.291      ;
; 0.766 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.261      ;
; 0.781 ; fastCounter64:SYS_TIME_GEN|count[0][1]         ; fastCounter64:SYS_TIME_GEN|count[0][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.261      ;
; 0.795 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.232      ;
; 0.798 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[43]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.086     ; 2.240      ;
; 0.798 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[30]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.086     ; 2.240      ;
; 0.798 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[26]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.086     ; 2.240      ;
; 0.798 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[24]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.086     ; 2.240      ;
; 0.804 ; fastCounter64:SYS_TIME_GEN|count[0][13]        ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.507     ; 1.813      ;
; 0.808 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; pulseSync:SYS_TIME_RESET|sync_reset                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1.562        ; 0.119      ; 0.872      ;
; 0.810 ; fastCounter64:SYS_TIME_GEN|count[0][1]         ; fastCounter64:SYS_TIME_GEN|count[0][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.232      ;
; 0.829 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[57]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.089     ; 2.206      ;
; 0.829 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[53]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.089     ; 2.206      ;
; 0.829 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[52]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.089     ; 2.206      ;
; 0.829 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[50]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.089     ; 2.206      ;
; 0.829 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[49]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.089     ; 2.206      ;
; 0.834 ; fastCounter64:SYS_TIME_GEN|count[1][11]        ; fastCounter64:SYS_TIME_GEN|maxCount[1]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.478     ; 1.812      ;
; 0.841 ; fastCounter64:SYS_TIME_GEN|maxCount[0]         ; fastCounter64:SYS_TIME_GEN|count[1][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.081     ; 2.202      ;
; 0.846 ; fastCounter64:SYS_TIME_GEN|count[2][5]         ; fastCounter64:SYS_TIME_GEN|maxCount[2]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.081     ; 2.197      ;
; 0.851 ; fastCounter64:SYS_TIME_GEN|count[3][2]         ; fastCounter64:SYS_TIME_GEN|count[3][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.176      ;
; 0.855 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1.562        ; 0.133      ; 0.839      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][10]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][8]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][7]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][6]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][5]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][4]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][3]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][2]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][1]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.856 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.184      ;
; 0.859 ; fastCounter64:SYS_TIME_GEN|count[0][9]         ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.183      ;
; 0.860 ; fastCounter64:SYS_TIME_GEN|count[0][0]         ; fastCounter64:SYS_TIME_GEN|count[0][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.182      ;
; 0.866 ; fastCounter64:SYS_TIME_GEN|count[0][2]         ; fastCounter64:SYS_TIME_GEN|count[0][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.176      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[59]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[58]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[51]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[47]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[11]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[9]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[3]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[2]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.867 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[1]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.174      ;
; 0.877 ; fastCounter64:SYS_TIME_GEN|count[2][1]         ; fastCounter64:SYS_TIME_GEN|count[2][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.165      ;
; 0.882 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.145      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[61]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[39]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[37]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[36]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[20]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[13]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[5]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.893 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[0]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.083     ; 2.148      ;
; 0.897 ; fastCounter64:SYS_TIME_GEN|count[0][1]         ; fastCounter64:SYS_TIME_GEN|count[0][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.145      ;
; 0.897 ; fastCounter64:SYS_TIME_GEN|count[1][1]         ; fastCounter64:SYS_TIME_GEN|count[1][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.145      ;
; 0.900 ; fastCounter64:SYS_TIME_GEN|count[1][15]        ; fastCounter64:SYS_TIME_GEN|maxCount[1]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.478     ; 1.746      ;
; 0.901 ; fastCounter64:SYS_TIME_GEN|count[0][3]         ; fastCounter64:SYS_TIME_GEN|count[0][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.141      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[45]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[29]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[25]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[23]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[22]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[21]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[18]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[17]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.903 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[4]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.084     ; 2.137      ;
; 0.909 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[40]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.081     ; 2.134      ;
; 0.911 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][13]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.097     ; 2.116      ;
; 0.915 ; fastCounter64:SYS_TIME_GEN|count[0][12]        ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.082     ; 2.127      ;
; 0.923 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[48]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.116      ;
; 0.923 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[46]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.085     ; 2.116      ;
+-------+------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.978 ; trigger:trigger_map|timestamp_z[55]          ; trigger:trigger_map|timestamp[55]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.613     ; 1.533      ;
; 0.987 ; trigger:trigger_map|timestamp_z[60]          ; trigger:trigger_map|timestamp[60]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.612     ; 1.525      ;
; 0.995 ; trigger:trigger_map|timestamp_z[54]          ; trigger:trigger_map|timestamp[54]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.611     ; 1.518      ;
; 1.151 ; trigger:trigger_map|beamgate_timestamp_z[33] ; trigger:trigger_map|beamgate_timestamp[33] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.595     ; 1.378      ;
; 1.179 ; trigger:trigger_map|timestamp_z[38]          ; trigger:trigger_map|timestamp[38]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.616     ; 1.329      ;
; 1.238 ; trigger:trigger_map|timestamp_z[62]          ; trigger:trigger_map|timestamp[62]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.183     ; 1.703      ;
; 1.335 ; trigger:trigger_map|timestamp_z[33]          ; trigger:trigger_map|timestamp[33]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.618     ; 1.171      ;
; 1.391 ; trigger:trigger_map|timestamp_z[35]          ; trigger:trigger_map|timestamp[35]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.613     ; 1.120      ;
; 1.394 ; trigger:trigger_map|beamgate_timestamp_z[35] ; trigger:trigger_map|beamgate_timestamp[35] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.581     ; 1.149      ;
; 1.395 ; trigger:trigger_map|beamgate_timestamp_z[38] ; trigger:trigger_map|beamgate_timestamp[38] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.581     ; 1.148      ;
; 1.395 ; trigger:trigger_map|timestamp_z[48]          ; trigger:trigger_map|timestamp[48]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.178     ; 1.551      ;
; 1.408 ; trigger:trigger_map|timestamp_z[7]           ; trigger:trigger_map|timestamp[7]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.184     ; 1.532      ;
; 1.420 ; trigger:trigger_map|beamgate_timestamp_z[58] ; trigger:trigger_map|beamgate_timestamp[58] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.581     ; 1.123      ;
; 1.422 ; trigger:trigger_map|beamgate_timestamp_z[55] ; trigger:trigger_map|beamgate_timestamp[55] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.572     ; 1.130      ;
; 1.422 ; trigger:trigger_map|beamgate_timestamp_z[53] ; trigger:trigger_map|beamgate_timestamp[53] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.572     ; 1.130      ;
; 1.424 ; trigger:trigger_map|timestamp_z[53]          ; trigger:trigger_map|timestamp[53]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.182     ; 1.518      ;
; 1.424 ; trigger:trigger_map|beamgate_timestamp_z[25] ; trigger:trigger_map|beamgate_timestamp[25] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.581     ; 1.119      ;
; 1.425 ; trigger:trigger_map|beamgate_timestamp_z[5]  ; trigger:trigger_map|beamgate_timestamp[5]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.572     ; 1.127      ;
; 1.427 ; trigger:trigger_map|beamgate_timestamp_z[54] ; trigger:trigger_map|beamgate_timestamp[54] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.572     ; 1.125      ;
; 1.427 ; trigger:trigger_map|beamgate_timestamp_z[51] ; trigger:trigger_map|beamgate_timestamp[51] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.572     ; 1.125      ;
; 1.431 ; trigger:trigger_map|timestamp_z[56]          ; trigger:trigger_map|timestamp[56]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.180     ; 1.513      ;
; 1.432 ; trigger:trigger_map|beamgate_timestamp_z[8]  ; trigger:trigger_map|beamgate_timestamp[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.191     ; 1.501      ;
; 1.438 ; trigger:trigger_map|timestamp_z[52]          ; trigger:trigger_map|timestamp[52]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.175     ; 1.511      ;
; 1.444 ; trigger:trigger_map|beamgate_timestamp_z[19] ; trigger:trigger_map|beamgate_timestamp[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.586     ; 1.094      ;
; 1.447 ; trigger:trigger_map|timestamp_z[6]           ; trigger:trigger_map|timestamp[6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.183     ; 1.494      ;
; 1.448 ; trigger:trigger_map|beamgate_timestamp_z[57] ; trigger:trigger_map|beamgate_timestamp[57] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.550     ; 1.126      ;
; 1.449 ; trigger:trigger_map|beamgate_timestamp_z[60] ; trigger:trigger_map|beamgate_timestamp[60] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.586     ; 1.089      ;
; 1.453 ; trigger:trigger_map|beamgate_timestamp_z[34] ; trigger:trigger_map|beamgate_timestamp[34] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.195     ; 1.476      ;
; 1.453 ; trigger:trigger_map|timestamp_z[49]          ; trigger:trigger_map|timestamp[49]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.182     ; 1.489      ;
; 1.454 ; trigger:trigger_map|timestamp_z[5]           ; trigger:trigger_map|timestamp[5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.481      ;
; 1.455 ; trigger:trigger_map|timestamp_z[50]          ; trigger:trigger_map|timestamp[50]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.175     ; 1.494      ;
; 1.460 ; trigger:trigger_map|beamgate_timestamp_z[23] ; trigger:trigger_map|beamgate_timestamp[23] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.196     ; 1.468      ;
; 1.465 ; trigger:trigger_map|timestamp_z[14]          ; trigger:trigger_map|timestamp[14]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.181     ; 1.478      ;
; 1.466 ; trigger:trigger_map|beamgate_timestamp_z[28] ; trigger:trigger_map|beamgate_timestamp[28] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.586     ; 1.072      ;
; 1.477 ; trigger:trigger_map|beamgate_timestamp_z[20] ; trigger:trigger_map|beamgate_timestamp[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.457      ;
; 1.491 ; trigger:trigger_map|beamgate_timestamp_z[49] ; trigger:trigger_map|beamgate_timestamp[49] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.549     ; 1.084      ;
; 1.492 ; trigger:trigger_map|timestamp_z[9]           ; trigger:trigger_map|timestamp[9]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.187     ; 1.445      ;
; 1.497 ; trigger:trigger_map|timestamp_z[44]          ; trigger:trigger_map|timestamp[44]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.437      ;
; 1.509 ; trigger:trigger_map|timestamp_z[36]          ; trigger:trigger_map|timestamp[36]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.425      ;
; 1.511 ; trigger:trigger_map|timestamp_z[37]          ; trigger:trigger_map|timestamp[37]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.186     ; 1.427      ;
; 1.512 ; trigger:trigger_map|beamgate_timestamp_z[63] ; trigger:trigger_map|beamgate_timestamp[63] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.423      ;
; 1.515 ; trigger:trigger_map|timestamp_z[4]           ; trigger:trigger_map|timestamp[4]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.420      ;
; 1.516 ; trigger:trigger_map|timestamp_z[0]           ; trigger:trigger_map|timestamp[0]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.419      ;
; 1.517 ; trigger:trigger_map|timestamp_z[13]          ; trigger:trigger_map|timestamp[13]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.418      ;
; 1.517 ; trigger:trigger_map|beamgate_timestamp_z[52] ; trigger:trigger_map|beamgate_timestamp[52] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.549     ; 1.058      ;
; 1.518 ; trigger:trigger_map|timestamp_z[61]          ; trigger:trigger_map|timestamp[61]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.188     ; 1.418      ;
; 1.518 ; trigger:trigger_map|beamgate_timestamp_z[50] ; trigger:trigger_map|beamgate_timestamp[50] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.549     ; 1.057      ;
; 1.520 ; trigger:trigger_map|beamgate_timestamp_z[40] ; trigger:trigger_map|beamgate_timestamp[40] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.414      ;
; 1.532 ; trigger:trigger_map|timestamp_z[12]          ; trigger:trigger_map|timestamp[12]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.402      ;
; 1.537 ; trigger:trigger_map|beamgate_timestamp_z[0]  ; trigger:trigger_map|beamgate_timestamp[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.192     ; 1.395      ;
; 1.561 ; trigger:trigger_map|beamgate_timestamp_z[36] ; trigger:trigger_map|beamgate_timestamp[36] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.374      ;
; 1.584 ; trigger:trigger_map|beamgate_timestamp_z[37] ; trigger:trigger_map|beamgate_timestamp[37] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.351      ;
; 1.584 ; trigger:trigger_map|beamgate_timestamp_z[18] ; trigger:trigger_map|beamgate_timestamp[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.196     ; 1.344      ;
; 1.600 ; trigger:trigger_map|beamgate_timestamp_z[43] ; trigger:trigger_map|beamgate_timestamp[43] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.178     ; 1.346      ;
; 1.601 ; trigger:trigger_map|beamgate_timestamp_z[4]  ; trigger:trigger_map|beamgate_timestamp[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.196     ; 1.327      ;
; 1.614 ; trigger:trigger_map|beamgate_timestamp_z[7]  ; trigger:trigger_map|beamgate_timestamp[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.321      ;
; 1.623 ; trigger:trigger_map|beamgate_timestamp_z[17] ; trigger:trigger_map|beamgate_timestamp[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.188     ; 1.313      ;
; 1.625 ; trigger:trigger_map|beamgate_timestamp_z[24] ; trigger:trigger_map|beamgate_timestamp[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.310      ;
; 1.629 ; trigger:trigger_map|timestamp_z[20]          ; trigger:trigger_map|timestamp[20]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.305      ;
; 1.640 ; trigger:trigger_map|beamgate_timestamp_z[21] ; trigger:trigger_map|beamgate_timestamp[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.294      ;
; 1.644 ; trigger:trigger_map|beamgate_timestamp_z[31] ; trigger:trigger_map|beamgate_timestamp[31] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.291      ;
; 1.675 ; trigger:trigger_map|beamgate_timestamp_z[3]  ; trigger:trigger_map|beamgate_timestamp[3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.183     ; 1.266      ;
; 1.681 ; trigger:trigger_map|beamgate_timestamp_z[11] ; trigger:trigger_map|beamgate_timestamp[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.183     ; 1.260      ;
; 1.689 ; trigger:trigger_map|beamgate_timestamp_z[62] ; trigger:trigger_map|beamgate_timestamp[62] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.190     ; 1.245      ;
; 1.689 ; trigger:trigger_map|beamgate_timestamp_z[44] ; trigger:trigger_map|beamgate_timestamp[44] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.191     ; 1.244      ;
; 1.689 ; trigger:trigger_map|timestamp_z[1]           ; trigger:trigger_map|timestamp[1]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.187     ; 1.248      ;
; 1.692 ; trigger:trigger_map|timestamp_z[39]          ; trigger:trigger_map|timestamp[39]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.186     ; 1.246      ;
; 1.697 ; trigger:trigger_map|timestamp_z[28]          ; trigger:trigger_map|timestamp[28]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.186     ; 1.241      ;
; 1.700 ; trigger:trigger_map|timestamp_z[17]          ; trigger:trigger_map|timestamp[17]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.239      ;
; 1.710 ; trigger:trigger_map|timestamp_z[25]          ; trigger:trigger_map|timestamp[25]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.229      ;
; 1.711 ; trigger:trigger_map|timestamp_z[22]          ; trigger:trigger_map|timestamp[22]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.228      ;
; 1.716 ; trigger:trigger_map|timestamp_z[19]          ; trigger:trigger_map|timestamp[19]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.223      ;
; 1.717 ; trigger:trigger_map|beamgate_timestamp_z[39] ; trigger:trigger_map|beamgate_timestamp[39] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.181     ; 1.226      ;
; 1.719 ; trigger:trigger_map|timestamp_z[31]          ; trigger:trigger_map|timestamp[31]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.220      ;
; 1.720 ; trigger:trigger_map|timestamp_z[63]          ; trigger:trigger_map|timestamp[63]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.219      ;
; 1.723 ; trigger:trigger_map|timestamp_z[51]          ; trigger:trigger_map|timestamp[51]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.216      ;
; 1.726 ; trigger:trigger_map|timestamp_z[29]          ; trigger:trigger_map|timestamp[29]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.213      ;
; 1.726 ; trigger:trigger_map|beamgate_timestamp_z[16] ; trigger:trigger_map|beamgate_timestamp[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.180     ; 1.218      ;
; 1.727 ; trigger:trigger_map|timestamp_z[8]           ; trigger:trigger_map|timestamp[8]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.183     ; 1.214      ;
; 1.728 ; trigger:trigger_map|timestamp_z[3]           ; trigger:trigger_map|timestamp[3]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.211      ;
; 1.728 ; trigger:trigger_map|timestamp_z[10]          ; trigger:trigger_map|timestamp[10]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.186     ; 1.210      ;
; 1.734 ; trigger:trigger_map|timestamp_z[57]          ; trigger:trigger_map|timestamp[57]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.182     ; 1.208      ;
; 1.736 ; trigger:trigger_map|timestamp_z[2]           ; trigger:trigger_map|timestamp[2]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.184     ; 1.204      ;
; 1.743 ; trigger:trigger_map|timestamp_z[15]          ; trigger:trigger_map|timestamp[15]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.196      ;
; 1.745 ; trigger:trigger_map|timestamp_z[18]          ; trigger:trigger_map|timestamp[18]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.194      ;
; 1.749 ; trigger:trigger_map|timestamp_z[58]          ; trigger:trigger_map|timestamp[58]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.185     ; 1.190      ;
; 1.749 ; trigger:trigger_map|timestamp_z[16]          ; trigger:trigger_map|timestamp[16]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.184     ; 1.191      ;
; 1.757 ; trigger:trigger_map|beamgate_timestamp_z[56] ; trigger:trigger_map|beamgate_timestamp[56] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.183     ; 1.184      ;
; 1.782 ; trigger:trigger_map|beamgate_timestamp_z[42] ; trigger:trigger_map|beamgate_timestamp[42] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.187     ; 1.155      ;
; 1.783 ; trigger:trigger_map|beamgate_timestamp_z[45] ; trigger:trigger_map|beamgate_timestamp[45] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.174     ; 1.167      ;
; 1.789 ; trigger:trigger_map|beamgate_timestamp_z[14] ; trigger:trigger_map|beamgate_timestamp[14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.184     ; 1.151      ;
; 1.791 ; trigger:trigger_map|beamgate_timestamp_z[48] ; trigger:trigger_map|beamgate_timestamp[48] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.180     ; 1.153      ;
; 1.793 ; trigger:trigger_map|beamgate_timestamp_z[41] ; trigger:trigger_map|beamgate_timestamp[41] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.180     ; 1.151      ;
; 1.795 ; trigger:trigger_map|timestamp_z[46]          ; trigger:trigger_map|timestamp[46]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.180     ; 1.149      ;
; 1.799 ; trigger:trigger_map|beamgate_timestamp_z[9]  ; trigger:trigger_map|beamgate_timestamp[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.189     ; 1.136      ;
; 1.813 ; trigger:trigger_map|beamgate_timestamp_z[2]  ; trigger:trigger_map|beamgate_timestamp[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.183     ; 1.128      ;
; 1.814 ; trigger:trigger_map|beamgate_timestamp_z[15] ; trigger:trigger_map|beamgate_timestamp[15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.184     ; 1.126      ;
; 1.814 ; trigger:trigger_map|beamgate_timestamp_z[13] ; trigger:trigger_map|beamgate_timestamp[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.175     ; 1.135      ;
; 1.818 ; trigger:trigger_map|beamgate_timestamp_z[61] ; trigger:trigger_map|beamgate_timestamp[61] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.175     ; 1.131      ;
; 1.819 ; trigger:trigger_map|beamgate_timestamp_z[32] ; trigger:trigger_map|beamgate_timestamp[32] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.180     ; 1.125      ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                 ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.006 ; synchronousRx_8b10b:serialRx_map|serialIn_z2                           ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.205     ; 1.913      ;
; 1.188 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x                         ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.205     ; 1.731      ;
; 1.265 ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31                       ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.205     ; 1.654      ;
; 1.698 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.471      ;
; 1.714 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.455      ;
; 1.794 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.381      ;
; 1.796 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.370      ;
; 1.796 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.370      ;
; 1.797 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.369      ;
; 1.798 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.368      ;
; 1.810 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.365      ;
; 1.814 ; synchronousRx_8b10b:serialRx_map|symbol_valid_y                        ; synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.205     ; 1.105      ;
; 1.815 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.358      ;
; 1.822 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.351      ;
; 1.830 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.339      ;
; 1.831 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.338      ;
; 1.831 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.342      ;
; 1.838 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.335      ;
; 1.847 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.322      ;
; 1.880 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.289      ;
; 1.892 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.077     ; 4.280      ;
; 1.892 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.077     ; 4.280      ;
; 1.893 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.077     ; 4.279      ;
; 1.894 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.077     ; 4.278      ;
; 1.895 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.274      ;
; 1.896 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.273      ;
; 1.900 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.273      ;
; 1.911 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.258      ;
; 1.913 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.257      ;
; 1.913 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.257      ;
; 1.914 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.256      ;
; 1.915 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.255      ;
; 1.916 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.257      ;
; 1.920 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.250      ;
; 1.920 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.250      ;
; 1.921 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.249      ;
; 1.922 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.248      ;
; 1.926 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.074     ; 4.249      ;
; 1.929 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.237      ;
; 1.929 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.237      ;
; 1.930 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.236      ;
; 1.931 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.235      ;
; 1.946 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.227      ;
; 1.947 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.226      ;
; 1.954 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.219      ;
; 1.962 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.211      ;
; 1.963 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.206      ;
; 1.978 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.188      ;
; 1.978 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.188      ;
; 1.979 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.187      ;
; 1.980 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.186      ;
; 1.984 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.189      ;
; 1.993 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.173      ;
; 1.993 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.173      ;
; 1.994 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.172      ;
; 1.995 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.083     ; 4.171      ;
; 1.998 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.172      ;
; 1.998 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.172      ;
; 1.999 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.171      ;
; 2.000 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.173      ;
; 2.000 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.170      ;
; 2.012 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.157      ;
; 2.027 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.080     ; 4.142      ;
; 2.032 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.141      ;
; 2.044 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.126      ;
; 2.044 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.126      ;
; 2.045 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.125      ;
; 2.046 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.124      ;
; 2.055 ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch_z ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_reset    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.205     ; 0.864      ;
; 2.076 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.094      ;
; 2.077 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.093      ;
; 2.077 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.093      ;
; 2.078 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.095      ;
; 2.080 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.090      ;
; 2.081 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.089      ;
; 2.082 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.088      ;
; 2.082 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.088      ;
; 2.083 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.087      ;
; 2.084 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 4.086      ;
; 2.116 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.057      ;
; 2.141 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.032      ;
; 2.157 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.076     ; 4.016      ;
; 2.172 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.004      ;
; 2.173 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.003      ;
; 2.173 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.003      ;
; 2.176 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 4.000      ;
; 2.177 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.073     ; 3.999      ;
; 2.193 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.981      ;
; 2.194 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.980      ;
; 2.194 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.980      ;
; 2.197 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.977      ;
; 2.198 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.976      ;
; 2.198 ; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch_z       ; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_reset          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.203     ; 0.723      ;
; 2.200 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.974      ;
; 2.201 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.973      ;
; 2.201 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.973      ;
; 2.204 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.970      ;
; 2.205 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.075     ; 3.969      ;
; 2.209 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 3.961      ;
; 2.210 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.079     ; 3.960      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockIn.localOsc'                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 20.204 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.633      ;
; 20.286 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.551      ;
; 20.348 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.489      ;
; 20.353 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.484      ;
; 20.404 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.433      ;
; 20.583 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.254      ;
; 20.698 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.139      ;
; 20.716 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 3.121      ;
; 21.058 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 2.779      ;
; 21.072 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -1.162     ; 2.765      ;
; 21.173 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.743      ;
; 21.174 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.742      ;
; 21.174 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.742      ;
; 21.175 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.741      ;
; 21.255 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.661      ;
; 21.256 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.660      ;
; 21.256 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.660      ;
; 21.257 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.659      ;
; 21.284 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.633      ;
; 21.287 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.630      ;
; 21.290 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.627      ;
; 21.290 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.627      ;
; 21.291 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.626      ;
; 21.317 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.599      ;
; 21.318 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.598      ;
; 21.318 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.598      ;
; 21.319 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.597      ;
; 21.322 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.594      ;
; 21.323 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.593      ;
; 21.323 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.593      ;
; 21.324 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.592      ;
; 21.366 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.551      ;
; 21.369 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.548      ;
; 21.372 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.545      ;
; 21.372 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.545      ;
; 21.373 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.543      ;
; 21.373 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.544      ;
; 21.374 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.542      ;
; 21.374 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.542      ;
; 21.375 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.541      ;
; 21.428 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.489      ;
; 21.431 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.486      ;
; 21.433 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.484      ;
; 21.434 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.483      ;
; 21.434 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.483      ;
; 21.435 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.482      ;
; 21.436 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.481      ;
; 21.439 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.478      ;
; 21.439 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.478      ;
; 21.440 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.477      ;
; 21.484 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.433      ;
; 21.487 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.430      ;
; 21.490 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.427      ;
; 21.490 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.427      ;
; 21.491 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.426      ;
; 21.552 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.364      ;
; 21.553 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.363      ;
; 21.553 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.363      ;
; 21.554 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.362      ;
; 21.663 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.254      ;
; 21.666 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.251      ;
; 21.667 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.249      ;
; 21.668 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.248      ;
; 21.668 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.248      ;
; 21.669 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.248      ;
; 21.669 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.247      ;
; 21.669 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.248      ;
; 21.669 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.248      ;
; 21.670 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.247      ;
; 21.685 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.231      ;
; 21.686 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.230      ;
; 21.686 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.230      ;
; 21.687 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 3.229      ;
; 21.751 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.166      ;
; 21.778 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.139      ;
; 21.781 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.136      ;
; 21.784 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.133      ;
; 21.784 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.133      ;
; 21.785 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.132      ;
; 21.796 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.121      ;
; 21.799 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.118      ;
; 21.802 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.115      ;
; 21.802 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.115      ;
; 21.803 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.114      ;
; 21.813 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.104      ;
; 21.818 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.099      ;
; 21.869 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 3.048      ;
; 21.982 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.934      ;
; 21.983 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.933      ;
; 21.983 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.933      ;
; 21.984 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.932      ;
; 22.040 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.876      ;
; 22.041 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.875      ;
; 22.041 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.875      ;
; 22.042 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.083     ; 2.874      ;
; 22.048 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 2.869      ;
; 22.137 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 2.780      ;
; 22.140 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 2.777      ;
; 22.143 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 2.774      ;
; 22.143 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.082     ; 2.774      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 4.598      ;
; 45.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.461      ;
; 45.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 4.453      ;
; 45.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 4.270      ;
; 45.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 4.244      ;
; 45.813 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.047     ; 4.139      ;
; 45.850 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.041     ; 4.108      ;
; 45.852 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.044     ; 4.103      ;
; 45.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 4.039      ;
; 45.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 4.028      ;
; 45.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 3.946      ;
; 45.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.949      ;
; 46.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.915      ;
; 46.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.758      ;
; 46.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 3.724      ;
; 46.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.059     ; 3.558      ;
; 46.534 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.037     ; 3.428      ;
; 46.825 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 3.109      ;
; 46.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.093      ;
; 46.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.080      ;
; 46.903 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.024      ;
; 47.016 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 2.919      ;
; 47.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.911      ;
; 47.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 2.639      ;
; 47.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 2.535      ;
; 47.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 2.507      ;
; 47.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.028      ;
; 48.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 1.904      ;
; 48.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 1.798      ;
; 48.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 1.780      ;
; 93.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.048      ;
; 93.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.046      ;
; 93.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.045      ;
; 93.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.044      ;
; 93.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.035      ;
; 93.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.035      ;
; 93.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.033      ;
; 93.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.029      ;
; 93.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.000      ;
; 93.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.005      ;
; 93.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.004      ;
; 93.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.003      ;
; 93.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.001      ;
; 93.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.974      ;
; 93.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.999      ;
; 93.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.998      ;
; 93.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.997      ;
; 93.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.997      ;
; 93.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.996      ;
; 93.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.970      ;
; 93.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.995      ;
; 93.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.969      ;
; 93.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.962      ;
; 93.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.958      ;
; 93.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.948      ;
; 93.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.946      ;
; 93.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.941      ;
; 93.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.966      ;
; 93.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.957      ;
; 93.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.931      ;
; 93.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.942      ;
; 93.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.936      ;
; 93.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.933      ;
; 93.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.932      ;
; 93.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.929      ;
; 93.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.926      ;
; 93.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.925      ;
; 93.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.924      ;
; 93.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.923      ;
; 93.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.923      ;
; 93.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.921      ;
; 93.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.912      ;
; 94.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.761      ;
; 94.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.760      ;
; 94.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.737      ;
; 94.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.735      ;
; 94.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.734      ;
; 94.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.757      ;
; 94.153 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.755      ;
; 94.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.731      ;
; 94.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.752      ;
; 94.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.728      ;
; 94.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.751      ;
; 94.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.749      ;
; 94.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.725      ;
; 94.163 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.722      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.766      ;
; 94.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.743      ;
; 94.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.742      ;
; 94.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.764      ;
; 94.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.761      ;
; 94.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.755      ;
; 94.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.754      ;
; 94.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.753      ;
; 94.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.752      ;
; 94.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.751      ;
; 94.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.716      ;
; 94.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.716      ;
; 94.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.711      ;
; 94.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.711      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.328 ; trigger:trigger_map|frameType[0]                                            ; trigger:trigger_map|frameType[0]                                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[1]                                ; trigger:trigger_map|\RATE_COUNT_GEN:count[1]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[7]                                ; trigger:trigger_map|\RATE_COUNT_GEN:count[7]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[6]                                ; trigger:trigger_map|\RATE_COUNT_GEN:count[6]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[11]                               ; trigger:trigger_map|\RATE_COUNT_GEN:count[11]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[8]                                ; trigger:trigger_map|\RATE_COUNT_GEN:count[8]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[9]                                ; trigger:trigger_map|\RATE_COUNT_GEN:count[9]                                ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[10]                               ; trigger:trigger_map|\RATE_COUNT_GEN:count[10]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[12]                               ; trigger:trigger_map|\RATE_COUNT_GEN:count[12]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\RATE_COUNT_GEN:count[13]                               ; trigger:trigger_map|\RATE_COUNT_GEN:count[13]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|psec_trig_clear                                         ; trigger:trigger_map|psec_trig_clear                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[11]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[11]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[10]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[10]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[9]   ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[9]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[8]   ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[8]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[3]            ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[3]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[2]            ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[2]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[4]            ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[4]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[1]            ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[1]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[0]            ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[0]            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[13]                                  ; dataHandler:dataHandler_map|ramAddress[13]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[12]                                  ; dataHandler:dataHandler_map|ramAddress[12]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[11]                                  ; dataHandler:dataHandler_map|ramAddress[11]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[10]                                  ; dataHandler:dataHandler_map|ramAddress[10]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[9]                                   ; dataHandler:dataHandler_map|ramAddress[9]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[8]                                   ; dataHandler:dataHandler_map|ramAddress[8]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[7]                                   ; dataHandler:dataHandler_map|ramAddress[7]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[6]                                   ; dataHandler:dataHandler_map|ramAddress[6]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[5]                                   ; dataHandler:dataHandler_map|ramAddress[5]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[4]                                   ; dataHandler:dataHandler_map|ramAddress[4]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[3]                                   ; dataHandler:dataHandler_map|ramAddress[3]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[2]                                   ; dataHandler:dataHandler_map|ramAddress[2]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[1]                                   ; dataHandler:dataHandler_map|ramAddress[1]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|ramAddress[0]                                   ; dataHandler:dataHandler_map|ramAddress[0]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|txBusy                                          ; dataHandler:dataHandler_map|txBusy                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|\TRIG_CTRL:state.FRAME_TRANSFER_WAIT                    ; trigger:trigger_map|\TRIG_CTRL:state.FRAME_TRANSFER_WAIT                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                     ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[0]                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                     ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[1]                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                     ; dataHandler:dataHandler_map|\DATA_HANDLER:Psec4sDone[2]                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                      ; dataHandler:dataHandler_map|\DATA_HANDLER:psecDataDone                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[8]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[8]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[9]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[9]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[10]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[10]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[11]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[11]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[12]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[12]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[13]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[13]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[14]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[14]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[15]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[15]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[16]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[16]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[17]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[17]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[18]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[18]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[19]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[19]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[20]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[20]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[21]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[21]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[22]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[22]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[23]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[23]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[25]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[25]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|transfer_request                                        ; trigger:trigger_map|transfer_request                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; trigger:trigger_map|trig_clear                                              ; trigger:trigger_map|trig_clear                                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[7]             ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[7]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[7]           ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[7]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[4]             ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[4]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[4]           ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[4]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[6]             ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[6]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[6]           ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[5]             ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[5]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[9]             ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[9]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[9]           ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[9]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[8]             ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[8]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[8]           ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[8]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:tx_req_flag           ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:tx_req_flag           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[27]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[27]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[7]   ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[7]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[6]   ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[6]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[5]   ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[5]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[4]   ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[4]   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[30]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[30]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[29]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[29]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[28]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[28]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[27]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[27]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[26]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[26]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[24]         ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[24]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[7]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[7]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[6]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[6]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[5]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[5]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[4]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[4]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[3]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[3]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[2]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[2]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[1]          ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[1]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|readClock ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|readClock ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|Token[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[31]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[31]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[30]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[30]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[26]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[26]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[25]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[25]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[24]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[24]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[23]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[23]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[22]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[22]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[21]  ; synchronousTx_8b10b:serialTx_map|encoder_8b10b:ENCODER_map|\ENCODER:rd[21]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.597      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.597      ;
; 0.355 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.608      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.608      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.624      ;
; 0.373 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                       ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.626      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.626      ;
; 0.374 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                       ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.627      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.627      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.380 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.633      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.634      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.381 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                            ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.633      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.636      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.637      ;
; 0.384 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.384 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.637      ;
; 0.384 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.637      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                   ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.346 ; synchronousRx_8b10b:serialRx_map|symbol_y[4]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; trigger:trigger_map|beamGate                                           ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; trigger:trigger_map|\DEMUX:t[0]                                        ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; trigger:trigger_map|\DEMUX:t[1]                                        ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.357 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.608      ;
; 0.391 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[19]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.641      ;
; 0.400 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.650      ;
; 0.400 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.650      ;
; 0.402 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.652      ;
; 0.402 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.652      ;
; 0.404 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.654      ;
; 0.406 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_align_error_y     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.657      ;
; 0.408 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.658      ;
; 0.409 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_valid_y           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.660      ;
; 0.420 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.671      ;
; 0.425 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.675      ;
; 0.426 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.676      ;
; 0.548 ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch_z ; synchronousRx_8b10b:serialRx_map|rxBit_valid              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.798      ;
; 0.552 ; trigger:trigger_map|\DEMUX:bg_z_OTERM1                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.078      ; 0.801      ;
; 0.569 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:bg_z_OTERM1                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.571 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.571 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.588 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.839      ;
; 0.589 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.839      ;
; 0.594 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.844      ;
; 0.596 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.846      ;
; 0.607 ; trigger:trigger_map|\DEMUX:bg_z_OTERM7                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.858      ;
; 0.609 ; trigger:trigger_map|Add3~2_OTERM75                                     ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.860      ;
; 0.619 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.869      ;
; 0.628 ; trigger:trigger_map|Add3~0_OTERM23                                     ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.879      ;
; 0.636 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.886      ;
; 0.681 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.931      ;
; 0.702 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.952      ;
; 0.711 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.961      ;
; 0.714 ; commandHandler:cmd_handler_map|trigSetup.mode[1]                       ; trigger:trigger_map|mode_z[1]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.191      ; 1.096      ;
; 0.724 ; commandHandler:cmd_handler_map|trigSetup.mode[2]                       ; trigger:trigger_map|mode_z[2]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.191      ; 1.106      ;
; 0.725 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.976      ;
; 0.736 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.987      ;
; 0.739 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 0.990      ;
; 0.741 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 0.991      ;
; 0.756 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|Add3~16_OTERM63                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.084      ; 1.011      ;
; 0.762 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.013      ;
; 0.763 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[14]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.013      ;
; 0.768 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.019      ;
; 0.770 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.021      ;
; 0.770 ; trigger:trigger_map|\DEMUX:bg_z_OTERM5                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.078      ; 1.019      ;
; 0.772 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.023      ;
; 0.779 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.029      ;
; 0.790 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.792 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.042      ;
; 0.792 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.810 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.060      ;
; 0.849 ; trigger:trigger_map|beamGate_narrow                                    ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.100      ;
; 0.860 ; commandHandler:cmd_handler_map|trigSetup.mode[3]                       ; trigger:trigger_map|mode_z[3]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.191      ; 1.242      ;
; 0.891 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.142      ;
; 0.892 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.143      ;
; 0.892 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.143      ;
; 0.897 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.148      ;
; 0.897 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.148      ;
; 0.898 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.149      ;
; 0.901 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.152      ;
; 0.901 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.152      ;
; 0.902 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.153      ;
; 0.908 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                     ; synchronousRx_8b10b:serialRx_map|symbol_valid_y           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.159      ;
; 0.918 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.168      ;
; 0.924 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.174      ;
; 0.930 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.180      ;
; 0.936 ; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch_z       ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.186      ;
; 0.942 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.084      ; 1.197      ;
; 0.949 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.200      ;
; 0.955 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.206      ;
; 0.955 ; trigger:trigger_map|\DEMUX:t[0]                                        ; trigger:trigger_map|Add3~0_OTERM23                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.206      ;
; 0.967 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 1.220      ;
; 0.967 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.084      ; 1.222      ;
; 0.969 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.081      ; 1.221      ;
; 0.970 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.221      ;
; 0.973 ; trigger:trigger_map|\DEMUX:t[1]                                        ; trigger:trigger_map|Add3~2_OTERM75                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.224      ;
; 0.976 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.226      ;
; 0.989 ; trigger:trigger_map|\DEMUX:t[2]                                        ; trigger:trigger_map|\DEMUX:t[2]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.240      ;
; 0.992 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.079      ; 1.242      ;
; 0.993 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.082      ; 1.246      ;
; 1.009 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.083      ; 1.263      ;
; 1.018 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.269      ;
; 1.019 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.270      ;
; 1.021 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.272      ;
; 1.022 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.080      ; 1.273      ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.346 ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.080      ; 0.597      ;
; 0.357 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.080      ; 0.608      ;
; 0.381 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.080      ; 0.632      ;
; 0.386 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x      ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.080      ; 0.637      ;
; 0.461 ; fastCounter64:SYS_TIME_GEN|count[0][12]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.507      ; 1.139      ;
; 0.487 ; fastCounter64:SYS_TIME_GEN|count[3][0]              ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.137      ;
; 0.488 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.138      ;
; 0.489 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; trigger:trigger_map|beamgate_timestamp_z[51]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.474      ; 1.134      ;
; 0.491 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.139      ;
; 0.491 ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.139      ;
; 0.491 ; fastCounter64:SYS_TIME_GEN|count[1][10]             ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.139      ;
; 0.498 ; fastCounter64:SYS_TIME_GEN|count[3][0]              ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.148      ;
; 0.499 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.149      ;
; 0.502 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.150      ;
; 0.503 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.080      ; 0.754      ;
; 0.504 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; trigger:trigger_map|beamgate_timestamp_z[52]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.444      ; 1.119      ;
; 0.510 ; fastCounter64:SYS_TIME_GEN|count[2][8]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.158      ;
; 0.510 ; fastCounter64:SYS_TIME_GEN|count[1][12]             ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.158      ;
; 0.521 ; fastCounter64:SYS_TIME_GEN|count[1][12]             ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.169      ;
; 0.533 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; trigger:trigger_map|timestamp_z[38]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.511      ; 1.215      ;
; 0.534 ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; trigger:trigger_map|beamgate_timestamp_z[55]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.092      ; 0.797      ;
; 0.548 ; fastCounter64:SYS_TIME_GEN|count[0][15]             ; trigger:trigger_map|timestamp_z[15]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.800      ;
; 0.550 ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; trigger:trigger_map|beamgate_timestamp_z[54]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.092      ; 0.813      ;
; 0.550 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; trigger:trigger_map|beamgate_timestamp_z[7]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.552 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; trigger:trigger_map|timestamp_z[7]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.804      ;
; 0.552 ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.507      ; 1.230      ;
; 0.553 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; trigger:trigger_map|beamgate_timestamp_z[39]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.805      ;
; 0.553 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; trigger:trigger_map|timestamp_z[39]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.805      ;
; 0.553 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; trigger:trigger_map|timestamp_z[36]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.805      ;
; 0.554 ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; trigger:trigger_map|beamgate_timestamp_z[53]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.092      ; 0.817      ;
; 0.556 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; trigger:trigger_map|beamgate_timestamp_z[36]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.808      ;
; 0.564 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; trigger:trigger_map|timestamp_z[8]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.083      ; 0.818      ;
; 0.565 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; trigger:trigger_map|beamgate_timestamp_z[8]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.083      ; 0.819      ;
; 0.565 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; trigger:trigger_map|beamgate_timestamp_z[38]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.215      ;
; 0.567 ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; trigger:trigger_map|beamgate_timestamp_z[14]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.083      ; 0.821      ;
; 0.570 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; trigger:trigger_map|beamgate_timestamp_z[37]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.570 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; trigger:trigger_map|timestamp_z[37]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.822      ;
; 0.570 ; fastCounter64:SYS_TIME_GEN|count[2][3]              ; trigger:trigger_map|timestamp_z[35]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.511      ; 1.252      ;
; 0.574 ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; trigger:trigger_map|beamgate_timestamp_z[25]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.222      ;
; 0.576 ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; trigger:trigger_map|beamgate_timestamp_z[17]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.828      ;
; 0.576 ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.099      ; 0.846      ;
; 0.577 ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.846      ;
; 0.578 ; fastCounter64:SYS_TIME_GEN|count[3][13]             ; fastCounter64:SYS_TIME_GEN|count[3][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.846      ;
; 0.578 ; fastCounter64:SYS_TIME_GEN|count[2][15]             ; fastCounter64:SYS_TIME_GEN|count[2][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.847      ;
; 0.578 ; fastCounter64:SYS_TIME_GEN|count[1][15]             ; fastCounter64:SYS_TIME_GEN|count[1][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.847      ;
; 0.578 ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.846      ;
; 0.578 ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.847      ;
; 0.579 ; fastCounter64:SYS_TIME_GEN|count[3][15]             ; fastCounter64:SYS_TIME_GEN|count[3][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.847      ;
; 0.579 ; fastCounter64:SYS_TIME_GEN|count[3][11]             ; fastCounter64:SYS_TIME_GEN|count[3][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.847      ;
; 0.579 ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.847      ;
; 0.579 ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.847      ;
; 0.579 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.229      ;
; 0.580 ; fastCounter64:SYS_TIME_GEN|count[0][10]             ; trigger:trigger_map|beamgate_timestamp_z[10]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.832      ;
; 0.580 ; fastCounter64:SYS_TIME_GEN|count[0][10]             ; trigger:trigger_map|timestamp_z[10]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.832      ;
; 0.580 ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.849      ;
; 0.581 ; fastCounter64:SYS_TIME_GEN|count[3][9]              ; fastCounter64:SYS_TIME_GEN|count[3][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.849      ;
; 0.581 ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.849      ;
; 0.581 ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.850      ;
; 0.582 ; fastCounter64:SYS_TIME_GEN|count[3][14]             ; fastCounter64:SYS_TIME_GEN|count[3][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.850      ;
; 0.582 ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; trigger:trigger_map|beamgate_timestamp_z[21]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.834      ;
; 0.582 ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.850      ;
; 0.583 ; fastCounter64:SYS_TIME_GEN|count[3][12]             ; fastCounter64:SYS_TIME_GEN|count[3][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.851      ;
; 0.583 ; fastCounter64:SYS_TIME_GEN|count[3][10]             ; fastCounter64:SYS_TIME_GEN|count[3][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.851      ;
; 0.583 ; fastCounter64:SYS_TIME_GEN|count[3][8]              ; fastCounter64:SYS_TIME_GEN|count[3][8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.097      ; 0.851      ;
; 0.584 ; fastCounter64:SYS_TIME_GEN|count[0][6]              ; trigger:trigger_map|beamgate_timestamp_z[6]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.584 ; fastCounter64:SYS_TIME_GEN|count[0][6]              ; trigger:trigger_map|timestamp_z[6]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.587 ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.235      ;
; 0.587 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.235      ;
; 0.590 ; fastCounter64:SYS_TIME_GEN|count[0][10]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.507      ; 1.268      ;
; 0.592 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.242      ;
; 0.593 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; fastCounter64:SYS_TIME_GEN|count[1][3]              ; fastCounter64:SYS_TIME_GEN|count[1][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; fastCounter64:SYS_TIME_GEN|count[0][3]              ; fastCounter64:SYS_TIME_GEN|count[0][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.846      ;
; 0.594 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; fastCounter64:SYS_TIME_GEN|count[1][6]              ; fastCounter64:SYS_TIME_GEN|count[1][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; fastCounter64:SYS_TIME_GEN|count[0][1]              ; fastCounter64:SYS_TIME_GEN|count[0][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.847      ;
; 0.596 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; fastCounter64:SYS_TIME_GEN|count[1][7]              ; fastCounter64:SYS_TIME_GEN|count[1][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; fastCounter64:SYS_TIME_GEN|count[0][9]              ; fastCounter64:SYS_TIME_GEN|count[0][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.865      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[1][3]              ; trigger:trigger_map|beamgate_timestamp_z[19]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.245      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[1][2]              ; fastCounter64:SYS_TIME_GEN|count[1][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[0][4]              ; fastCounter64:SYS_TIME_GEN|count[0][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[0][2]              ; fastCounter64:SYS_TIME_GEN|count[0][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.098      ; 0.866      ;
; 0.597 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.477      ; 1.245      ;
; 0.598 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.479      ; 1.248      ;
; 0.598 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.081      ; 0.850      ;
; 0.598 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.082      ; 0.851      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockIn.localOsc'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.355 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 0.608      ;
; 1.016 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.270      ;
; 1.084 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.338      ;
; 1.095 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.349      ;
; 1.098 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.352      ;
; 1.185 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.438      ;
; 1.304 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.558      ;
; 1.309 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.562      ;
; 1.343 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.596      ;
; 1.376 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.629      ;
; 1.380 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.634      ;
; 1.385 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.638      ;
; 1.407 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.661      ;
; 1.417 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.671      ;
; 1.468 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.722      ;
; 1.478 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.732      ;
; 1.479 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.733      ;
; 1.481 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.734      ;
; 1.499 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.753      ;
; 1.505 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.758      ;
; 1.516 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.770      ;
; 1.517 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.770      ;
; 1.523 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.777      ;
; 1.527 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.781      ;
; 1.539 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.792      ;
; 1.567 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.820      ;
; 1.568 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.821      ;
; 1.568 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.821      ;
; 1.569 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.822      ;
; 1.571 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.824      ;
; 1.574 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.827      ;
; 1.577 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.831      ;
; 1.586 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.840      ;
; 1.596 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.849      ;
; 1.603 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.856      ;
; 1.617 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.870      ;
; 1.618 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.872      ;
; 1.640 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.893      ;
; 1.649 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.902      ;
; 1.651 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.904      ;
; 1.663 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.916      ;
; 1.670 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.923      ;
; 1.685 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.938      ;
; 1.685 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.938      ;
; 1.686 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.939      ;
; 1.687 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.940      ;
; 1.694 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.947      ;
; 1.698 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.951      ;
; 1.698 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.952      ;
; 1.708 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.961      ;
; 1.712 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.965      ;
; 1.733 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 1.986      ;
; 1.735 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 1.989      ;
; 1.747 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.000      ;
; 1.761 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.014      ;
; 1.778 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.031      ;
; 1.789 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.042      ;
; 1.790 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.044      ;
; 1.791 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.045      ;
; 1.793 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.047      ;
; 1.796 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.050      ;
; 1.796 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.050      ;
; 1.800 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.054      ;
; 1.801 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.055      ;
; 1.803 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.057      ;
; 1.806 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.060      ;
; 1.811 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.064      ;
; 1.841 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.094      ;
; 1.858 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.111      ;
; 1.859 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.112      ;
; 1.859 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.112      ;
; 1.861 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.114      ;
; 1.864 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.117      ;
; 1.890 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.143      ;
; 1.899 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.153      ;
; 1.900 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.154      ;
; 1.902 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.156      ;
; 1.905 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.159      ;
; 1.906 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.159      ;
; 1.912 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.166      ;
; 1.912 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.166      ;
; 1.914 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.168      ;
; 1.932 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.186      ;
; 1.934 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.188      ;
; 1.967 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.220      ;
; 1.968 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.221      ;
; 1.968 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.221      ;
; 1.969 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.222      ;
; 1.970 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.223      ;
; 2.005 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.258      ;
; 2.008 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.261      ;
; 2.011 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.264      ;
; 2.023 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.277      ;
; 2.101 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.354      ;
; 2.104 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.357      ;
; 2.124 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.083      ; 2.378      ;
; 2.147 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.400      ;
; 2.194 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.447      ;
; 2.235 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.488      ;
; 2.300 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.082      ; 2.553      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.074 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.828      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.826      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.824      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.829      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.851      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.806      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.820      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.075 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.819      ;
; 95.076 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.811      ;
; 95.076 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.821      ;
; 95.076 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.821      ;
; 95.076 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.821      ;
; 95.076 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.821      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.366      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.458      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.470      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.470      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.470      ;
; 1.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.470      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.507      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.522      ;
; 1.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.976      ;
; 4.278 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.523      ;
; 4.278 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 4.521      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.279 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 4.513      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 4.502      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 4.497      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 4.497      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 4.497      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 4.497      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 4.502      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 4.502      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 4.502      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 4.493      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 4.493      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 4.495      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 4.495      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 4.495      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 4.495      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 4.495      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 4.495      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 4.495      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 4.493      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 4.493      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 4.493      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 4.493      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 4.492      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 4.492      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 4.492      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 4.492      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 4.492      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.496      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 4.494      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 4.515      ;
; 4.280 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 4.515      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 343.504 ns




+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1.197  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 1.916  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 1.951  ; 0.000         ;
; clockIn.localOsc                                                                                           ; 22.333 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 47.832 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.159 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 0.175 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.176 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.176 ; 0.000         ;
; clockIn.localOsc                                                                                           ; 0.181 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 97.036 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.562 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                    ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1.125  ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.853  ; 0.000         ;
; clockIn.localOsc                                                                                           ; 11.804 ; 0.000         ;
; clockIn.jcpll                                                                                              ; 11.949 ; 0.000         ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 12.228 ; 0.000         ;
; altera_reserved_tck                                                                                        ; 49.414 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                              ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.197 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; pulseSync:SYS_TIME_RESET|sync_reset                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1.562        ; 0.107      ; 0.459      ;
; 1.220 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1.562        ; 0.117      ; 0.446      ;
; 1.790 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[3][4]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.053     ; 1.269      ;
; 1.790 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[3][3]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.053     ; 1.269      ;
; 1.790 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[3][0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.053     ; 1.269      ;
; 1.811 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.056     ; 1.245      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[61]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[39]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[37]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[36]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[20]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[13]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[5]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.813 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[0]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.250      ;
; 1.815 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.056     ; 1.241      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[45]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[29]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[25]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[23]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[22]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[21]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[18]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[17]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.817 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[4]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.245      ;
; 1.819 ; fastCounter64:SYS_TIME_GEN|count[0][1]         ; fastCounter64:SYS_TIME_GEN|count[0][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.245      ;
; 1.823 ; fastCounter64:SYS_TIME_GEN|count[0][1]         ; fastCounter64:SYS_TIME_GEN|count[0][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.241      ;
; 1.829 ; fastCounter64:SYS_TIME_GEN|count[0][0]         ; fastCounter64:SYS_TIME_GEN|count[0][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.235      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[48]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[46]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[42]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[41]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[34]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[32]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[27]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.830 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[16]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.231      ;
; 1.858 ; fastCounter64:SYS_TIME_GEN|count[0][9]         ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.205      ;
; 1.859 ; fastCounter64:SYS_TIME_GEN|maxCount[0]         ; fastCounter64:SYS_TIME_GEN|count[1][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.047     ; 1.206      ;
; 1.868 ; fastCounter64:SYS_TIME_GEN|count[2][5]         ; fastCounter64:SYS_TIME_GEN|maxCount[2]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.196      ;
; 1.871 ; fastCounter64:SYS_TIME_GEN|count[0][0]         ; fastCounter64:SYS_TIME_GEN|count[0][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.193      ;
; 1.878 ; fastCounter64:SYS_TIME_GEN|count[0][13]        ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.263     ; 0.971      ;
; 1.879 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][13]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.056     ; 1.177      ;
; 1.879 ; fastCounter64:SYS_TIME_GEN|count[2][1]         ; fastCounter64:SYS_TIME_GEN|count[2][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.185      ;
; 1.879 ; fastCounter64:SYS_TIME_GEN|count[1][11]        ; fastCounter64:SYS_TIME_GEN|maxCount[1]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.252     ; 0.981      ;
; 1.883 ; fastCounter64:SYS_TIME_GEN|count[3][1]         ; fastCounter64:SYS_TIME_GEN|count[3][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.056     ; 1.173      ;
; 1.888 ; fastCounter64:SYS_TIME_GEN|count[3][2]         ; fastCounter64:SYS_TIME_GEN|count[3][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.056     ; 1.168      ;
; 1.889 ; fastCounter64:SYS_TIME_GEN|count[0][3]         ; fastCounter64:SYS_TIME_GEN|count[0][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.175      ;
; 1.889 ; fastCounter64:SYS_TIME_GEN|count[0][10]        ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.174      ;
; 1.891 ; fastCounter64:SYS_TIME_GEN|count[0][1]         ; fastCounter64:SYS_TIME_GEN|count[0][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.173      ;
; 1.891 ; fastCounter64:SYS_TIME_GEN|count[1][1]         ; fastCounter64:SYS_TIME_GEN|count[1][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.173      ;
; 1.893 ; fastCounter64:SYS_TIME_GEN|count[0][3]         ; fastCounter64:SYS_TIME_GEN|count[0][14]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.171      ;
; 1.893 ; fastCounter64:SYS_TIME_GEN|count[0][8]         ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.170      ;
; 1.896 ; fastCounter64:SYS_TIME_GEN|count[0][2]         ; fastCounter64:SYS_TIME_GEN|count[0][15]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.168      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[61]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[39]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[37]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[36]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[20]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[13]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[5]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.900 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[0]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.163      ;
; 1.901 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[43]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.052     ; 1.159      ;
; 1.901 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[30]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.052     ; 1.159      ;
; 1.901 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[26]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.052     ; 1.159      ;
; 1.901 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[24]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.052     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][12]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][10]                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][8]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][7]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][6]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][5]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][4]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][3]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][2]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][1]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.902 ; pulseSync:SYS_TIME_RESET|sync_latch_z          ; fastCounter64:SYS_TIME_GEN|count[2][0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.159      ;
; 1.905 ; fastCounter64:SYS_TIME_GEN|count[1][0]         ; fastCounter64:SYS_TIME_GEN|maxCount[1]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.157      ;
; 1.909 ; fastCounter64:SYS_TIME_GEN|count[1][15]        ; fastCounter64:SYS_TIME_GEN|maxCount[1]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.252     ; 0.951      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[45]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[29]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[25]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[23]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[22]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[21]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[18]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[17]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.911 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[4]                                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.050     ; 1.151      ;
; 1.913 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[57]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.054     ; 1.145      ;
; 1.913 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[53]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.054     ; 1.145      ;
; 1.913 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[52]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.054     ; 1.145      ;
; 1.913 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[50]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.054     ; 1.145      ;
; 1.913 ; trigger:trigger_map|trig_latch_z2              ; trigger:trigger_map|timestamp_z[49]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.054     ; 1.145      ;
; 1.913 ; fastCounter64:SYS_TIME_GEN|count[0][1]         ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.150      ;
; 1.922 ; fastCounter64:SYS_TIME_GEN|count[2][6]         ; fastCounter64:SYS_TIME_GEN|maxCount[2]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.048     ; 1.142      ;
; 1.924 ; fastCounter64:SYS_TIME_GEN|count[0][12]        ; fastCounter64:SYS_TIME_GEN|maxCount[0]                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.049     ; 1.139      ;
; 1.926 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[48]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.135      ;
; 1.926 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[46]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.135      ;
; 1.926 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[42]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.135      ;
; 1.926 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[41]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.135      ;
; 1.926 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[34]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.135      ;
; 1.926 ; trigger:trigger_map|trig_latch_z               ; trigger:trigger_map|timestamp_z[32]                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 3.125        ; -0.051     ; 1.135      ;
+-------+------------------------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                 ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.916 ; synchronousRx_8b10b:serialRx_map|serialIn_z2                           ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.131     ; 1.065      ;
; 2.065 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x                         ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.131     ; 0.916      ;
; 2.098 ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31                       ; synchronousRx_8b10b:serialRx_map|rxBit                                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.131     ; 0.883      ;
; 2.413 ; synchronousRx_8b10b:serialRx_map|symbol_valid_y                        ; synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.085     ; 0.614      ;
; 2.573 ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch_z ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_reset    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.083     ; 0.456      ;
; 2.644 ; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch_z       ; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_reset          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3.125        ; -0.083     ; 0.385      ;
; 3.819 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.372      ;
; 3.820 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.376      ;
; 3.825 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.366      ;
; 3.826 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.370      ;
; 3.844 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.351      ;
; 3.850 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.345      ;
; 3.854 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.333      ;
; 3.854 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.333      ;
; 3.855 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.332      ;
; 3.855 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.045     ; 2.337      ;
; 3.855 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.045     ; 2.337      ;
; 3.856 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.331      ;
; 3.856 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.045     ; 2.336      ;
; 3.857 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.045     ; 2.335      ;
; 3.865 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.326      ;
; 3.871 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.320      ;
; 3.876 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.319      ;
; 3.879 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.312      ;
; 3.879 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.312      ;
; 3.880 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.311      ;
; 3.881 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.310      ;
; 3.882 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.313      ;
; 3.885 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.310      ;
; 3.887 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.304      ;
; 3.891 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.304      ;
; 3.892 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.299      ;
; 3.893 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.298      ;
; 3.893 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.303      ;
; 3.900 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.287      ;
; 3.900 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.287      ;
; 3.901 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.286      ;
; 3.902 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.285      ;
; 3.911 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.280      ;
; 3.911 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.280      ;
; 3.911 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.280      ;
; 3.912 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.279      ;
; 3.913 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.278      ;
; 3.917 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.274      ;
; 3.917 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.278      ;
; 3.920 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.271      ;
; 3.920 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.271      ;
; 3.921 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.270      ;
; 3.922 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.273      ;
; 3.922 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.265      ;
; 3.922 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.265      ;
; 3.922 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.269      ;
; 3.923 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.264      ;
; 3.924 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.263      ;
; 3.928 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.267      ;
; 3.938 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.253      ;
; 3.946 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.241      ;
; 3.946 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.241      ;
; 3.947 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.240      ;
; 3.948 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.050     ; 2.239      ;
; 3.949 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.246      ;
; 3.957 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.234      ;
; 3.957 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.234      ;
; 3.958 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.233      ;
; 3.958 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.237      ;
; 3.959 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.232      ;
; 3.960 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.231      ;
; 3.984 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.207      ;
; 3.995 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.200      ;
; 3.996 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.199      ;
; 4.002 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.193      ;
; 4.019 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.176      ;
; 4.025 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.170      ;
; 4.026 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.165      ;
; 4.026 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.165      ;
; 4.027 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.164      ;
; 4.027 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.169      ;
; 4.027 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.169      ;
; 4.028 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.168      ;
; 4.030 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.161      ;
; 4.031 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.160      ;
; 4.031 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.160      ;
; 4.031 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.160      ;
; 4.031 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.165      ;
; 4.032 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.159      ;
; 4.032 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.041     ; 2.164      ;
; 4.033 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.158      ;
; 4.047 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.148      ;
; 4.048 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.147      ;
; 4.051 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.144      ;
; 4.051 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.144      ;
; 4.052 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.143      ;
; 4.053 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.142      ;
; 4.054 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.141      ;
; 4.054 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.137      ;
; 4.054 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.137      ;
; 4.055 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.136      ;
; 4.055 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.140      ;
; 4.056 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.046     ; 2.135      ;
; 4.056 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                            ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 6.250        ; -0.042     ; 2.139      ;
+-------+------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                    ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.951 ; trigger:trigger_map|timestamp_z[55]          ; trigger:trigger_map|timestamp[55]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.328     ; 0.833      ;
; 1.955 ; trigger:trigger_map|timestamp_z[60]          ; trigger:trigger_map|timestamp[60]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.328     ; 0.829      ;
; 1.961 ; trigger:trigger_map|timestamp_z[54]          ; trigger:trigger_map|timestamp[54]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.327     ; 0.824      ;
; 2.017 ; trigger:trigger_map|beamgate_timestamp_z[33] ; trigger:trigger_map|beamgate_timestamp[33] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.327     ; 0.768      ;
; 2.055 ; trigger:trigger_map|timestamp_z[38]          ; trigger:trigger_map|timestamp[38]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.331     ; 0.726      ;
; 2.076 ; trigger:trigger_map|timestamp_z[62]          ; trigger:trigger_map|timestamp[62]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.925      ;
; 2.145 ; trigger:trigger_map|timestamp_z[33]          ; trigger:trigger_map|timestamp[33]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.333     ; 0.634      ;
; 2.160 ; trigger:trigger_map|beamgate_timestamp_z[34] ; trigger:trigger_map|beamgate_timestamp[34] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.123     ; 0.829      ;
; 2.164 ; trigger:trigger_map|timestamp_z[48]          ; trigger:trigger_map|timestamp[48]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.108     ; 0.840      ;
; 2.167 ; trigger:trigger_map|beamgate_timestamp_z[23] ; trigger:trigger_map|beamgate_timestamp[23] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.124     ; 0.821      ;
; 2.174 ; trigger:trigger_map|timestamp_z[7]           ; trigger:trigger_map|timestamp[7]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.112     ; 0.826      ;
; 2.176 ; trigger:trigger_map|beamgate_timestamp_z[35] ; trigger:trigger_map|beamgate_timestamp[35] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.314     ; 0.622      ;
; 2.177 ; trigger:trigger_map|beamgate_timestamp_z[38] ; trigger:trigger_map|beamgate_timestamp[38] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.314     ; 0.621      ;
; 2.177 ; trigger:trigger_map|timestamp_z[35]          ; trigger:trigger_map|timestamp[35]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.328     ; 0.607      ;
; 2.177 ; trigger:trigger_map|beamgate_timestamp_z[8]  ; trigger:trigger_map|beamgate_timestamp[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.817      ;
; 2.186 ; trigger:trigger_map|timestamp_z[53]          ; trigger:trigger_map|timestamp[53]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.815      ;
; 2.186 ; trigger:trigger_map|beamgate_timestamp_z[57] ; trigger:trigger_map|beamgate_timestamp[57] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.301     ; 0.625      ;
; 2.187 ; trigger:trigger_map|timestamp_z[6]           ; trigger:trigger_map|timestamp[6]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.112     ; 0.813      ;
; 2.188 ; trigger:trigger_map|timestamp_z[56]          ; trigger:trigger_map|timestamp[56]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.107     ; 0.817      ;
; 2.189 ; trigger:trigger_map|beamgate_timestamp_z[58] ; trigger:trigger_map|beamgate_timestamp[58] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.314     ; 0.609      ;
; 2.191 ; trigger:trigger_map|beamgate_timestamp_z[53] ; trigger:trigger_map|beamgate_timestamp[53] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.308     ; 0.613      ;
; 2.192 ; trigger:trigger_map|beamgate_timestamp_z[55] ; trigger:trigger_map|beamgate_timestamp[55] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.308     ; 0.612      ;
; 2.192 ; trigger:trigger_map|beamgate_timestamp_z[5]  ; trigger:trigger_map|beamgate_timestamp[5]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.308     ; 0.612      ;
; 2.192 ; trigger:trigger_map|timestamp_z[50]          ; trigger:trigger_map|timestamp[50]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.106     ; 0.814      ;
; 2.192 ; trigger:trigger_map|timestamp_z[52]          ; trigger:trigger_map|timestamp[52]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.106     ; 0.814      ;
; 2.193 ; trigger:trigger_map|timestamp_z[14]          ; trigger:trigger_map|timestamp[14]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.110     ; 0.809      ;
; 2.193 ; trigger:trigger_map|beamgate_timestamp_z[51] ; trigger:trigger_map|beamgate_timestamp[51] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.308     ; 0.611      ;
; 2.193 ; trigger:trigger_map|beamgate_timestamp_z[25] ; trigger:trigger_map|beamgate_timestamp[25] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.314     ; 0.605      ;
; 2.195 ; trigger:trigger_map|beamgate_timestamp_z[54] ; trigger:trigger_map|beamgate_timestamp[54] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.308     ; 0.609      ;
; 2.200 ; trigger:trigger_map|timestamp_z[49]          ; trigger:trigger_map|timestamp[49]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.801      ;
; 2.203 ; trigger:trigger_map|beamgate_timestamp_z[40] ; trigger:trigger_map|beamgate_timestamp[40] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.791      ;
; 2.206 ; trigger:trigger_map|beamgate_timestamp_z[20] ; trigger:trigger_map|beamgate_timestamp[20] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.119     ; 0.787      ;
; 2.209 ; trigger:trigger_map|beamgate_timestamp_z[19] ; trigger:trigger_map|beamgate_timestamp[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.319     ; 0.584      ;
; 2.209 ; trigger:trigger_map|beamgate_timestamp_z[60] ; trigger:trigger_map|beamgate_timestamp[60] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.319     ; 0.584      ;
; 2.218 ; trigger:trigger_map|timestamp_z[5]           ; trigger:trigger_map|timestamp[5]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.776      ;
; 2.221 ; trigger:trigger_map|beamgate_timestamp_z[28] ; trigger:trigger_map|beamgate_timestamp[28] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.319     ; 0.572      ;
; 2.222 ; trigger:trigger_map|beamgate_timestamp_z[0]  ; trigger:trigger_map|beamgate_timestamp[0]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.119     ; 0.771      ;
; 2.227 ; trigger:trigger_map|beamgate_timestamp_z[49] ; trigger:trigger_map|beamgate_timestamp[49] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.300     ; 0.585      ;
; 2.232 ; trigger:trigger_map|beamgate_timestamp_z[18] ; trigger:trigger_map|beamgate_timestamp[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.124     ; 0.756      ;
; 2.234 ; trigger:trigger_map|beamgate_timestamp_z[36] ; trigger:trigger_map|beamgate_timestamp[36] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.760      ;
; 2.237 ; trigger:trigger_map|timestamp_z[9]           ; trigger:trigger_map|timestamp[9]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.115     ; 0.760      ;
; 2.240 ; trigger:trigger_map|timestamp_z[37]          ; trigger:trigger_map|timestamp[37]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.115     ; 0.757      ;
; 2.240 ; trigger:trigger_map|timestamp_z[44]          ; trigger:trigger_map|timestamp[44]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.755      ;
; 2.242 ; trigger:trigger_map|timestamp_z[36]          ; trigger:trigger_map|timestamp[36]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.119     ; 0.751      ;
; 2.243 ; trigger:trigger_map|beamgate_timestamp_z[63] ; trigger:trigger_map|beamgate_timestamp[63] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.752      ;
; 2.243 ; trigger:trigger_map|timestamp_z[4]           ; trigger:trigger_map|timestamp[4]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.751      ;
; 2.244 ; trigger:trigger_map|timestamp_z[13]          ; trigger:trigger_map|timestamp[13]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.750      ;
; 2.244 ; trigger:trigger_map|beamgate_timestamp_z[52] ; trigger:trigger_map|beamgate_timestamp[52] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.300     ; 0.568      ;
; 2.245 ; trigger:trigger_map|beamgate_timestamp_z[50] ; trigger:trigger_map|beamgate_timestamp[50] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.300     ; 0.567      ;
; 2.248 ; trigger:trigger_map|timestamp_z[61]          ; trigger:trigger_map|timestamp[61]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.116     ; 0.748      ;
; 2.249 ; trigger:trigger_map|beamgate_timestamp_z[37] ; trigger:trigger_map|beamgate_timestamp[37] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.745      ;
; 2.252 ; trigger:trigger_map|beamgate_timestamp_z[4]  ; trigger:trigger_map|beamgate_timestamp[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.124     ; 0.736      ;
; 2.256 ; trigger:trigger_map|beamgate_timestamp_z[43] ; trigger:trigger_map|beamgate_timestamp[43] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.107     ; 0.749      ;
; 2.258 ; trigger:trigger_map|timestamp_z[0]           ; trigger:trigger_map|timestamp[0]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.736      ;
; 2.260 ; trigger:trigger_map|timestamp_z[12]          ; trigger:trigger_map|timestamp[12]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.735      ;
; 2.263 ; trigger:trigger_map|beamgate_timestamp_z[7]  ; trigger:trigger_map|beamgate_timestamp[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.732      ;
; 2.267 ; trigger:trigger_map|beamgate_timestamp_z[17] ; trigger:trigger_map|beamgate_timestamp[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.116     ; 0.729      ;
; 2.287 ; trigger:trigger_map|timestamp_z[20]          ; trigger:trigger_map|timestamp[20]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.119     ; 0.706      ;
; 2.290 ; trigger:trigger_map|beamgate_timestamp_z[24] ; trigger:trigger_map|beamgate_timestamp[24] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.704      ;
; 2.293 ; trigger:trigger_map|beamgate_timestamp_z[3]  ; trigger:trigger_map|beamgate_timestamp[3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.708      ;
; 2.296 ; trigger:trigger_map|beamgate_timestamp_z[31] ; trigger:trigger_map|beamgate_timestamp[31] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.699      ;
; 2.303 ; trigger:trigger_map|beamgate_timestamp_z[11] ; trigger:trigger_map|beamgate_timestamp[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.698      ;
; 2.304 ; trigger:trigger_map|beamgate_timestamp_z[21] ; trigger:trigger_map|beamgate_timestamp[21] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.691      ;
; 2.322 ; trigger:trigger_map|beamgate_timestamp_z[62] ; trigger:trigger_map|beamgate_timestamp[62] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.673      ;
; 2.324 ; trigger:trigger_map|beamgate_timestamp_z[44] ; trigger:trigger_map|beamgate_timestamp[44] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.118     ; 0.670      ;
; 2.325 ; trigger:trigger_map|beamgate_timestamp_z[39] ; trigger:trigger_map|beamgate_timestamp[39] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.676      ;
; 2.340 ; trigger:trigger_map|timestamp_z[39]          ; trigger:trigger_map|timestamp[39]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.115     ; 0.657      ;
; 2.340 ; trigger:trigger_map|timestamp_z[1]           ; trigger:trigger_map|timestamp[1]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.115     ; 0.657      ;
; 2.345 ; trigger:trigger_map|timestamp_z[28]          ; trigger:trigger_map|timestamp[28]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.115     ; 0.652      ;
; 2.348 ; trigger:trigger_map|timestamp_z[17]          ; trigger:trigger_map|timestamp[17]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.650      ;
; 2.348 ; trigger:trigger_map|beamgate_timestamp_z[16] ; trigger:trigger_map|beamgate_timestamp[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.109     ; 0.655      ;
; 2.352 ; trigger:trigger_map|timestamp_z[31]          ; trigger:trigger_map|timestamp[31]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.113     ; 0.647      ;
; 2.352 ; trigger:trigger_map|beamgate_timestamp_z[45] ; trigger:trigger_map|beamgate_timestamp[45] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.104     ; 0.656      ;
; 2.352 ; trigger:trigger_map|beamgate_timestamp_z[42] ; trigger:trigger_map|beamgate_timestamp[42] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.116     ; 0.644      ;
; 2.353 ; trigger:trigger_map|timestamp_z[63]          ; trigger:trigger_map|timestamp[63]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.113     ; 0.646      ;
; 2.357 ; trigger:trigger_map|timestamp_z[51]          ; trigger:trigger_map|timestamp[51]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.641      ;
; 2.358 ; trigger:trigger_map|beamgate_timestamp_z[56] ; trigger:trigger_map|beamgate_timestamp[56] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.643      ;
; 2.359 ; trigger:trigger_map|timestamp_z[10]          ; trigger:trigger_map|timestamp[10]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.115     ; 0.638      ;
; 2.360 ; trigger:trigger_map|beamgate_timestamp_z[14] ; trigger:trigger_map|beamgate_timestamp[14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.112     ; 0.640      ;
; 2.360 ; trigger:trigger_map|timestamp_z[25]          ; trigger:trigger_map|timestamp[25]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.638      ;
; 2.361 ; trigger:trigger_map|timestamp_z[22]          ; trigger:trigger_map|timestamp[22]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.637      ;
; 2.361 ; trigger:trigger_map|beamgate_timestamp_z[9]  ; trigger:trigger_map|beamgate_timestamp[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.117     ; 0.634      ;
; 2.362 ; trigger:trigger_map|timestamp_z[29]          ; trigger:trigger_map|timestamp[29]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.636      ;
; 2.365 ; trigger:trigger_map|timestamp_z[19]          ; trigger:trigger_map|timestamp[19]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.113     ; 0.634      ;
; 2.365 ; trigger:trigger_map|timestamp_z[3]           ; trigger:trigger_map|timestamp[3]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.633      ;
; 2.365 ; trigger:trigger_map|timestamp_z[2]           ; trigger:trigger_map|timestamp[2]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.112     ; 0.635      ;
; 2.366 ; trigger:trigger_map|timestamp_z[57]          ; trigger:trigger_map|timestamp[57]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.635      ;
; 2.373 ; trigger:trigger_map|beamgate_timestamp_z[13] ; trigger:trigger_map|beamgate_timestamp[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.105     ; 0.634      ;
; 2.373 ; trigger:trigger_map|timestamp_z[18]          ; trigger:trigger_map|timestamp[18]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.625      ;
; 2.374 ; trigger:trigger_map|timestamp_z[15]          ; trigger:trigger_map|timestamp[15]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.113     ; 0.625      ;
; 2.375 ; trigger:trigger_map|beamgate_timestamp_z[2]  ; trigger:trigger_map|beamgate_timestamp[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.626      ;
; 2.376 ; trigger:trigger_map|beamgate_timestamp_z[61] ; trigger:trigger_map|beamgate_timestamp[61] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.105     ; 0.631      ;
; 2.376 ; trigger:trigger_map|timestamp_z[8]           ; trigger:trigger_map|timestamp[8]           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.625      ;
; 2.377 ; trigger:trigger_map|beamgate_timestamp_z[6]  ; trigger:trigger_map|beamgate_timestamp[6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.111     ; 0.624      ;
; 2.378 ; trigger:trigger_map|beamgate_timestamp_z[15] ; trigger:trigger_map|beamgate_timestamp[15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.112     ; 0.622      ;
; 2.378 ; trigger:trigger_map|beamgate_timestamp_z[48] ; trigger:trigger_map|beamgate_timestamp[48] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.109     ; 0.625      ;
; 2.378 ; trigger:trigger_map|timestamp_z[16]          ; trigger:trigger_map|timestamp[16]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.113     ; 0.621      ;
; 2.379 ; trigger:trigger_map|timestamp_z[58]          ; trigger:trigger_map|timestamp[58]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.114     ; 0.619      ;
; 2.380 ; trigger:trigger_map|beamgate_timestamp_z[41] ; trigger:trigger_map|beamgate_timestamp[41] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.109     ; 0.623      ;
; 2.381 ; trigger:trigger_map|timestamp_z[46]          ; trigger:trigger_map|timestamp[46]          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 3.125        ; -0.109     ; 0.622      ;
+-------+----------------------------------------------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockIn.localOsc'                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 22.333 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.906      ;
; 22.381 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.858      ;
; 22.387 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.852      ;
; 22.393 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.846      ;
; 22.461 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.778      ;
; 22.521 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.718      ;
; 22.588 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.651      ;
; 22.606 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.633      ;
; 22.738 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.501      ;
; 22.773 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|serialClock          ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.748     ; 1.466      ;
; 22.967 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.971      ;
; 22.968 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.970      ;
; 22.968 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.970      ;
; 22.969 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.969      ;
; 23.015 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.923      ;
; 23.016 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.922      ;
; 23.016 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.922      ;
; 23.017 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.921      ;
; 23.021 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.917      ;
; 23.022 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.916      ;
; 23.022 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.916      ;
; 23.023 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.915      ;
; 23.027 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.911      ;
; 23.028 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.910      ;
; 23.028 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.910      ;
; 23.029 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.909      ;
; 23.032 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.906      ;
; 23.034 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.904      ;
; 23.036 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.902      ;
; 23.037 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.901      ;
; 23.038 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.900      ;
; 23.080 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.858      ;
; 23.082 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.856      ;
; 23.084 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.854      ;
; 23.085 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.853      ;
; 23.086 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.852      ;
; 23.086 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.852      ;
; 23.088 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.850      ;
; 23.090 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.848      ;
; 23.091 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.847      ;
; 23.092 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.846      ;
; 23.092 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.846      ;
; 23.094 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.844      ;
; 23.095 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.843      ;
; 23.096 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.842      ;
; 23.096 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.842      ;
; 23.096 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.842      ;
; 23.097 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.841      ;
; 23.097 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.841      ;
; 23.098 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.840      ;
; 23.155 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.783      ;
; 23.156 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.782      ;
; 23.156 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.782      ;
; 23.157 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.781      ;
; 23.160 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.778      ;
; 23.162 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.776      ;
; 23.164 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.774      ;
; 23.165 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.773      ;
; 23.166 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.772      ;
; 23.220 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.718      ;
; 23.222 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.716      ;
; 23.222 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.716      ;
; 23.223 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.715      ;
; 23.223 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.715      ;
; 23.224 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.714      ;
; 23.224 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.714      ;
; 23.225 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.713      ;
; 23.226 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.712      ;
; 23.230 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.708      ;
; 23.240 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.698      ;
; 23.241 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.697      ;
; 23.241 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.697      ;
; 23.242 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.696      ;
; 23.278 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.660      ;
; 23.284 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.654      ;
; 23.287 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.651      ;
; 23.289 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.649      ;
; 23.290 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.648      ;
; 23.291 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.647      ;
; 23.292 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.646      ;
; 23.293 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.645      ;
; 23.305 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.633      ;
; 23.307 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.631      ;
; 23.309 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.629      ;
; 23.310 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.628      ;
; 23.311 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.627      ;
; 23.358 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.580      ;
; 23.372 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.566      ;
; 23.373 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.565      ;
; 23.373 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.565      ;
; 23.374 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.564      ;
; 23.407 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.531      ;
; 23.408 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.530      ;
; 23.408 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.530      ;
; 23.409 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.529      ;
; 23.418 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.520      ;
; 23.437 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.501      ;
; 23.439 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.499      ;
; 23.441 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.497      ;
; 23.442 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 25.000       ; -0.049     ; 1.496      ;
+--------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.468      ;
; 47.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 2.363      ;
; 47.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 2.367      ;
; 48.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.279      ;
; 48.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.263      ;
; 48.098 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.334      ; 2.223      ;
; 48.125 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.339      ; 2.201      ;
; 48.141 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 2.182      ;
; 48.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 2.139      ;
; 48.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.146      ;
; 48.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.127      ;
; 48.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 2.112      ;
; 48.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.076      ;
; 48.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.981      ;
; 48.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.977      ;
; 48.442 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 1.866      ;
; 48.490 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 1.840      ;
; 48.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.660      ;
; 48.640 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 1.663      ;
; 48.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.623      ;
; 48.677 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.618      ;
; 48.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.584      ;
; 48.735 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.569      ;
; 48.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.431      ;
; 48.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 1.377      ;
; 48.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.351      ;
; 49.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.092      ;
; 49.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.002      ;
; 49.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 0.969      ;
; 49.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 0.967      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.449      ;
; 96.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.445      ;
; 96.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.444      ;
; 96.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.443      ;
; 96.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.433      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.429      ;
; 96.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.427      ;
; 96.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.425      ;
; 96.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.423      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.422      ;
; 96.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.421      ;
; 96.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.419      ;
; 96.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.418      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.415      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.412      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.411      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.411      ;
; 96.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.410      ;
; 96.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.410      ;
; 96.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.409      ;
; 96.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.406      ;
; 96.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.318      ;
; 96.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.314      ;
; 96.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.313      ;
; 96.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.312      ;
; 96.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.302      ;
; 96.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.298      ;
; 96.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.296      ;
; 96.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.294      ;
; 96.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.292      ;
; 96.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.291      ;
; 96.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.290      ;
; 96.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.279      ;
; 96.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.288      ;
; 96.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.287      ;
; 96.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.276      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.275      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.297      ;
; 96.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.284      ;
; 96.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.296      ;
; 96.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.281      ;
; 96.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.271      ;
; 96.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.280      ;
; 96.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.280      ;
; 96.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.292      ;
; 96.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.279      ;
; 96.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.279      ;
; 96.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.278      ;
; 96.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.268      ;
; 96.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.275      ;
; 96.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.264      ;
; 96.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.286      ;
; 96.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.285      ;
; 96.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.261      ;
; 96.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.282      ;
; 96.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.279      ;
; 96.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.272      ;
; 96.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.271      ;
; 96.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.287      ;
; 96.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.254      ;
; 96.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.281      ;
; 96.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.252      ;
; 96.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.251      ;
; 96.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.278      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.277      ;
; 96.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.253      ;
; 96.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.253      ;
; 96.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.251      ;
; 96.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.273      ;
; 96.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.248      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.159 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|sample_wrAddr[0]             ; PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.167 ; trigger:trigger_map|frameType[0]                                                               ; trigger:trigger_map|frameType[0]                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[1]                                                   ; trigger:trigger_map|\RATE_COUNT_GEN:count[1]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[7]                                                   ; trigger:trigger_map|\RATE_COUNT_GEN:count[7]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[6]                                                   ; trigger:trigger_map|\RATE_COUNT_GEN:count[6]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[11]                                                  ; trigger:trigger_map|\RATE_COUNT_GEN:count[11]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[8]                                                   ; trigger:trigger_map|\RATE_COUNT_GEN:count[8]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[9]                                                   ; trigger:trigger_map|\RATE_COUNT_GEN:count[9]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[10]                                                  ; trigger:trigger_map|\RATE_COUNT_GEN:count[10]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[12]                                                  ; trigger:trigger_map|\RATE_COUNT_GEN:count[12]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[13]                                                  ; trigger:trigger_map|\RATE_COUNT_GEN:count[13]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[7]                                ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[7]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[7]                              ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[7]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[4]                                ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[4]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[4]                              ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[4]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[6]                                ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[6]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[6]                              ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[6]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[5]                                ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[5]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[9]                                ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[9]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[9]                              ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[9]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[8]                                ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:txWord[8]                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[8]                              ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:data_reg[8]                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:tx_req_flag                              ; synchronousTx_8b10b:serialTx_map|\BITSTREAM_GENERATOR:tx_req_flag                                                                                                                      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[7]                             ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[7]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[6]                             ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[6]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[5]                             ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[5]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[4]                             ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[4]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[3]                             ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[3]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[2]                             ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[2]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[1]                             ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:sync_count[1]                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|enc_kin                                                       ; synchronousTx_8b10b:serialTx_map|enc_kin                                                                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[6]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[6]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[7]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[7]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[5]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[5]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[3]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[3]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[2]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[2]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[4]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[4]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[1]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[1]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[0]                               ; synchronousTx_8b10b:serialTx_map|\CODEWORD_GENERATOR:data_reg[0]                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|eventCount[24]                                                             ; trigger:trigger_map|eventCount[24]                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|ppsCount[22]                                                               ; trigger:trigger_map|ppsCount[22]                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|ppsCount[18]                                                               ; trigger:trigger_map|ppsCount[18]                                                                                                                                                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[5]                                                   ; trigger:trigger_map|\RATE_COUNT_GEN:count[5]                                                                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\RATE_COUNT_GEN:count[15]                                                  ; trigger:trigger_map|\RATE_COUNT_GEN:count[15]                                                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|sample_wrAddr[4]             ; PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.225      ; 0.503      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|writeEnable                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|txBusy                                                             ; dataHandler:dataHandler_map|txBusy                                                                                                                                                     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; trigger:trigger_map|\TRIG_CTRL:state.TRIG_DONE                                                 ; trigger:trigger_map|\TRIG_CTRL:state.TRIG_DONE                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[1]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[1]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[2]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[2]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[3]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[3]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[4]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[4]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[5]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[5]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[6]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[6]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[7]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[7]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[8]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[8]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[9]                  ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[9]                                                                                                          ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[10]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[10]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[11]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[11]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[12]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[12]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[13]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[13]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[14]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[14]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[15]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[15]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[16]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[16]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[17]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[17]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[18]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[18]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[19]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[19]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[20]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[20]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[21]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[21]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[22]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[22]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[23]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[23]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[24]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[24]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[25]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[25]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[26]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[26]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[27]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[27]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[28]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[28]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[29]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[29]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[30]                 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|blockSel[30]                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.CLKB       ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.CLKB                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.WAIT_TOKEN ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.WAIT_TOKEN                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.WR         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.WR                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.RD_SETUP   ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.RD_SETUP                                                                                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.CLK0       ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.CLK0                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.IDLE       ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|\WR_PROCESS:state.IDLE                                                                                               ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|done                         ; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|done                                                                                                                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                            ; dataHandler:dataHandler_map|\DATA_HANDLER:frameDone                                                                                                                                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[0]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[0]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[1]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[1]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[5]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[5]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[4]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[4]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[7]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[7]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[6]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[6]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[8]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[8]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[10]                                                ; dataHandler:dataHandler_map|\DATA_HANDLER:i[10]                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[9]                                                 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[9]                                                                                                                                         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[11]                                                ; dataHandler:dataHandler_map|\DATA_HANDLER:i[11]                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[12]                                                ; dataHandler:dataHandler_map|\DATA_HANDLER:i[12]                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[13]                                                ; dataHandler:dataHandler_map|\DATA_HANDLER:i[13]                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[15]                                                ; dataHandler:dataHandler_map|\DATA_HANDLER:i[15]                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; dataHandler:dataHandler_map|\DATA_HANDLER:i[14]                                                ; dataHandler:dataHandler_map|\DATA_HANDLER:i[14]                                                                                                                                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.180 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.312      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.312      ;
; 0.181 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.312      ;
; 0.181 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.312      ;
; 0.181 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                              ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_adj:auto_generated|counter_reg_bit[0]                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2i24:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.207      ; 0.493      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.312      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                            ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                  ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                          ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                             ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                   ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.176 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; trigger:trigger_map|\DEMUX:t[0]                                        ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; trigger:trigger_map|\DEMUX:t[1]                                        ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[3]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[2]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[1]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[0]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[7]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[5]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[4]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[9]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[8]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|symbol_y[6]                           ; synchronousRx_8b10b:serialRx_map|symbol_y[6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; trigger:trigger_map|beamGate                                           ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.184 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.314      ;
; 0.188 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[19]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.317      ;
; 0.194 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.323      ;
; 0.196 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.325      ;
; 0.202 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.332      ;
; 0.204 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.334      ;
; 0.204 ; synchronousRx_8b10b:serialRx_map|rxBit_valid                           ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.334      ;
; 0.205 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.335      ;
; 0.208 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.337      ;
; 0.209 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_valid_y           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.339      ;
; 0.209 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_align_error_y     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.339      ;
; 0.209 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.338      ;
; 0.211 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[18]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.340      ;
; 0.261 ; trigger:trigger_map|\DEMUX:bg_z_OTERM1                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch_z ; synchronousRx_8b10b:serialRx_map|rxBit_valid              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.392      ;
; 0.276 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:bg_z_OTERM1                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.406      ;
; 0.277 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.406      ;
; 0.278 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.407      ;
; 0.286 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.416      ;
; 0.289 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.418      ;
; 0.299 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.429      ;
; 0.300 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[12]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.430      ;
; 0.306 ; trigger:trigger_map|Add3~2_OTERM75                                     ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.437      ;
; 0.308 ; trigger:trigger_map|\DEMUX:bg_z_OTERM7                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.439      ;
; 0.310 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.439      ;
; 0.319 ; trigger:trigger_map|Add3~0_OTERM23                                     ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.450      ;
; 0.323 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[16]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.452      ;
; 0.328 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.457      ;
; 0.333 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[6]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.462      ;
; 0.335 ; commandHandler:cmd_handler_map|trigSetup.mode[1]                       ; trigger:trigger_map|mode_z[1]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.121      ; 0.560      ;
; 0.335 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.464      ;
; 0.337 ; commandHandler:cmd_handler_map|trigSetup.mode[2]                       ; trigger:trigger_map|mode_z[2]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.121      ; 0.562      ;
; 0.347 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.477      ;
; 0.348 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[15]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[14] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.477      ;
; 0.350 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.480      ;
; 0.366 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[14]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[13] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.495      ;
; 0.370 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[1]               ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.500      ;
; 0.371 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]               ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.501      ;
; 0.371 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[2]               ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.501      ;
; 0.372 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[3]               ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.502      ;
; 0.372 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.502      ;
; 0.375 ; trigger:trigger_map|\DEMUX:bg_z_OTERM5                                 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.044      ; 0.503      ;
; 0.381 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]               ; synchronousRx_8b10b:serialRx_map|symbol_y[8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.510      ;
; 0.384 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|Equal4~1_OTERM29         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.513      ;
; 0.386 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.516      ;
; 0.388 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.518      ;
; 0.390 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|Add3~16_OTERM63                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.049      ; 0.523      ;
; 0.395 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[17]              ; synchronousRx_8b10b:serialRx_map|Equal3~1_OTERM27         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.524      ;
; 0.396 ; commandHandler:cmd_handler_map|trigSetup.mode[3]                       ; trigger:trigger_map|mode_z[3]                             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.121      ; 0.621      ;
; 0.416 ; trigger:trigger_map|beamGate_narrow                                    ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.546      ;
; 0.449 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.579      ;
; 0.452 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.582      ;
; 0.453 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.583      ;
; 0.455 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[0]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.585      ;
; 0.459 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.589      ;
; 0.460 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.590      ;
; 0.461 ; synchronousRx_8b10b:serialRx_map|rxBit                                 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[19] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.591      ;
; 0.461 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|symbol_y[9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.590      ;
; 0.462 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[9]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.591      ;
; 0.462 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.592      ;
; 0.463 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.593      ;
; 0.463 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[8]               ; synchronousRx_8b10b:serialRx_map|symbol_y[7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.592      ;
; 0.463 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|symbol_y[5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.593      ;
; 0.465 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[7]               ; synchronousRx_8b10b:serialRx_map|symbol_y[6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.594      ;
; 0.473 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:t[1]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.049      ; 0.606      ;
; 0.474 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[11]              ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[10] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.604      ;
; 0.474 ; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch_z       ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned     ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.603      ;
; 0.476 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.606      ;
; 0.476 ; trigger:trigger_map|\DEMUX:t[0]                                        ; trigger:trigger_map|Add3~0_OTERM23                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.607      ;
; 0.480 ; trigger:trigger_map|acc_trig_z                                         ; trigger:trigger_map|\DEMUX:t[0]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.049      ; 0.613      ;
; 0.481 ; trigger:trigger_map|\DEMUX:t[2]                                        ; trigger:trigger_map|\DEMUX:t[2]                           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.612      ;
; 0.488 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[2]                     ; synchronousRx_8b10b:serialRx_map|symbol_valid_y           ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.618      ;
; 0.495 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.625      ;
; 0.497 ; trigger:trigger_map|Add3~14_OTERM65                                    ; trigger:trigger_map|LessThan2~1_OTERM59                   ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.044      ; 0.625      ;
; 0.498 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:aligned                  ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.628      ;
; 0.498 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[5]               ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:sym_reg[4]  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.049      ; 0.631      ;
; 0.499 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|beamGate_narrow                       ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.049      ; 0.632      ;
; 0.501 ; trigger:trigger_map|\DEMUX:t[1]                                        ; trigger:trigger_map|Add3~2_OTERM75                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.632      ;
; 0.508 ; trigger:trigger_map|\DEMUX:bg_z_OTERM3                                 ; trigger:trigger_map|beamGate                              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.049      ; 0.641      ;
; 0.511 ; trigger:trigger_map|\DEMUX:t[2]                                        ; trigger:trigger_map|Add3~4_OTERM73                        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.047      ; 0.642      ;
; 0.515 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[3]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.645      ;
; 0.515 ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]                     ; synchronousRx_8b10b:serialRx_map|\SYMBOL_SYNC:b[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.046      ; 0.645      ;
+-------+------------------------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                                                                               ; Latch Clock                                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.176 ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.183 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.189 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[0] ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.320      ;
; 0.194 ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x      ; synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31    ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.325      ;
; 0.227 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; trigger:trigger_map|beamgate_timestamp_z[51]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.247      ; 0.558      ;
; 0.240 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; trigger:trigger_map|beamgate_timestamp_z[52]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.233      ; 0.557      ;
; 0.243 ; fastCounter64:SYS_TIME_GEN|count[0][12]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.262      ; 0.589      ;
; 0.245 ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[2] ; synchronousRx_8b10b:serialRx_map|rxBit_valid_x      ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.376      ;
; 0.253 ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; trigger:trigger_map|beamgate_timestamp_z[55]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.053      ; 0.390      ;
; 0.253 ; fastCounter64:SYS_TIME_GEN|count[3][0]              ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.587      ;
; 0.254 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.588      ;
; 0.255 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.589      ;
; 0.255 ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.589      ;
; 0.255 ; fastCounter64:SYS_TIME_GEN|count[1][10]             ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.589      ;
; 0.256 ; fastCounter64:SYS_TIME_GEN|count[3][0]              ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.590      ;
; 0.257 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.591      ;
; 0.258 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.592      ;
; 0.260 ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; trigger:trigger_map|beamgate_timestamp_z[54]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.053      ; 0.397      ;
; 0.262 ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; trigger:trigger_map|beamgate_timestamp_z[53]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.053      ; 0.399      ;
; 0.263 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; trigger:trigger_map|beamgate_timestamp_z[39]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.395      ;
; 0.263 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; trigger:trigger_map|timestamp_z[39]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.395      ;
; 0.263 ; fastCounter64:SYS_TIME_GEN|count[0][15]             ; trigger:trigger_map|timestamp_z[15]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.394      ;
; 0.264 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; trigger:trigger_map|timestamp_z[36]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.396      ;
; 0.265 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; trigger:trigger_map|beamgate_timestamp_z[7]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.396      ;
; 0.266 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; trigger:trigger_map|beamgate_timestamp_z[36]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.398      ;
; 0.266 ; fastCounter64:SYS_TIME_GEN|count[2][8]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.600      ;
; 0.266 ; fastCounter64:SYS_TIME_GEN|count[1][12]             ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.600      ;
; 0.266 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; trigger:trigger_map|timestamp_z[7]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.397      ;
; 0.268 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; trigger:trigger_map|beamgate_timestamp_z[8]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.400      ;
; 0.268 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; trigger:trigger_map|timestamp_z[37]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.400      ;
; 0.268 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; trigger:trigger_map|timestamp_z[8]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.400      ;
; 0.269 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; trigger:trigger_map|beamgate_timestamp_z[37]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.401      ;
; 0.269 ; fastCounter64:SYS_TIME_GEN|count[1][12]             ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.603      ;
; 0.270 ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; trigger:trigger_map|beamgate_timestamp_z[14]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.402      ;
; 0.273 ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; trigger:trigger_map|beamgate_timestamp_z[17]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.404      ;
; 0.276 ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; trigger:trigger_map|beamgate_timestamp_z[21]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.407      ;
; 0.278 ; fastCounter64:SYS_TIME_GEN|count[0][10]             ; trigger:trigger_map|beamgate_timestamp_z[10]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.409      ;
; 0.278 ; fastCounter64:SYS_TIME_GEN|count[0][10]             ; trigger:trigger_map|timestamp_z[10]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.409      ;
; 0.279 ; fastCounter64:SYS_TIME_GEN|count[0][6]              ; trigger:trigger_map|beamgate_timestamp_z[6]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.410      ;
; 0.279 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; trigger:trigger_map|timestamp_z[38]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.264      ; 0.627      ;
; 0.279 ; fastCounter64:SYS_TIME_GEN|count[0][6]              ; trigger:trigger_map|timestamp_z[6]                  ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.410      ;
; 0.287 ; fastCounter64:SYS_TIME_GEN|count[1][15]             ; fastCounter64:SYS_TIME_GEN|count[1][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.057      ; 0.428      ;
; 0.288 ; fastCounter64:SYS_TIME_GEN|count[3][15]             ; fastCounter64:SYS_TIME_GEN|count[3][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.428      ;
; 0.288 ; fastCounter64:SYS_TIME_GEN|count[2][15]             ; fastCounter64:SYS_TIME_GEN|count[2][15]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.428      ;
; 0.288 ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.057      ; 0.429      ;
; 0.288 ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; fastCounter64:SYS_TIME_GEN|count[3][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.428      ;
; 0.288 ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; fastCounter64:SYS_TIME_GEN|count[1][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.057      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[3][13]             ; fastCounter64:SYS_TIME_GEN|count[3][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[3][11]             ; fastCounter64:SYS_TIME_GEN|count[3][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[3][9]              ; fastCounter64:SYS_TIME_GEN|count[3][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; fastCounter64:SYS_TIME_GEN|count[3][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; fastCounter64:SYS_TIME_GEN|count[3][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; fastCounter64:SYS_TIME_GEN|count[2][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; fastCounter64:SYS_TIME_GEN|count[2][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.429      ;
; 0.289 ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; fastCounter64:SYS_TIME_GEN|count[1][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.057      ; 0.430      ;
; 0.290 ; fastCounter64:SYS_TIME_GEN|count[3][14]             ; fastCounter64:SYS_TIME_GEN|count[3][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.430      ;
; 0.290 ; fastCounter64:SYS_TIME_GEN|count[3][8]              ; fastCounter64:SYS_TIME_GEN|count[3][8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.430      ;
; 0.290 ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; fastCounter64:SYS_TIME_GEN|count[3][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.430      ;
; 0.290 ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; fastCounter64:SYS_TIME_GEN|count[3][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.430      ;
; 0.291 ; fastCounter64:SYS_TIME_GEN|count[3][12]             ; fastCounter64:SYS_TIME_GEN|count[3][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.431      ;
; 0.291 ; fastCounter64:SYS_TIME_GEN|count[3][10]             ; fastCounter64:SYS_TIME_GEN|count[3][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.431      ;
; 0.293 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; trigger:trigger_map|beamgate_timestamp_z[38]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.250      ; 0.627      ;
; 0.295 ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; fastCounter64:SYS_TIME_GEN|count[0][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.262      ; 0.641      ;
; 0.296 ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; fastCounter64:SYS_TIME_GEN|count[1][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; fastCounter64:SYS_TIME_GEN|count[0][1]              ; fastCounter64:SYS_TIME_GEN|count[0][1]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.428      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; fastCounter64:SYS_TIME_GEN|count[3][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; fastCounter64:SYS_TIME_GEN|count[2][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; fastCounter64:SYS_TIME_GEN|count[2][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[1][7]              ; fastCounter64:SYS_TIME_GEN|count[1][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; fastCounter64:SYS_TIME_GEN|count[1][5]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[1][3]              ; fastCounter64:SYS_TIME_GEN|count[1][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; fastCounter64:SYS_TIME_GEN|count[0][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[0][9]              ; fastCounter64:SYS_TIME_GEN|count[0][9]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; fastCounter64:SYS_TIME_GEN|count[0][7]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; fastCounter64:SYS_TIME_GEN|count[0][3]              ; fastCounter64:SYS_TIME_GEN|count[0][3]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.429      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; fastCounter64:SYS_TIME_GEN|count[3][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; fastCounter64:SYS_TIME_GEN|count[2][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; fastCounter64:SYS_TIME_GEN|count[2][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[2][3]              ; trigger:trigger_map|timestamp_z[35]                 ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.264      ; 0.646      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[1][8]              ; fastCounter64:SYS_TIME_GEN|count[1][8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[1][6]              ; fastCounter64:SYS_TIME_GEN|count[1][6]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[1][2]              ; fastCounter64:SYS_TIME_GEN|count[1][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; fastCounter64:SYS_TIME_GEN|count[0][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; fastCounter64:SYS_TIME_GEN|count[0][8]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[0][4]              ; fastCounter64:SYS_TIME_GEN|count[0][4]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; fastCounter64:SYS_TIME_GEN|count[0][2]              ; fastCounter64:SYS_TIME_GEN|count[0][2]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.430      ;
; 0.299 ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; fastCounter64:SYS_TIME_GEN|count[2][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; fastCounter64:SYS_TIME_GEN|count[2][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; fastCounter64:SYS_TIME_GEN|count[1][10]             ; fastCounter64:SYS_TIME_GEN|count[1][10]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; fastCounter64:SYS_TIME_GEN|count[0][12]             ; fastCounter64:SYS_TIME_GEN|count[0][12]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.431      ;
; 0.299 ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; fastCounter64:SYS_TIME_GEN|count[1][13]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.057      ; 0.440      ;
; 0.300 ; fastCounter64:SYS_TIME_GEN|count[0][5]              ; trigger:trigger_map|beamgate_timestamp_z[5]         ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.244      ; 0.628      ;
; 0.301 ; fastCounter64:SYS_TIME_GEN|count[1][9]              ; trigger:trigger_map|beamgate_timestamp_z[25]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.248      ; 0.633      ;
; 0.301 ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; fastCounter64:SYS_TIME_GEN|count[2][11]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.441      ;
; 0.301 ; fastCounter64:SYS_TIME_GEN|count[2][14]             ; fastCounter64:SYS_TIME_GEN|count[2][14]             ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.056      ; 0.441      ;
; 0.302 ; fastCounter64:SYS_TIME_GEN|count[1][0]              ; fastCounter64:SYS_TIME_GEN|count[1][0]              ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.048      ; 0.434      ;
; 0.304 ; synchronousRx_8b10b:serialRx_map|serialIn_z2        ; synchronousRx_8b10b:serialRx_map|\BIT_RECOVERY:t[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000        ; 0.047      ; 0.435      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockIn.localOsc'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.181 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.314      ;
; 0.508 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.641      ;
; 0.542 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.675      ;
; 0.548 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.681      ;
; 0.550 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.683      ;
; 0.583 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.716      ;
; 0.636 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.769      ;
; 0.654 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.787      ;
; 0.656 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.789      ;
; 0.684 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.817      ;
; 0.687 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.820      ;
; 0.708 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.841      ;
; 0.729 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.862      ;
; 0.729 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.862      ;
; 0.741 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.874      ;
; 0.741 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.874      ;
; 0.743 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.876      ;
; 0.749 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.882      ;
; 0.756 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.889      ;
; 0.761 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.894      ;
; 0.767 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.900      ;
; 0.781 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.914      ;
; 0.782 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.915      ;
; 0.783 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.916      ;
; 0.785 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.918      ;
; 0.786 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.919      ;
; 0.787 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.920      ;
; 0.787 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.920      ;
; 0.787 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.920      ;
; 0.789 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.922      ;
; 0.791 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.924      ;
; 0.794 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.927      ;
; 0.805 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.938      ;
; 0.810 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.943      ;
; 0.825 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.958      ;
; 0.825 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.958      ;
; 0.826 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.959      ;
; 0.826 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.959      ;
; 0.827 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.960      ;
; 0.835 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.968      ;
; 0.848 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.981      ;
; 0.848 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.981      ;
; 0.849 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.982      ;
; 0.853 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.986      ;
; 0.853 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.986      ;
; 0.854 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.987      ;
; 0.855 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.988      ;
; 0.861 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.994      ;
; 0.866 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 0.999      ;
; 0.873 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.006      ;
; 0.881 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.014      ;
; 0.892 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.025      ;
; 0.892 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.025      ;
; 0.904 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.037      ;
; 0.905 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.038      ;
; 0.915 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.048      ;
; 0.925 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.058      ;
; 0.925 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.058      ;
; 0.925 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.058      ;
; 0.932 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.065      ;
; 0.933 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.066      ;
; 0.935 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.068      ;
; 0.937 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.070      ;
; 0.944 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.077      ;
; 0.945 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.078      ;
; 0.947 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.080      ;
; 0.948 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.081      ;
; 0.948 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.081      ;
; 0.949 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.082      ;
; 0.952 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.085      ;
; 0.953 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.086      ;
; 0.955 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.088      ;
; 0.957 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.090      ;
; 0.971 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.104      ;
; 0.988 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.121      ;
; 0.989 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.122      ;
; 0.991 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.124      ;
; 0.993 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.126      ;
; 0.999 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.132      ;
; 0.999 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.132      ;
; 1.001 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.134      ;
; 1.004 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[9] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.137      ;
; 1.004 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.137      ;
; 1.011 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.144      ;
; 1.013 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.146      ;
; 1.014 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.147      ;
; 1.017 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.150      ;
; 1.019 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.152      ;
; 1.019 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[6] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.152      ;
; 1.019 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.152      ;
; 1.020 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[7] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.153      ;
; 1.021 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[8] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.154      ;
; 1.057 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[5] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.190      ;
; 1.057 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.190      ;
; 1.059 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.192      ;
; 1.081 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[4] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.214      ;
; 1.121 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[3] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.254      ;
; 1.133 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.266      ;
; 1.156 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.289      ;
; 1.220 ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[2] ; ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[1] ; clockIn.localOsc ; clockIn.localOsc ; 0.000        ; 0.049      ; 1.353      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.900      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.890      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.892      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.913      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.036 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.874      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.893      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.886      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.884      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.037 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
+--------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.694      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.760      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.760      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.760      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.760      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.768      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.768      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.768      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.768      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.777      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.790      ;
; 0.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.038      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.643      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.514 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.635      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.638      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.657      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.623      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.623      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.623      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.623      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.623      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.623      ;
; 2.515 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.636      ;
; 2.516 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.017      ; 2.617      ;
; 2.516 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.629      ;
; 2.516 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.629      ;
; 2.516 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.629      ;
; 2.516 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.629      ;
; 2.516 ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.629      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 346.945 ns




+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                            ; 0.404  ; 0.159 ; 94.588   ; 0.562   ; 0.625               ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.794  ; 0.159 ; N/A      ; N/A     ; 12.112              ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.802  ; 0.176 ; N/A      ; N/A     ; 2.743               ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.404  ; 0.176 ; N/A      ; N/A     ; 0.625               ;
;  altera_reserved_tck                                                                                        ; 45.018 ; 0.175 ; 94.588   ; 0.562   ; 49.414              ;
;  clockIn.jcpll                                                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 11.949              ;
;  clockIn.localOsc                                                                                           ; 19.698 ; 0.181 ; N/A      ; N/A     ; 11.804              ;
; Design-wide TNS                                                                                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clockIn.jcpll                                                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clockIn.localOsc                                                                                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; jcpll_ctrl.refSelect        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.powerDown        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.pllSync          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.testMode         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.spi_clock        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.spi_mosi         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jcpll_ctrl.spi_latchEnable  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LVDS_out[0]                 ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[1]                 ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[2]                 ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[3]                 ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokIn[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokIn[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokDecode[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokDecode[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].TokDecode[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].channel[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].channel[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].channel[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].ADClatch       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].ringOsc_enable ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].ADCclear       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].extTrig        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].readClock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].rampStart      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].trigClear      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[4].DLLreset_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokIn[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokIn[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokDecode[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokDecode[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].TokDecode[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].channel[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].channel[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].channel[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].ADClatch       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].ringOsc_enable ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].ADCclear       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].extTrig        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].readClock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].rampStart      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].trigClear      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[3].DLLreset_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokIn[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokIn[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokDecode[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokDecode[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].TokDecode[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].channel[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].channel[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].channel[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].ADClatch       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].ringOsc_enable ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].ADCclear       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].extTrig        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].readClock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].rampStart      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].trigClear      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[2].DLLreset_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokIn[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokIn[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokDecode[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokDecode[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].TokDecode[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].channel[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].channel[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].channel[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].ADClatch       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].ringOsc_enable ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].ADCclear       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].extTrig        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].readClock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].rampStart      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].trigClear      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[1].DLLreset_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokIn[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokIn[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokDecode[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokDecode[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].TokDecode[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].channel[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].channel[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].channel[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].ADClatch       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].ringOsc_enable ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].ADCclear       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].extTrig        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].readClock      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].rampStart      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].trigClear      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_out[0].DLLreset_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_freq_sel              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PSEC4_trigSign              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_out.RDY[0]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_out.RDY[1]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].clear                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].load                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].serialClock          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[2].serialData           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].clear                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].load                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].serialClock          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[1].serialData           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].clear                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].load                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].serialClock          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC[0].serialData           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[0]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[1]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[2]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[3]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[4]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[5]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[6]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[7]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut[8]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[0]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[1]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[2]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[3]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[4]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[5]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[6]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.PA[7]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[0]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[1]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[2]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[3]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[4]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[5]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[6]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[7]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[8]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[9]               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[10]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[11]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[12]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[13]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[14]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_bus.FD[15]              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[9]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[10]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[11]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[12]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[13]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; calEnable[14]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_J5                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_J16                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LVDS_out[0](n)              ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[1](n)              ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[2](n)              ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; LVDS_out[3](n)              ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+-----------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clockIn.usb_IFCLK       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LVDS_in[2]              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].trig[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].trig[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].trig[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].trig[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].trig[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; USB_in.WAKEUP           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CLKOUT           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CTL[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CTL[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_in.CTL[2]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[2]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[3]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[4]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[5]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[6]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.PA[7]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[2]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[3]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[4]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[5]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[6]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[7]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[8]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[9]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[10]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[11]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[12]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[13]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[14]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; USB_bus.FD[15]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; calEnable[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; calEnable[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SMA_J5                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SMA_J16                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PSEC4_in[0].trig[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clockIn.localOsc        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clockIn.jcpll           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LVDS_in[1]              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; jcpll_lock              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PSEC4_in[4].data[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].overflow    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].overflow    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].overflow    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].overflow    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].overflow    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].data[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].data[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].data[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].data[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].data[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].ringOsc_mon ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_in[0]              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].ringOsc_mon ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].ringOsc_mon ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].ringOsc_mon ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].ringOsc_mon ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[4].DLL_clock   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[1].DLL_clock   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[2].DLL_clock   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[0].DLL_clock   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSEC4_in[3].DLL_clock   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_in[2](n)           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_in[1](n)           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; LVDS_in[0](n)           ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; jcpll_ctrl.refSelect        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.powerDown        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.pllSync          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.testMode         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_clock        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_mosi         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_latchEnable  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[4].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PSEC4_freq_sel              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_trigSign              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; USB_out.RDY[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ledOut[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; USB_bus.PA[0]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[1]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[2]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[3]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[4]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[5]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[6]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[7]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[0]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[1]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[2]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[3]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[4]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[5]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[6]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[7]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[8]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[9]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[10]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[11]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[12]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[13]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[14]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[15]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; calEnable[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; calEnable[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SMA_J5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; SMA_J16                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.17 V                       ; -2.17 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.67e-10 s                  ; 1.67e-10 s                  ; Yes                        ; Yes                        ; 0.451 V                     ; -0.451 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.67e-10 s                 ; 1.67e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; jcpll_ctrl.refSelect        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.powerDown        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.pllSync          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.testMode         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_clock        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_mosi         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; jcpll_ctrl.spi_latchEnable  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[1]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[2]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[3]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[2].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[1].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_freq_sel              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_trigSign              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[2].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[1].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC[0].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[0]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[1]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[2]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[3]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[4]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[5]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[6]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[7]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[0]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[1]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[2]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[3]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[4]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[5]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[6]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[7]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[8]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[9]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[10]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[11]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[12]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[13]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[14]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.FD[15]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; calEnable[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SMA_J5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; SMA_J16                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[1](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[2](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
; LVDS_out[3](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.13 V                       ; -2.13 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.1e-10 s                   ; 2.1e-10 s                   ; Yes                        ; Yes                        ; 0.443 V                     ; -0.443 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.1e-10 s                  ; 2.1e-10 s                  ; Yes                       ; Yes                       ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; jcpll_ctrl.refSelect        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.powerDown        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.pllSync          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.testMode         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.spi_clock        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.spi_mosi         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; jcpll_ctrl.spi_latchEnable  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LVDS_out[0]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3]                 ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[4].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[3].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[3].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[2].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[1].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_out[0].TokIn[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokIn[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].TokDecode[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].channel[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADClatch       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ringOsc_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].ADCclear       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].extTrig        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].readClock      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].rampStart      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].trigClear      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_out[0].DLLreset_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PSEC4_freq_sel              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PSEC4_trigSign              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_out.RDY[0]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_out.RDY[1]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[2].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[1].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].clear                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].load                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].serialClock          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC[0].serialData           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ledOut[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_bus.PA[0]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[1]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[2]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[3]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[4]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[5]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[6]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.PA[7]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[0]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[1]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[2]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[3]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[4]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[5]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[6]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[7]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[8]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[9]               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[10]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[11]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[12]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[13]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[14]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; USB_bus.FD[15]              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; calEnable[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; calEnable[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; calEnable[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SMA_J5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SMA_J16                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[0](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[1](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[2](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
; LVDS_out[3](n)              ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.31e-10 s                  ; 1.31e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.31e-10 s                 ; 1.31e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                 ; To Clock                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                        ; altera_reserved_tck                                                                                        ; 8662     ; 0        ; 64       ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 14705979 ; 9        ; 185      ; 952      ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 12       ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 128      ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 4        ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 1451     ; 0        ; 3        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3        ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1194     ; 0        ; 2        ; 0        ;
; clockIn.localOsc                                                                                           ; clockIn.localOsc                                                                                           ; 746      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                 ; To Clock                                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                        ; altera_reserved_tck                                                                                        ; 8662     ; 0        ; 64       ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 14705979 ; 9        ; 185      ; 952      ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 12       ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; 128      ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 4        ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 1451     ; 0        ; 3        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; 3        ; 0        ; 0        ; 0        ;
; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; 1194     ; 0        ; 2        ; 0        ;
; clockIn.localOsc                                                                                           ; clockIn.localOsc                                                                                           ; 746      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 586      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 586      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 26    ; 26   ;
; Unconstrained Input Ports       ; 71    ; 71   ;
; Unconstrained Input Port Paths  ; 191   ; 191  ;
; Unconstrained Output Ports      ; 123   ; 123  ;
; Unconstrained Output Port Paths ; 133   ; 133  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                             ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                  ; Clock                                                                                                      ; Type      ; Status        ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------+---------------+
; ClockGenerator:clockGen_map|serialClock                                 ;                                                                                                            ; Base      ; Unconstrained ;
; LVDS_in[1]                                                              ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|FLL_lock                        ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[0].DLL_clock                                                   ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[0].ringOsc_mon                                                 ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[1].DLL_clock                                                   ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[1].ringOsc_mon                                                 ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[2].DLL_clock                                                   ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[2].ringOsc_mon                                                 ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[3].DLL_clock                                                   ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[3].ringOsc_mon                                                 ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[4].DLL_clock                                                   ;                                                                                                            ; Base      ; Unconstrained ;
; PSEC4_in[4].ringOsc_mon                                                 ;                                                                                                            ; Base      ; Unconstrained ;
; altera_reserved_tck                                                     ; altera_reserved_tck                                                                                        ; Base      ; Constrained   ;
; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[0]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; Generated ; Constrained   ;
; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[1]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; Generated ; Constrained   ;
; clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[2]        ; ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; Generated ; Constrained   ;
; clockIn.jcpll                                                           ; clockIn.jcpll                                                                                              ; Base      ; Constrained   ;
; clockIn.localOsc                                                        ; clockIn.localOsc                                                                                           ; Base      ; Constrained   ;
; commandHandler:cmd_handler_map|trigSetup.mode[0]                        ;                                                                                                            ; Base      ; Unconstrained ;
; jcpll_lock                                                              ;                                                                                                            ; Base      ; Unconstrained ;
; pulseSync:SYS_TIME_RESET|valid_in_z                                     ;                                                                                                            ; Base      ; Unconstrained ;
; rxCommand:rx_cmd_map|dout_valid                                         ;                                                                                                            ; Base      ; Unconstrained ;
; synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z    ;                                                                                                            ; Base      ; Unconstrained ;
; synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z ;                                                                                                            ; Base      ; Unconstrained ;
; synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|valid_in_z          ;                                                                                                            ; Base      ; Unconstrained ;
; synchronousRx_8b10b:serialRx_map|serialIn_z                             ;                                                                                                            ; Base      ; Unconstrained ;
; synchronousRx_8b10b:serialRx_map|symbol_align_error                     ;                                                                                                            ; Base      ; Unconstrained ;
; synchronousTx_8b10b:serialTx_map|monostable_sync_edge:ACK_GEN|output    ;                                                                                                            ; Base      ; Unconstrained ;
; trigger:trigger_map|beamGate_narrow                                     ;                                                                                                            ; Base      ; Unconstrained ;
; trigger:trigger_map|pps_detect                                          ;                                                                                                            ; Base      ; Unconstrained ;
; trigger:trigger_map|signal_trig_detect                                  ;                                                                                                            ; Base      ; Unconstrained ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                   ;
+----------------------+--------------------------------------------------------------------------------------+
; Input Port           ; Comment                                                                              ;
+----------------------+--------------------------------------------------------------------------------------+
; LVDS_in[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_in[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].trig[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_lock           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                          ;
+-----------------------------+---------------------------------------------------------------------------------------+
; Output Port                 ; Comment                                                                               ;
+-----------------------------+---------------------------------------------------------------------------------------+
; DAC[0].load                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialClock          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialData           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].load                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialClock          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialData           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].load                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialClock          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialData           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0](n)              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_trigSign              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMA_J5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[3]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[4]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[5]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[6]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[7]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[8]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[9]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[10]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[11]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[12]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[13]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[14]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.pllSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.powerDown        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_clock        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_latchEnable  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_mosi         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                   ;
+----------------------+--------------------------------------------------------------------------------------+
; Input Port           ; Comment                                                                              ;
+----------------------+--------------------------------------------------------------------------------------+
; LVDS_in[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_in[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[0].trig[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[1].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[2].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[3].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_in[4].overflow ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_lock           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                          ;
+-----------------------------+---------------------------------------------------------------------------------------+
; Output Port                 ; Comment                                                                               ;
+-----------------------------+---------------------------------------------------------------------------------------+
; DAC[0].load                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialClock          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[0].serialData           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].load                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialClock          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[1].serialData           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].load                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialClock          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC[2].serialData           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LVDS_out[0](n)              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[0].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[1].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[2].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[3].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ADCclear       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ADClatch       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].DLLreset_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokDecode[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].TokIn[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].channel[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].extTrig        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].rampStart      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].readClock      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].ringOsc_enable ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_out[4].trigClear      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSEC4_trigSign              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMA_J5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[0]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[1]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[2]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[3]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[4]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[5]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[6]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[7]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[8]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[9]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[10]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[11]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[12]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[13]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; calEnable[14]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.pllSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.powerDown        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_clock        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_latchEnable  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jcpll_ctrl.spi_mosi         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledOut[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Oct 08 11:48:18 2021
Info: Command: quartus_sta ACDC -c ACDC-1v1
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 2 assignments for entity "dcfifo_sfk1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to "rs_dgwp|dffpipe_5f9:dffpipe8|dffe9a" -entity dcfifo_sfk1 -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to "ws_dgrp|dffpipe_6f9:dffpipe11|dffe12a" -entity dcfifo_sfk1 -tag quartusii was ignored
Warning (20013): Ignored 2 assignments for entity "dcfifo_uck1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to "rs_dgwp|dffpipe_3f9:dffpipe14|dffe15a" -entity dcfifo_uck1 -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to "ws_dgrp|dffpipe_4f9:dffpipe17|dffe18a" -entity dcfifo_uck1 -tag quartusii was ignored
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ACDC.sdc'
Warning (332174): Ignored filter at ACDC.sdc(18): PSEC4_out(0).readClock could not be matched with a port File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 18
Warning (332049): Ignored create_clock at ACDC.sdc(18): Argument <targets> is an empty collection File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 18
    Info (332050): create_clock -period 40MHz     [get_ports PSEC4_out(0).readClock]                     File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 18
Warning (332174): Ignored filter at ACDC.sdc(19): PSEC4_out(1).readClock could not be matched with a port File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 19
Warning (332049): Ignored create_clock at ACDC.sdc(19): Argument <targets> is an empty collection File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 19
    Info (332050): create_clock -period 40MHz     [get_ports PSEC4_out(1).readClock] File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 19
Warning (332174): Ignored filter at ACDC.sdc(20): PSEC4_out(2).readClock could not be matched with a port File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 20
Warning (332049): Ignored create_clock at ACDC.sdc(20): Argument <targets> is an empty collection File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 20
    Info (332050): create_clock -period 40MHz     [get_ports PSEC4_out(2).readClock]                     File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 20
Warning (332174): Ignored filter at ACDC.sdc(21): PSEC4_out(3).readClock could not be matched with a port File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 21
Warning (332049): Ignored create_clock at ACDC.sdc(21): Argument <targets> is an empty collection File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 21
    Info (332050): create_clock -period 40MHz     [get_ports PSEC4_out(3).readClock] File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 21
Warning (332174): Ignored filter at ACDC.sdc(22): PSEC4_out(4).readClock could not be matched with a port File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 22
Warning (332049): Ignored create_clock at ACDC.sdc(22): Argument <targets> is an empty collection File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 22
    Info (332050): create_clock -period 40MHz     [get_ports PSEC4_out(4).readClock] File: E:/Projects/2020/PRJ_DG2005_Annie/Firmware/ACDC/AcdcFirmware_DG Va3.10 2021-10-04 fixed trigger - shorter self trig delay/ACDC.sdc Line: 22
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]} {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]} {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]} {clockGen_map|PLL_MAP|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ClockGenerator:clockGen_map|serialClock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|jcpll.powerDown is being clocked by ClockGenerator:clockGen_map|serialClock
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|valid_in_z
Warning (332060): Node: LVDS_in[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register trigger:trigger_map|trig_latch is being clocked by LVDS_in[1]
Warning (332060): Node: pulseSync:SYS_TIME_RESET|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pulseSync:SYS_TIME_RESET|sync_latch is being clocked by pulseSync:SYS_TIME_RESET|valid_in_z
Warning (332060): Node: PSEC4_in[1].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[1].ringOsc_mon
Warning (332060): Node: PSEC4_in[1].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[1].DLL_clock
Warning (332060): Node: PSEC4_in[3].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[3].DLL_clock
Warning (332060): Node: PSEC4_in[3].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[3].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[2].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[2].DLL_clock
Warning (332060): Node: PSEC4_in[0].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[0].DLL_clock
Warning (332060): Node: PSEC4_in[0].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[0].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[4].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[4].DLL_clock
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|serialIn_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|monostable_async_edge:CLOCK_DET|latch is being clocked by synchronousRx_8b10b:serialRx_map|serialIn_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|symbol_align_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:0:LED_MONOSTABLE|latch is being clocked by synchronousRx_8b10b:serialRx_map|symbol_align_error
Warning (332060): Node: PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|FLL_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:1:LED_MONOSTABLE|latch is being clocked by PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|FLL_lock
Warning (332060): Node: trigger:trigger_map|signal_trig_detect was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:2:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|signal_trig_detect
Warning (332060): Node: rxCommand:rx_cmd_map|dout_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:3:LED_MONOSTABLE|latch is being clocked by rxCommand:rx_cmd_map|dout_valid
Warning (332060): Node: jcpll_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:4:LED_MONOSTABLE|latch is being clocked by jcpll_lock
Warning (332060): Node: trigger:trigger_map|pps_detect was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:5:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|pps_detect
Warning (332060): Node: synchronousTx_8b10b:serialTx_map|monostable_sync_edge:ACK_GEN|output was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:6:LED_MONOSTABLE|latch is being clocked by synchronousTx_8b10b:serialTx_map|monostable_sync_edge:ACK_GEN|output
Warning (332060): Node: commandHandler:cmd_handler_map|trigSetup.mode[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:7:LED_MONOSTABLE|latch is being clocked by commandHandler:cmd_handler_map|trigSetup.mode[0]
Warning (332060): Node: trigger:trigger_map|beamGate_narrow was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:8:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|beamGate_narrow
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     0.794               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.802               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    19.698               0.000 clockIn.localOsc 
    Info (332119):    45.018               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.362               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.393               0.000 altera_reserved_tck 
    Info (332119):     0.394               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):     0.394               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     0.397               0.000 clockIn.localOsc 
Info (332146): Worst-case recovery slack is 94.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.588               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.208               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.625               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     2.743               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    12.118               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    12.156               0.000 clockIn.localOsc 
    Info (332119):    12.315               0.000 clockIn.jcpll 
    Info (332119):    49.719               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 342.989 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.404
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.404 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|trig_latch_z2
    Info (332115): To Node      : trigger:trigger_map|timestamp_z[61]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.545      0.545  R        clock network delay
    Info (332115):      0.777      0.232     uTco  trigger:trigger_map|trig_latch_z2
    Info (332115):      0.777      0.000 FF  CELL  trigger_map|trig_latch_z2|q
    Info (332115):      1.146      0.369 FF    IC  trigger_map|TIMESTAMP_GEN~0|dataa
    Info (332115):      1.523      0.377 FR  CELL  trigger_map|TIMESTAMP_GEN~0|combout
    Info (332115):      2.464      0.941 RR    IC  trigger_map|timestamp_z[61]|ena
    Info (332115):      3.172      0.708 RR  CELL  trigger:trigger_map|timestamp_z[61]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.125      3.125           latch edge time
    Info (332115):      3.147      0.022  R        clock network delay
    Info (332115):      3.578      0.431           clock pessimism removed
    Info (332115):      3.558     -0.020           clock uncertainty
    Info (332115):      3.576      0.018     uTsu  trigger:trigger_map|timestamp_z[61]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.172
    Info (332115): Data Required Time :     3.576
    Info (332115): Slack              :     0.404 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.794
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.794 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|timestamp_z[55]
    Info (332115): To Node      : trigger:trigger_map|timestamp[55]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     21.875     21.875           launch edge time
    Info (332115):     22.884      1.009  R        clock network delay
    Info (332115):     23.116      0.232     uTco  trigger:trigger_map|timestamp_z[55]
    Info (332115):     23.116      0.000 FF  CELL  trigger_map|timestamp_z[55]|q
    Info (332115):     24.144      1.028 FF    IC  trigger_map|timestamp[55]|asdata
    Info (332115):     24.545      0.401 FF  CELL  trigger:trigger_map|timestamp[55]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     25.030      0.030  R        clock network delay
    Info (332115):     25.341      0.311           clock pessimism removed
    Info (332115):     25.321     -0.020           clock uncertainty
    Info (332115):     25.339      0.018     uTsu  trigger:trigger_map|timestamp[55]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.545
    Info (332115): Data Required Time :    25.339
    Info (332115): Slack              :     0.794 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.802
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.802 
    Info (332115): ===================================================================
    Info (332115): From Node    : synchronousRx_8b10b:serialRx_map|serialIn_z2
    Info (332115): To Node      : synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.125      3.125           launch edge time
    Info (332115):      3.619      0.494  R        clock network delay
    Info (332115):      3.851      0.232     uTco  synchronousRx_8b10b:serialRx_map|serialIn_z2
    Info (332115):      3.851      0.000 FF  CELL  serialRx_map|serialIn_z2|q
    Info (332115):      4.260      0.409 FF    IC  serialRx_map|rxBit_x~0|dataa
    Info (332115):      4.614      0.354 FF  CELL  serialRx_map|rxBit_x~0|combout
    Info (332115):      5.480      0.866 FF    IC  serialRx_map|rxBit~feeder|datad
    Info (332115):      5.605      0.125 FF  CELL  serialRx_map|rxBit~feeder|combout
    Info (332115):      5.605      0.000 FF    IC  serialRx_map|rxBit|d
    Info (332115):      5.709      0.104 FF  CELL  synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.250      6.250           latch edge time
    Info (332115):      6.202     -0.048  R        clock network delay
    Info (332115):      6.513      0.311           clock pessimism removed
    Info (332115):      6.493     -0.020           clock uncertainty
    Info (332115):      6.511      0.018     uTsu  synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.709
    Info (332115): Data Required Time :     6.511
    Info (332115): Slack              :     0.802 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.698
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 19.698 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): To Node      : ClockGenerator:clockGen_map|serialClock
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.405      3.405  R        clock network delay
    Info (332115):      3.637      0.232     uTco  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115):      3.637      0.000 RR  CELL  clockGen_map|\CLK_DIV_SERIAL:t[0]|q
    Info (332115):      4.096      0.459 RR    IC  clockGen_map|Add1~0|dataa
    Info (332115):      4.562      0.466 RR  CELL  clockGen_map|Add1~0|cout
    Info (332115):      4.562      0.000 RR    IC  clockGen_map|Add1~2|cin
    Info (332115):      4.628      0.066 RF  CELL  clockGen_map|Add1~2|cout
    Info (332115):      4.628      0.000 FF    IC  clockGen_map|Add1~4|cin
    Info (332115):      4.694      0.066 FR  CELL  clockGen_map|Add1~4|cout
    Info (332115):      4.694      0.000 RR    IC  clockGen_map|Add1~6|cin
    Info (332115):      4.760      0.066 RF  CELL  clockGen_map|Add1~6|cout
    Info (332115):      4.760      0.000 FF    IC  clockGen_map|Add1~8|cin
    Info (332115):      4.826      0.066 FR  CELL  clockGen_map|Add1~8|cout
    Info (332115):      4.826      0.000 RR    IC  clockGen_map|Add1~10|cin
    Info (332115):      4.892      0.066 RF  CELL  clockGen_map|Add1~10|cout
    Info (332115):      4.892      0.000 FF    IC  clockGen_map|Add1~12|cin
    Info (332115):      4.958      0.066 FR  CELL  clockGen_map|Add1~12|cout
    Info (332115):      4.958      0.000 RR    IC  clockGen_map|Add1~14|cin
    Info (332115):      5.494      0.536 RR  CELL  clockGen_map|Add1~14|combout
    Info (332115):      5.742      0.248 RR    IC  clockGen_map|LessThan1~0|datab
    Info (332115):      6.087      0.345 RR  CELL  clockGen_map|LessThan1~0|combout
    Info (332115):      6.504      0.417 RR    IC  clockGen_map|LessThan1~2|dataa
    Info (332115):      6.864      0.360 RF  CELL  clockGen_map|LessThan1~2|combout
    Info (332115):      7.166      0.302 FF    IC  clockGen_map|LessThan2~1|datad
    Info (332115):      7.291      0.125 FF  CELL  clockGen_map|LessThan2~1|combout
    Info (332115):      7.291      0.000 FF    IC  clockGen_map|serialClock|d
    Info (332115):      7.395      0.104 FF  CELL  ClockGenerator:clockGen_map|serialClock
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     27.095      2.095  R        clock network delay
    Info (332115):     27.075     -0.020           clock uncertainty
    Info (332115):     27.093      0.018     uTsu  ClockGenerator:clockGen_map|serialClock
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.395
    Info (332115): Data Required Time :    27.093
    Info (332115): Slack              :    19.698 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 45.018
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 45.018 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.243      3.243  R        clock network delay
    Info (332115):      3.475      0.232     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]
    Info (332115):      3.475      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]|q
    Info (332115):      4.796      1.321 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~0|dataa
    Info (332115):      5.153      0.357 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~0|combout
    Info (332115):      5.780      0.627 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~1|datac
    Info (332115):      6.067      0.287 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~1|combout
    Info (332115):      6.273      0.206 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|datac
    Info (332115):      6.560      0.287 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|combout
    Info (332115):      7.392      0.832 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|datad
    Info (332115):      7.547      0.155 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|combout
    Info (332115):      7.914      0.367 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|datad
    Info (332115):      8.069      0.155 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|combout
    Info (332115):      8.069      0.000 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      8.156      0.087 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     53.144      3.144  F        clock network delay
    Info (332115):     53.176      0.032           clock pessimism removed
    Info (332115):     53.156     -0.020           clock uncertainty
    Info (332115):     53.174      0.018     uTsu  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.156
    Info (332115): Data Required Time :    53.174
    Info (332115): Slack              :    45.018 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.362
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.362 
    Info (332115): ===================================================================
    Info (332115): From Node    : PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|sample_wrAddr[0]
    Info (332115): To Node      : PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.021      0.021  R        clock network delay
    Info (332115):      0.253      0.232     uTco  PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|sample_wrAddr[0]
    Info (332115):      0.253      0.000 RR  CELL  \PSEC4_drv:0:PSEC4_drv_map|dataBuffer_map|sample_wrAddr[0]|q
    Info (332115):      0.979      0.726 RR    IC  \PSEC4_drv:3:PSEC4_drv_map|dataBuffer_map|DATA_RAM_MAP|altsyncram_component|auto_generated|ram_block1a12|portaaddr[0]
    Info (332115):      1.046      0.067 RR  CELL  PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.893      0.893  R        clock network delay
    Info (332115):      0.462     -0.431           clock pessimism removed
    Info (332115):      0.462      0.000           clock uncertainty
    Info (332115):      0.684      0.222      uTh  PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.046
    Info (332115): Data Required Time :     0.684
    Info (332115): Slack              :     0.362 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.393
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.393 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.126      3.126  R        clock network delay
    Info (332115):      3.358      0.232     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115):      3.358      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg|q
    Info (332115):      3.358      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0|datac
    Info (332115):      3.719      0.361 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0|combout
    Info (332115):      3.719      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg|d
    Info (332115):      3.795      0.076 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.249      3.249  R        clock network delay
    Info (332115):      3.216     -0.033           clock pessimism removed
    Info (332115):      3.216      0.000           clock uncertainty
    Info (332115):      3.402      0.186      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.795
    Info (332115): Data Required Time :     3.402
    Info (332115): Slack              :     0.393 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.394 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|beamGate
    Info (332115): To Node      : trigger:trigger_map|beamGate
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.014     -0.014  R        clock network delay
    Info (332115):      0.218      0.232     uTco  trigger:trigger_map|beamGate
    Info (332115):      0.218      0.000 FF  CELL  trigger_map|beamGate|q
    Info (332115):      0.218      0.000 FF    IC  trigger_map|beamGate~0|datac
    Info (332115):      0.579      0.361 FF  CELL  trigger_map|beamGate~0|combout
    Info (332115):      0.579      0.000 FF    IC  trigger_map|beamGate|d
    Info (332115):      0.655      0.076 FF  CELL  trigger:trigger_map|beamGate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.506      0.506  R        clock network delay
    Info (332115):      0.075     -0.431           clock pessimism removed
    Info (332115):      0.075      0.000           clock uncertainty
    Info (332115):      0.261      0.186      uTh  trigger:trigger_map|beamGate
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.655
    Info (332115): Data Required Time :     0.261
    Info (332115): Slack              :     0.394 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.394 
    Info (332115): ===================================================================
    Info (332115): From Node    : synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): To Node      : synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.026     -0.026  R        clock network delay
    Info (332115):      0.206      0.232     uTco  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115):      0.206      0.000 FF  CELL  serialRx_map|rxBit_x_NEW_REG30|q
    Info (332115):      0.206      0.000 FF    IC  serialRx_map|rxBit_x~0|datac
    Info (332115):      0.567      0.361 FF  CELL  serialRx_map|rxBit_x~0|combout
    Info (332115):      0.567      0.000 FF    IC  serialRx_map|rxBit_x_NEW_REG30|d
    Info (332115):      0.643      0.076 FF  CELL  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.494      0.494  R        clock network delay
    Info (332115):      0.063     -0.431           clock pessimism removed
    Info (332115):      0.063      0.000           clock uncertainty
    Info (332115):      0.249      0.186      uTh  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.643
    Info (332115): Data Required Time :     0.249
    Info (332115): Slack              :     0.394 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.397
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.397 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): To Node      : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.277      3.277  R        clock network delay
    Info (332115):      3.509      0.232     uTco  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115):      3.509      0.000 FF  CELL  clockGen_map|\CLK_DIV_SERIAL:t[0]|q
    Info (332115):      3.509      0.000 FF    IC  clockGen_map|t~92|datac
    Info (332115):      3.882      0.373 FR  CELL  clockGen_map|t~92|combout
    Info (332115):      3.882      0.000 RR    IC  clockGen_map|\CLK_DIV_SERIAL:t[0]|d
    Info (332115):      3.951      0.069 RR  CELL  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.405      3.405  R        clock network delay
    Info (332115):      3.368     -0.037           clock pessimism removed
    Info (332115):      3.368      0.000           clock uncertainty
    Info (332115):      3.554      0.186      uTh  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.951
    Info (332115): Data Required Time :     3.554
    Info (332115): Slack              :     0.397 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 94.588
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 94.588 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.247      3.247  R        clock network delay
    Info (332115):      3.479      0.232     uTco  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      3.479      0.000 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      6.079      2.600 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|inclk[0]
    Info (332115):      6.079      0.000 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|outclk
    Info (332115):      7.757      1.678 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[312]|clrn
    Info (332115):      8.526      0.769 RF  CELL  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    103.083      3.083  R        clock network delay
    Info (332115):    103.116      0.033           clock pessimism removed
    Info (332115):    103.096     -0.020           clock uncertainty
    Info (332115):    103.114      0.018     uTsu  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.526
    Info (332115): Data Required Time :   103.114
    Info (332115): Slack              :    94.588 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.208
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.208 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.127      3.127  R        clock network delay
    Info (332115):      3.359      0.232     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      3.359      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      3.837      0.478 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg|clrn
    Info (332115):      4.612      0.775 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.251      3.251  R        clock network delay
    Info (332115):      3.218     -0.033           clock pessimism removed
    Info (332115):      3.218      0.000           clock uncertainty
    Info (332115):      3.404      0.186      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.612
    Info (332115): Data Required Time :     3.404
    Info (332115): Slack              :     1.208 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ClockGenerator:clockGen_map|serialClock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|jcpll.powerDown is being clocked by ClockGenerator:clockGen_map|serialClock
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|valid_in_z
Warning (332060): Node: LVDS_in[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register trigger:trigger_map|trig_latch is being clocked by LVDS_in[1]
Warning (332060): Node: pulseSync:SYS_TIME_RESET|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pulseSync:SYS_TIME_RESET|sync_latch is being clocked by pulseSync:SYS_TIME_RESET|valid_in_z
Warning (332060): Node: PSEC4_in[1].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[1].ringOsc_mon
Warning (332060): Node: PSEC4_in[1].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[1].DLL_clock
Warning (332060): Node: PSEC4_in[3].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[3].DLL_clock
Warning (332060): Node: PSEC4_in[3].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[3].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[2].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[2].DLL_clock
Warning (332060): Node: PSEC4_in[0].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[0].DLL_clock
Warning (332060): Node: PSEC4_in[0].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[0].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[4].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[4].DLL_clock
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|serialIn_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|monostable_async_edge:CLOCK_DET|latch is being clocked by synchronousRx_8b10b:serialRx_map|serialIn_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|symbol_align_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:0:LED_MONOSTABLE|latch is being clocked by synchronousRx_8b10b:serialRx_map|symbol_align_error
Warning (332060): Node: PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|FLL_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:1:LED_MONOSTABLE|latch is being clocked by PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|FLL_lock
Warning (332060): Node: trigger:trigger_map|signal_trig_detect was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:2:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|signal_trig_detect
Warning (332060): Node: rxCommand:rx_cmd_map|dout_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:3:LED_MONOSTABLE|latch is being clocked by rxCommand:rx_cmd_map|dout_valid
Warning (332060): Node: jcpll_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:4:LED_MONOSTABLE|latch is being clocked by jcpll_lock
Warning (332060): Node: trigger:trigger_map|pps_detect was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:5:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|pps_detect
Warning (332060): Node: synchronousTx_8b10b:serialTx_map|monostable_sync_edge:ACK_GEN|output was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:6:LED_MONOSTABLE|latch is being clocked by synchronousTx_8b10b:serialTx_map|monostable_sync_edge:ACK_GEN|output
Warning (332060): Node: commandHandler:cmd_handler_map|trigSetup.mode[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:7:LED_MONOSTABLE|latch is being clocked by commandHandler:cmd_handler_map|trigSetup.mode[0]
Warning (332060): Node: trigger:trigger_map|beamGate_narrow was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:8:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|beamGate_narrow
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.621               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     0.978               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     1.006               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    20.204               0.000 clockIn.localOsc 
    Info (332119):    45.333               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.344               0.000 altera_reserved_tck 
    Info (332119):     0.346               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):     0.346               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     0.355               0.000 clockIn.localOsc 
Info (332146): Worst-case recovery slack is 95.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.074               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.112               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.625               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     2.749               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    12.112               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    12.140               0.000 clockIn.localOsc 
    Info (332119):    12.324               0.000 clockIn.jcpll 
    Info (332119):    49.714               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 343.504 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.621
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.621 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|trig_latch_z2
    Info (332115): To Node      : trigger:trigger_map|timestamp_z[61]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.607      0.607  R        clock network delay
    Info (332115):      0.820      0.213     uTco  trigger:trigger_map|trig_latch_z2
    Info (332115):      0.820      0.000 FF  CELL  trigger_map|trig_latch_z2|q
    Info (332115):      1.150      0.330 FF    IC  trigger_map|TIMESTAMP_GEN~0|dataa
    Info (332115):      1.484      0.334 FR  CELL  trigger_map|TIMESTAMP_GEN~0|combout
    Info (332115):      2.374      0.890 RR    IC  trigger_map|timestamp_z[61]|ena
    Info (332115):      3.027      0.653 RR  CELL  trigger:trigger_map|timestamp_z[61]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.125      3.125           latch edge time
    Info (332115):      3.266      0.141  R        clock network delay
    Info (332115):      3.649      0.383           clock pessimism removed
    Info (332115):      3.629     -0.020           clock uncertainty
    Info (332115):      3.648      0.019     uTsu  trigger:trigger_map|timestamp_z[61]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.027
    Info (332115): Data Required Time :     3.648
    Info (332115): Slack              :     0.621 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.978
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.978 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|timestamp_z[55]
    Info (332115): To Node      : trigger:trigger_map|timestamp[55]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     21.875     21.875           launch edge time
    Info (332115):     22.911      1.036  R        clock network delay
    Info (332115):     23.124      0.213     uTco  trigger:trigger_map|timestamp_z[55]
    Info (332115):     23.124      0.000 RR  CELL  trigger_map|timestamp_z[55]|q
    Info (332115):     24.074      0.950 RR    IC  trigger_map|timestamp[55]|asdata
    Info (332115):     24.444      0.370 RR  CELL  trigger:trigger_map|timestamp[55]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     25.146      0.146  R        clock network delay
    Info (332115):     25.423      0.277           clock pessimism removed
    Info (332115):     25.403     -0.020           clock uncertainty
    Info (332115):     25.422      0.019     uTsu  trigger:trigger_map|timestamp[55]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.444
    Info (332115): Data Required Time :    25.422
    Info (332115): Slack              :     0.978 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.006
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.006 
    Info (332115): ===================================================================
    Info (332115): From Node    : synchronousRx_8b10b:serialRx_map|serialIn_z2
    Info (332115): To Node      : synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.125      3.125           launch edge time
    Info (332115):      3.679      0.554  R        clock network delay
    Info (332115):      3.892      0.213     uTco  synchronousRx_8b10b:serialRx_map|serialIn_z2
    Info (332115):      3.892      0.000 RR  CELL  serialRx_map|serialIn_z2|q
    Info (332115):      4.189      0.297 RR    IC  serialRx_map|rxBit_x~0|dataa
    Info (332115):      4.517      0.328 RR  CELL  serialRx_map|rxBit_x~0|combout
    Info (332115):      5.368      0.851 RR    IC  serialRx_map|rxBit~feeder|datad
    Info (332115):      5.512      0.144 RR  CELL  serialRx_map|rxBit~feeder|combout
    Info (332115):      5.512      0.000 RR    IC  serialRx_map|rxBit|d
    Info (332115):      5.592      0.080 RR  CELL  synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.250      6.250           latch edge time
    Info (332115):      6.322      0.072  R        clock network delay
    Info (332115):      6.599      0.277           clock pessimism removed
    Info (332115):      6.579     -0.020           clock uncertainty
    Info (332115):      6.598      0.019     uTsu  synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.592
    Info (332115): Data Required Time :     6.598
    Info (332115): Slack              :     1.006 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 20.204
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 20.204 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): To Node      : ClockGenerator:clockGen_map|serialClock
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.095      3.095  R        clock network delay
    Info (332115):      3.308      0.213     uTco  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115):      3.308      0.000 RR  CELL  clockGen_map|\CLK_DIV_SERIAL:t[0]|q
    Info (332115):      3.742      0.434 RR    IC  clockGen_map|Add1~0|dataa
    Info (332115):      4.154      0.412 RR  CELL  clockGen_map|Add1~0|cout
    Info (332115):      4.154      0.000 RR    IC  clockGen_map|Add1~2|cin
    Info (332115):      4.212      0.058 RF  CELL  clockGen_map|Add1~2|cout
    Info (332115):      4.212      0.000 FF    IC  clockGen_map|Add1~4|cin
    Info (332115):      4.270      0.058 FR  CELL  clockGen_map|Add1~4|cout
    Info (332115):      4.270      0.000 RR    IC  clockGen_map|Add1~6|cin
    Info (332115):      4.328      0.058 RF  CELL  clockGen_map|Add1~6|cout
    Info (332115):      4.328      0.000 FF    IC  clockGen_map|Add1~8|cin
    Info (332115):      4.386      0.058 FR  CELL  clockGen_map|Add1~8|cout
    Info (332115):      4.386      0.000 RR    IC  clockGen_map|Add1~10|cin
    Info (332115):      4.444      0.058 RF  CELL  clockGen_map|Add1~10|cout
    Info (332115):      4.444      0.000 FF    IC  clockGen_map|Add1~12|cin
    Info (332115):      4.502      0.058 FR  CELL  clockGen_map|Add1~12|cout
    Info (332115):      4.502      0.000 RR    IC  clockGen_map|Add1~14|cin
    Info (332115):      4.985      0.483 RR  CELL  clockGen_map|Add1~14|combout
    Info (332115):      5.216      0.231 RR    IC  clockGen_map|LessThan1~0|datab
    Info (332115):      5.529      0.313 RR  CELL  clockGen_map|LessThan1~0|combout
    Info (332115):      5.926      0.397 RR    IC  clockGen_map|LessThan1~2|dataa
    Info (332115):      6.255      0.329 RF  CELL  clockGen_map|LessThan1~2|combout
    Info (332115):      6.528      0.273 FF    IC  clockGen_map|LessThan2~1|datad
    Info (332115):      6.638      0.110 FF  CELL  clockGen_map|LessThan2~1|combout
    Info (332115):      6.638      0.000 FF    IC  clockGen_map|serialClock|d
    Info (332115):      6.728      0.090 FF  CELL  ClockGenerator:clockGen_map|serialClock
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     26.933      1.933  R        clock network delay
    Info (332115):     26.913     -0.020           clock uncertainty
    Info (332115):     26.932      0.019     uTsu  ClockGenerator:clockGen_map|serialClock
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.728
    Info (332115): Data Required Time :    26.932
    Info (332115): Slack              :    20.204 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 45.333
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 45.333 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.945      2.945  R        clock network delay
    Info (332115):      3.158      0.213     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]
    Info (332115):      3.158      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]|q
    Info (332115):      4.393      1.235 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~0|dataa
    Info (332115):      4.720      0.327 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~0|combout
    Info (332115):      5.318      0.598 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~1|datac
    Info (332115):      5.583      0.265 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~1|combout
    Info (332115):      5.772      0.189 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|datac
    Info (332115):      6.037      0.265 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|combout
    Info (332115):      6.828      0.791 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|datad
    Info (332115):      6.972      0.144 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|combout
    Info (332115):      7.319      0.347 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|datad
    Info (332115):      7.463      0.144 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|combout
    Info (332115):      7.463      0.000 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      7.543      0.080 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.849      2.849  F        clock network delay
    Info (332115):     52.877      0.028           clock pessimism removed
    Info (332115):     52.857     -0.020           clock uncertainty
    Info (332115):     52.876      0.019     uTsu  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.543
    Info (332115): Data Required Time :    52.876
    Info (332115): Slack              :    45.333 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.328 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|frameType[0]
    Info (332115): To Node      : trigger:trigger_map|frameType[0]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.533      0.533  R        clock network delay
    Info (332115):      0.746      0.213     uTco  trigger:trigger_map|frameType[0]
    Info (332115):      0.746      0.000 FF  CELL  trigger_map|frameType[0]|q
    Info (332115):      0.746      0.000 FF    IC  trigger_map|frameType[0]~1|datac
    Info (332115):      1.065      0.319 FF  CELL  trigger_map|frameType[0]~1|combout
    Info (332115):      1.065      0.000 FF    IC  trigger_map|frameType[0]|d
    Info (332115):      1.130      0.065 FF  CELL  trigger:trigger_map|frameType[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.014      1.014  R        clock network delay
    Info (332115):      0.631     -0.383           clock pessimism removed
    Info (332115):      0.631      0.000           clock uncertainty
    Info (332115):      0.802      0.171      uTh  trigger:trigger_map|frameType[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.130
    Info (332115): Data Required Time :     0.802
    Info (332115): Slack              :     0.328 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.344
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.344 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.841      2.841  R        clock network delay
    Info (332115):      3.054      0.213     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115):      3.054      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg|q
    Info (332115):      3.054      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0|datac
    Info (332115):      3.373      0.319 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0|combout
    Info (332115):      3.373      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg|d
    Info (332115):      3.438      0.065 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.951      2.951  R        clock network delay
    Info (332115):      2.923     -0.028           clock pessimism removed
    Info (332115):      2.923      0.000           clock uncertainty
    Info (332115):      3.094      0.171      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.438
    Info (332115): Data Required Time :     3.094
    Info (332115): Slack              :     0.344 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.346
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.346 
    Info (332115): ===================================================================
    Info (332115): From Node    : synchronousRx_8b10b:serialRx_map|symbol_y[4]
    Info (332115): To Node      : synchronousRx_8b10b:serialRx_map|symbol_y[4]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.077      0.077  R        clock network delay
    Info (332115):      0.290      0.213     uTco  synchronousRx_8b10b:serialRx_map|symbol_y[4]
    Info (332115):      0.290      0.000 FF  CELL  serialRx_map|symbol_y[4]|q
    Info (332115):      0.290      0.000 FF    IC  serialRx_map|symbol_y[4]_NEW40|datac
    Info (332115):      0.609      0.319 FF  CELL  serialRx_map|symbol_y[4]_NEW40|combout
    Info (332115):      0.609      0.000 FF    IC  serialRx_map|symbol_y[4]|d
    Info (332115):      0.674      0.065 FF  CELL  synchronousRx_8b10b:serialRx_map|symbol_y[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.540      0.540  R        clock network delay
    Info (332115):      0.157     -0.383           clock pessimism removed
    Info (332115):      0.157      0.000           clock uncertainty
    Info (332115):      0.328      0.171      uTh  synchronousRx_8b10b:serialRx_map|symbol_y[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.674
    Info (332115): Data Required Time :     0.328
    Info (332115): Slack              :     0.346 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.346
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.346 
    Info (332115): ===================================================================
    Info (332115): From Node    : synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): To Node      : synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.091      0.091  R        clock network delay
    Info (332115):      0.304      0.213     uTco  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115):      0.304      0.000 FF  CELL  serialRx_map|rxBit_x_NEW_REG30|q
    Info (332115):      0.304      0.000 FF    IC  serialRx_map|rxBit_x~0|datac
    Info (332115):      0.623      0.319 FF  CELL  serialRx_map|rxBit_x~0|combout
    Info (332115):      0.623      0.000 FF    IC  serialRx_map|rxBit_x_NEW_REG30|d
    Info (332115):      0.688      0.065 FF  CELL  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.554      0.554  R        clock network delay
    Info (332115):      0.171     -0.383           clock pessimism removed
    Info (332115):      0.171      0.000           clock uncertainty
    Info (332115):      0.342      0.171      uTh  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.688
    Info (332115): Data Required Time :     0.342
    Info (332115): Slack              :     0.346 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.355
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.355 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): To Node      : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.980      2.980  R        clock network delay
    Info (332115):      3.193      0.213     uTco  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115):      3.193      0.000 FF  CELL  clockGen_map|\CLK_DIV_SERIAL:t[0]|q
    Info (332115):      3.193      0.000 FF    IC  clockGen_map|t~92|datac
    Info (332115):      3.526      0.333 FR  CELL  clockGen_map|t~92|combout
    Info (332115):      3.526      0.000 RR    IC  clockGen_map|\CLK_DIV_SERIAL:t[0]|d
    Info (332115):      3.588      0.062 RR  CELL  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.095      3.095  R        clock network delay
    Info (332115):      3.062     -0.033           clock pessimism removed
    Info (332115):      3.062      0.000           clock uncertainty
    Info (332115):      3.233      0.171      uTh  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.588
    Info (332115): Data Required Time :     3.233
    Info (332115): Slack              :     0.355 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 95.074
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 95.074 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.949      2.949  R        clock network delay
    Info (332115):      3.162      0.213     uTco  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      3.162      0.000 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      5.580      2.418 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|inclk[0]
    Info (332115):      5.580      0.000 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|outclk
    Info (332115):      7.087      1.507 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]|clrn
    Info (332115):      7.777      0.690 RF  CELL  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    102.824      2.824  R        clock network delay
    Info (332115):    102.852      0.028           clock pessimism removed
    Info (332115):    102.832     -0.020           clock uncertainty
    Info (332115):    102.851      0.019     uTsu  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.777
    Info (332115): Data Required Time :   102.851
    Info (332115): Slack              :    95.074 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.112
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.112 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.842      2.842  R        clock network delay
    Info (332115):      3.055      0.213     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      3.055      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      3.504      0.449 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg|clrn
    Info (332115):      4.208      0.704 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.953      2.953  R        clock network delay
    Info (332115):      2.925     -0.028           clock pessimism removed
    Info (332115):      2.925      0.000           clock uncertainty
    Info (332115):      3.096      0.171      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.208
    Info (332115): Data Required Time :     3.096
    Info (332115): Slack              :     1.112 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ClockGenerator:clockGen_map|serialClock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ClockGenerator:clockGen_map|jcpll.powerDown is being clocked by ClockGenerator:clockGen_map|serialClock
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:SYMBOL_CLOCK_SYNC|valid_in_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:BIT_CLOCK_SYNC|valid_in_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|sync_latch is being clocked by synchronousRx_8b10b:serialRx_map|pulseSync:SYNC_ERR|valid_in_z
Warning (332060): Node: LVDS_in[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register trigger:trigger_map|trig_latch is being clocked by LVDS_in[1]
Warning (332060): Node: pulseSync:SYS_TIME_RESET|valid_in_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pulseSync:SYS_TIME_RESET|sync_latch is being clocked by pulseSync:SYS_TIME_RESET|valid_in_z
Warning (332060): Node: PSEC4_in[1].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[1].ringOsc_mon
Warning (332060): Node: PSEC4_in[1].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:1:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[1].DLL_clock
Warning (332060): Node: PSEC4_in[3].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[3].DLL_clock
Warning (332060): Node: PSEC4_in[3].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[3].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[2].ringOsc_mon
Warning (332060): Node: PSEC4_in[2].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:2:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[2].DLL_clock
Warning (332060): Node: PSEC4_in[0].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[0].DLL_clock
Warning (332060): Node: PSEC4_in[0].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[0].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].ringOsc_mon was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|risingEdgeDetect:edge_detect_wilk_monitor|latch is being clocked by PSEC4_in[4].ringOsc_mon
Warning (332060): Node: PSEC4_in[4].DLL_clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PSEC4_driver:\PSEC4_drv:4:PSEC4_drv_map|risingEdgeDetect:edge_detect_vcdl_monitor|latch is being clocked by PSEC4_in[4].DLL_clock
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|serialIn_z was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register synchronousRx_8b10b:serialRx_map|monostable_async_edge:CLOCK_DET|latch is being clocked by synchronousRx_8b10b:serialRx_map|serialIn_z
Warning (332060): Node: synchronousRx_8b10b:serialRx_map|symbol_align_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:0:LED_MONOSTABLE|latch is being clocked by synchronousRx_8b10b:serialRx_map|symbol_align_error
Warning (332060): Node: PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|FLL_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:1:LED_MONOSTABLE|latch is being clocked by PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|FLL_lock
Warning (332060): Node: trigger:trigger_map|signal_trig_detect was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:2:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|signal_trig_detect
Warning (332060): Node: rxCommand:rx_cmd_map|dout_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:3:LED_MONOSTABLE|latch is being clocked by rxCommand:rx_cmd_map|dout_valid
Warning (332060): Node: jcpll_lock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:4:LED_MONOSTABLE|latch is being clocked by jcpll_lock
Warning (332060): Node: trigger:trigger_map|pps_detect was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:5:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|pps_detect
Warning (332060): Node: synchronousTx_8b10b:serialTx_map|monostable_sync_edge:ACK_GEN|output was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:6:LED_MONOSTABLE|latch is being clocked by synchronousTx_8b10b:serialTx_map|monostable_sync_edge:ACK_GEN|output
Warning (332060): Node: commandHandler:cmd_handler_map|trigSetup.mode[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:7:LED_MONOSTABLE|latch is being clocked by commandHandler:cmd_handler_map|trigSetup.mode[0]
Warning (332060): Node: trigger:trigger_map|beamGate_narrow was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register monostable_async_level:\LED_SIG_DETECT:8:LED_MONOSTABLE|latch is being clocked by trigger:trigger_map|beamGate_narrow
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.197               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     1.916               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):     1.951               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    22.333               0.000 clockIn.localOsc 
    Info (332119):    47.832               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.159               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.175               0.000 altera_reserved_tck 
    Info (332119):     0.176               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):     0.176               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     0.181               0.000 clockIn.localOsc 
Info (332146): Worst-case recovery slack is 97.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.036               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.562               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 1.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.125               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] 
    Info (332119):     2.853               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    11.804               0.000 clockIn.localOsc 
    Info (332119):    11.949               0.000 clockIn.jcpll 
    Info (332119):    12.228               0.000 ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    49.414               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 346.945 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.197
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.197 
    Info (332115): ===================================================================
    Info (332115): From Node    : pulseSync:SYS_TIME_RESET|sync_latch_z
    Info (332115): To Node      : pulseSync:SYS_TIME_RESET|sync_reset
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.069      0.069  R        clock network delay
    Info (332115):      0.174      0.105     uTco  pulseSync:SYS_TIME_RESET|sync_latch_z
    Info (332115):      0.174      0.000 FF  CELL  SYS_TIME_RESET|sync_latch_z|q
    Info (332115):      0.345      0.171 FF    IC  SYS_TIME_RESET|sync_reset~feeder|datac
    Info (332115):      0.478      0.133 FF  CELL  SYS_TIME_RESET|sync_reset~feeder|combout
    Info (332115):      0.478      0.000 FF    IC  SYS_TIME_RESET|sync_reset|d
    Info (332115):      0.528      0.050 FF  CELL  pulseSync:SYS_TIME_RESET|sync_reset
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.562      1.562           latch edge time
    Info (332115):      1.589      0.027  F        clock network delay
    Info (332115):      1.738      0.149           clock pessimism removed
    Info (332115):      1.718     -0.020           clock uncertainty
    Info (332115):      1.725      0.007     uTsu  pulseSync:SYS_TIME_RESET|sync_reset
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.528
    Info (332115): Data Required Time :     1.725
    Info (332115): Slack              :     1.197 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.916
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.916 
    Info (332115): ===================================================================
    Info (332115): From Node    : synchronousRx_8b10b:serialRx_map|serialIn_z2
    Info (332115): To Node      : synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.125      3.125           launch edge time
    Info (332115):      3.143      0.018  R        clock network delay
    Info (332115):      3.248      0.105     uTco  synchronousRx_8b10b:serialRx_map|serialIn_z2
    Info (332115):      3.248      0.000 FF  CELL  serialRx_map|serialIn_z2|q
    Info (332115):      3.452      0.204 FF    IC  serialRx_map|rxBit_x~0|dataa
    Info (332115):      3.625      0.173 FF  CELL  serialRx_map|rxBit_x~0|combout
    Info (332115):      4.095      0.470 FF    IC  serialRx_map|rxBit~feeder|datad
    Info (332115):      4.158      0.063 FF  CELL  serialRx_map|rxBit~feeder|combout
    Info (332115):      4.158      0.000 FF    IC  serialRx_map|rxBit|d
    Info (332115):      4.208      0.050 FF  CELL  synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.250      6.250           latch edge time
    Info (332115):      6.054     -0.196  R        clock network delay
    Info (332115):      6.137      0.083           clock pessimism removed
    Info (332115):      6.117     -0.020           clock uncertainty
    Info (332115):      6.124      0.007     uTsu  synchronousRx_8b10b:serialRx_map|rxBit
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.208
    Info (332115): Data Required Time :     6.124
    Info (332115): Slack              :     1.916 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.951
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.951 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|timestamp_z[55]
    Info (332115): To Node      : trigger:trigger_map|timestamp[55]
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     21.875     21.875           launch edge time
    Info (332115):     22.157      0.282  R        clock network delay
    Info (332115):     22.262      0.105     uTco  trigger:trigger_map|timestamp_z[55]
    Info (332115):     22.262      0.000 FF  CELL  trigger_map|timestamp_z[55]|q
    Info (332115):     22.815      0.553 FF    IC  trigger_map|timestamp[55]|asdata
    Info (332115):     22.990      0.175 FF  CELL  trigger:trigger_map|timestamp[55]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     24.871     -0.129  R        clock network delay
    Info (332115):     24.954      0.083           clock pessimism removed
    Info (332115):     24.934     -0.020           clock uncertainty
    Info (332115):     24.941      0.007     uTsu  trigger:trigger_map|timestamp[55]
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.990
    Info (332115): Data Required Time :    24.941
    Info (332115): Slack              :     1.951 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.333
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 22.333 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): To Node      : ClockGenerator:clockGen_map|serialClock
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.748      1.748  R        clock network delay
    Info (332115):      1.853      0.105     uTco  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115):      1.853      0.000 RR  CELL  clockGen_map|\CLK_DIV_SERIAL:t[0]|q
    Info (332115):      2.058      0.205 RR    IC  clockGen_map|Add1~0|dataa
    Info (332115):      2.284      0.226 RR  CELL  clockGen_map|Add1~0|cout
    Info (332115):      2.284      0.000 RR    IC  clockGen_map|Add1~2|cin
    Info (332115):      2.318      0.034 RF  CELL  clockGen_map|Add1~2|cout
    Info (332115):      2.318      0.000 FF    IC  clockGen_map|Add1~4|cin
    Info (332115):      2.352      0.034 FR  CELL  clockGen_map|Add1~4|cout
    Info (332115):      2.352      0.000 RR    IC  clockGen_map|Add1~6|cin
    Info (332115):      2.386      0.034 RF  CELL  clockGen_map|Add1~6|cout
    Info (332115):      2.386      0.000 FF    IC  clockGen_map|Add1~8|cin
    Info (332115):      2.420      0.034 FR  CELL  clockGen_map|Add1~8|cout
    Info (332115):      2.420      0.000 RR    IC  clockGen_map|Add1~10|cin
    Info (332115):      2.454      0.034 RF  CELL  clockGen_map|Add1~10|cout
    Info (332115):      2.454      0.000 FF    IC  clockGen_map|Add1~12|cin
    Info (332115):      2.488      0.034 FR  CELL  clockGen_map|Add1~12|cout
    Info (332115):      2.488      0.000 RR    IC  clockGen_map|Add1~14|cin
    Info (332115):      2.722      0.234 RF  CELL  clockGen_map|Add1~14|combout
    Info (332115):      2.862      0.140 FF    IC  clockGen_map|LessThan1~0|datab
    Info (332115):      3.036      0.174 FF  CELL  clockGen_map|LessThan1~0|combout
    Info (332115):      3.252      0.216 FF    IC  clockGen_map|LessThan1~2|dataa
    Info (332115):      3.422      0.170 FR  CELL  clockGen_map|LessThan1~2|combout
    Info (332115):      3.549      0.127 RR    IC  clockGen_map|LessThan2~1|datad
    Info (332115):      3.617      0.068 RR  CELL  clockGen_map|LessThan2~1|combout
    Info (332115):      3.617      0.000 RR    IC  clockGen_map|serialClock|d
    Info (332115):      3.654      0.037 RR  CELL  ClockGenerator:clockGen_map|serialClock
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     26.000      1.000  R        clock network delay
    Info (332115):     25.980     -0.020           clock uncertainty
    Info (332115):     25.987      0.007     uTsu  ClockGenerator:clockGen_map|serialClock
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.654
    Info (332115): Data Required Time :    25.987
    Info (332115): Slack              :    22.333 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.832
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 47.832 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.690      1.690  R        clock network delay
    Info (332115):      1.795      0.105     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]
    Info (332115):      1.795      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]|q
    Info (332115):      2.502      0.707 FF    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~0|dataa
    Info (332115):      2.675      0.173 FF  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~0|combout
    Info (332115):      2.991      0.316 FF    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~1|datac
    Info (332115):      3.124      0.133 FF  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~1|combout
    Info (332115):      3.238      0.114 FF    IC  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|datac
    Info (332115):      3.371      0.133 FF  CELL  lvds|sld_signaltap_body|sld_signaltap_body|tdo_internal~7|combout
    Info (332115):      3.796      0.425 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|datad
    Info (332115):      3.859      0.063 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|combout
    Info (332115):      4.045      0.186 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|datad
    Info (332115):      4.108      0.063 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11|combout
    Info (332115):      4.108      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      4.158      0.050 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.985      1.985  F        clock network delay
    Info (332115):     52.003      0.018           clock pessimism removed
    Info (332115):     51.983     -0.020           clock uncertainty
    Info (332115):     51.990      0.007     uTsu  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.158
    Info (332115): Data Required Time :    51.990
    Info (332115): Slack              :    47.832 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.159
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.159 
    Info (332115): ===================================================================
    Info (332115): From Node    : PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|sample_wrAddr[0]
    Info (332115): To Node      : PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.136     -0.136  R        clock network delay
    Info (332115):     -0.031      0.105     uTco  PSEC4_driver:\PSEC4_drv:0:PSEC4_drv_map|dataBuffer:dataBuffer_map|sample_wrAddr[0]
    Info (332115):     -0.031      0.000 RR  CELL  \PSEC4_drv:0:PSEC4_drv_map|dataBuffer_map|sample_wrAddr[0]|q
    Info (332115):      0.315      0.346 RR    IC  \PSEC4_drv:3:PSEC4_drv_map|dataBuffer_map|DATA_RAM_MAP|altsyncram_component|auto_generated|ram_block1a12|portaaddr[0]
    Info (332115):      0.352      0.037 RR  CELL  PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.238      0.238  R        clock network delay
    Info (332115):      0.089     -0.149           clock pessimism removed
    Info (332115):      0.089      0.000           clock uncertainty
    Info (332115):      0.193      0.104      uTh  PSEC4_driver:\PSEC4_drv:3:PSEC4_drv_map|dataBuffer:dataBuffer_map|dataRam:DATA_RAM_MAP|altsyncram:altsyncram_component|altsyncram_nco3:auto_generated|ram_block1a12~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.352
    Info (332115): Data Required Time :     0.193
    Info (332115): Slack              :     0.159 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.175
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.175 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out
    Info (332115): To Node      : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.619      1.619  R        clock network delay
    Info (332115):      1.724      0.105     uTco  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out
    Info (332115):      1.724      0.000 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|bypass_reg_out|q
    Info (332115):      1.724      0.000 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0|datac
    Info (332115):      1.895      0.171 RR  CELL  lvds|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0|combout
    Info (332115):      1.895      0.000 RR    IC  lvds|sld_signaltap_body|sld_signaltap_body|bypass_reg_out|d
    Info (332115):      1.926      0.031 RR  CELL  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.686      1.686  R        clock network delay
    Info (332115):      1.667     -0.019           clock pessimism removed
    Info (332115):      1.667      0.000           clock uncertainty
    Info (332115):      1.751      0.084      uTh  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.926
    Info (332115): Data Required Time :     1.751
    Info (332115): Slack              :     0.175 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.176
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.176 
    Info (332115): ===================================================================
    Info (332115): From Node    : trigger:trigger_map|\DEMUX:bg_z_OTERM3
    Info (332115): To Node      : trigger:trigger_map|\DEMUX:bg_z_OTERM3
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.170     -0.170  R        clock network delay
    Info (332115):     -0.065      0.105     uTco  trigger:trigger_map|\DEMUX:bg_z_OTERM3
    Info (332115):     -0.065      0.000 RR  CELL  trigger_map|\DEMUX:bg_z_NEW_REG2|q
    Info (332115):     -0.065      0.000 RR    IC  trigger_map|bg~2|datac
    Info (332115):      0.106      0.171 RR  CELL  trigger_map|bg~2|combout
    Info (332115):      0.106      0.000 RR    IC  trigger_map|\DEMUX:bg_z_NEW_REG2|d
    Info (332115):      0.137      0.031 RR  CELL  trigger:trigger_map|\DEMUX:bg_z_OTERM3
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.026      0.026  R        clock network delay
    Info (332115):     -0.123     -0.149           clock pessimism removed
    Info (332115):     -0.123      0.000           clock uncertainty
    Info (332115):     -0.039      0.084      uTh  trigger:trigger_map|\DEMUX:bg_z_OTERM3
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.137
    Info (332115): Data Required Time :    -0.039
    Info (332115): Slack              :     0.176 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.176
    Info (332115): -to_clock [get_clocks {ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.176 
    Info (332115): ===================================================================
    Info (332115): From Node    : synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): To Node      : synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): Launch Clock : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): Latch Clock  : ClockGenerator:clockGen_map|pll:PLL_MAP|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.178     -0.178  R        clock network delay
    Info (332115):     -0.073      0.105     uTco  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115):     -0.073      0.000 RR  CELL  serialRx_map|rxBit_x_NEW_REG30|q
    Info (332115):     -0.073      0.000 RR    IC  serialRx_map|rxBit_x~0|datac
    Info (332115):      0.098      0.171 RR  CELL  serialRx_map|rxBit_x~0|combout
    Info (332115):      0.098      0.000 RR    IC  serialRx_map|rxBit_x_NEW_REG30|d
    Info (332115):      0.129      0.031 RR  CELL  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.018      0.018  R        clock network delay
    Info (332115):     -0.131     -0.149           clock pessimism removed
    Info (332115):     -0.131      0.000           clock uncertainty
    Info (332115):     -0.047      0.084      uTh  synchronousRx_8b10b:serialRx_map|rxBit_x_OTERM31
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.129
    Info (332115): Data Required Time :    -0.047
    Info (332115): Slack              :     0.176 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181
    Info (332115): -to_clock [get_clocks {clockIn.localOsc}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): To Node      : ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): Launch Clock : clockIn.localOsc
    Info (332115): Latch Clock  : clockIn.localOsc
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.678      1.678  R        clock network delay
    Info (332115):      1.783      0.105     uTco  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115):      1.783      0.000 FF  CELL  clockGen_map|\CLK_DIV_SERIAL:t[0]|q
    Info (332115):      1.783      0.000 FF    IC  clockGen_map|t~92|datac
    Info (332115):      1.961      0.178 FR  CELL  clockGen_map|t~92|combout
    Info (332115):      1.961      0.000 RR    IC  clockGen_map|\CLK_DIV_SERIAL:t[0]|d
    Info (332115):      1.992      0.031 RR  CELL  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.748      1.748  R        clock network delay
    Info (332115):      1.727     -0.021           clock pessimism removed
    Info (332115):      1.727      0.000           clock uncertainty
    Info (332115):      1.811      0.084      uTh  ClockGenerator:clockGen_map|\CLK_DIV_SERIAL:t[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.992
    Info (332115): Data Required Time :     1.811
    Info (332115): Slack              :     0.181 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 97.036
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 97.036 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115): To Node      : sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.695      1.695  R        clock network delay
    Info (332115):      1.800      0.105     uTco  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
    Info (332115):      1.800      0.000 FF  CELL  lvds|sld_signaltap_body|sld_signaltap_body|reset_all|q
    Info (332115):      3.275      1.475 FF    IC  lvds|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|inclk[0]
    Info (332115):      3.275      0.000 FF  CELL  lvds|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl|outclk
    Info (332115):      4.204      0.929 FF    IC  lvds|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]|clrn
    Info (332115):      4.595      0.391 FR  CELL  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    101.625      1.625  R        clock network delay
    Info (332115):    101.644      0.019           clock pessimism removed
    Info (332115):    101.624     -0.020           clock uncertainty
    Info (332115):    101.631      0.007     uTsu  sld_signaltap:lvds|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.595
    Info (332115): Data Required Time :   101.631
    Info (332115): Slack              :    97.036 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.562
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.562 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.631      1.631  R        clock network delay
    Info (332115):      1.736      0.105     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      1.736      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      1.951      0.215 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg|clrn
    Info (332115):      2.325      0.374 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.698      1.698  R        clock network delay
    Info (332115):      1.679     -0.019           clock pessimism removed
    Info (332115):      1.679      0.000           clock uncertainty
    Info (332115):      1.763      0.084      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.325
    Info (332115): Data Required Time :     1.763
    Info (332115): Slack              :     0.562 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 5136 megabytes
    Info: Processing ended: Fri Oct 08 11:48:24 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


