[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=sim_demux

[Library]
sim_demux=.\sim_demux.LIB

[$LibMap$]
sim_demux=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/sim_demux.vhd=-1

[Files.Data]
.\src\sim_demux.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=simdemux|arhsim|0       
ShowHide=ShowTopLevel
Selected=
