INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vaibh/OneDrive/Documents/GitHub/16-bit-CPU-based-on-Von-Neumann-Architecture/ichip_ps2/ichip_ps2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vaibh/OneDrive/Documents/GitHub/16-bit-CPU-based-on-Von-Neumann-Architecture/ichip_ps2/ichip_ps2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vaibh/OneDrive/Documents/GitHub/16-bit-CPU-based-on-Von-Neumann-Architecture/ichip_ps2/ichip_ps2.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vaibh/OneDrive/Documents/GitHub/16-bit-CPU-based-on-Von-Neumann-Architecture/ichip_ps2/ichip_ps2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
