ARM GAS  /tmp/ccj3FGmQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI2_Init:
  28              	.LFB235:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi3;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI2 init function */
ARM GAS  /tmp/ccj3FGmQ.s 			page 2


  31:Core/Src/spi.c **** void MX_SPI2_Init(void)
  32:Core/Src/spi.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  41:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  37              		.loc 1 41 3 view .LVU1
  38              		.loc 1 41 18 is_stmt 0 view .LVU2
  39 0002 0D48     		ldr	r0, .L5
  40 0004 0D4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 42 3 is_stmt 1 view .LVU3
  43              		.loc 1 42 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 43 3 is_stmt 1 view .LVU5
  47              		.loc 1 43 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 44 3 is_stmt 1 view .LVU7
  51              		.loc 1 44 23 is_stmt 0 view .LVU8
  52 0012 C360     		str	r3, [r0, #12]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  53              		.loc 1 45 3 is_stmt 1 view .LVU9
  54              		.loc 1 45 26 is_stmt 0 view .LVU10
  55 0014 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  56              		.loc 1 46 3 is_stmt 1 view .LVU11
  57              		.loc 1 46 23 is_stmt 0 view .LVU12
  58 0016 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  59              		.loc 1 47 3 is_stmt 1 view .LVU13
  60              		.loc 1 47 18 is_stmt 0 view .LVU14
  61 0018 4FF40072 		mov	r2, #512
  62 001c 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  63              		.loc 1 48 3 is_stmt 1 view .LVU15
  64              		.loc 1 48 32 is_stmt 0 view .LVU16
  65 001e C361     		str	r3, [r0, #28]
  49:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  66              		.loc 1 49 3 is_stmt 1 view .LVU17
ARM GAS  /tmp/ccj3FGmQ.s 			page 3


  67              		.loc 1 49 23 is_stmt 0 view .LVU18
  68 0020 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  69              		.loc 1 50 3 is_stmt 1 view .LVU19
  70              		.loc 1 50 21 is_stmt 0 view .LVU20
  71 0022 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  72              		.loc 1 51 3 is_stmt 1 view .LVU21
  73              		.loc 1 51 29 is_stmt 0 view .LVU22
  74 0024 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  75              		.loc 1 52 3 is_stmt 1 view .LVU23
  76              		.loc 1 52 28 is_stmt 0 view .LVU24
  77 0026 0A23     		movs	r3, #10
  78 0028 C362     		str	r3, [r0, #44]
  53:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  79              		.loc 1 53 3 is_stmt 1 view .LVU25
  80              		.loc 1 53 7 is_stmt 0 view .LVU26
  81 002a FFF7FEFF 		bl	HAL_SPI_Init
  82              	.LVL0:
  83              		.loc 1 53 6 discriminator 1 view .LVU27
  84 002e 00B9     		cbnz	r0, .L4
  85              	.L1:
  54:Core/Src/spi.c ****   {
  55:Core/Src/spi.c ****     Error_Handler();
  56:Core/Src/spi.c ****   }
  57:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** }
  86              		.loc 1 61 1 view .LVU28
  87 0030 08BD     		pop	{r3, pc}
  88              	.L4:
  55:Core/Src/spi.c ****   }
  89              		.loc 1 55 5 is_stmt 1 view .LVU29
  90 0032 FFF7FEFF 		bl	Error_Handler
  91              	.LVL1:
  92              		.loc 1 61 1 is_stmt 0 view .LVU30
  93 0036 FBE7     		b	.L1
  94              	.L6:
  95              		.align	2
  96              	.L5:
  97 0038 00000000 		.word	hspi2
  98 003c 00380040 		.word	1073756160
  99              		.cfi_endproc
 100              	.LFE235:
 102              		.section	.text.MX_SPI3_Init,"ax",%progbits
 103              		.align	1
 104              		.global	MX_SPI3_Init
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	MX_SPI3_Init:
 110              	.LFB236:
  62:Core/Src/spi.c **** /* SPI3 init function */
  63:Core/Src/spi.c **** void MX_SPI3_Init(void)
ARM GAS  /tmp/ccj3FGmQ.s 			page 4


  64:Core/Src/spi.c **** {
 111              		.loc 1 64 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 08B5     		push	{r3, lr}
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 3, -8
 118              		.cfi_offset 14, -4
  65:Core/Src/spi.c **** 
  66:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 0 */
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 1 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 1 */
  73:Core/Src/spi.c ****   hspi3.Instance = SPI3;
 119              		.loc 1 73 3 view .LVU32
 120              		.loc 1 73 18 is_stmt 0 view .LVU33
 121 0002 0D48     		ldr	r0, .L11
 122 0004 0D4B     		ldr	r3, .L11+4
 123 0006 0360     		str	r3, [r0]
  74:Core/Src/spi.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 124              		.loc 1 74 3 is_stmt 1 view .LVU34
 125              		.loc 1 74 19 is_stmt 0 view .LVU35
 126 0008 4FF48273 		mov	r3, #260
 127 000c 4360     		str	r3, [r0, #4]
  75:Core/Src/spi.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 128              		.loc 1 75 3 is_stmt 1 view .LVU36
 129              		.loc 1 75 24 is_stmt 0 view .LVU37
 130 000e 0023     		movs	r3, #0
 131 0010 8360     		str	r3, [r0, #8]
  76:Core/Src/spi.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 132              		.loc 1 76 3 is_stmt 1 view .LVU38
 133              		.loc 1 76 23 is_stmt 0 view .LVU39
 134 0012 C360     		str	r3, [r0, #12]
  77:Core/Src/spi.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 135              		.loc 1 77 3 is_stmt 1 view .LVU40
 136              		.loc 1 77 26 is_stmt 0 view .LVU41
 137 0014 0361     		str	r3, [r0, #16]
  78:Core/Src/spi.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 138              		.loc 1 78 3 is_stmt 1 view .LVU42
 139              		.loc 1 78 23 is_stmt 0 view .LVU43
 140 0016 4361     		str	r3, [r0, #20]
  79:Core/Src/spi.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 141              		.loc 1 79 3 is_stmt 1 view .LVU44
 142              		.loc 1 79 18 is_stmt 0 view .LVU45
 143 0018 4FF40072 		mov	r2, #512
 144 001c 8261     		str	r2, [r0, #24]
  80:Core/Src/spi.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 145              		.loc 1 80 3 is_stmt 1 view .LVU46
 146              		.loc 1 80 32 is_stmt 0 view .LVU47
 147 001e C361     		str	r3, [r0, #28]
  81:Core/Src/spi.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 148              		.loc 1 81 3 is_stmt 1 view .LVU48
 149              		.loc 1 81 23 is_stmt 0 view .LVU49
ARM GAS  /tmp/ccj3FGmQ.s 			page 5


 150 0020 0362     		str	r3, [r0, #32]
  82:Core/Src/spi.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 151              		.loc 1 82 3 is_stmt 1 view .LVU50
 152              		.loc 1 82 21 is_stmt 0 view .LVU51
 153 0022 4362     		str	r3, [r0, #36]
  83:Core/Src/spi.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 154              		.loc 1 83 3 is_stmt 1 view .LVU52
 155              		.loc 1 83 29 is_stmt 0 view .LVU53
 156 0024 8362     		str	r3, [r0, #40]
  84:Core/Src/spi.c ****   hspi3.Init.CRCPolynomial = 10;
 157              		.loc 1 84 3 is_stmt 1 view .LVU54
 158              		.loc 1 84 28 is_stmt 0 view .LVU55
 159 0026 0A23     		movs	r3, #10
 160 0028 C362     		str	r3, [r0, #44]
  85:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 161              		.loc 1 85 3 is_stmt 1 view .LVU56
 162              		.loc 1 85 7 is_stmt 0 view .LVU57
 163 002a FFF7FEFF 		bl	HAL_SPI_Init
 164              	.LVL2:
 165              		.loc 1 85 6 discriminator 1 view .LVU58
 166 002e 00B9     		cbnz	r0, .L10
 167              	.L7:
  86:Core/Src/spi.c ****   {
  87:Core/Src/spi.c ****     Error_Handler();
  88:Core/Src/spi.c ****   }
  89:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 2 */
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 2 */
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c **** }
 168              		.loc 1 93 1 view .LVU59
 169 0030 08BD     		pop	{r3, pc}
 170              	.L10:
  87:Core/Src/spi.c ****   }
 171              		.loc 1 87 5 is_stmt 1 view .LVU60
 172 0032 FFF7FEFF 		bl	Error_Handler
 173              	.LVL3:
 174              		.loc 1 93 1 is_stmt 0 view .LVU61
 175 0036 FBE7     		b	.L7
 176              	.L12:
 177              		.align	2
 178              	.L11:
 179 0038 00000000 		.word	hspi3
 180 003c 003C0040 		.word	1073757184
 181              		.cfi_endproc
 182              	.LFE236:
 184              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 185              		.align	1
 186              		.global	HAL_SPI_MspInit
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	HAL_SPI_MspInit:
 192              	.LVL4:
 193              	.LFB237:
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
ARM GAS  /tmp/ccj3FGmQ.s 			page 6


  96:Core/Src/spi.c **** {
 194              		.loc 1 96 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 48
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		.loc 1 96 1 is_stmt 0 view .LVU63
 199 0000 70B5     		push	{r4, r5, r6, lr}
 200              		.cfi_def_cfa_offset 16
 201              		.cfi_offset 4, -16
 202              		.cfi_offset 5, -12
 203              		.cfi_offset 6, -8
 204              		.cfi_offset 14, -4
 205 0002 8CB0     		sub	sp, sp, #48
 206              		.cfi_def_cfa_offset 64
  97:Core/Src/spi.c **** 
  98:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 207              		.loc 1 98 3 is_stmt 1 view .LVU64
 208              		.loc 1 98 20 is_stmt 0 view .LVU65
 209 0004 0023     		movs	r3, #0
 210 0006 0793     		str	r3, [sp, #28]
 211 0008 0893     		str	r3, [sp, #32]
 212 000a 0993     		str	r3, [sp, #36]
 213 000c 0A93     		str	r3, [sp, #40]
 214 000e 0B93     		str	r3, [sp, #44]
  99:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 215              		.loc 1 99 3 is_stmt 1 view .LVU66
 216              		.loc 1 99 15 is_stmt 0 view .LVU67
 217 0010 0368     		ldr	r3, [r0]
 218              		.loc 1 99 5 view .LVU68
 219 0012 3C4A     		ldr	r2, .L19
 220 0014 9342     		cmp	r3, r2
 221 0016 04D0     		beq	.L17
 100:Core/Src/spi.c ****   {
 101:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 104:Core/Src/spi.c ****     /* SPI2 clock enable */
 105:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 108:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 109:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 110:Core/Src/spi.c ****     PC1     ------> SPI2_MOSI
 111:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
 112:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 113:Core/Src/spi.c ****     */
 114:Core/Src/spi.c ****     GPIO_InitStruct.Pin = ADC1283IPT_DIN_SPI2_MOSI_Pin;
 115:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 119:Core/Src/spi.c ****     HAL_GPIO_Init(ADC1283IPT_DIN_SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 120:Core/Src/spi.c **** 
 121:Core/Src/spi.c ****     GPIO_InitStruct.Pin = ADC1283IPT_SCLK_SPI2_SCK_Pin|ADC1283IPT_DOUT_SPI2_MISO_Pin;
 122:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccj3FGmQ.s 			page 7


 125:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 126:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 127:Core/Src/spi.c **** 
 128:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 129:Core/Src/spi.c **** 
 130:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 131:Core/Src/spi.c ****   }
 132:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 222              		.loc 1 132 8 is_stmt 1 view .LVU69
 223              		.loc 1 132 10 is_stmt 0 view .LVU70
 224 0018 3B4A     		ldr	r2, .L19+4
 225 001a 9342     		cmp	r3, r2
 226 001c 39D0     		beq	.L18
 227              	.LVL5:
 228              	.L13:
 133:Core/Src/spi.c ****   {
 134:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 135:Core/Src/spi.c **** 
 136:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 0 */
 137:Core/Src/spi.c ****     /* SPI3 clock enable */
 138:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 141:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 142:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 143:Core/Src/spi.c ****     PB2     ------> SPI3_MOSI
 144:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 145:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 146:Core/Src/spi.c ****     */
 147:Core/Src/spi.c ****     GPIO_InitStruct.Pin = M95256_D_SPI3_MOSI_Pin;
 148:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 151:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 152:Core/Src/spi.c ****     HAL_GPIO_Init(M95256_D_SPI3_MOSI_GPIO_Port, &GPIO_InitStruct);
 153:Core/Src/spi.c **** 
 154:Core/Src/spi.c ****     GPIO_InitStruct.Pin = M95256_C_SPI3_SCK_Pin|M95256_Q_SPI3_MISO_Pin;
 155:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 158:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 159:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 160:Core/Src/spi.c **** 
 161:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 162:Core/Src/spi.c **** 
 163:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 1 */
 164:Core/Src/spi.c ****   }
 165:Core/Src/spi.c **** }
 229              		.loc 1 165 1 view .LVU71
 230 001e 0CB0     		add	sp, sp, #48
 231              		.cfi_remember_state
 232              		.cfi_def_cfa_offset 16
 233              		@ sp needed
 234 0020 70BD     		pop	{r4, r5, r6, pc}
 235              	.LVL6:
 236              	.L17:
 237              		.cfi_restore_state
ARM GAS  /tmp/ccj3FGmQ.s 			page 8


 105:Core/Src/spi.c **** 
 238              		.loc 1 105 5 is_stmt 1 view .LVU72
 239              	.LBB2:
 105:Core/Src/spi.c **** 
 240              		.loc 1 105 5 view .LVU73
 241 0022 0024     		movs	r4, #0
 242 0024 0194     		str	r4, [sp, #4]
 105:Core/Src/spi.c **** 
 243              		.loc 1 105 5 view .LVU74
 244 0026 394B     		ldr	r3, .L19+8
 245 0028 1A6C     		ldr	r2, [r3, #64]
 246 002a 42F48042 		orr	r2, r2, #16384
 247 002e 1A64     		str	r2, [r3, #64]
 105:Core/Src/spi.c **** 
 248              		.loc 1 105 5 view .LVU75
 249 0030 1A6C     		ldr	r2, [r3, #64]
 250 0032 02F48042 		and	r2, r2, #16384
 251 0036 0192     		str	r2, [sp, #4]
 105:Core/Src/spi.c **** 
 252              		.loc 1 105 5 view .LVU76
 253 0038 019A     		ldr	r2, [sp, #4]
 254              	.LBE2:
 105:Core/Src/spi.c **** 
 255              		.loc 1 105 5 view .LVU77
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 256              		.loc 1 107 5 view .LVU78
 257              	.LBB3:
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 258              		.loc 1 107 5 view .LVU79
 259 003a 0294     		str	r4, [sp, #8]
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 260              		.loc 1 107 5 view .LVU80
 261 003c 1A6B     		ldr	r2, [r3, #48]
 262 003e 42F00402 		orr	r2, r2, #4
 263 0042 1A63     		str	r2, [r3, #48]
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 264              		.loc 1 107 5 view .LVU81
 265 0044 1A6B     		ldr	r2, [r3, #48]
 266 0046 02F00402 		and	r2, r2, #4
 267 004a 0292     		str	r2, [sp, #8]
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 268              		.loc 1 107 5 view .LVU82
 269 004c 029A     		ldr	r2, [sp, #8]
 270              	.LBE3:
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 271              		.loc 1 107 5 view .LVU83
 108:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 272              		.loc 1 108 5 view .LVU84
 273              	.LBB4:
 108:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 274              		.loc 1 108 5 view .LVU85
 275 004e 0394     		str	r4, [sp, #12]
 108:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 276              		.loc 1 108 5 view .LVU86
 277 0050 1A6B     		ldr	r2, [r3, #48]
 278 0052 42F00202 		orr	r2, r2, #2
 279 0056 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccj3FGmQ.s 			page 9


 108:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 280              		.loc 1 108 5 view .LVU87
 281 0058 1B6B     		ldr	r3, [r3, #48]
 282 005a 03F00203 		and	r3, r3, #2
 283 005e 0393     		str	r3, [sp, #12]
 108:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 284              		.loc 1 108 5 view .LVU88
 285 0060 039B     		ldr	r3, [sp, #12]
 286              	.LBE4:
 108:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 287              		.loc 1 108 5 view .LVU89
 114:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 288              		.loc 1 114 5 view .LVU90
 114:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 114 25 is_stmt 0 view .LVU91
 290 0062 0225     		movs	r5, #2
 291 0064 0795     		str	r5, [sp, #28]
 115:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292              		.loc 1 115 5 is_stmt 1 view .LVU92
 115:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 115 26 is_stmt 0 view .LVU93
 294 0066 0895     		str	r5, [sp, #32]
 116:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 295              		.loc 1 116 5 is_stmt 1 view .LVU94
 117:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 296              		.loc 1 117 5 view .LVU95
 117:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 297              		.loc 1 117 27 is_stmt 0 view .LVU96
 298 0068 0326     		movs	r6, #3
 299 006a 0A96     		str	r6, [sp, #40]
 118:Core/Src/spi.c ****     HAL_GPIO_Init(ADC1283IPT_DIN_SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 300              		.loc 1 118 5 is_stmt 1 view .LVU97
 118:Core/Src/spi.c ****     HAL_GPIO_Init(ADC1283IPT_DIN_SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 301              		.loc 1 118 31 is_stmt 0 view .LVU98
 302 006c 0723     		movs	r3, #7
 303 006e 0B93     		str	r3, [sp, #44]
 119:Core/Src/spi.c **** 
 304              		.loc 1 119 5 is_stmt 1 view .LVU99
 305 0070 07A9     		add	r1, sp, #28
 306 0072 2748     		ldr	r0, .L19+12
 307              	.LVL7:
 119:Core/Src/spi.c **** 
 308              		.loc 1 119 5 is_stmt 0 view .LVU100
 309 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 310              	.LVL8:
 121:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 311              		.loc 1 121 5 is_stmt 1 view .LVU101
 121:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 312              		.loc 1 121 25 is_stmt 0 view .LVU102
 313 0078 4FF48843 		mov	r3, #17408
 314 007c 0793     		str	r3, [sp, #28]
 122:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 315              		.loc 1 122 5 is_stmt 1 view .LVU103
 122:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 316              		.loc 1 122 26 is_stmt 0 view .LVU104
 317 007e 0895     		str	r5, [sp, #32]
 123:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccj3FGmQ.s 			page 10


 318              		.loc 1 123 5 is_stmt 1 view .LVU105
 123:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 319              		.loc 1 123 26 is_stmt 0 view .LVU106
 320 0080 0994     		str	r4, [sp, #36]
 124:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 321              		.loc 1 124 5 is_stmt 1 view .LVU107
 124:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 322              		.loc 1 124 27 is_stmt 0 view .LVU108
 323 0082 0A96     		str	r6, [sp, #40]
 125:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 324              		.loc 1 125 5 is_stmt 1 view .LVU109
 125:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 325              		.loc 1 125 31 is_stmt 0 view .LVU110
 326 0084 0523     		movs	r3, #5
 327 0086 0B93     		str	r3, [sp, #44]
 126:Core/Src/spi.c **** 
 328              		.loc 1 126 5 is_stmt 1 view .LVU111
 329 0088 07A9     		add	r1, sp, #28
 330 008a 2248     		ldr	r0, .L19+16
 331 008c FFF7FEFF 		bl	HAL_GPIO_Init
 332              	.LVL9:
 333 0090 C5E7     		b	.L13
 334              	.LVL10:
 335              	.L18:
 138:Core/Src/spi.c **** 
 336              		.loc 1 138 5 view .LVU112
 337              	.LBB5:
 138:Core/Src/spi.c **** 
 338              		.loc 1 138 5 view .LVU113
 339 0092 0024     		movs	r4, #0
 340 0094 0494     		str	r4, [sp, #16]
 138:Core/Src/spi.c **** 
 341              		.loc 1 138 5 view .LVU114
 342 0096 1D4B     		ldr	r3, .L19+8
 343 0098 1A6C     		ldr	r2, [r3, #64]
 344 009a 42F40042 		orr	r2, r2, #32768
 345 009e 1A64     		str	r2, [r3, #64]
 138:Core/Src/spi.c **** 
 346              		.loc 1 138 5 view .LVU115
 347 00a0 1A6C     		ldr	r2, [r3, #64]
 348 00a2 02F40042 		and	r2, r2, #32768
 349 00a6 0492     		str	r2, [sp, #16]
 138:Core/Src/spi.c **** 
 350              		.loc 1 138 5 view .LVU116
 351 00a8 049A     		ldr	r2, [sp, #16]
 352              	.LBE5:
 138:Core/Src/spi.c **** 
 353              		.loc 1 138 5 view .LVU117
 140:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 354              		.loc 1 140 5 view .LVU118
 355              	.LBB6:
 140:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 356              		.loc 1 140 5 view .LVU119
 357 00aa 0594     		str	r4, [sp, #20]
 140:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 358              		.loc 1 140 5 view .LVU120
 359 00ac 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccj3FGmQ.s 			page 11


 360 00ae 42F00202 		orr	r2, r2, #2
 361 00b2 1A63     		str	r2, [r3, #48]
 140:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 362              		.loc 1 140 5 view .LVU121
 363 00b4 1A6B     		ldr	r2, [r3, #48]
 364 00b6 02F00202 		and	r2, r2, #2
 365 00ba 0592     		str	r2, [sp, #20]
 140:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 366              		.loc 1 140 5 view .LVU122
 367 00bc 059A     		ldr	r2, [sp, #20]
 368              	.LBE6:
 140:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 369              		.loc 1 140 5 view .LVU123
 141:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 370              		.loc 1 141 5 view .LVU124
 371              	.LBB7:
 141:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 372              		.loc 1 141 5 view .LVU125
 373 00be 0694     		str	r4, [sp, #24]
 141:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 374              		.loc 1 141 5 view .LVU126
 375 00c0 1A6B     		ldr	r2, [r3, #48]
 376 00c2 42F00402 		orr	r2, r2, #4
 377 00c6 1A63     		str	r2, [r3, #48]
 141:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 378              		.loc 1 141 5 view .LVU127
 379 00c8 1B6B     		ldr	r3, [r3, #48]
 380 00ca 03F00403 		and	r3, r3, #4
 381 00ce 0693     		str	r3, [sp, #24]
 141:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 382              		.loc 1 141 5 view .LVU128
 383 00d0 069B     		ldr	r3, [sp, #24]
 384              	.LBE7:
 141:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 385              		.loc 1 141 5 view .LVU129
 147:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 386              		.loc 1 147 5 view .LVU130
 147:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 387              		.loc 1 147 25 is_stmt 0 view .LVU131
 388 00d2 0423     		movs	r3, #4
 389 00d4 0793     		str	r3, [sp, #28]
 148:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 390              		.loc 1 148 5 is_stmt 1 view .LVU132
 148:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 391              		.loc 1 148 26 is_stmt 0 view .LVU133
 392 00d6 0226     		movs	r6, #2
 393 00d8 0896     		str	r6, [sp, #32]
 149:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 394              		.loc 1 149 5 is_stmt 1 view .LVU134
 150:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 395              		.loc 1 150 5 view .LVU135
 150:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 396              		.loc 1 150 27 is_stmt 0 view .LVU136
 397 00da 0325     		movs	r5, #3
 398 00dc 0A95     		str	r5, [sp, #40]
 151:Core/Src/spi.c ****     HAL_GPIO_Init(M95256_D_SPI3_MOSI_GPIO_Port, &GPIO_InitStruct);
 399              		.loc 1 151 5 is_stmt 1 view .LVU137
ARM GAS  /tmp/ccj3FGmQ.s 			page 12


 151:Core/Src/spi.c ****     HAL_GPIO_Init(M95256_D_SPI3_MOSI_GPIO_Port, &GPIO_InitStruct);
 400              		.loc 1 151 31 is_stmt 0 view .LVU138
 401 00de 0723     		movs	r3, #7
 402 00e0 0B93     		str	r3, [sp, #44]
 152:Core/Src/spi.c **** 
 403              		.loc 1 152 5 is_stmt 1 view .LVU139
 404 00e2 07A9     		add	r1, sp, #28
 405 00e4 0B48     		ldr	r0, .L19+16
 406              	.LVL11:
 152:Core/Src/spi.c **** 
 407              		.loc 1 152 5 is_stmt 0 view .LVU140
 408 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 409              	.LVL12:
 154:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 410              		.loc 1 154 5 is_stmt 1 view .LVU141
 154:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 411              		.loc 1 154 25 is_stmt 0 view .LVU142
 412 00ea 4FF44063 		mov	r3, #3072
 413 00ee 0793     		str	r3, [sp, #28]
 155:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 414              		.loc 1 155 5 is_stmt 1 view .LVU143
 155:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 415              		.loc 1 155 26 is_stmt 0 view .LVU144
 416 00f0 0896     		str	r6, [sp, #32]
 156:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 417              		.loc 1 156 5 is_stmt 1 view .LVU145
 156:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 418              		.loc 1 156 26 is_stmt 0 view .LVU146
 419 00f2 0994     		str	r4, [sp, #36]
 157:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 420              		.loc 1 157 5 is_stmt 1 view .LVU147
 157:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 421              		.loc 1 157 27 is_stmt 0 view .LVU148
 422 00f4 0A95     		str	r5, [sp, #40]
 158:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 423              		.loc 1 158 5 is_stmt 1 view .LVU149
 158:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 424              		.loc 1 158 31 is_stmt 0 view .LVU150
 425 00f6 0623     		movs	r3, #6
 426 00f8 0B93     		str	r3, [sp, #44]
 159:Core/Src/spi.c **** 
 427              		.loc 1 159 5 is_stmt 1 view .LVU151
 428 00fa 07A9     		add	r1, sp, #28
 429 00fc 0448     		ldr	r0, .L19+12
 430 00fe FFF7FEFF 		bl	HAL_GPIO_Init
 431              	.LVL13:
 432              		.loc 1 165 1 is_stmt 0 view .LVU152
 433 0102 8CE7     		b	.L13
 434              	.L20:
 435              		.align	2
 436              	.L19:
 437 0104 00380040 		.word	1073756160
 438 0108 003C0040 		.word	1073757184
 439 010c 00380240 		.word	1073887232
 440 0110 00080240 		.word	1073874944
 441 0114 00040240 		.word	1073873920
 442              		.cfi_endproc
ARM GAS  /tmp/ccj3FGmQ.s 			page 13


 443              	.LFE237:
 445              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 446              		.align	1
 447              		.global	HAL_SPI_MspDeInit
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	HAL_SPI_MspDeInit:
 453              	.LVL14:
 454              	.LFB238:
 166:Core/Src/spi.c **** 
 167:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 168:Core/Src/spi.c **** {
 455              		.loc 1 168 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		.loc 1 168 1 is_stmt 0 view .LVU154
 460 0000 08B5     		push	{r3, lr}
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 3, -8
 463              		.cfi_offset 14, -4
 169:Core/Src/spi.c **** 
 170:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 464              		.loc 1 170 3 is_stmt 1 view .LVU155
 465              		.loc 1 170 15 is_stmt 0 view .LVU156
 466 0002 0368     		ldr	r3, [r0]
 467              		.loc 1 170 5 view .LVU157
 468 0004 134A     		ldr	r2, .L27
 469 0006 9342     		cmp	r3, r2
 470 0008 03D0     		beq	.L25
 171:Core/Src/spi.c ****   {
 172:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 173:Core/Src/spi.c **** 
 174:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 175:Core/Src/spi.c ****     /* Peripheral clock disable */
 176:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 177:Core/Src/spi.c **** 
 178:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 179:Core/Src/spi.c ****     PC1     ------> SPI2_MOSI
 180:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
 181:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 182:Core/Src/spi.c ****     */
 183:Core/Src/spi.c ****     HAL_GPIO_DeInit(ADC1283IPT_DIN_SPI2_MOSI_GPIO_Port, ADC1283IPT_DIN_SPI2_MOSI_Pin);
 184:Core/Src/spi.c **** 
 185:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, ADC1283IPT_SCLK_SPI2_SCK_Pin|ADC1283IPT_DOUT_SPI2_MISO_Pin);
 186:Core/Src/spi.c **** 
 187:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 188:Core/Src/spi.c **** 
 189:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 190:Core/Src/spi.c ****   }
 191:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 471              		.loc 1 191 8 is_stmt 1 view .LVU158
 472              		.loc 1 191 10 is_stmt 0 view .LVU159
 473 000a 134A     		ldr	r2, .L27+4
 474 000c 9342     		cmp	r3, r2
 475 000e 10D0     		beq	.L26
ARM GAS  /tmp/ccj3FGmQ.s 			page 14


 476              	.LVL15:
 477              	.L21:
 192:Core/Src/spi.c ****   {
 193:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 194:Core/Src/spi.c **** 
 195:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 196:Core/Src/spi.c ****     /* Peripheral clock disable */
 197:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 198:Core/Src/spi.c **** 
 199:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 200:Core/Src/spi.c ****     PB2     ------> SPI3_MOSI
 201:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 202:Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 203:Core/Src/spi.c ****     */
 204:Core/Src/spi.c ****     HAL_GPIO_DeInit(M95256_D_SPI3_MOSI_GPIO_Port, M95256_D_SPI3_MOSI_Pin);
 205:Core/Src/spi.c **** 
 206:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, M95256_C_SPI3_SCK_Pin|M95256_Q_SPI3_MISO_Pin);
 207:Core/Src/spi.c **** 
 208:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 209:Core/Src/spi.c **** 
 210:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 211:Core/Src/spi.c ****   }
 212:Core/Src/spi.c **** }
 478              		.loc 1 212 1 view .LVU160
 479 0010 08BD     		pop	{r3, pc}
 480              	.LVL16:
 481              	.L25:
 176:Core/Src/spi.c **** 
 482              		.loc 1 176 5 is_stmt 1 view .LVU161
 483 0012 02F50032 		add	r2, r2, #131072
 484 0016 136C     		ldr	r3, [r2, #64]
 485 0018 23F48043 		bic	r3, r3, #16384
 486 001c 1364     		str	r3, [r2, #64]
 183:Core/Src/spi.c **** 
 487              		.loc 1 183 5 view .LVU162
 488 001e 0221     		movs	r1, #2
 489 0020 0E48     		ldr	r0, .L27+8
 490              	.LVL17:
 183:Core/Src/spi.c **** 
 491              		.loc 1 183 5 is_stmt 0 view .LVU163
 492 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 493              	.LVL18:
 185:Core/Src/spi.c **** 
 494              		.loc 1 185 5 is_stmt 1 view .LVU164
 495 0026 4FF48841 		mov	r1, #17408
 496 002a 0D48     		ldr	r0, .L27+12
 497 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 498              	.LVL19:
 499 0030 EEE7     		b	.L21
 500              	.LVL20:
 501              	.L26:
 197:Core/Src/spi.c **** 
 502              		.loc 1 197 5 view .LVU165
 503 0032 02F5FE32 		add	r2, r2, #130048
 504 0036 136C     		ldr	r3, [r2, #64]
 505 0038 23F40043 		bic	r3, r3, #32768
 506 003c 1364     		str	r3, [r2, #64]
ARM GAS  /tmp/ccj3FGmQ.s 			page 15


 204:Core/Src/spi.c **** 
 507              		.loc 1 204 5 view .LVU166
 508 003e 0421     		movs	r1, #4
 509 0040 0748     		ldr	r0, .L27+12
 510              	.LVL21:
 204:Core/Src/spi.c **** 
 511              		.loc 1 204 5 is_stmt 0 view .LVU167
 512 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 513              	.LVL22:
 206:Core/Src/spi.c **** 
 514              		.loc 1 206 5 is_stmt 1 view .LVU168
 515 0046 4FF44061 		mov	r1, #3072
 516 004a 0448     		ldr	r0, .L27+8
 517 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 518              	.LVL23:
 519              		.loc 1 212 1 is_stmt 0 view .LVU169
 520 0050 DEE7     		b	.L21
 521              	.L28:
 522 0052 00BF     		.align	2
 523              	.L27:
 524 0054 00380040 		.word	1073756160
 525 0058 003C0040 		.word	1073757184
 526 005c 00080240 		.word	1073874944
 527 0060 00040240 		.word	1073873920
 528              		.cfi_endproc
 529              	.LFE238:
 531              		.global	hspi3
 532              		.section	.bss.hspi3,"aw",%nobits
 533              		.align	2
 536              	hspi3:
 537 0000 00000000 		.space	88
 537      00000000 
 537      00000000 
 537      00000000 
 537      00000000 
 538              		.global	hspi2
 539              		.section	.bss.hspi2,"aw",%nobits
 540              		.align	2
 543              	hspi2:
 544 0000 00000000 		.space	88
 544      00000000 
 544      00000000 
 544      00000000 
 544      00000000 
 545              		.text
 546              	.Letext0:
 547              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 548              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 549              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 550              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 551              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 552              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 553              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 554              		.file 9 "Core/Inc/spi.h"
 555              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccj3FGmQ.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccj3FGmQ.s:21     .text.MX_SPI2_Init:00000000 $t
     /tmp/ccj3FGmQ.s:27     .text.MX_SPI2_Init:00000000 MX_SPI2_Init
     /tmp/ccj3FGmQ.s:97     .text.MX_SPI2_Init:00000038 $d
     /tmp/ccj3FGmQ.s:543    .bss.hspi2:00000000 hspi2
     /tmp/ccj3FGmQ.s:103    .text.MX_SPI3_Init:00000000 $t
     /tmp/ccj3FGmQ.s:109    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
     /tmp/ccj3FGmQ.s:179    .text.MX_SPI3_Init:00000038 $d
     /tmp/ccj3FGmQ.s:536    .bss.hspi3:00000000 hspi3
     /tmp/ccj3FGmQ.s:185    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccj3FGmQ.s:191    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccj3FGmQ.s:437    .text.HAL_SPI_MspInit:00000104 $d
     /tmp/ccj3FGmQ.s:446    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccj3FGmQ.s:452    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccj3FGmQ.s:524    .text.HAL_SPI_MspDeInit:00000054 $d
     /tmp/ccj3FGmQ.s:533    .bss.hspi3:00000000 $d
     /tmp/ccj3FGmQ.s:540    .bss.hspi2:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
