// Seed: 3971421073
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    output uwire id_5,
    output supply0 id_6,
    output supply1 id_7[1 'b0 : 1],
    input tri id_8,
    output tri1 id_9
);
  wire id_11;
  assign id_5 = -1'b0;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4
    , id_22,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    output wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    input wand id_13,
    input supply0 id_14
    , id_23, id_24,
    input wand id_15,
    input wor id_16,
    output wor id_17,
    input uwire id_18,
    input uwire id_19,
    output tri id_20
);
  logic id_25;
  module_0 modCall_1 (
      id_19,
      id_9,
      id_3,
      id_19,
      id_10,
      id_12,
      id_0,
      id_17,
      id_4,
      id_8
  );
  assign modCall_1.id_9 = 0;
  assign id_22 = 1;
  assign id_5 = id_13;
  assign id_5 = id_19;
  logic id_26;
endmodule
