{
  "results": {
    "dockerfile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "composefile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "devcontainer": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "kustomize": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "helm": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "k8s": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "backstage": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "terraform": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    }
  },
  "info": {
    "id": 275562096,
    "name": "FPGA_CDR_core",
    "full_name": "FilMarini/FPGA_CDR_core",
    "owner": {
      "login": "FilMarini",
      "html_url": "https://github.com/FilMarini",
      "type": "User"
    },
    "html_url": "https://github.com/FilMarini/FPGA_CDR_core",
    "description": "FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz",
    "url": "https://api.github.com/repos/FilMarini/FPGA_CDR_core",
    "clone_url": "https://github.com/FilMarini/FPGA_CDR_core.git",
    "homepage": "https://fpga-cdr-core.readthedocs.io/en/latest/",
    "size": 10256,
    "stargazers_count": 4,
    "watchers_count": 4,
    "language": "VHDL"
  }
}