//D module with delay, D is a simple logic
module D(out, a, b, c);

output out;
input a,b,c;

wire e;

and #(5) a1(e,a,b); //Delay of 5 on gate a1
or #(4) o1(out,e,c);//Delay of 4 on gate o1

endmodule

//stimuls module, the top module
module stimulus;

reg A,B,C;
wire OUT;

D d1(OUT, A,B,C);

//simulation ends in 40 unit time
initial
begin
	A = 1'b0; B = 1'b0; C=1'b0;
	#10 A = 1'b1; B=1'b1;C=1'b1;
	#10 A = 1'b1; B = 1'b0; C=1'b0;
	#20 $finish;
end

endmodule