Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Aug 12 23:11:24 2020
| Host              : prflow-compute-0-13 running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file zcu102_wrapper_timing_summary_routed.rpt -pb zcu102_wrapper_timing_summary_routed.pb -rpx zcu102_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zcu102_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.043        0.000                      0                52722        0.011        0.000                      0                52722        3.498        0.000                       0                 17082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_pl_0                         {0.000 5.001}      10.001          99.990          
zcu102_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}      10.001          99.990          
  clk_out2_zcu102_clk_wiz_0_0    {0.000 5.001}      10.001          99.990          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
zcu102_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out2_zcu102_clk_wiz_0_0          3.043        0.000                      0                52290        0.011        0.000                      0                52290        3.498        0.000                       0                 17081  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out2_zcu102_clk_wiz_0_0  clk_out2_zcu102_clk_wiz_0_0        8.138        0.000                      0                  432        0.115        0.000                      0                  432  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  zcu102_i/clk_wiz_0/inst/clk_in1
  To Clock:  zcu102_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zcu102_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.551      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 4.091ns (61.760%)  route 2.533ns (38.240%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.288 - 10.001 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.289ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.173ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.483     4.134    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X6Y27         RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y27         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.884     5.018 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=4, routed)           0.506     5.524    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/B[4]
    DSP48E2_X9Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     5.675 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     5.675    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     5.748 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     5.748    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     6.357 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     6.357    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER.V<34>
    DSP48E2_X9Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     6.403 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     6.403    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X9Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     6.974 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.974    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.096 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.110    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/PCIN[47]
    DSP48E2_X9Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.656 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.656    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.765 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.358     8.123    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_13_fu_2922_p4[9]
    SLICE_X45Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.269 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49/O
                         net (fo=2, routed)           0.103     8.372    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49_n_5
    SLICE_X46Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.517 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57/O
                         net (fo=1, routed)           0.021     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57_n_5
    SLICE_X46Y68         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     8.726 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26/O[6]
                         net (fo=3, routed)           0.896     9.622    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26_n_14
    SLICE_X67Y50         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     9.746 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27/O
                         net (fo=2, routed)           0.252     9.998    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27_n_5
    SLICE_X65Y50         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9/O
                         net (fo=2, routed)           0.322    10.356    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9_n_5
    SLICE_X66Y50         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.391 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17/O
                         net (fo=1, routed)           0.009    10.400    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17_n_5
    SLICE_X66Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.590 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.616    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1_n_5
    SLICE_X66Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116    10.732 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026    10.758    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_fu_3412_p2[31]
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.072    14.288    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]/C
                         clock pessimism             -0.444    13.844    
                         clock uncertainty           -0.068    13.776    
    SLICE_X66Y51         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.801    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 4.091ns (61.770%)  route 2.532ns (38.230%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.288 - 10.001 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.289ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.173ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.483     4.134    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X6Y27         RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y27         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.884     5.018 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=4, routed)           0.506     5.524    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/B[4]
    DSP48E2_X9Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     5.675 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     5.675    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     5.748 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     5.748    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     6.357 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     6.357    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER.V<34>
    DSP48E2_X9Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     6.403 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     6.403    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X9Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     6.974 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.974    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.096 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.110    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/PCIN[47]
    DSP48E2_X9Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.656 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.656    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.765 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.358     8.123    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_13_fu_2922_p4[9]
    SLICE_X45Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.269 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49/O
                         net (fo=2, routed)           0.103     8.372    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49_n_5
    SLICE_X46Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.517 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57/O
                         net (fo=1, routed)           0.021     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57_n_5
    SLICE_X46Y68         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     8.726 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26/O[6]
                         net (fo=3, routed)           0.896     9.622    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26_n_14
    SLICE_X67Y50         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     9.746 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27/O
                         net (fo=2, routed)           0.252     9.998    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27_n_5
    SLICE_X65Y50         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9/O
                         net (fo=2, routed)           0.322    10.356    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9_n_5
    SLICE_X66Y50         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.391 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17/O
                         net (fo=1, routed)           0.009    10.400    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17_n_5
    SLICE_X66Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.590 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.616    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1_n_5
    SLICE_X66Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116    10.732 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025    10.757    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_fu_3412_p2[29]
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.072    14.288    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[29]/C
                         clock pessimism             -0.444    13.844    
                         clock uncertainty           -0.068    13.776    
    SLICE_X66Y51         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.801    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[29]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 4.078ns (61.685%)  route 2.533ns (38.315%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.288 - 10.001 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.289ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.173ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.483     4.134    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X6Y27         RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y27         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.884     5.018 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=4, routed)           0.506     5.524    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/B[4]
    DSP48E2_X9Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     5.675 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     5.675    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     5.748 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     5.748    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     6.357 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     6.357    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER.V<34>
    DSP48E2_X9Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     6.403 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     6.403    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X9Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     6.974 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.974    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.096 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.110    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/PCIN[47]
    DSP48E2_X9Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.656 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.656    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.765 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.358     8.123    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_13_fu_2922_p4[9]
    SLICE_X45Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.269 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49/O
                         net (fo=2, routed)           0.103     8.372    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49_n_5
    SLICE_X46Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.517 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57/O
                         net (fo=1, routed)           0.021     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57_n_5
    SLICE_X46Y68         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     8.726 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26/O[6]
                         net (fo=3, routed)           0.896     9.622    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26_n_14
    SLICE_X67Y50         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     9.746 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27/O
                         net (fo=2, routed)           0.252     9.998    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27_n_5
    SLICE_X65Y50         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9/O
                         net (fo=2, routed)           0.322    10.356    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9_n_5
    SLICE_X66Y50         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.391 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17/O
                         net (fo=1, routed)           0.009    10.400    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17_n_5
    SLICE_X66Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.590 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.616    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1_n_5
    SLICE_X66Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103    10.719 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026    10.745    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_fu_3412_p2[30]
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.072    14.288    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[30]/C
                         clock pessimism             -0.444    13.844    
                         clock uncertainty           -0.068    13.776    
    SLICE_X66Y51         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    13.801    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[30]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 4.066ns (60.687%)  route 2.634ns (39.313%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.265 - 10.001 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.289ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.049ns (routing 1.173ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.417     4.068    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X7Y8          RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y8          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.846     4.914 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=55, routed)          0.991     5.905    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/B[15]
    DSP48E2_X11Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     6.056 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     6.056    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.129 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.129    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.738 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.738    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.784 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.784    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.355 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.355    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.477 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.491    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/PCIN[47]
    DSP48E2_X11Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     8.037 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     8.037    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     8.146 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.392     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_30_fu_3330_p4[10]
    SLICE_X55Y11         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     8.649 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_32/O
                         net (fo=2, routed)           0.098     8.747    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_32_n_5
    SLICE_X55Y11         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     8.846 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_40/O
                         net (fo=1, routed)           0.025     8.871    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_40_n_5
    SLICE_X55Y11         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.026     9.060    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_25_n_5
    SLICE_X55Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.136 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.622     9.758    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_25_n_19
    SLICE_X62Y23         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     9.906 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_22/O
                         net (fo=2, routed)           0.095    10.001    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_22_n_5
    SLICE_X62Y23         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.091 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_6/O
                         net (fo=2, routed)           0.310    10.401    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_6_n_5
    SLICE_X63Y23         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    10.437 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_14/O
                         net (fo=1, routed)           0.009    10.446    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_14_n_5
    SLICE_X63Y23         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    10.600 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.626    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_1_n_5
    SLICE_X63Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116    10.742 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026    10.768    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_fu_3490_p2[31]
    SLICE_X63Y24         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.049    14.265    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X63Y24         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]/C
                         clock pessimism             -0.393    13.872    
                         clock uncertainty           -0.068    13.804    
    SLICE_X63Y24         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.829    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 4.066ns (60.696%)  route 2.633ns (39.304%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.265 - 10.001 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.289ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.049ns (routing 1.173ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.417     4.068    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X7Y8          RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y8          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.846     4.914 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=55, routed)          0.991     5.905    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/B[15]
    DSP48E2_X11Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     6.056 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     6.056    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.129 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.129    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.738 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.738    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.784 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.784    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.355 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.355    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.477 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.491    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/PCIN[47]
    DSP48E2_X11Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     8.037 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     8.037    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     8.146 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.392     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_30_fu_3330_p4[10]
    SLICE_X55Y11         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     8.649 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_32/O
                         net (fo=2, routed)           0.098     8.747    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_32_n_5
    SLICE_X55Y11         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     8.846 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_40/O
                         net (fo=1, routed)           0.025     8.871    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_40_n_5
    SLICE_X55Y11         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.026     9.060    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_25_n_5
    SLICE_X55Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.136 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.622     9.758    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_25_n_19
    SLICE_X62Y23         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     9.906 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_22/O
                         net (fo=2, routed)           0.095    10.001    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_22_n_5
    SLICE_X62Y23         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.091 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_6/O
                         net (fo=2, routed)           0.310    10.401    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_6_n_5
    SLICE_X63Y23         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    10.437 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_14/O
                         net (fo=1, routed)           0.009    10.446    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_14_n_5
    SLICE_X63Y23         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    10.600 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.626    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_1_n_5
    SLICE_X63Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116    10.742 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025    10.767    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_fu_3490_p2[29]
    SLICE_X63Y24         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.049    14.265    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X63Y24         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[29]/C
                         clock pessimism             -0.393    13.872    
                         clock uncertainty           -0.068    13.804    
    SLICE_X63Y24         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.829    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[29]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 4.053ns (60.610%)  route 2.634ns (39.390%))
  Logic Levels:           17  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.265 - 10.001 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.289ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.049ns (routing 1.173ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.417     4.068    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X7Y8          RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X7Y8          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[15])
                                                      0.846     4.914 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_31_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[15]
                         net (fo=55, routed)          0.991     5.905    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/B[15]
    DSP48E2_X11Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     6.056 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     6.056    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.129 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.129    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.738 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.738    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.784 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.784    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.355 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.355    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.477 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.491    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/PCIN[47]
    DSP48E2_X11Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[5])
                                                      0.546     8.037 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     8.037    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     8.146 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_30_fu_3324_p2__0/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.392     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_30_fu_3330_p4[10]
    SLICE_X55Y11         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     8.649 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_32/O
                         net (fo=2, routed)           0.098     8.747    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_32_n_5
    SLICE_X55Y11         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     8.846 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_40/O
                         net (fo=1, routed)           0.025     8.871    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_40_n_5
    SLICE_X55Y11         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.026     9.060    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_25_n_5
    SLICE_X55Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     9.136 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_25/O[1]
                         net (fo=3, routed)           0.622     9.758    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_25_n_19
    SLICE_X62Y23         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     9.906 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_22/O
                         net (fo=2, routed)           0.095    10.001    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_22_n_5
    SLICE_X62Y23         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.091 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_6/O
                         net (fo=2, routed)           0.310    10.401    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_6_n_5
    SLICE_X63Y23         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036    10.437 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_14/O
                         net (fo=1, routed)           0.009    10.446    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917[23]_i_14_n_5
    SLICE_X63Y23         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    10.600 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.626    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[23]_i_1_n_5
    SLICE_X63Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103    10.729 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026    10.755    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_fu_3490_p2[30]
    SLICE_X63Y24         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.049    14.265    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X63Y24         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[30]/C
                         clock pessimism             -0.393    13.872    
                         clock uncertainty           -0.068    13.804    
    SLICE_X63Y24         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    13.829    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp24_reg_5917_reg[30]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 4.061ns (61.596%)  route 2.532ns (38.404%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.288 - 10.001 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.289ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.072ns (routing 1.173ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.483     4.134    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X6Y27         RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y27         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.884     5.018 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=4, routed)           0.506     5.524    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/B[4]
    DSP48E2_X9Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     5.675 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     5.675    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     5.748 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     5.748    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     6.357 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     6.357    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER.V<34>
    DSP48E2_X9Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     6.403 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     6.403    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X9Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     6.974 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.974    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.096 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.110    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/PCIN[47]
    DSP48E2_X9Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.656 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.656    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.765 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.358     8.123    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_13_fu_2922_p4[9]
    SLICE_X45Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.269 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49/O
                         net (fo=2, routed)           0.103     8.372    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49_n_5
    SLICE_X46Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.517 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57/O
                         net (fo=1, routed)           0.021     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57_n_5
    SLICE_X46Y68         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     8.726 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26/O[6]
                         net (fo=3, routed)           0.896     9.622    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26_n_14
    SLICE_X67Y50         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     9.746 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27/O
                         net (fo=2, routed)           0.252     9.998    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27_n_5
    SLICE_X65Y50         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9/O
                         net (fo=2, routed)           0.322    10.356    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9_n_5
    SLICE_X66Y50         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.391 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17/O
                         net (fo=1, routed)           0.009    10.400    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17_n_5
    SLICE_X66Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.590 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.616    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1_n_5
    SLICE_X66Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086    10.702 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.025    10.727    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_fu_3412_p2[28]
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.072    14.288    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[28]/C
                         clock pessimism             -0.444    13.844    
                         clock uncertainty           -0.068    13.776    
    SLICE_X66Y51         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    13.801    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[28]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 4.057ns (61.563%)  route 2.533ns (38.437%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.286 - 10.001 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.289ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.173ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.483     4.134    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X6Y27         RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y27         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.884     5.018 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=4, routed)           0.506     5.524    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/B[4]
    DSP48E2_X9Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     5.675 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     5.675    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     5.748 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     5.748    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     6.357 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     6.357    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER.V<34>
    DSP48E2_X9Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     6.403 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     6.403    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X9Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     6.974 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.974    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.096 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.110    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/PCIN[47]
    DSP48E2_X9Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.656 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.656    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.765 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.358     8.123    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_13_fu_2922_p4[9]
    SLICE_X45Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.269 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49/O
                         net (fo=2, routed)           0.103     8.372    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49_n_5
    SLICE_X46Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.517 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57/O
                         net (fo=1, routed)           0.021     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57_n_5
    SLICE_X46Y68         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     8.726 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26/O[6]
                         net (fo=3, routed)           0.896     9.622    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26_n_14
    SLICE_X67Y50         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     9.746 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27/O
                         net (fo=2, routed)           0.252     9.998    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27_n_5
    SLICE_X65Y50         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9/O
                         net (fo=2, routed)           0.322    10.356    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9_n_5
    SLICE_X66Y50         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.391 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17/O
                         net (fo=1, routed)           0.009    10.400    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17_n_5
    SLICE_X66Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.590 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.616    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1_n_5
    SLICE_X66Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082    10.698 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.026    10.724    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_fu_3412_p2[27]
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.070    14.286    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[27]/C
                         clock pessimism             -0.444    13.842    
                         clock uncertainty           -0.068    13.774    
    SLICE_X66Y51         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.799    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[27]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 4.051ns (61.537%)  route 2.532ns (38.463%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.286 - 10.001 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.289ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.173ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.483     4.134    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X6Y27         RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y27         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.884     5.018 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=4, routed)           0.506     5.524    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/B[4]
    DSP48E2_X9Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     5.675 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     5.675    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     5.748 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     5.748    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     6.357 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     6.357    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER.V<34>
    DSP48E2_X9Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     6.403 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     6.403    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X9Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     6.974 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.974    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.096 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.110    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/PCIN[47]
    DSP48E2_X9Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.656 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.656    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.765 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.358     8.123    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_13_fu_2922_p4[9]
    SLICE_X45Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.269 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49/O
                         net (fo=2, routed)           0.103     8.372    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49_n_5
    SLICE_X46Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.517 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57/O
                         net (fo=1, routed)           0.021     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57_n_5
    SLICE_X46Y68         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     8.726 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26/O[6]
                         net (fo=3, routed)           0.896     9.622    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26_n_14
    SLICE_X67Y50         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     9.746 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27/O
                         net (fo=2, routed)           0.252     9.998    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27_n_5
    SLICE_X65Y50         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9/O
                         net (fo=2, routed)           0.322    10.356    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9_n_5
    SLICE_X66Y50         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.391 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17/O
                         net (fo=1, routed)           0.009    10.400    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17_n_5
    SLICE_X66Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.590 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.616    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1_n_5
    SLICE_X66Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076    10.692 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.025    10.717    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_fu_3412_p2[25]
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.070    14.286    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[25]/C
                         clock pessimism             -0.444    13.842    
                         clock uncertainty           -0.068    13.774    
    SLICE_X66Y51         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    13.799    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[25]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 4.042ns (61.475%)  route 2.533ns (38.525%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.286 - 10.001 ) 
    Source Clock Delay      (SCD):    4.134ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.289ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.173ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.483     4.134    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ap_clk
    RAMB18_X6Y27         RAMB18E2                                     r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y27         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.884     5.018 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/training_instance_V_14_U/a0_dataflow_in_loop_IfE_memcore_U/a0_dataflow_in_loop_IfE_memcore_ram_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=4, routed)           0.506     5.524    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/B[4]
    DSP48E2_X9Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     5.675 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     5.675    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X9Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     5.748 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     5.748    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X9Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[34])
                                                      0.609     6.357 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER_INST/V[34]
                         net (fo=1, routed)           0.000     6.357    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_MULTIPLIER.V<34>
    DSP48E2_X9Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[34]_V_DATA[34])
                                                      0.046     6.403 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA_INST/V_DATA[34]
                         net (fo=1, routed)           0.000     6.403    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_M_DATA.V_DATA<34>
    DSP48E2_X9Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[34]_ALU_OUT[47])
                                                      0.571     6.974 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.974    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.096 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.110    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/PCIN[47]
    DSP48E2_X9Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.656 f  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.656    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.765 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_2_13_fu_2916_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.358     8.123    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/p_Val2_4_13_fu_2922_p4[9]
    SLICE_X45Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.269 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49/O
                         net (fo=2, routed)           0.103     8.372    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_49_n_5
    SLICE_X46Y68         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.517 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57/O
                         net (fo=1, routed)           0.021     8.538    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_57_n_5
    SLICE_X46Y68         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.188     8.726 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26/O[6]
                         net (fo=3, routed)           0.896     9.622    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_26_n_14
    SLICE_X67Y50         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     9.746 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27/O
                         net (fo=2, routed)           0.252     9.998    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_27_n_5
    SLICE_X65Y50         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    10.034 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9/O
                         net (fo=2, routed)           0.322    10.356    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_9_n_5
    SLICE_X66Y50         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    10.391 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17/O
                         net (fo=1, routed)           0.009    10.400    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902[23]_i_17_n_5
    SLICE_X66Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.590 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026    10.616    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[23]_i_1_n_5
    SLICE_X66Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067    10.683 r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.026    10.709    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_fu_3412_p2[26]
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.070    14.286    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/ap_clk
    SLICE_X66Y51         FDRE                                         r  zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[26]/C
                         clock pessimism             -0.444    13.842    
                         clock uncertainty           -0.068    13.774    
    SLICE_X66Y51         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.799    zcu102_i/SgdLR_1/inst/grp_dataflow_parent_loop_1_fu_913/dataflow_in_loop_TRA_1_U0/compute_U0/tmp9_reg_5902_reg[26]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  3.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.059ns (30.729%)  route 0.133ns (69.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.109ns
    Source Clock Delay      (SCD):    4.375ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      2.160ns (routing 1.173ns, distribution 0.987ns)
  Clock Net Delay (Destination): 2.458ns (routing 1.289ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.160     4.375    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X41Y138        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.434 r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[28]/Q
                         net (fo=1, routed)           0.133     4.567    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIA1
    SLICE_X40Y137        RAMD32                                       r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.458     4.109    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X40Y137        RAMD32                                       r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.389     4.498    
    SLICE_X40Y137        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     4.556    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.556    
                         arrival time                           4.567    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.058ns (37.909%)  route 0.095ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Net Delay (Source):      2.096ns (routing 1.173ns, distribution 0.923ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.289ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.096     4.311    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y116        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.369 r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.095     4.464    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[2]
    SLICE_X49Y116        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.347     3.998    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X49Y116        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.393     4.391    
    SLICE_X49Y116        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     4.453    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.453    
                         arrival time                           4.464    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Net Delay (Source):      2.153ns (routing 1.173ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.380ns (routing 1.289ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.153     4.368    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/aclk
    SLICE_X46Y120        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.426 r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.127     4.553    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_arregion[3][10]
    SLICE_X46Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.380     4.031    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X46Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.448     4.479    
    SLICE_X46Y115        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     4.541    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.541    
                         arrival time                           4.553    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ADDR_64.ftch_error_addr_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.478%)  route 0.104ns (56.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      2.119ns (routing 1.173ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.406ns (routing 1.289ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.119     4.334    zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/m_axi_sg_aclk
    SLICE_X48Y147        FDRE                                         r  zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ADDR_64.ftch_error_addr_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.392 r  zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/ADDR_64.ftch_error_addr_reg[41]/Q
                         net (fo=1, routed)           0.082     4.474    zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_4_out[10]
    SLICE_X47Y147        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     4.496 r  zcu102_i/dm_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1/O
                         net (fo=1, routed)           0.022     4.518    zcu102_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_MM2S.queue_dout_new_bd_reg[23][2]
    SLICE_X47Y147        FDRE                                         r  zcu102_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.406     4.057    zcu102_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X47Y147        FDRE                                         r  zcu102_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9]/C
                         clock pessimism              0.389     4.446    
    SLICE_X47Y147        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.506    zcu102_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.506    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.619%)  route 0.066ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Net Delay (Source):      2.157ns (routing 1.173ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.433ns (routing 1.289ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.157     4.372    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aclk
    SLICE_X45Y121        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y121        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.432 r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.066     4.498    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/D[25]
    SLICE_X45Y120        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.433     4.084    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/aclk
    SLICE_X45Y120        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i_reg[25]/C
                         clock pessimism              0.339     4.423    
    SLICE_X45Y120        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.485    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.485    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.035ns
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Net Delay (Source):      2.108ns (routing 1.173ns, distribution 0.935ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.289ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.108     4.323    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y113        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.383 r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.071     4.454    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y112        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.384     4.035    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X42Y112        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                         clock pessimism              0.344     4.379    
    SLICE_X42Y112        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.441    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.441    
                         arrival time                           4.454    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_buf_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.060ns (33.149%)  route 0.121ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Net Delay (Source):      2.097ns (routing 1.173ns, distribution 0.924ns)
  Clock Net Delay (Destination): 2.376ns (routing 1.289ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.097     4.312    zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/ap_clk
    SLICE_X47Y78         FDRE                                         r  zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.372 r  zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg[24]/Q
                         net (fo=4, routed)           0.121     4.493    zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_reg_n_5_[24]
    SLICE_X45Y79         FDRE                                         r  zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_buf_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.376     4.027    zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/ap_clk
    SLICE_X45Y79         FDRE                                         r  zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_buf_reg[24]/C
                         clock pessimism              0.393     4.420    
    SLICE_X45Y79         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.480    zcu102_i/SgdLR_1/inst/SgdLR_theta_m_axi_U/bus_write/start_addr_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.480    
                         arrival time                           4.493    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.952ns
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Net Delay (Source):      2.090ns (routing 1.173ns, distribution 0.917ns)
  Clock Net Delay (Destination): 2.301ns (routing 1.289ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.090     4.305    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X56Y121        FDRE                                         r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.365 r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/Q
                         net (fo=2, routed)           0.111     4.476    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[32]
    SLICE_X56Y118        FDRE                                         r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.301     3.952    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X56Y118        FDRE                                         r  zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[3]/C
                         clock pessimism              0.448     4.400    
    SLICE_X56Y118        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.462    zcu102_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           4.476    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      2.163ns (routing 1.173ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.289ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.163     4.378    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y134        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.437 r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=98, routed)          0.167     4.604    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRH4
    SLICE_X40Y135        RAMD32                                       r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.460     4.111    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X40Y135        RAMD32                                       r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism              0.389     4.500    
    SLICE_X40Y135        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.590    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -4.590    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.059ns (26.106%)  route 0.167ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.111ns
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      2.163ns (routing 1.173ns, distribution 0.990ns)
  Clock Net Delay (Destination): 2.460ns (routing 1.289ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.163     4.378    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y134        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.437 r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=98, routed)          0.167     4.604    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/ADDRH4
    SLICE_X40Y135        RAMD32                                       r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.460     4.111    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X40Y135        RAMD32                                       r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.389     4.500    
    SLICE_X40Y135        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     4.590    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.590    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zcu102_clk_wiz_0_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.001      6.998      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB18_X7Y6  zcu102_i/SgdLR_1/inst/theta_local_V_24_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.001      8.432      RAMB18_X7Y6  zcu102_i/SgdLR_1/inst/theta_local_V_24_U/a0_SgdLR_theta_localbjl_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB18_X6Y6  zcu102_i/SgdLR_1/inst/SgdLR_label_r_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP4RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Fast    PS8/SAXIGP4WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP4RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Slow    PS8/SAXIGP4WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP4RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Fast    PS8/SAXIGP4WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP4WCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0     zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.115ns (7.424%)  route 1.434ns (92.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.335 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.173ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.155     5.615    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y33         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.119    14.335    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y33         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.448    13.887    
                         clock uncertainty           -0.068    13.819    
    SLICE_X38Y33         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    13.753    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.115ns (7.424%)  route 1.434ns (92.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.335 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.173ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.155     5.615    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y33         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.119    14.335    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y33         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.448    13.887    
                         clock uncertainty           -0.068    13.819    
    SLICE_X38Y33         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    13.753    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.115ns (7.424%)  route 1.434ns (92.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.335 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.173ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.155     5.615    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y33         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.119    14.335    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y33         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.448    13.887    
                         clock uncertainty           -0.068    13.819    
    SLICE_X38Y33         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    13.753    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.115ns (7.424%)  route 1.434ns (92.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.335 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.119ns (routing 1.173ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.155     5.615    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y33         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.119    14.335    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y33         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.448    13.887    
                         clock uncertainty           -0.068    13.819    
    SLICE_X38Y33         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    13.753    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.115ns (7.439%)  route 1.431ns (92.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.333 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.173ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.152     5.612    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y31         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.117    14.333    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y31         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.448    13.885    
                         clock uncertainty           -0.068    13.817    
    SLICE_X38Y31         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    13.751    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.115ns (7.439%)  route 1.431ns (92.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.333 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.173ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.152     5.612    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y31         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.117    14.333    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y31         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.448    13.885    
                         clock uncertainty           -0.068    13.817    
    SLICE_X38Y31         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    13.751    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.115ns (7.439%)  route 1.431ns (92.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.333 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.173ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.152     5.612    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y31         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.117    14.333    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y31         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.448    13.885    
                         clock uncertainty           -0.068    13.817    
    SLICE_X38Y31         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    13.751    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.115ns (7.439%)  route 1.431ns (92.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.333 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.173ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.152     5.612    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y31         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.117    14.333    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y31         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.448    13.885    
                         clock uncertainty           -0.068    13.817    
    SLICE_X38Y31         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    13.751    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.115ns (7.429%)  route 1.433ns (92.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.337 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.173ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.154     5.614    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y33         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.121    14.337    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y33         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.448    13.889    
                         clock uncertainty           -0.068    13.821    
    SLICE_X38Y33         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.755    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.115ns (7.429%)  route 1.433ns (92.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.337 - 10.001 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 1.289ns, distribution 1.126ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.173ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.415     4.066    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y120        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.146 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.279     4.425    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y114        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.460 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.154     5.614    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y33         FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       2.121    14.337    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y33         FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.448    13.889    
                         clock uncertainty           -0.068    13.821    
    SLICE_X38Y33         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    13.755    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  8.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      1.312ns (routing 0.705ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.784ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.312     2.528    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y20         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.568 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.070     2.638    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X36Y20         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.480     2.292    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X36Y20         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251     2.543    
    SLICE_X36Y20         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.523    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      1.312ns (routing 0.705ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.784ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.312     2.528    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y20         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.568 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.070     2.638    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X36Y20         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.480     2.292    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X36Y20         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.251     2.543    
    SLICE_X36Y20         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.523    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      1.300ns (routing 0.705ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.784ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.300     2.516    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y113        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.556 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     2.651    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y112        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.464     2.276    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X42Y112        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.263     2.539    
    SLICE_X42Y112        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.519    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      1.300ns (routing 0.705ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.784ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.300     2.516    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y113        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.556 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     2.651    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y112        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.464     2.276    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X42Y112        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.263     2.539    
    SLICE_X42Y112        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.519    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      1.300ns (routing 0.705ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.784ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.300     2.516    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y113        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.556 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.095     2.651    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y112        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.464     2.276    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X42Y112        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.263     2.539    
    SLICE_X42Y112        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.519    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.039ns (21.667%)  route 0.141ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.325ns (routing 0.705ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.784ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.325     2.541    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X43Y138        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.580 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.141     2.721    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X42Y138        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.494     2.306    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X42Y138        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.290     2.596    
    SLICE_X42Y138        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.576    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.039ns (21.667%)  route 0.141ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.325ns (routing 0.705ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.784ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.325     2.541    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X43Y138        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.580 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.141     2.721    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X42Y138        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.494     2.306    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X42Y138        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.290     2.596    
    SLICE_X42Y138        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.576    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.324ns (routing 0.705ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.784ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.324     2.540    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y21         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.579 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.126     2.705    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y20         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.476     2.288    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y20         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.288     2.576    
    SLICE_X36Y20         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.556    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.324ns (routing 0.705ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.784ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.324     2.540    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y21         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.579 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.126     2.705    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y20         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.476     2.288    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y20         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.288     2.576    
    SLICE_X36Y20         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.556    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.039ns (23.636%)  route 0.126ns (76.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      1.324ns (routing 0.705ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.784ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.324     2.540    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y21         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.579 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.126     2.705    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y20         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=17271, routed)       1.476     2.288    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y20         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.288     2.576    
    SLICE_X36Y20         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.556    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.149    





