#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov 18 15:39:59 2024
# Process ID: 13792
# Current directory: C:/Development/SixteenShadesOfCpu/vivado/Integration
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9584 C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.xpr
# Log file: C:/Development/SixteenShadesOfCpu/vivado/Integration/vivado.log
# Journal file: C:/Development/SixteenShadesOfCpu/vivado/Integration\vivado.jou
# Running On        :BOOK-69BD3QPCMV
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) Ultra 5 125H
# CPU Frequency     :2995 MHz
# CPU Physical cores:14
# CPU Logical cores :18
# Host memory       :16739 MB
# Swap memory       :6442 MB
# Total Virtual     :23182 MB
# Available Virtual :10696 MB
#-----------------------------------------------------------
start_gui
open_project C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1570.539 ; gain = 476.816
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1652.969 ; gain = 43.605
current_wave_config {mainSim_test1.wcfg}
mainSim_test1.wcfg
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrExec_CLK_in}} 
current_wave_config {mainSim_test1.wcfg}
mainSim_test1.wcfg
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrLoad_CLK_in}} 
current_wave_config {mainSim_test1.wcfg}
mainSim_test1.wcfg
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/debug_EN_LOW_ACTIVE}} 
current_wave_config {mainSim_test1.wcfg}
mainSim_test1.wcfg
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrExec_CLK_out}} 
current_wave_config {mainSim_test1.wcfg}
mainSim_test1.wcfg
add_wave {{/mainSim/EUT/main_i/ClockDisabler_0/InstrLoad_CLK_out}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1652.969 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
INFO: [BD 41-1662] The design 'main.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.090 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/ClockDisabler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockDisabler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_TX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Debugger_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ClockDisabler_0_0/sim/main_ClockDisabler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ClockDisabler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2699.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2699.090 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
INFO: [BD 41-1662] The design 'main.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/Debugger.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Debugger'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_TX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Debugger_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ClockDisabler_0_0/sim/main_ClockDisabler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ClockDisabler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sim_1/new/mainSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainSim'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2984.020 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sim_1/new/mainSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainSim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.699 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.699 ; gain = 27.543
current_wave_config {mainSim_test1.wcfg}
mainSim_test1.wcfg
add_wave {{/mainSim/EUT/RX_UART_IN}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3063.699 ; gain = 0.000
run 1 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sim_1/new/mainSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainSim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.699 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3063.699 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3063.699 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sim_1/new/mainSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainSim'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3063.699 ; gain = 0.000
current_wave_config {mainSim_test1.wcfg}
mainSim_test1.wcfg
add_wave {{/mainSim/RX_UART_IN}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3063.699 ; gain = 0.000
run 100 ns
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 3063.699 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 18484 KB (Peak: 18484 KB), Simulation CPU Usage: 36843 ms
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd:45]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd:45]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
update_module_reference main_IROM_0_1
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_IROM_0_1 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_TX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Debugger_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ClockDisabler_0_0/sim/main_ClockDisabler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ClockDisabler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3063.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3063.699 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 3063.699 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 18388 KB (Peak: 18388 KB), Simulation CPU Usage: 23921 ms
INFO: [Simtcl 6-16] Simulation closed
update_module_reference main_IROM_0_1
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_IROM_0_1 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_TX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Debugger_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ClockDisabler_0_0/sim/main_ClockDisabler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ClockDisabler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3070.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3070.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3070.406 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
update_module_reference main_ClockDisabler_0_0
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_ClockDisabler_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
launch_runs synth_1 -jobs 18
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
[Mon Nov 18 16:20:08 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
startgroup
set_property -dict [list \
  CONFIG.CLKOUT2_REQUESTED_PHASE {180.000} \
  CONFIG.CLKOUT3_JITTER {130.958} \
  CONFIG.CLKOUT3_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLK_OUT3_PORT {Debug_CLK100MHZ} \
  CONFIG.MMCM_CLKOUT1_PHASE {180.000} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {10} \
  CONFIG.NUM_OUT_CLKS {3} \
] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets CLK100MHZ_1]
connect_bd_net [get_bd_ports CLK100MHZ] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins clk_wiz_0/Debug_CLK100MHZ] [get_bd_pins RX_UART_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/Debug_CLK100MHZ] [get_bd_pins Debugger_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/Debug_CLK100MHZ] [get_bd_pins TX_UART_0/clk]
save_bd_design
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_TX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Debugger_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ClockDisabler_0_0/sim/main_ClockDisabler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ClockDisabler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3529.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3529.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.156 ; gain = 33.250
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1

launch_runs synth_1 -jobs 18
[Mon Nov 18 16:26:17 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
launch_runs impl_1 -jobs 18
[Mon Nov 18 16:27:03 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 16:27:56 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 16:29:51 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
[Mon Nov 18 16:29:51 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
open_hw_manager
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3563.156 ; gain = 0.000
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.156 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
delete_bd_objs [get_bd_nets ProgramCounter_0_Dout]
connect_bd_net [get_bd_pins CU_JumpController_0/PC_Current] [get_bd_pins ProgramCounter_0/Dout]
connect_bd_net [get_bd_pins ProgramCounter_0/Dout] [get_bd_pins IROM_0/Address]
connect_bd_net [get_bd_pins Debugger_0/pc_current_addr] [get_bd_pins IROM_0/Data]
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wlb_in'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'main_Debugger_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'main_Debugger_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
connect_bd_net [get_bd_pins Debugger_0/wlb_in] [get_bd_pins Pipelining_Execution_0/WLB_out]
save_bd_design
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 18
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Nov 18 16:38:35 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
[Mon Nov 18 16:38:35 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
make_wrapper -files [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -top
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -top
INFO: [BD 41-1662] The design 'main.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
export_ip_user_files -of_objects  [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -top
INFO: [BD 41-1662] The design 'main.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
add_files -norecurse c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
set_property top main_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
INFO: [BD 41-1662] The design 'main.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
launch_runs synth_1 -jobs 18
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
[Mon Nov 18 16:45:09 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3563.156 ; gain = 0.000
launch_runs impl_1 -jobs 18
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3563.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3563.156 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Nov 18 16:48:46 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 16:49:40 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3563.156 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 16:51:34 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 3563.156 ; gain = 0.000
endgroup
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\synth\main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
INFO: [BD 41-1662] The design 'main.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1

update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
launch_runs synth_1 -jobs 18
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 18
[Mon Nov 18 17:03:40 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mainSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mainSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mainSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_clk_wiz_0_0
"xvhdl --incr --relax -prj mainSim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.srcs/sources_1/new/Debugger.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Debugger'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_0/sim/main_ProgramCounter_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ProgramCounter_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Decoder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RegFile_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Forwarder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_Execution_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_RAMAddressControl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_ImmediateManipula_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpDestinationSe_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_JumpController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_CU_WriteSelector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Pipelining_WriteBack_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_IROM_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RAM_Placeholder_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ALU_FLAG_PACKER_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RX_UART_0_0/sim/main_RX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_RX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_TX_UART_0_0/sim/main_TX_UART_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_TX_UART_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Debugger_0_0/sim/main_Debugger_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_Debugger_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ClockDisabler_0_0/sim/main_ClockDisabler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_ClockDisabler_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mainSim_behav xil_defaultlib.mainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture alubehavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture main_alu_0_0_arch of entity xil_defaultlib.main_ALU_0_0 [main_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU_FLAG_PACKER [alu_flag_packer_default]
Compiling architecture main_alu_flag_packer_0_1_arch of entity xil_defaultlib.main_ALU_FLAG_PACKER_0_1 [main_alu_flag_packer_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_Decoder [cu_decoder_default]
Compiling architecture main_cu_decoder_0_0_arch of entity xil_defaultlib.main_CU_Decoder_0_0 [main_cu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_ImmediateManipulator [cu_immediatemanipulator_default]
Compiling architecture main_cu_immediatemanipula_0_0_arch of entity xil_defaultlib.main_CU_ImmediateManipula_0_0 [main_cu_immediatemanipula_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.FlagUnpacker [flagunpacker_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpController [cu_jumpcontroller_default]
Compiling architecture main_cu_jumpcontroller_0_0_arch of entity xil_defaultlib.main_CU_JumpController_0_0 [main_cu_jumpcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.CU_JumpDestinationSelector [cu_jumpdestinationselector_defau...]
Compiling architecture main_cu_jumpdestinationse_0_0_arch of entity xil_defaultlib.main_CU_JumpDestinationSe_0_0 [main_cu_jumpdestinationse_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_RAMAddressController [cu_ramaddresscontroller_default]
Compiling architecture main_cu_ramaddresscontrol_0_0_arch of entity xil_defaultlib.main_CU_RAMAddressControl_0_0 [main_cu_ramaddresscontrol_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.CU_WriteSelector [cu_writeselector_default]
Compiling architecture main_cu_writeselector_0_0_arch of entity xil_defaultlib.main_CU_WriteSelector_0_0 [main_cu_writeselector_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.ClockDisabler [clockdisabler_default]
Compiling architecture main_clockdisabler_0_0_arch of entity xil_defaultlib.main_ClockDisabler_0_0 [main_clockdisabler_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Debugger [debugger_default]
Compiling architecture main_debugger_0_0_arch of entity xil_defaultlib.main_Debugger_0_0 [main_debugger_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture main_decoder_0_0_arch of entity xil_defaultlib.main_Decoder_0_0 [main_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IROM [irom_default]
Compiling architecture main_irom_0_1_arch of entity xil_defaultlib.main_IROM_0_1 [main_irom_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Controller [pipelining_controller_default]
Compiling architecture main_pipelining_controller_0_0_arch of entity xil_defaultlib.main_Pipelining_Controller_0_0 [main_pipelining_controller_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_ExecutionStage [pipelining_executionstage_defaul...]
Compiling architecture main_pipelining_execution_0_0_arch of entity xil_defaultlib.main_Pipelining_Execution_0_0 [main_pipelining_execution_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_Forwarder [pipelining_forwarder_default]
Compiling architecture main_pipelining_forwarder_0_0_arch of entity xil_defaultlib.main_Pipelining_Forwarder_0_0 [main_pipelining_forwarder_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.Pipelining_WriteBackStage [pipelining_writebackstage_defaul...]
Compiling architecture main_pipelining_writeback_0_0_arch of entity xil_defaultlib.main_Pipelining_WriteBack_0_0 [main_pipelining_writeback_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture main_programcounter_0_0_arch of entity xil_defaultlib.main_ProgramCounter_0_0 [main_programcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_Placeholder [ram_placeholder_default]
Compiling architecture main_ram_placeholder_0_0_arch of entity xil_defaultlib.main_RAM_Placeholder_0_0 [main_ram_placeholder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RX_UART [rx_uart_default]
Compiling architecture main_rx_uart_0_0_arch of entity xil_defaultlib.main_RX_UART_0_0 [main_rx_uart_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture main_regfile_0_0_arch of entity xil_defaultlib.main_RegFile_0_0 [main_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.TX_UART [tx_uart_default]
Compiling architecture main_tx_uart_0_0_arch of entity xil_defaultlib.main_TX_UART_0_0 [main_tx_uart_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.main_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.main_clk_wiz_0_0
Compiling architecture structure of entity xil_defaultlib.main [main_default]
Compiling architecture structure of entity xil_defaultlib.main_wrapper [main_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.mainsim
Built simulation snapshot mainSim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mainSim_behav -key {Behavioral:sim_1:Functional:mainSim} -tclbatch {mainSim.tcl} -protoinst "protoinst_files/main.protoinst" -view {C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/main.protoinst
Time resolution is 1 ps
open_wave_config C:/Development/SixteenShadesOfCpu/vivado/Integration/mainSim_test1.wcfg
WARNING: Simulation object /mainSim/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrExec_CLK was not found in the design.
WARNING: Simulation object /mainSim/EUT/main_i/InstrLoad_CLK was not found in the design.
WARNING: Simulation object /mainSim/InstrLoad_CLK was not found in the design.
source mainSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mainSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.156 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.156 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
close_bd_design [get_bd_designs main]
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
Reading block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>...
Adding component instance block -- xilinx.com:module_ref:Pipelining_Controller:1.0 - Pipelining_Controller_0
Adding component instance block -- xilinx.com:module_ref:ProgramCounter:1.0 - ProgramCounter_0
Adding component instance block -- xilinx.com:module_ref:CU_Decoder:1.0 - CU_Decoder_0
Adding component instance block -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_Forwarder:1.0 - Pipelining_Forwarder_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_ExecutionStage:1.0 - Pipelining_Execution_0
Adding component instance block -- xilinx.com:module_ref:CU_RAMAddressController:1.0 - CU_RAMAddressControl_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:CU_ImmediateManipulator:1.0 - CU_ImmediateManipula_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpDestinationSelector:1.0 - CU_JumpDestinationSe_0
Adding component instance block -- xilinx.com:module_ref:CU_JumpController:1.0 - CU_JumpController_0
Adding component instance block -- xilinx.com:module_ref:CU_WriteSelector:1.0 - CU_WriteSelector_0
Adding component instance block -- xilinx.com:module_ref:Pipelining_WriteBackStage:1.0 - Pipelining_WriteBack_0
Adding component instance block -- xilinx.com:module_ref:IROM:1.0 - IROM_0
Adding component instance block -- xilinx.com:module_ref:RAM_Placeholder:1.0 - RAM_Placeholder_0
Adding component instance block -- xilinx.com:module_ref:ALU_FLAG_PACKER:1.0 - ALU_FLAG_PACKER_0
Adding component instance block -- xilinx.com:module_ref:RX_UART:1.0 - RX_UART_0
Adding component instance block -- xilinx.com:module_ref:TX_UART:1.0 - TX_UART_0
Adding component instance block -- xilinx.com:module_ref:Debugger:1.0 - Debugger_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ClockDisabler:1.0 - ClockDisabler_0
Successfully read diagram <main> from block design file <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd>
update_module_reference main_IROM_0_1
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_IROM_0_1 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1

launch_runs synth_1 -jobs 18
[Mon Nov 18 17:11:54 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3563.156 ; gain = 0.000
launch_runs impl_1 -jobs 18
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3563.156 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3563.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3563.156 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Nov 18 17:13:48 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 17:15:39 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 3563.156 ; gain = 0.000
endgroup
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.156 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:55 . Memory (MB): peak = 3563.156 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B57F60A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
close_hw_manager
close_design
open_bd_design {C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd}
update_module_reference main_Debugger_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd'
INFO: [IP_Flow 19-3420] Updated main_Debugger_0_0 to use current project options
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
reset_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
export_ip_user_files -of_objects  [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /ProgramCounter_0/Reset (associated clock /ProgramCounter_0/InstrExec_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrExec_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_Execution_0/Reset (associated clock /Pipelining_Execution_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
CRITICAL WARNING: [BD 41-1348] Reset pin /Pipelining_WriteBack_0/Reset (associated clock /Pipelining_WriteBack_0/InstrLoad_CLK) is connected to asynchronous reset source /Reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ClockDisabler_0/InstrLoad_CLK_out.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\bd\main\main.bd> 
Wrote  : <C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/ui/bd_791abab9.ui> 
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/sim/main.vhd
VHDL Output written to : c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ProgramCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Forwarder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_Execution_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_RAMAddressControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_ImmediateManipula_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpDestinationSe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_JumpController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_WriteSelector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pipelining_WriteBack_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_Placeholder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_FLAG_PACKER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TX_UART_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debugger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ClockDisabler_0 .
Exporting to file c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/hw_handoff/main.hwh
Generated Hardware Definition File c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/synth/main.hwdef
export_ip_user_files -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/sources_1/bd/main/main.bd] -directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/sim_scripts -ip_user_files_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files -ipstatic_source_dir C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/modelsim} {questa=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/questa} {riviera=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/riviera} {activehdl=C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/utils_1/imports/synth_1/Pipelining_Controller.dcp with file C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/main_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1

launch_runs synth_1 -jobs 18
[Mon Nov 18 17:26:25 2024] Launched synth_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.gen\sources_1\bd\main\hdl\main_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\ClockDisabler.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sources_1\new\IROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\debug\FPGA\Debugger.srcs\sources_1\new\Debugger.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Development\SixteenShadesOfCpu\vivado\Integration\Integration.srcs\sim_1\new\mainSim.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 18
[Mon Nov 18 17:27:28 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 17:29:23 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0_board.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_clk_wiz_0_0/main_clk_wiz_0_0.xdc] for cell 'main_i/clk_wiz_0/inst'
Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3563.156 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 18
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3563.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3563.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3563.156 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Nov 18 17:35:45 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 17:37:29 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.156 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/debug/FPGA/Debugger.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 3563.156 ; gain = 0.000
endgroup
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 18
[Mon Nov 18 17:43:01 2024] Launched impl_1...
Run output will be captured here: C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3563.156 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
close_hw_manager
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3563.156 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3563.156 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3563.156 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3563.156 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3563.156 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3563.156 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3563.156 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5094.566 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/Development/SixteenShadesOfCpu/vivado/Integration/Integration.runs/impl_1/main_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 5094.566 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B57F60A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B57F60A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B57F60A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 17:54:09 2024...
