git clone --depth 1 --no-tags https://github.com/ryan-gits/fpga-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190514708
git clone --depth 1 --no-tags https://github.com/0xD503/SPI-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187918739
git clone --depth 1 --no-tags https://github.com/clin-dev/3D-Graphics-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188496593
git clone --depth 1 --no-tags https://github.com/jonzo97/bitstream_mem_reinit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192770977
git clone --depth 1 --no-tags https://github.com/van-namdinh/digital_design_ComArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193350248
git clone --depth 1 --no-tags https://github.com/AminiAria/CPE233Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193010672
git clone --depth 1 --no-tags https://github.com/PeterVanNostrand/EE478.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207326468
git clone --depth 1 --no-tags https://github.com/BinaryLust/PeripheralTemplate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196515931
git clone --depth 1 --no-tags https://github.com/cevero/sanity-test-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196871423
git clone --depth 1 --no-tags https://github.com/1toguchi/Nand2tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199386575
git clone --depth 1 --no-tags https://github.com/taller-de-diseno-de-sistemas-digitales/Laboratorio-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203967643
git clone --depth 1 --no-tags https://github.com/eliasalak/ECE-111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200218593
git clone --depth 1 --no-tags https://github.com/tristanluther28/VGAdriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198885563
git clone --depth 1 --no-tags https://github.com/nnikolov3/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195716563
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE581-P2P1-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197707396
git clone --depth 1 --no-tags https://github.com/Cpow96/Froge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197095410
git clone --depth 1 --no-tags https://github.com/osamaadam/arrayHandles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197376593
git clone --depth 1 --no-tags https://github.com/jigneshrs/uvm-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212220456
git clone --depth 1 --no-tags https://github.com/Ashwinidv/UVM-TOPOLOGY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204131689
git clone --depth 1 --no-tags https://github.com/onesmallskipforman/AES-Accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208247752
git clone --depth 1 --no-tags https://github.com/sltm-14/PYNQ-ili9341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193529083
git clone --depth 1 --no-tags https://github.com/nguyensinhton9x/uvm_env_ver4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194390762
git clone --depth 1 --no-tags https://github.com/akki0084/FPGA-Programmable-digital-delay-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196417606
git clone --depth 1 --no-tags https://github.com/Pepe2295/hola.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189152565
git clone --depth 1 --no-tags https://github.com/iamjerrchen/ece411_multi_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188617251
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_B3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190777084
git clone --depth 1 --no-tags https://github.com/braamBeresford/systemVerilogPong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189902254
git clone --depth 1 --no-tags https://github.com/doliver-ventana/ciao-a-tutti.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194307112
git clone --depth 1 --no-tags https://github.com/khangp0000/De1SoCTetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193718380
git clone --depth 1 --no-tags https://github.com/Nkyoku/QsysIPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211519448
git clone --depth 1 --no-tags https://github.com/tienyao710/ARTY_A7_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210320126
git clone --depth 1 --no-tags https://github.com/chandanpalai/SystemVerilog-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210855944
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/schoolMIPS_ctb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204956988
git clone --depth 1 --no-tags https://github.com/lukamac/hwpe_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188993157
git clone --depth 1 --no-tags https://github.com/0xD503/Digital-music-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187914564
git clone --depth 1 --no-tags https://github.com/0xD503/ARM-Multy-Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187903988
git clone --depth 1 --no-tags https://github.com/nq-quan/adopting-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191858593
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/basic-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191066008
git clone --depth 1 --no-tags https://github.com/huynhy1/ERICK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190602023
git clone --depth 1 --no-tags https://github.com/olbapd/Arqui1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193796650
git clone --depth 1 --no-tags https://github.com/kaytlinm/CSE369.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197284036
git clone --depth 1 --no-tags https://github.com/rgsouza/TelecomParistech-Reconfigurable-architectures-and-HDL-language-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197617043
git clone --depth 1 --no-tags https://github.com/BinaryLust/PeripheralTemplate2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196689874
git clone --depth 1 --no-tags https://github.com/zongnanc/ECE-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209175622
git clone --depth 1 --no-tags https://github.com/onesmallskipforman/SV-Toolbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208113171
git clone --depth 1 --no-tags https://github.com/isururathnayaka/DM_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208224145
git clone --depth 1 --no-tags https://github.com/lemuelmpranoto/System-with-an-Embedded-Softcore-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209259640
git clone --depth 1 --no-tags https://github.com/848LWjrh/848.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209916978
git clone --depth 1 --no-tags https://github.com/tamannarupani/System-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198714311
git clone --depth 1 --no-tags https://github.com/soleiyu/hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199267746
git clone --depth 1 --no-tags https://github.com/Nofenigma/MT_lab_UU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210824024
git clone --depth 1 --no-tags https://github.com/jadsonluan/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193565023
git clone --depth 1 --no-tags https://github.com/sagnik26/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208568658
git clone --depth 1 --no-tags https://github.com/bLahmann/xs_to_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208081154
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE581-SV-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197677598
git clone --depth 1 --no-tags https://github.com/nnikolov3/3_to_8_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195739656
git clone --depth 1 --no-tags https://github.com/Guelomon/calculadora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202199504
git clone --depth 1 --no-tags https://github.com/BinaryLust/Int-To-Float.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202119550
git clone --depth 1 --no-tags https://github.com/rsd-devel/rsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227267635
git clone --depth 1 --no-tags https://github.com/chipsalliance/Cores-VeeR-EL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232916517
git clone --depth 1 --no-tags https://github.com/chipsalliance/Cores-VeeR-EH2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232916099
git clone --depth 1 --no-tags https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224752072
git clone --depth 1 --no-tags https://github.com/ic-lab-duth/RISC-V-Vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236462808
git clone --depth 1 --no-tags https://github.com/RC4ML/Shuhai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235525028
git clone --depth 1 --no-tags https://github.com/krikzz/EDN8-PRO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224951965
git clone --depth 1 --no-tags https://github.com/seabeam/yuu_ahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215338948
git clone --depth 1 --no-tags https://github.com/SonalPinto/kronos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236384260
git clone --depth 1 --no-tags https://github.com/bsdevlin/fpga_snark_prover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212707541
git clone --depth 1 --no-tags https://github.com/hypernyan/eth_vlg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220482736
git clone --depth 1 --no-tags https://github.com/whatmough/CHIPKIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233481083
git clone --depth 1 --no-tags https://github.com/ironsteel/nes_ecp5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224725220
git clone --depth 1 --no-tags https://github.com/JoseIuri/UVM-APB_RAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216883325
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/MPSoC-DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239664545
git clone --depth 1 --no-tags https://github.com/pulp-platform/stream-ebpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212293837
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/SoC-DV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239664734
git clone --depth 1 --no-tags https://github.com/yuravg/uvm_tb_cross_bar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215959746
git clone --depth 1 --no-tags https://github.com/SwarmArch/chronos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225065281
git clone --depth 1 --no-tags https://github.com/hdl-util/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240324749
git clone --depth 1 --no-tags https://github.com/ciniml/tn_serv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228705676
git clone --depth 1 --no-tags https://github.com/aliyun/alibabacloud-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/220134827
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/SoC-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239662615
git clone --depth 1 --no-tags https://github.com/yamnchalich/HFRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231453425
git clone --depth 1 --no-tags https://github.com/srishis/DMA8237A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223510398
git clone --depth 1 --no-tags https://github.com/seabeam/yuu_vip_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224689989
git clone --depth 1 --no-tags https://github.com/nockieboy/gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/221528742
git clone --depth 1 --no-tags https://github.com/grant4001/MNIST_Classification_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226738484
git clone --depth 1 --no-tags https://github.com/JoseIuri/UVM_Python_UVMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240558170
git clone --depth 1 --no-tags https://github.com/aiju/fpga-blit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229979898
git clone --depth 1 --no-tags https://github.com/PacoReinaCampo/vhdl2verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239664872
git clone --depth 1 --no-tags https://github.com/j1s1e1/VerilogPolarCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230820360
git clone --depth 1 --no-tags https://github.com/NUDT-NF5/NF5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225285801
git clone --depth 1 --no-tags https://github.com/kiwih/pic16f-antastic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214067728
git clone --depth 1 --no-tags https://github.com/bwitherspoon/wiphy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215869065
git clone --depth 1 --no-tags https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/224935229
git clone --depth 1 --no-tags https://github.com/supranational/vdf-fpga-round1-results.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215074444
git clone --depth 1 --no-tags https://github.com/pulp-platform/hci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238401884
git clone --depth 1 --no-tags https://github.com/jnestor/SV_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240098165
git clone --depth 1 --no-tags https://github.com/Mehdi0xC/MLP-FeedForward-RTL-Acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215835288
git clone --depth 1 --no-tags https://github.com/ZivFung/zedboard_cnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/223972071
git clone --depth 1 --no-tags https://github.com/ijor/stBlitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228110783
