/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [22:0] _01_;
  reg [14:0] _02_;
  reg [4:0] _03_;
  reg [17:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [16:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_15z[6] ? celloutsig_0_25z : celloutsig_0_11z[2];
  assign celloutsig_0_39z = celloutsig_0_18z ? celloutsig_0_29z : celloutsig_0_27z[0];
  assign celloutsig_1_18z = celloutsig_1_0z ? celloutsig_1_17z : celloutsig_1_0z;
  assign celloutsig_1_5z = ~(celloutsig_1_0z & _00_);
  assign celloutsig_1_17z = ~(celloutsig_1_13z & celloutsig_1_9z);
  assign celloutsig_1_19z = ~(celloutsig_1_16z[1] & celloutsig_1_17z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z & in_data[71]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z & celloutsig_0_0z);
  assign celloutsig_1_9z = ~celloutsig_1_6z;
  assign celloutsig_0_10z = ~celloutsig_0_4z;
  assign celloutsig_0_7z = celloutsig_0_6z | celloutsig_0_3z[6];
  assign celloutsig_0_18z = celloutsig_0_8z | celloutsig_0_7z;
  assign celloutsig_0_30z = celloutsig_0_26z | celloutsig_0_29z;
  reg [22:0] _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 23'h000000;
    else _18_ <= in_data[169:147];
  assign { _01_[22:21], _00_, _01_[19:0] } = _18_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 15'h0000;
    else _02_ <= { in_data[108:98], celloutsig_1_6z, celloutsig_1_7z[2], celloutsig_1_5z, celloutsig_1_7z[0] };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_9z[5:1];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 18'h00000;
    else _04_ <= in_data[33:16];
  assign celloutsig_0_11z = in_data[90:88] / { 1'h1, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_44z = { in_data[19:17], celloutsig_0_39z, celloutsig_0_39z, celloutsig_0_4z } === { celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_42z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z } === { celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_15z[7:3], celloutsig_0_21z, celloutsig_0_18z } === { celloutsig_0_11z[2], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[91:78] < in_data[77:64];
  assign celloutsig_0_51z = { celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_39z, celloutsig_0_44z, celloutsig_0_29z, celloutsig_0_46z } < celloutsig_0_45z[14:5];
  assign celloutsig_0_46z = celloutsig_0_32z ? _04_[9:5] : { celloutsig_0_36z, celloutsig_0_42z };
  assign { celloutsig_1_7z[2], celloutsig_1_7z[0] } = celloutsig_1_4z[4] ? { celloutsig_1_6z, celloutsig_1_0z } : { celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_9z = celloutsig_0_0z ? { in_data[47:43], celloutsig_0_8z } : { celloutsig_0_3z[4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_4z = - _01_[9:2];
  assign celloutsig_1_8z = - { celloutsig_1_4z[3:1], celloutsig_1_0z };
  assign celloutsig_0_17z = - { celloutsig_0_14z[1], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[149:147] !== in_data[107:105];
  assign celloutsig_1_13z = { in_data[156:153], celloutsig_1_6z, celloutsig_1_2z } !== { celloutsig_1_8z[2:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_35z = | { celloutsig_0_27z[6:2], celloutsig_0_8z };
  assign celloutsig_0_40z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_0_19z = | { _03_[3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_22z = | { _04_[16:0], celloutsig_0_18z };
  assign celloutsig_0_25z = | { celloutsig_0_17z[5:4], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_18z, _03_, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_29z = | celloutsig_0_23z[4:2];
  assign celloutsig_0_32z = | { celloutsig_0_3z[6:4], celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_4z = ~^ { in_data[37:25], celloutsig_0_1z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z[6:1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_50z = ^ { _04_[3:1], celloutsig_0_35z };
  assign celloutsig_1_2z = ^ in_data[122:119];
  assign celloutsig_1_6z = ^ { in_data[156:155], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[103:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[120:109];
  assign celloutsig_0_14z = { celloutsig_0_2z[3], celloutsig_0_7z, celloutsig_0_8z } >> celloutsig_0_9z[3:1];
  assign celloutsig_0_15z = { celloutsig_0_3z[2:0], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } >> { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_2z[7:1] >> { celloutsig_0_3z[3:1], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[57:52], celloutsig_0_1z, celloutsig_0_0z } >> { in_data[61:57], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_16z = celloutsig_1_1z[5:2] <<< { _02_[9:7], celloutsig_1_5z };
  assign celloutsig_0_3z = { in_data[74:69], celloutsig_0_1z } ~^ { celloutsig_0_2z[7:3], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_42z = _03_[4:1] ~^ { celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_0_52z = { celloutsig_0_42z[2:0], celloutsig_0_50z } ~^ { celloutsig_0_17z[1:0], celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_3z[5:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z } ~^ in_data[33:26];
  assign celloutsig_0_45z = _04_[17:1] ^ { _04_[15:0], celloutsig_0_1z };
  assign celloutsig_0_1z = ~((in_data[13] & in_data[15]) | (in_data[58] & celloutsig_0_0z));
  assign celloutsig_0_21z = ~((celloutsig_0_2z[5] & celloutsig_0_15z[4]) | (celloutsig_0_4z & celloutsig_0_2z[1]));
  assign _01_[20] = _00_;
  assign celloutsig_1_7z[1] = celloutsig_1_5z;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
