Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/student/Desktop/1/assgn2r2/primetest_isim_beh.exe -prj C:/Users/student/Desktop/1/assgn2r2/primetest_beh.prj work.primetest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn2r2/datareg.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn2r2/alu.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn2r2/datapath.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn2r2/controller.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn2r2/prime.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/1/assgn2r2/primetest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module inc
Compiling module sub
Compiling module equal
Compiling module twomux
Compiling module fourmux
Compiling module alu
Compiling module datareg
Compiling module datapath
Compiling module controller
Compiling module prime
Compiling module primetest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/student/Desktop/1/assgn2r2/primetest_isim_beh.exe
Fuse Memory Usage: 28960 KB
Fuse CPU Usage: 436 ms
