

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s'
================================================================
* Date:           Wed Jul 27 22:58:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.800 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     3564|   196992| 24.235 us | 1.340 ms |  3564|  196992|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        4|        4| 27.200 ns | 27.200 ns |    1|    1| function |
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |     3563|   196991| 11 ~ 608 |          -|          -|   324|    no    |
        | + ReuseLoop  |      589|      589|        15|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   7378|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    4979|   3818|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    601|    -|
|Register         |        0|      -|    6143|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|   11122|  11893|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |      10|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |                                Instance                               |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s  |        0|      0|  1025|   512|    0|
    |myproject_axi_lshr_2304ns_12ns_2304_6_1_U74                            |myproject_axi_lshr_2304ns_12ns_2304_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_mux_83_32_1_1_U75                                        |myproject_axi_mux_83_32_1_1                            |        0|      0|     0|    89|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        0|      2|   262|     1|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                  |                                                       |        0|      2|  4979|  3818|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w17_V_U  |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_w17jG  |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                              |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_910_p2          |     +    |      0|  0|    39|          32|          32|
    |add_ln245_fu_969_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln247_fu_980_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln250_fu_929_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln252_fu_940_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln521_fu_869_p2        |     +    |      0|  0|    27|          11|          20|
    |add_ln544_fu_799_p2        |     +    |      0|  0|    14|          10|           1|
    |i_fu_718_p2                |     +    |      0|  0|    15|           9|           1|
    |ir_fu_793_p2               |     +    |      0|  0|    14|           1|          10|
    |sub_ln532_28_fu_754_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_29_fu_760_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_30_fu_782_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_fu_748_p2        |     -    |      0|  0|    12|          12|          12|
    |and_ln215_19_fu_706_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_20_fu_712_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_fu_700_p2        |    and   |      0|  0|     2|           1|           1|
    |and_ln532_fu_860_p2        |    and   |      0|  0|  2304|        2304|        2304|
    |ap_block_state33           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_368           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_377           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln206_fu_1009_p2      |   icmp   |      0|  0|    13|           9|           9|
    |icmp_ln215_28_fu_654_p2    |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln215_29_fu_674_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_30_fu_694_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_fu_644_p2       |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln237_fu_924_p2       |   icmp   |      0|  0|    18|          32|           5|
    |icmp_ln241_fu_964_p2       |   icmp   |      0|  0|    18|          32|           5|
    |icmp_ln514_fu_819_p2       |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln532_fu_742_p2       |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln544_fu_805_p2       |   icmp   |      0|  0|    13|          10|           7|
    |lshr_ln532_10_fu_854_p2    |   lshr   |      0|  0|  2171|           2|        2304|
    |ap_block_state1            |    or    |      0|  0|     2|           1|           1|
    |empty_239_fu_736_p2        |    or    |      0|  0|    12|          12|           5|
    |grp_fu_845_p0              |  select  |      0|  0|  2304|           1|        2304|
    |select_ln247_fu_985_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln252_fu_945_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln532_20_fu_774_p3  |  select  |      0|  0|    12|           1|          12|
    |select_ln532_fu_766_p3     |  select  |      0|  0|    12|           1|          12|
    |select_ln544_fu_811_p3     |  select  |      0|  0|    10|           1|          10|
    |ap_enable_pp0              |    xor   |      0|  0|     2|           1|           2|
    +---------------------------+----------+-------+---+------+------------+------------+
    |Total                      |          |      0|  0|  7378|        2802|        7134|
    +---------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  101|         21|    1|         21|
    |ap_done                                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                |    9|          2|    1|          2|
    |ap_phi_mux_in_index_phi_fu_207_p4       |    9|          2|   10|         20|
    |ap_phi_mux_ir1_0_i_i_i21_phi_fu_196_p4  |    9|          2|   10|         20|
    |ap_phi_mux_storemerge_i_phi_fu_565_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_V_252_phi_fu_535_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_253_phi_fu_504_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_254_phi_fu_473_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_255_phi_fu_442_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_256_phi_fu_411_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_257_phi_fu_380_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_258_phi_fu_349_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_259_phi_fu_318_p16     |   15|          3|   32|         96|
    |data_V_V_blk_n                          |    9|          2|    1|          2|
    |i_0_i22_reg_180                         |    9|          2|    9|         18|
    |in_index_reg_203                        |    9|          2|   10|         20|
    |ir1_0_i_i_i21_reg_192                   |    9|          2|   10|         20|
    |pX_4                                    |    9|          2|   32|         64|
    |pY_4                                    |    9|          2|   32|         64|
    |phi_mul_reg_302                         |    9|          2|   20|         40|
    |real_start                              |    9|          2|    1|          2|
    |res_V_V_blk_n                           |    9|          2|    1|          2|
    |res_V_V_din                             |   44|          9|   32|        288|
    |sX_4                                    |    9|          2|   32|         64|
    |storemerge_i_reg_561                    |    9|          2|   32|         64|
    |tmp_V_23020_reg_214                     |    9|          2|   32|         64|
    |tmp_V_23118_reg_225                     |    9|          2|   32|         64|
    |tmp_V_23216_reg_236                     |    9|          2|   32|         64|
    |tmp_V_23314_reg_247                     |    9|          2|   32|         64|
    |tmp_V_23412_reg_258                     |    9|          2|   32|         64|
    |tmp_V_23510_reg_269                     |    9|          2|   32|         64|
    |tmp_V_2368_reg_280                      |    9|          2|   32|         64|
    |tmp_V_2376_reg_291                      |    9|          2|   32|         64|
    |tmp_V_252_reg_530                       |   15|          3|   32|         96|
    |tmp_V_253_reg_499                       |   15|          3|   32|         96|
    |tmp_V_254_reg_468                       |   15|          3|   32|         96|
    |tmp_V_255_reg_437                       |   15|          3|   32|         96|
    |tmp_V_256_reg_406                       |   15|          3|   32|         96|
    |tmp_V_257_reg_375                       |   15|          3|   32|         96|
    |tmp_V_258_reg_344                       |   15|          3|   32|         96|
    |tmp_V_259_reg_313                       |   15|          3|   32|         96|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  601|        126| 1035|       2825|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+------+----+------+-----------+
    |           Name           |  FF  | LUT| Bits | Const Bits|
    +--------------------------+------+----+------+-----------+
    |and_ln215_20_reg_1087     |     1|   0|     1|          0|
    |ap_CS_fsm                 |    20|   0|    20|          0|
    |ap_done_reg               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9   |     1|   0|     1|          0|
    |i_0_i22_reg_180           |     9|   0|     9|          0|
    |i_reg_1091                |     9|   0|     9|          0|
    |icmp_ln215_28_reg_1070    |     1|   0|     1|          0|
    |icmp_ln215_reg_1060       |     1|   0|     1|          0|
    |icmp_ln237_reg_1168       |     1|   0|     1|          0|
    |icmp_ln241_reg_1177       |     1|   0|     1|          0|
    |icmp_ln514_reg_1126       |     1|   0|     1|          0|
    |icmp_ln532_reg_1096       |     1|   0|     1|          0|
    |in_index_reg_203          |    10|   0|    10|          0|
    |ir1_0_i_i_i21_reg_192     |    10|   0|    10|          0|
    |ir_reg_1116               |    10|   0|    10|          0|
    |layer_in_V                |  2304|   0|  2304|          0|
    |lshr_ln532_reg_1145       |  2304|   0|  2304|          0|
    |pX_4                      |    32|   0|    32|          0|
    |pX_4_load_reg_1081        |    32|   0|    32|          0|
    |pY_4                      |    32|   0|    32|          0|
    |pY_4_load_reg_1075        |    32|   0|    32|          0|
    |p_0_reg_1155              |    31|   0|    31|          0|
    |phi_mul_reg_302           |    20|   0|    20|          0|
    |sX_4                      |    32|   0|    32|          0|
    |sX_4_load_reg_1055        |    32|   0|    32|          0|
    |sY_4                      |    32|   0|    32|          0|
    |sY_4_load_reg_1065        |    32|   0|    32|          0|
    |select_ln247_reg_1181     |    32|   0|    32|          0|
    |select_ln252_reg_1172     |    32|   0|    32|          0|
    |select_ln532_20_reg_1101  |    12|   0|    12|          0|
    |select_ln544_reg_1121     |    10|   0|    10|          0|
    |start_once_reg            |     1|   0|     1|          0|
    |storemerge_i_reg_561      |    32|   0|    32|          0|
    |sub_ln532_30_reg_1106     |    11|   0|    12|          1|
    |tmp_V_23020_reg_214       |    32|   0|    32|          0|
    |tmp_V_23118_reg_225       |    32|   0|    32|          0|
    |tmp_V_23216_reg_236       |    32|   0|    32|          0|
    |tmp_V_23314_reg_247       |    32|   0|    32|          0|
    |tmp_V_23412_reg_258       |    32|   0|    32|          0|
    |tmp_V_23510_reg_269       |    32|   0|    32|          0|
    |tmp_V_2368_reg_280        |    32|   0|    32|          0|
    |tmp_V_2376_reg_291        |    32|   0|    32|          0|
    |tmp_V_245_reg_1020        |    32|   0|    32|          0|
    |tmp_V_246_reg_1025        |    32|   0|    32|          0|
    |tmp_V_247_reg_1030        |    32|   0|    32|          0|
    |tmp_V_248_reg_1035        |    32|   0|    32|          0|
    |tmp_V_249_reg_1040        |    32|   0|    32|          0|
    |tmp_V_250_reg_1045        |    32|   0|    32|          0|
    |tmp_V_251_reg_1050        |    32|   0|    32|          0|
    |tmp_V_252_reg_530         |    32|   0|    32|          0|
    |tmp_V_253_reg_499         |    32|   0|    32|          0|
    |tmp_V_254_reg_468         |    32|   0|    32|          0|
    |tmp_V_255_reg_437         |    32|   0|    32|          0|
    |tmp_V_256_reg_406         |    32|   0|    32|          0|
    |tmp_V_257_reg_375         |    32|   0|    32|          0|
    |tmp_V_258_reg_344         |    32|   0|    32|          0|
    |tmp_V_259_reg_313         |    32|   0|    32|          0|
    |tmp_V_reg_1015            |    32|   0|    32|          0|
    |trunc_ln532_reg_1150      |    32|   0|    32|          0|
    |w17_V_load_reg_1140       |    15|   0|    15|          0|
    |icmp_ln514_reg_1126       |    64|  32|     1|          0|
    |sub_ln532_30_reg_1106     |    64|  32|    12|          1|
    |w17_V_load_reg_1140       |    64|  32|    15|          0|
    +--------------------------+------+----+------+-----------+
    |Total                     |  6143|  96|  5980|          2|
    +--------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config17> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

