<stg><name>Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="14" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32" op_10_bw="15" op_11_bw="32" op_12_bw="15" op_13_bw="32" op_14_bw="15">
<![CDATA[
newFuncRoot:4 %call_ln18 = call void @DECIMATOR, i16 %input_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dec_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="14" op_4_bw="32" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32" op_10_bw="15" op_11_bw="32" op_12_bw="15" op_13_bw="32" op_14_bw="15">
<![CDATA[
newFuncRoot:4 %call_ln18 = call void @DECIMATOR, i16 %input_r, i2 %mod_value_2, i14 %b_FIR_dec_int_40, i32 %H_accu_FIR_dec_40, i16 %y1_phase1, i16 %y1_phase2, i16 %y1_phase3, i16 %dec_out, i32 %H_accu_FIR_dec_43, i15 %b_FIR_dec_int_43, i32 %H_accu_FIR_dec_42, i15 %b_FIR_dec_int_42, i32 %H_accu_FIR_dec_41, i15 %b_FIR_dec_int_41

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
newFuncRoot:5 %mod_value_1_load = load i16 %mod_value_1

]]></Node>
<StgValue><ssdm name="mod_value_1_load"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %icmp_ln19 = icmp_eq  i16 %mod_value_1_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln19 = br i1 %icmp_ln19, void %if.else.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else.i.i:0 %add_ln24 = add i16 %mod_value_1_load, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
if.else.i.i:1 %br_ln0 = br void %Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:1 %H_accu_FIR_kernel_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_accu_FIR_kernel_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i.i:0 %x_n = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %dec_out

]]></Node>
<StgValue><ssdm name="x_n"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:1 %H_accu_FIR_kernel_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_accu_FIR_kernel_load"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
if.then.i.i:2 %p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
if.then.i.i:3 %tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="18">
<![CDATA[
if.then.i.i:4 %sext_ln39 = sext i18 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then.i.i:5 %sub_ln39 = sub i23 %p_shl, i23 %sext_ln39

]]></Node>
<StgValue><ssdm name="sub_ln39"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="23">
<![CDATA[
if.then.i.i:6 %sext_ln39_4 = sext i23 %sub_ln39

]]></Node>
<StgValue><ssdm name="sext_ln39_4"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i.i:7 %add_ln39 = add i32 %H_accu_FIR_kernel_load, i32 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:8 %y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln39, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then.i.i:9 %fence_ln41 = fence void @_ssdm_op_Fence, i16 %dec_out, i16 %input_r, i32 4294967295, i16 %kernel_out

]]></Node>
<StgValue><ssdm name="fence_ln41"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.then.i.i:10 %call_ln20 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.then.i.i:11 %write_ln20 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %kernel_out, i16 %y

]]></Node>
<StgValue><ssdm name="write_ln20"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
if.then.i.i:10 %call_ln20 = call void @Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, i16 %x_n, i16 %b_FIR_kernel, i32 %H_accu_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:12 %br_ln22 = br void %Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="16" op_4_bw="16" op_5_bw="14" op_6_bw="32" op_7_bw="32" op_8_bw="15" op_9_bw="32" op_10_bw="15" op_11_bw="32" op_12_bw="15" op_13_bw="0" op_14_bw="0">
<![CDATA[
Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit:2 %call_ln27 = call void @INTERPOLATOR, i16 %output_r, i2 %mod_value, i16 %y2, i16 %kernel_out, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit:0 %storemerge_i_i = phi i16 %add_ln24, void %if.else.i.i, i16 3, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit:1 %store_ln24 = store i16 %storemerge_i_i, i16 %mod_value_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="16" op_4_bw="16" op_5_bw="14" op_6_bw="32" op_7_bw="32" op_8_bw="15" op_9_bw="32" op_10_bw="15" op_11_bw="32" op_12_bw="15" op_13_bw="0" op_14_bw="0">
<![CDATA[
Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit:2 %call_ln27 = call void @INTERPOLATOR, i16 %output_r, i2 %mod_value, i16 %y2, i16 %kernel_out, i14 %b_FIR_dec_int_407, i32 %H_accu_FIR_int_40, i32 %H_accu_FIR_int_41, i15 %b_FIR_dec_int_418, i32 %H_accu_FIR_int_42, i15 %b_FIR_dec_int_429, i32 %H_accu_FIR_int_43, i15 %b_FIR_dec_int_4310

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc.1.exit:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
