--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml writebynahhhhmpu.twx writebynahhhhmpu.ncd -o
writebynahhhhmpu.twr writebynahhhhmpu.pcf -ucf writebynahhhhmpu.ucf

Design file:              writebynahhhhmpu.ncd
Physical constraint file: writebynahhhhmpu.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SysClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BRin<0>     |    5.356(R)|   -2.022(R)|clk               |   0.000|
BRin<1>     |    4.873(R)|   -1.634(R)|clk               |   0.000|
BRin<2>     |    5.411(R)|   -1.629(R)|clk               |   0.000|
myinput<0>  |    6.162(R)|   -3.381(R)|clk               |   0.000|
myinput<1>  |    5.764(R)|   -3.062(R)|clk               |   0.000|
myinput<2>  |    4.379(R)|   -1.936(R)|clk               |   0.000|
myinput<3>  |    4.271(R)|   -1.960(R)|clk               |   0.000|
myinput<4>  |    4.201(R)|   -1.951(R)|clk               |   0.000|
reset       |    7.845(R)|   -2.566(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock SysClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ascii       |    8.015(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock SysClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SysClk         |    7.180|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 13 14:47:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



