<stg><name>conv3_Pipeline_IN_ROW_COL</name>


<trans_list>

<trans id="1305" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten25"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten81 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten81"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i14 0, i14 %indvar_flatten81

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i10 0, i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 0, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc.2.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.2.4:0 %r_2 = load i3 %r

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.2.4:1 %indvar_flatten25_load = load i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="indvar_flatten25_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc.2.4:2 %indvar_flatten81_load = load i14 %indvar_flatten81

]]></Node>
<StgValue><ssdm name="indvar_flatten81_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.2.4:8 %icmp_ln38 = icmp_eq  i14 %indvar_flatten81_load, i14 13600

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.2.4:9 %add_ln38_25 = add i14 %indvar_flatten81_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln38_25"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2.4:10 %br_ln38 = br i1 %icmp_ln38, void %for.inc63, void %RELU.0.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc63:0 %col_load = load i8 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc63:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc63:2 %add_ln38 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:5 %icmp_ln40 = icmp_eq  i10 %indvar_flatten25_load, i10 425

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:6 %select_ln38 = select i1 %icmp_ln40, i3 0, i3 %r_2

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc63:7 %select_ln38_1 = select i1 %icmp_ln40, i6 %add_ln38, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln38_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="6">
<![CDATA[
for.inc63:8 %zext_ln55 = zext i6 %select_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc63:9 %tmp_113 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln38_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="9">
<![CDATA[
for.inc63:10 %zext_ln55_1 = zext i9 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:11 %add_ln55_5 = add i10 %zext_ln55_1, i10 %zext_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="6">
<![CDATA[
for.inc63:12 %zext_ln38 = zext i6 %select_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc63:13 %mul_ln38 = mul i11 %zext_ln38, i11 25

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="11">
<![CDATA[
for.inc63:14 %select_ln38_2_cast1 = zext i11 %mul_ln38

]]></Node>
<StgValue><ssdm name="select_ln38_2_cast1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="11">
<![CDATA[
for.inc63:15 %empty_190 = trunc i11 %mul_ln38

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:16 %weight_buffer_0_addr = getelementptr i32 %weight_buffer_0, i64 0, i64 %select_ln38_2_cast1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:17 %weight_buffer_0_load = load i10 %weight_buffer_0_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:18 %add_ln38_1 = add i10 %empty_190, i10 1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:19 %add_ln38_1_cast = zext i10 %add_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38_1_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:20 %weight_buffer_0_addr_1 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_1_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:21 %weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63:118 %xor_ln38 = xor i1 %icmp_ln40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln38"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:119 %icmp_ln42 = icmp_eq  i8 %col_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63:120 %and_ln38 = and i1 %icmp_ln42, i1 %xor_ln38

]]></Node>
<StgValue><ssdm name="and_ln38"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc63:121 %indvars_iv_next158_dup = add i3 %select_ln38, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next158_dup"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63:123 %or_ln40 = or i1 %and_ln38, i1 %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc63:124 %select_ln40 = select i1 %or_ln40, i8 0, i8 %col_load

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:125 %select_ln40_1 = select i1 %and_ln38, i3 %indvars_iv_next158_dup, i3 %select_ln38

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="3">
<![CDATA[
for.inc63:126 %zext_ln55_2 = zext i3 %select_ln40_1

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:127 %add_ln55_6 = add i10 %add_ln55_5, i10 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="10">
<![CDATA[
for.inc63:128 %trunc_ln55 = trunc i10 %add_ln55_6

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc63:129 %p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55, i7 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc63:130 %p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_6, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="11">
<![CDATA[
for.inc63:131 %zext_ln55_3 = zext i11 %p_shl2

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:132 %add_ln55_7 = add i16 %p_shl1, i16 %zext_ln55_3

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
for.inc63:170 %zext_ln42 = zext i8 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="8">
<![CDATA[
for.inc63:171 %trunc_ln42 = trunc i8 %select_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:174 %icmp_ln42_2 = icmp_ult  i8 %select_ln40, i8 130

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:175 %add_ln42 = add i8 %select_ln40, i8 126

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc63:176 %select_ln42 = select i1 %icmp_ln42_2, i8 %select_ln40, i8 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="8">
<![CDATA[
for.inc63:177 %zext_ln55_12 = zext i8 %select_ln42

]]></Node>
<StgValue><ssdm name="zext_ln55_12"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:178 %add_ln55_16 = add i16 %add_ln55_7, i16 %zext_ln55_12

]]></Node>
<StgValue><ssdm name="add_ln55_16"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:179 %zext_ln55_13 = zext i16 %add_ln55_16

]]></Node>
<StgValue><ssdm name="zext_ln55_13"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:180 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_261 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_13

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_261"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:193 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_266 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_13

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_266"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc63:203 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln40, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:204 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_271 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_261

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_271"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:205 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_272 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_266

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_272"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:209 %add_ln53 = add i8 %select_ln40, i8 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc63:215 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln53, i32 7

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:216 %icmp_ln55_1 = icmp_ult  i8 %add_ln53, i8 130

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:217 %add_ln55_21 = add i8 %select_ln40, i8 127

]]></Node>
<StgValue><ssdm name="add_ln55_21"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc63:218 %select_ln55 = select i1 %icmp_ln55_1, i8 %add_ln53, i8 %add_ln55_21

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="8">
<![CDATA[
for.inc63:219 %zext_ln55_18 = zext i8 %select_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_18"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:220 %add_ln55_22 = add i16 %add_ln55_7, i16 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="add_ln55_22"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:221 %zext_ln55_19 = zext i16 %add_ln55_22

]]></Node>
<StgValue><ssdm name="zext_ln55_19"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:222 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_273 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_19

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_273"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:235 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_278 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_19

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_278"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:240 %icmp_ln55 = icmp_ugt  i8 %add_ln53, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:241 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_283 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_273

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_283"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:242 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_284 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_278

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_284"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:288 %add_ln55_4 = add i8 %select_ln40, i8 3

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:470 %add_ln53_3 = add i9 %zext_ln42, i9 5

]]></Node>
<StgValue><ssdm name="add_ln53_3"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63:660 %br_ln58 = br i1 %tmp, void %arrayidx522.case.0, void %arrayidx522.case.1

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx522.exit:0 %br_ln58 = br i1 %tmp_116, void %arrayidx522.1.case.0, void %arrayidx522.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx522.2.exit:0 %add_ln40 = add i10 %indvar_flatten25_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
arrayidx522.2.exit:1 %select_ln40_6 = select i1 %icmp_ln40, i10 1, i10 %add_ln40

]]></Node>
<StgValue><ssdm name="select_ln40_6"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:2 %store_ln42 = store i14 %add_ln38_25, i14 %indvar_flatten81

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:3 %store_ln42 = store i6 %select_ln38_1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:4 %store_ln42 = store i10 %select_ln40_6, i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:5 %store_ln42 = store i3 %select_ln40_1, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx522.2.exit:6 %store_ln42 = store i8 %add_ln55_4, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.2.exit:7 %br_ln42 = br void %for.inc.2.4

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:17 %weight_buffer_0_load = load i10 %weight_buffer_0_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:21 %weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:22 %add_ln38_2 = add i10 %empty_190, i10 2

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:23 %add_ln38_2_cast = zext i10 %add_ln38_2

]]></Node>
<StgValue><ssdm name="add_ln38_2_cast"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:24 %weight_buffer_0_addr_2 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_2_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:25 %weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:34 %add_ln38_5 = add i10 %empty_190, i10 5

]]></Node>
<StgValue><ssdm name="add_ln38_5"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:35 %add_ln38_5_cast = zext i10 %add_ln38_5

]]></Node>
<StgValue><ssdm name="add_ln38_5_cast"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:36 %weight_buffer_0_addr_5 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_5_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_5"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:37 %weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:198 %icmp_ln42_1 = icmp_ugt  i8 %select_ln40, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:204 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_271 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_261

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_271"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:205 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_272 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_266

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_272"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:206 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_271, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_272, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:241 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_283 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_273

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_283"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:242 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_284 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_278

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_284"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:243 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_283, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_284, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:246 %add_ln53_1 = add i9 %zext_ln42, i9 2

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:247 %add_ln55_1 = add i8 %select_ln40, i8 2

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc63:253 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln55_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:254 %icmp_ln55_2 = icmp_ult  i9 %add_ln53_1, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc63:255 %xor_ln55 = xor i8 %select_ln40, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8">
<![CDATA[
for.inc63:256 %sext_ln55 = sext i8 %xor_ln55

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc63:257 %select_ln55_2 = select i1 %icmp_ln55_2, i9 %add_ln53_1, i9 %sext_ln55

]]></Node>
<StgValue><ssdm name="select_ln55_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="9">
<![CDATA[
for.inc63:258 %zext_ln55_24 = zext i9 %select_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_24"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:259 %add_ln55_27 = add i16 %add_ln55_7, i16 %zext_ln55_24

]]></Node>
<StgValue><ssdm name="add_ln55_27"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:260 %zext_ln55_25 = zext i16 %add_ln55_27

]]></Node>
<StgValue><ssdm name="zext_ln55_25"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:261 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_285 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_25

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_285"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:274 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_290 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_25

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_290"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="19" op_0_bw="9">
<![CDATA[
for.inc63:279 %zext_ln55_30 = zext i9 %add_ln53_1

]]></Node>
<StgValue><ssdm name="zext_ln55_30"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc63:280 %mul_ln55 = mul i19 %zext_ln55_30, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc63:281 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55, i32 17

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:282 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_295 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_285

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_295"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:283 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_296 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_290

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_296"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:287 %add_ln55_3 = add i9 %zext_ln42, i9 3

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:289 %icmp_ln55_3 = icmp_ult  i9 %add_ln55_3, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:290 %add_ln55_32 = add i9 %zext_ln42, i9 385

]]></Node>
<StgValue><ssdm name="add_ln55_32"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc63:291 %select_ln55_3 = select i1 %icmp_ln55_3, i9 %add_ln55_3, i9 %add_ln55_32

]]></Node>
<StgValue><ssdm name="select_ln55_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="9">
<![CDATA[
for.inc63:292 %zext_ln55_31 = zext i9 %select_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_31"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:293 %add_ln55_33 = add i16 %add_ln55_7, i16 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="add_ln55_33"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:294 %zext_ln55_32 = zext i16 %add_ln55_33

]]></Node>
<StgValue><ssdm name="zext_ln55_32"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:295 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_297 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_297"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:308 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_302 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_302"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:316 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_307 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_297

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_307"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:317 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_308 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_302

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_308"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:534 %add_ln53_4 = add i9 %zext_ln42, i9 6

]]></Node>
<StgValue><ssdm name="add_ln53_4"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx522.1.exit:0 %br_ln58 = br i1 %tmp_118, void %arrayidx522.2.case.0, void %arrayidx522.2.case.1

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="193" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.2.4:4 %indvars_iv_next158 = add i3 %r_2, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next158"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:25 %weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_2"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:37 %weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_5"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:38 %add_ln38_6 = add i10 %empty_190, i10 6

]]></Node>
<StgValue><ssdm name="add_ln38_6"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:39 %add_ln38_6_cast = zext i10 %add_ln38_6

]]></Node>
<StgValue><ssdm name="add_ln38_6_cast"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:40 %weight_buffer_0_addr_6 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_6_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_6"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:41 %weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_6"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:54 %add_ln38_10 = add i10 %empty_190, i10 10

]]></Node>
<StgValue><ssdm name="add_ln38_10"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:55 %add_ln38_10_cast = zext i10 %add_ln38_10

]]></Node>
<StgValue><ssdm name="add_ln38_10_cast"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:56 %weight_buffer_0_addr_10 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_10_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_10"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:57 %weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_10"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:114 %select_ln38_2 = select i1 %icmp_ln40, i3 1, i3 %indvars_iv_next158

]]></Node>
<StgValue><ssdm name="select_ln38_2"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc63:134 %indvars_iv_next158_mid1 = add i3 %select_ln38, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next158_mid1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:135 %select_ln40_2 = select i1 %and_ln38, i3 %indvars_iv_next158_mid1, i3 %select_ln38_2

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="3">
<![CDATA[
for.inc63:136 %zext_ln55_4 = zext i3 %select_ln40_2

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:137 %add_ln55_8 = add i10 %add_ln55_5, i10 %zext_ln55_4

]]></Node>
<StgValue><ssdm name="add_ln55_8"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="10">
<![CDATA[
for.inc63:138 %trunc_ln55_1 = trunc i10 %add_ln55_8

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc63:139 %p_shl3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc63:140 %p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_8, i1 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="11">
<![CDATA[
for.inc63:141 %zext_ln55_5 = zext i11 %p_shl4

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:142 %add_ln55_9 = add i16 %p_shl3, i16 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="add_ln55_9"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:181 %add_ln55_17 = add i16 %add_ln55_9, i16 %zext_ln55_12

]]></Node>
<StgValue><ssdm name="add_ln55_17"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:182 %zext_ln55_14 = zext i16 %add_ln55_17

]]></Node>
<StgValue><ssdm name="zext_ln55_14"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:183 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_262 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_262"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:194 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_267 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_267"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:207 %mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:223 %add_ln55_23 = add i16 %add_ln55_9, i16 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="add_ln55_23"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:224 %zext_ln55_20 = zext i16 %add_ln55_23

]]></Node>
<StgValue><ssdm name="zext_ln55_20"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:225 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_274 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_274"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:236 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_279 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_279"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:244 %mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:282 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_295 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_285

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_295"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:283 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_296 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_290

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_296"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:284 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_295, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_296, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="19" op_0_bw="9">
<![CDATA[
for.inc63:313 %zext_ln55_37 = zext i9 %add_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_37"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc63:314 %mul_ln55_1 = mul i19 %zext_ln55_37, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln55_1"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc63:315 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:316 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_307 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_297

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_307"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:317 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_308 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_302

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_308"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:318 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_307, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_308, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:358 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_321 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_262

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_321"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:359 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_322 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_267

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_322"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:363 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_323 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_274

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_323"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:364 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_324 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_279

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_324"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:462 %mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="240" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:26 %add_ln38_3 = add i10 %empty_190, i10 3

]]></Node>
<StgValue><ssdm name="add_ln38_3"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:27 %add_ln38_3_cast = zext i10 %add_ln38_3

]]></Node>
<StgValue><ssdm name="add_ln38_3_cast"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:28 %weight_buffer_0_addr_3 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_3_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:29 %weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_3"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:41 %weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_6"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:42 %add_ln38_7 = add i10 %empty_190, i10 7

]]></Node>
<StgValue><ssdm name="add_ln38_7"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:43 %add_ln38_7_cast = zext i10 %add_ln38_7

]]></Node>
<StgValue><ssdm name="add_ln38_7_cast"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:44 %weight_buffer_0_addr_7 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_7_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_7"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:45 %weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_7"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:57 %weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_10"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:207 %mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:244 %mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:262 %add_ln55_28 = add i16 %add_ln55_9, i16 %zext_ln55_24

]]></Node>
<StgValue><ssdm name="add_ln55_28"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:263 %zext_ln55_26 = zext i16 %add_ln55_28

]]></Node>
<StgValue><ssdm name="zext_ln55_26"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:264 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_286 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_286"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:275 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_291 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_291"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:285 %mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:321 %add_ln53_2 = add i9 %zext_ln42, i9 4

]]></Node>
<StgValue><ssdm name="add_ln53_2"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:322 %icmp_ln55_4 = icmp_ult  i9 %add_ln53_2, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:323 %add_ln55_38 = add i9 %zext_ln42, i9 386

]]></Node>
<StgValue><ssdm name="add_ln55_38"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc63:324 %select_ln55_4 = select i1 %icmp_ln55_4, i9 %add_ln53_2, i9 %add_ln55_38

]]></Node>
<StgValue><ssdm name="select_ln55_4"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="9">
<![CDATA[
for.inc63:325 %zext_ln55_38 = zext i9 %select_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln55_38"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:326 %add_ln55_39 = add i16 %add_ln55_7, i16 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="add_ln55_39"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:327 %zext_ln55_39 = zext i16 %add_ln55_39

]]></Node>
<StgValue><ssdm name="zext_ln55_39"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:328 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_309 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_39

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_309"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:341 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_314 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_39

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_314"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="19" op_0_bw="9">
<![CDATA[
for.inc63:346 %zext_ln55_44 = zext i9 %add_ln53_2

]]></Node>
<StgValue><ssdm name="zext_ln55_44"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc63:347 %mul_ln55_2 = mul i19 %zext_ln55_44, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln55_2"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc63:348 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:349 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_319 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_309

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_319"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:350 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_320 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_314

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_320"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:358 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_321 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_262

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_321"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:359 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_322 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_267

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_322"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:360 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_321, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_322, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:363 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_323 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_274

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_323"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:364 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_324 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_279

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_324"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:365 %tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_323, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_324, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:368 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_325 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_286

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_325"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:369 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_326 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_291

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_326"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:462 %mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:464 %mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:528 %mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:530 %mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="285" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.2.4:5 %empty = add i3 %r_2, i3 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:29 %weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_3"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:45 %weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_7"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:58 %add_ln38_11 = add i10 %empty_190, i10 11

]]></Node>
<StgValue><ssdm name="add_ln38_11"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:59 %add_ln38_11_cast = zext i10 %add_ln38_11

]]></Node>
<StgValue><ssdm name="add_ln38_11_cast"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:60 %weight_buffer_0_addr_11 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_11_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_11"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:61 %weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_11"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:74 %add_ln38_15 = add i10 %empty_190, i10 15

]]></Node>
<StgValue><ssdm name="add_ln38_15"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:75 %add_ln38_15_cast = zext i10 %add_ln38_15

]]></Node>
<StgValue><ssdm name="add_ln38_15_cast"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:76 %weight_buffer_0_addr_15 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_15_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_15"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:77 %weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_15"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:115 %select_ln38_3 = select i1 %icmp_ln40, i3 2, i3 %empty

]]></Node>
<StgValue><ssdm name="select_ln38_3"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc63:143 %p_mid1 = add i3 %select_ln38, i3 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:144 %select_ln40_3 = select i1 %and_ln38, i3 %p_mid1, i3 %select_ln38_3

]]></Node>
<StgValue><ssdm name="select_ln40_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="3">
<![CDATA[
for.inc63:145 %zext_ln55_6 = zext i3 %select_ln40_3

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:146 %add_ln55_10 = add i10 %add_ln55_5, i10 %zext_ln55_6

]]></Node>
<StgValue><ssdm name="add_ln55_10"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="10">
<![CDATA[
for.inc63:147 %trunc_ln55_2 = trunc i10 %add_ln55_10

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc63:148 %p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_2, i7 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc63:149 %p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_10, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="11">
<![CDATA[
for.inc63:150 %zext_ln55_7 = zext i11 %p_shl6

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:151 %add_ln55_11 = add i16 %p_shl5, i16 %zext_ln55_7

]]></Node>
<StgValue><ssdm name="add_ln55_11"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:184 %add_ln55_18 = add i16 %add_ln55_11, i16 %zext_ln55_12

]]></Node>
<StgValue><ssdm name="add_ln55_18"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:185 %zext_ln55_15 = zext i16 %add_ln55_18

]]></Node>
<StgValue><ssdm name="zext_ln55_15"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:186 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_263 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_263"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:195 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_268 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_268"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:207 %mul = fmul i32 %weight_buffer_0_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:244 %mul_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:285 %mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:296 %add_ln55_34 = add i16 %add_ln55_9, i16 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="add_ln55_34"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:297 %zext_ln55_33 = zext i16 %add_ln55_34

]]></Node>
<StgValue><ssdm name="zext_ln55_33"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:298 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_298 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_33

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_298"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:309 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_303 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_33

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_303"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:349 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_319 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_309

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_319"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:350 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_320 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_314

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_320"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:351 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_319, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_320, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:361 %mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:366 %mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_130_1"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:368 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_325 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_286

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_325"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:369 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_326 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_291

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_326"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:370 %tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_325, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_326, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:373 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_327 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_298

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_327"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:374 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_328 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_303

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_328"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:384 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_331 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_263

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_331"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:385 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_332 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_268

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_332"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:462 %mul_1 = fmul i32 %weight_buffer_0_load, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:464 %mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:466 %mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="19" op_0_bw="9">
<![CDATA[
for.inc63:493 %zext_ln55_51 = zext i9 %add_ln53_3

]]></Node>
<StgValue><ssdm name="zext_ln55_51"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc63:494 %mul_ln55_3 = mul i19 %zext_ln55_51, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln55_3"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc63:495 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:496 %mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:528 %mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:530 %mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="340" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:30 %add_ln38_4 = add i10 %empty_190, i10 4

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:31 %add_ln38_4_cast = zext i10 %add_ln38_4

]]></Node>
<StgValue><ssdm name="add_ln38_4_cast"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:32 %weight_buffer_0_addr_4 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_4_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_4"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:33 %weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_4"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:46 %add_ln38_8 = add i10 %empty_190, i10 8

]]></Node>
<StgValue><ssdm name="add_ln38_8"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:47 %add_ln38_8_cast = zext i10 %add_ln38_8

]]></Node>
<StgValue><ssdm name="add_ln38_8_cast"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:48 %weight_buffer_0_addr_8 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_8_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_8"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:49 %weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_8"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:61 %weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_11"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:77 %weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_15"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:208 %tmp_2 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:226 %add_ln55_24 = add i16 %add_ln55_11, i16 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="add_ln55_24"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:227 %zext_ln55_21 = zext i16 %add_ln55_24

]]></Node>
<StgValue><ssdm name="zext_ln55_21"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:228 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_275 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_21

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_275"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:237 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_280 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_21

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_280"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:265 %add_ln55_29 = add i16 %add_ln55_11, i16 %zext_ln55_24

]]></Node>
<StgValue><ssdm name="add_ln55_29"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:266 %zext_ln55_27 = zext i16 %add_ln55_29

]]></Node>
<StgValue><ssdm name="zext_ln55_27"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:267 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_287 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_287"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:276 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_292 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_292"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:285 %mul_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:319 %mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:361 %mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:366 %mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_130_1"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:373 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_327 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_298

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_327"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:374 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_328 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_303

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_328"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:375 %tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_327, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_328, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:384 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_331 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_263

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_331"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:385 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_332 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_268

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_332"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:386 %tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_331, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_332, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:389 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_333 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_275

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_333"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:390 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_334 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_280

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_334"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:394 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_335 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_287

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_335"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:395 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_336 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_292

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_336"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:463 %tmp_51 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:464 %mul_1_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:466 %mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="376" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="377" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:496 %mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="378" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:498 %mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="379" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:528 %mul_2 = fmul i32 %weight_buffer_0_load, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="380" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:530 %mul_2_s = fmul i32 %weight_buffer_0_load_1, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="381" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:532 %mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="382" st_id="7" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="19" op_0_bw="9">
<![CDATA[
for.inc63:557 %zext_ln55_58 = zext i9 %add_ln53_4

]]></Node>
<StgValue><ssdm name="zext_ln55_58"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc63:558 %mul_ln55_4 = mul i19 %zext_ln55_58, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln55_4"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc63:559 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln55_4, i32 17

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:560 %mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="387" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:33 %weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_4"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:49 %weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_8"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:62 %add_ln38_12 = add i10 %empty_190, i10 12

]]></Node>
<StgValue><ssdm name="add_ln38_12"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:63 %add_ln38_12_cast = zext i10 %add_ln38_12

]]></Node>
<StgValue><ssdm name="add_ln38_12_cast"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:64 %weight_buffer_0_addr_12 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_12_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_12"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:65 %weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_12"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:78 %add_ln38_16 = add i10 %empty_190, i10 16

]]></Node>
<StgValue><ssdm name="add_ln38_16"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:79 %add_ln38_16_cast = zext i10 %add_ln38_16

]]></Node>
<StgValue><ssdm name="add_ln38_16_cast"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:80 %weight_buffer_0_addr_16 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_16_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_16"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:81 %weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_16"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:208 %tmp_2 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:299 %add_ln55_35 = add i16 %add_ln55_11, i16 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="add_ln55_35"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:300 %zext_ln55_34 = zext i16 %add_ln55_35

]]></Node>
<StgValue><ssdm name="zext_ln55_34"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:301 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_299 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_299"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:310 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_304 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_304"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:319 %mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:329 %add_ln55_40 = add i16 %add_ln55_9, i16 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="add_ln55_40"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:330 %zext_ln55_40 = zext i16 %add_ln55_40

]]></Node>
<StgValue><ssdm name="zext_ln55_40"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:331 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_310 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_310"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:342 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_315 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_315"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:361 %mul_8 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:366 %mul_130_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_130_1"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:371 %mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_130_2"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:378 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_329 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_310

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_329"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:379 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_330 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_315

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_330"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:387 %mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:389 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_333 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_275

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_333"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:390 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_334 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_280

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_334"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:391 %tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_333, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_334, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:394 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_335 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_287

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_335"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:395 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_336 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_292

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_336"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:396 %tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_335, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_336, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:399 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_337 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_299

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_337"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:400 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_338 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_304

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_338"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:463 %tmp_51 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:466 %mul_1_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:468 %mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:496 %mul_1_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:498 %mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:529 %tmp_77 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:532 %mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:560 %mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:562 %mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="3">
<![CDATA[
for.inc.2.4:3 %zext_ln40 = zext i3 %r_2

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.2.4:6 %empty_188 = add i3 %r_2, i3 3

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2.4:7 %empty_189 = add i4 %zext_ln40, i4 4

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:50 %add_ln38_9 = add i10 %empty_190, i10 9

]]></Node>
<StgValue><ssdm name="add_ln38_9"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:51 %add_ln38_9_cast = zext i10 %add_ln38_9

]]></Node>
<StgValue><ssdm name="add_ln38_9_cast"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:52 %weight_buffer_0_addr_9 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_9_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_9"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:53 %weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_9"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:65 %weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_12"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:81 %weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_16"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:94 %add_ln38_20 = add i10 %empty_190, i10 20

]]></Node>
<StgValue><ssdm name="add_ln38_20"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:95 %add_ln38_20_cast = zext i10 %add_ln38_20

]]></Node>
<StgValue><ssdm name="add_ln38_20_cast"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:96 %weight_buffer_0_addr_20 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_20_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_20"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:97 %weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_20"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:116 %select_ln38_4 = select i1 %icmp_ln40, i3 3, i3 %empty_188

]]></Node>
<StgValue><ssdm name="select_ln38_4"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc63:117 %select_ln38_5 = select i1 %icmp_ln40, i4 4, i4 %empty_189

]]></Node>
<StgValue><ssdm name="select_ln38_5"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="3">
<![CDATA[
for.inc63:133 %zext_ln40_1 = zext i3 %indvars_iv_next158_dup

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc63:152 %p_mid121 = xor i3 %select_ln38, i3 4

]]></Node>
<StgValue><ssdm name="p_mid121"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc63:153 %select_ln40_4 = select i1 %and_ln38, i3 %p_mid121, i3 %select_ln38_4

]]></Node>
<StgValue><ssdm name="select_ln40_4"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="3">
<![CDATA[
for.inc63:154 %zext_ln55_8 = zext i3 %select_ln40_4

]]></Node>
<StgValue><ssdm name="zext_ln55_8"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:155 %add_ln55_12 = add i10 %add_ln55_5, i10 %zext_ln55_8

]]></Node>
<StgValue><ssdm name="add_ln55_12"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="10">
<![CDATA[
for.inc63:156 %trunc_ln55_3 = trunc i10 %add_ln55_12

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc63:157 %p_shl7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_3, i7 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc63:158 %p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_12, i1 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="11">
<![CDATA[
for.inc63:159 %zext_ln55_9 = zext i11 %p_shl8

]]></Node>
<StgValue><ssdm name="zext_ln55_9"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:160 %add_ln55_13 = add i16 %p_shl7, i16 %zext_ln55_9

]]></Node>
<StgValue><ssdm name="add_ln55_13"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="and_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc63:161 %p_mid123 = add i4 %zext_ln40_1, i4 4

]]></Node>
<StgValue><ssdm name="p_mid123"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc63:162 %select_ln40_5 = select i1 %and_ln38, i4 %p_mid123, i4 %select_ln38_5

]]></Node>
<StgValue><ssdm name="select_ln40_5"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="4">
<![CDATA[
for.inc63:163 %zext_ln55_10 = zext i4 %select_ln40_5

]]></Node>
<StgValue><ssdm name="zext_ln55_10"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:164 %add_ln55_14 = add i10 %add_ln55_5, i10 %zext_ln55_10

]]></Node>
<StgValue><ssdm name="add_ln55_14"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="10">
<![CDATA[
for.inc63:165 %trunc_ln55_4 = trunc i10 %add_ln55_14

]]></Node>
<StgValue><ssdm name="trunc_ln55_4"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc63:166 %p_shl9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln55_4, i7 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc63:167 %p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln55_14, i1 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="11">
<![CDATA[
for.inc63:168 %zext_ln55_11 = zext i11 %p_shl

]]></Node>
<StgValue><ssdm name="zext_ln55_11"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:169 %add_ln55_15 = add i16 %p_shl9, i16 %zext_ln55_11

]]></Node>
<StgValue><ssdm name="add_ln55_15"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:187 %add_ln55_19 = add i16 %add_ln55_13, i16 %zext_ln55_12

]]></Node>
<StgValue><ssdm name="add_ln55_19"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:188 %zext_ln55_16 = zext i16 %add_ln55_19

]]></Node>
<StgValue><ssdm name="zext_ln55_16"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:189 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_264 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_264"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:196 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_269 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_269"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:208 %tmp_2 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:229 %add_ln55_25 = add i16 %add_ln55_13, i16 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="add_ln55_25"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:230 %zext_ln55_22 = zext i16 %add_ln55_25

]]></Node>
<StgValue><ssdm name="zext_ln55_22"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:231 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_276 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_276"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:238 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_281 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_281"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:319 %mul_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:362 %tmp_12 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:371 %mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_130_2"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:378 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_329 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_310

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_329"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:379 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_330 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_315

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_330"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:380 %tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_329, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_330, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:387 %mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:392 %mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_252_1"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:399 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_337 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_299

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_337"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:400 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_338 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_304

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_338"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:401 %tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_337, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_338, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:410 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_341 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_264

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_341"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:411 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_342 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_269

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_342"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:415 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_343 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_276

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_343"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:416 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_344 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_281

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_344"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:463 %tmp_51 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:468 %mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:497 %tmp_57 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:498 %mul_1_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:500 %mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:504 %mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:529 %tmp_77 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:532 %mul_2_5 = fmul i32 %weight_buffer_0_load_2, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:560 %mul_2_1 = fmul i32 %weight_buffer_0_load_5, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:562 %mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:566 %mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="503" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:53 %weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_9"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:66 %add_ln38_13 = add i10 %empty_190, i10 13

]]></Node>
<StgValue><ssdm name="add_ln38_13"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:67 %add_ln38_13_cast = zext i10 %add_ln38_13

]]></Node>
<StgValue><ssdm name="add_ln38_13_cast"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:68 %weight_buffer_0_addr_13 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_13_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_13"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:69 %weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_13"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:82 %add_ln38_17 = add i10 %empty_190, i10 17

]]></Node>
<StgValue><ssdm name="add_ln38_17"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:83 %add_ln38_17_cast = zext i10 %add_ln38_17

]]></Node>
<StgValue><ssdm name="add_ln38_17_cast"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:84 %weight_buffer_0_addr_17 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_17_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_17"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:85 %weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_17"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:97 %weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_20"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:208 %tmp_2 = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:268 %add_ln55_30 = add i16 %add_ln55_13, i16 %zext_ln55_24

]]></Node>
<StgValue><ssdm name="add_ln55_30"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:269 %zext_ln55_28 = zext i16 %add_ln55_30

]]></Node>
<StgValue><ssdm name="zext_ln55_28"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:270 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_288 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_288"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:277 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_293 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_293"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:332 %add_ln55_41 = add i16 %add_ln55_11, i16 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="add_ln55_41"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:333 %zext_ln55_41 = zext i16 %add_ln55_41

]]></Node>
<StgValue><ssdm name="zext_ln55_41"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:334 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_311 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_41

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_311"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:343 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_316 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_41

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_316"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:352 %mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:362 %tmp_12 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:371 %mul_130_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_130_2"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:387 %mul_9 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:392 %mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_252_1"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:404 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_339 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_311

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_339"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:405 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_340 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_316

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_340"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:410 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_341 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_264

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_341"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:411 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_342 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_269

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_342"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:412 %tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_341, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_342, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:415 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_343 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_276

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_343"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:416 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_344 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_281

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_344"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:417 %tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_343, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_344, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:420 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_345 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_288

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_345"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:421 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_346 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_293

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_346"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:463 %tmp_51 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:468 %mul_1_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:497 %tmp_57 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:500 %mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:504 %mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:506 %mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:529 %tmp_77 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:561 %tmp_82 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:562 %mul_2_1_1 = fmul i32 %weight_buffer_0_load_6, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:564 %mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:566 %mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:568 %mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="551" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:69 %weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_13"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:70 %add_ln38_14 = add i10 %empty_190, i10 14

]]></Node>
<StgValue><ssdm name="add_ln38_14"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:71 %add_ln38_14_cast = zext i10 %add_ln38_14

]]></Node>
<StgValue><ssdm name="add_ln38_14_cast"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:72 %weight_buffer_0_addr_14 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_14_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_14"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:73 %weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_14"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:85 %weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_17"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:98 %add_ln38_21 = add i10 %empty_190, i10 21

]]></Node>
<StgValue><ssdm name="add_ln38_21"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:99 %add_ln38_21_cast = zext i10 %add_ln38_21

]]></Node>
<StgValue><ssdm name="add_ln38_21_cast"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:100 %weight_buffer_0_addr_21 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_21_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_21"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:101 %weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_21"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:190 %add_ln55_20 = add i16 %add_ln55_15, i16 %zext_ln55_12

]]></Node>
<StgValue><ssdm name="add_ln55_20"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:191 %zext_ln55_17 = zext i16 %add_ln55_20

]]></Node>
<StgValue><ssdm name="zext_ln55_17"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:192 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_265 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_17

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_265"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:197 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_270 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_17

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_270"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:245 %tmp_4 = fadd i32 %tmp_2, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:302 %add_ln55_36 = add i16 %add_ln55_13, i16 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="add_ln55_36"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:303 %zext_ln55_35 = zext i16 %add_ln55_36

]]></Node>
<StgValue><ssdm name="zext_ln55_35"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:304 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_300 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_35

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_300"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:311 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_305 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_35

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_305"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:352 %mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:362 %tmp_12 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:376 %mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_130_3"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:388 %tmp_22 = fadd i32 %mul_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:392 %mul_252_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_252_1"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:397 %mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_252_2"/></StgValue>
</operation>

<operation id="576" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:404 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_339 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_311

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_339"/></StgValue>
</operation>

<operation id="577" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:405 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_340 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_316

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_340"/></StgValue>
</operation>

<operation id="578" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:406 %tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_339, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_340, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="579" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:413 %mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="580" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:420 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_345 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_288

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_345"/></StgValue>
</operation>

<operation id="581" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:421 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_346 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_293

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_346"/></StgValue>
</operation>

<operation id="582" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:422 %tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_345, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_346, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:425 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_347 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_300

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_347"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:426 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_348 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_305

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_348"/></StgValue>
</operation>

<operation id="585" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:436 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_351 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_265

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_351"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:437 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_352 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_270

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_352"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:465 %tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:497 %tmp_57 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:500 %mul_1_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:504 %mul_1_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:506 %mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:512 %mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:529 %tmp_77 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:561 %tmp_82 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:564 %mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:566 %mul_2_2 = fmul i32 %weight_buffer_0_load_10, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:568 %mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="600" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:73 %weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_14"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:86 %add_ln38_18 = add i10 %empty_190, i10 18

]]></Node>
<StgValue><ssdm name="add_ln38_18"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:87 %add_ln38_18_cast = zext i10 %add_ln38_18

]]></Node>
<StgValue><ssdm name="add_ln38_18_cast"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:88 %weight_buffer_0_addr_18 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_18_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_18"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:89 %weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_18"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:101 %weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_21"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:102 %add_ln38_22 = add i10 %empty_190, i10 22

]]></Node>
<StgValue><ssdm name="add_ln38_22"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:103 %add_ln38_22_cast = zext i10 %add_ln38_22

]]></Node>
<StgValue><ssdm name="add_ln38_22_cast"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:104 %weight_buffer_0_addr_22 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_22_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_22"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:105 %weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_22"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:232 %add_ln55_26 = add i16 %add_ln55_15, i16 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="add_ln55_26"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:233 %zext_ln55_23 = zext i16 %add_ln55_26

]]></Node>
<StgValue><ssdm name="zext_ln55_23"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:234 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_277 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_23

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_277"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:239 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_282 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_23

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_282"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:245 %tmp_4 = fadd i32 %tmp_2, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:271 %add_ln55_31 = add i16 %add_ln55_15, i16 %zext_ln55_24

]]></Node>
<StgValue><ssdm name="add_ln55_31"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:272 %zext_ln55_29 = zext i16 %add_ln55_31

]]></Node>
<StgValue><ssdm name="zext_ln55_29"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:273 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_289 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_289"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:278 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_294 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_294"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:352 %mul_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:362 %tmp_12 = fadd i32 %mul_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:376 %mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_130_3"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:388 %tmp_22 = fadd i32 %mul_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:397 %mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_252_2"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:413 %mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:418 %mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:425 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_347 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_300

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_347"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:426 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_348 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_305

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_348"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:427 %tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_347, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_348, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:436 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_351 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_265

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_351"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:437 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_352 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_270

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_352"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:438 %tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_351, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_352, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:441 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_353 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_277

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_353"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:442 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_354 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_282

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_354"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:446 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_355 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_289

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_355"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:447 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_356 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_294

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_356"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:465 %tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:497 %tmp_57 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:502 %mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:505 %tmp_62 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:506 %mul_1_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:508 %mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:512 %mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:531 %tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:561 %tmp_82 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:564 %mul_2_1_2 = fmul i32 %weight_buffer_0_load_7, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:567 %tmp_87 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:568 %mul_2_2_1 = fmul i32 %weight_buffer_0_load_11, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:572 %mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="651" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:89 %weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_18"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:90 %add_ln38_19 = add i10 %empty_190, i10 19

]]></Node>
<StgValue><ssdm name="add_ln38_19"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:91 %add_ln38_19_cast = zext i10 %add_ln38_19

]]></Node>
<StgValue><ssdm name="add_ln38_19_cast"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:92 %weight_buffer_0_addr_19 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_19_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_19"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:93 %weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_19"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:105 %weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_22"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:106 %add_ln38_23 = add i10 %empty_190, i10 23

]]></Node>
<StgValue><ssdm name="add_ln38_23"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:107 %add_ln38_23_cast = zext i10 %add_ln38_23

]]></Node>
<StgValue><ssdm name="add_ln38_23_cast"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:108 %weight_buffer_0_addr_23 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_23_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_23"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:109 %weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_23"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:110 %add_ln38_24 = add i10 %empty_190, i10 24

]]></Node>
<StgValue><ssdm name="add_ln38_24"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:245 %tmp_4 = fadd i32 %tmp_2, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:305 %add_ln55_37 = add i16 %add_ln55_15, i16 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="add_ln55_37"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:306 %zext_ln55_36 = zext i16 %add_ln55_37

]]></Node>
<StgValue><ssdm name="zext_ln55_36"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:307 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_301 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_36

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_301"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:312 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_306 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_36

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_306"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:335 %add_ln55_42 = add i16 %add_ln55_13, i16 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="add_ln55_42"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:336 %zext_ln55_42 = zext i16 %add_ln55_42

]]></Node>
<StgValue><ssdm name="zext_ln55_42"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:337 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_312 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_312"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:344 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_317 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_317"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:367 %tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:376 %mul_130_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_130_3"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:388 %tmp_22 = fadd i32 %mul_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:397 %mul_252_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_252_2"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:413 %mul_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:418 %mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:430 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_349 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_312

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_349"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:431 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_350 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_317

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_350"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:439 %mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:441 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_353 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_277

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_353"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:442 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_354 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_282

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_354"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:443 %tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_353, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_354, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:446 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_355 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_289

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_355"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:447 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_356 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_294

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_356"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:448 %tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_355, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_356, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:451 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_357 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_301

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_357"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:452 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_358 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_306

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_358"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:465 %tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:499 %tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:502 %mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:505 %tmp_62 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:508 %mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="694" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:512 %mul_1_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="695" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:514 %mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="696" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:531 %tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="697" st_id="13" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="698" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:561 %tmp_82 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="699" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:567 %tmp_87 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="700" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:570 %mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>

<operation id="701" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:572 %mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="702" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:574 %mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="703" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:93 %weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_19"/></StgValue>
</operation>

<operation id="704" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:109 %weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_23"/></StgValue>
</operation>

<operation id="705" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:111 %add_ln38_24_cast = zext i10 %add_ln38_24

]]></Node>
<StgValue><ssdm name="add_ln38_24_cast"/></StgValue>
</operation>

<operation id="706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:112 %weight_buffer_0_addr_24 = getelementptr i32 %weight_buffer_0, i64 0, i64 %add_ln38_24_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_24"/></StgValue>
</operation>

<operation id="707" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:113 %weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_24"/></StgValue>
</operation>

<operation id="708" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:245 %tmp_4 = fadd i32 %tmp_2, i32 %mul_s

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="709" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:367 %tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="710" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:381 %mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_130_4"/></StgValue>
</operation>

<operation id="711" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:388 %tmp_22 = fadd i32 %mul_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="712" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:402 %mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_252_3"/></StgValue>
</operation>

<operation id="713" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:414 %tmp_32 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="714" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:418 %mul_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="715" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:430 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_349 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_312

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_349"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:431 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_350 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_317

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_350"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:432 %tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_349, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_350, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:439 %mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:451 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_357 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_301

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_357"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:452 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_358 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_306

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_358"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:453 %tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_357, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_358, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:465 %tmp_52 = fadd i32 %tmp_51, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:471 %urem_ln55 = urem i9 %add_ln53_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="9">
<![CDATA[
for.inc63:472 %zext_ln55_45 = zext i9 %urem_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_45"/></StgValue>
</operation>

<operation id="725" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:473 %add_ln55_44 = add i16 %add_ln55_7, i16 %zext_ln55_45

]]></Node>
<StgValue><ssdm name="add_ln55_44"/></StgValue>
</operation>

<operation id="726" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:474 %zext_ln55_46 = zext i16 %add_ln55_44

]]></Node>
<StgValue><ssdm name="zext_ln55_46"/></StgValue>
</operation>

<operation id="727" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:475 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_361 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_46

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_361"/></StgValue>
</operation>

<operation id="728" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:476 %add_ln55_45 = add i16 %add_ln55_9, i16 %zext_ln55_45

]]></Node>
<StgValue><ssdm name="add_ln55_45"/></StgValue>
</operation>

<operation id="729" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:477 %zext_ln55_47 = zext i16 %add_ln55_45

]]></Node>
<StgValue><ssdm name="zext_ln55_47"/></StgValue>
</operation>

<operation id="730" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:478 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_362 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_47

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_362"/></StgValue>
</operation>

<operation id="731" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:488 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_366 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_46

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_366"/></StgValue>
</operation>

<operation id="732" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:489 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_367 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_47

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_367"/></StgValue>
</operation>

<operation id="733" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:499 %tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="734" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:502 %mul_1_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="735" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:505 %tmp_62 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="736" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:508 %mul_1_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="737" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:513 %tmp_67 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="738" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:514 %mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="739" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:520 %mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="740" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:531 %tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:563 %tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:567 %tmp_87 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:570 %mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:572 %mul_2_3 = fmul i32 %weight_buffer_0_load_15, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:574 %mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:578 %mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:584 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_381 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_361

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_381"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:585 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_382 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_366

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_382"/></StgValue>
</operation>

<operation id="750" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:591 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_383 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_362

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_383"/></StgValue>
</operation>

<operation id="751" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:592 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_384 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_367

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_384"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="752" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:113 %weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_24"/></StgValue>
</operation>

<operation id="753" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:286 %tmp_6 = fadd i32 %tmp_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="754" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:367 %tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:381 %mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_130_4"/></StgValue>
</operation>

<operation id="756" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:393 %tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="757" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:402 %mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_252_3"/></StgValue>
</operation>

<operation id="758" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:414 %tmp_32 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="759" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:423 %mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="760" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:439 %mul_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="761" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:444 %mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="762" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:467 %tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="763" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:479 %add_ln55_46 = add i16 %add_ln55_11, i16 %zext_ln55_45

]]></Node>
<StgValue><ssdm name="add_ln55_46"/></StgValue>
</operation>

<operation id="764" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:480 %zext_ln55_48 = zext i16 %add_ln55_46

]]></Node>
<StgValue><ssdm name="zext_ln55_48"/></StgValue>
</operation>

<operation id="765" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:481 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_363 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_48

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_363"/></StgValue>
</operation>

<operation id="766" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:490 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_368 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_48

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_368"/></StgValue>
</operation>

<operation id="767" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:499 %tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="768" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:505 %tmp_62 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="769" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:510 %mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="770" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:513 %tmp_67 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="771" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:514 %mul_1_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="772" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:516 %mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="773" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:520 %mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="774" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:531 %tmp_78 = fadd i32 %tmp_77, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="775" st_id="15" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc63:535 %urem_ln55_1 = urem i9 %add_ln53_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln55_1"/></StgValue>
</operation>

<operation id="776" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="9">
<![CDATA[
for.inc63:536 %zext_ln55_52 = zext i9 %urem_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_52"/></StgValue>
</operation>

<operation id="777" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:537 %add_ln55_49 = add i16 %add_ln55_7, i16 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="add_ln55_49"/></StgValue>
</operation>

<operation id="778" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:538 %zext_ln55_53 = zext i16 %add_ln55_49

]]></Node>
<StgValue><ssdm name="zext_ln55_53"/></StgValue>
</operation>

<operation id="779" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:539 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_371 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_53

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_371"/></StgValue>
</operation>

<operation id="780" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:552 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_376 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_53

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_376"/></StgValue>
</operation>

<operation id="781" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:563 %tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="782" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:567 %tmp_87 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="783" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:570 %mul_2_2_2 = fmul i32 %weight_buffer_0_load_12, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>

<operation id="784" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:573 %tmp_92 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="785" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:574 %mul_2_3_1 = fmul i32 %weight_buffer_0_load_16, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_2_3_1"/></StgValue>
</operation>

<operation id="786" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:578 %mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="787" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:584 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_381 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_361

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_381"/></StgValue>
</operation>

<operation id="788" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:585 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_382 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_366

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_382"/></StgValue>
</operation>

<operation id="789" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:586 %tmp_100 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_381, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_382, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="790" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:591 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_383 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_362

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_383"/></StgValue>
</operation>

<operation id="791" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:592 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_384 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_367

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_384"/></StgValue>
</operation>

<operation id="792" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:593 %tmp_101 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_383, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_384, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="793" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:598 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_385 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_363

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_385"/></StgValue>
</operation>

<operation id="794" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:599 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_386 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_368

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_386"/></StgValue>
</operation>

<operation id="795" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:619 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_391 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_371

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_391"/></StgValue>
</operation>

<operation id="796" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:620 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_392 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_376

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_392"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="797" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:286 %tmp_6 = fadd i32 %tmp_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="798" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:338 %add_ln55_43 = add i16 %add_ln55_15, i16 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="add_ln55_43"/></StgValue>
</operation>

<operation id="799" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:339 %zext_ln55_43 = zext i16 %add_ln55_43

]]></Node>
<StgValue><ssdm name="zext_ln55_43"/></StgValue>
</operation>

<operation id="800" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:340 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_313 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_43

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_313"/></StgValue>
</operation>

<operation id="801" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:345 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_318 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_43

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_318"/></StgValue>
</operation>

<operation id="802" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:367 %tmp_14 = fadd i32 %tmp_12, i32 %mul_130_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="803" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:381 %mul_130_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_130_4"/></StgValue>
</operation>

<operation id="804" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:393 %tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="805" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:402 %mul_252_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="mul_252_3"/></StgValue>
</operation>

<operation id="806" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:414 %tmp_32 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="807" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:423 %mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="808" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:440 %tmp_42 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:444 %mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:456 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_359 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_313

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_359"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:457 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_360 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_318

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_360"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:467 %tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:482 %add_ln55_47 = add i16 %add_ln55_13, i16 %zext_ln55_45

]]></Node>
<StgValue><ssdm name="add_ln55_47"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:485 %add_ln55_48 = add i16 %add_ln55_15, i16 %zext_ln55_45

]]></Node>
<StgValue><ssdm name="add_ln55_48"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:499 %tmp_58 = fadd i32 %tmp_57, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:507 %tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:510 %mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:513 %tmp_67 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:516 %mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:520 %mul_1_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="821" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:522 %mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="822" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:533 %tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="823" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:540 %add_ln55_50 = add i16 %add_ln55_9, i16 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="add_ln55_50"/></StgValue>
</operation>

<operation id="824" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:541 %zext_ln55_54 = zext i16 %add_ln55_50

]]></Node>
<StgValue><ssdm name="zext_ln55_54"/></StgValue>
</operation>

<operation id="825" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:542 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_372 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_54

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_372"/></StgValue>
</operation>

<operation id="826" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:543 %add_ln55_51 = add i16 %add_ln55_11, i16 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="add_ln55_51"/></StgValue>
</operation>

<operation id="827" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:546 %add_ln55_52 = add i16 %add_ln55_13, i16 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="add_ln55_52"/></StgValue>
</operation>

<operation id="828" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc63:549 %add_ln55_53 = add i16 %add_ln55_15, i16 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="add_ln55_53"/></StgValue>
</operation>

<operation id="829" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:553 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_377 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_54

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_377"/></StgValue>
</operation>

<operation id="830" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:563 %tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="831" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:569 %tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:573 %tmp_92 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:578 %mul_2_4 = fmul i32 %weight_buffer_0_load_20, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:587 %mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="835" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:589 %mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="836" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:596 %mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul_2_1_3"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:598 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_385 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_363

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_385"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:599 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_386 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_368

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_386"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:600 %tmp_102 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_385, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_386, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:619 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_391 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_371

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_391"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:620 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_392 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_376

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_392"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:621 %tmp_105 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_391, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_392, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:624 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_393 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_372

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_393"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:625 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_394 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_377

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_394"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="845" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:286 %tmp_6 = fadd i32 %tmp_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="846" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:372 %tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="847" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:393 %tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="848" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:414 %tmp_32 = fadd i32 %mul_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="849" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:423 %mul_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="850" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:440 %tmp_42 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="851" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:444 %mul_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="852" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:456 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_359 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_313

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_359"/></StgValue>
</operation>

<operation id="853" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:457 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_360 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_318

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_360"/></StgValue>
</operation>

<operation id="854" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:458 %tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_359, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_360, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="855" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:467 %tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="856" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:483 %zext_ln55_49 = zext i16 %add_ln55_47

]]></Node>
<StgValue><ssdm name="zext_ln55_49"/></StgValue>
</operation>

<operation id="857" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:484 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_364 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_49

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_364"/></StgValue>
</operation>

<operation id="858" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:491 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_369 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_49

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_369"/></StgValue>
</operation>

<operation id="859" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:501 %tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="860" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:507 %tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="861" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:510 %mul_1_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="862" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:513 %tmp_67 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="863" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:516 %mul_1_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="864" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:521 %tmp_72 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="865" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:522 %mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="866" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:533 %tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="867" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:544 %zext_ln55_55 = zext i16 %add_ln55_51

]]></Node>
<StgValue><ssdm name="zext_ln55_55"/></StgValue>
</operation>

<operation id="868" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:545 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_373 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_55

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_373"/></StgValue>
</operation>

<operation id="869" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:554 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_378 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_55

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_378"/></StgValue>
</operation>

<operation id="870" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:563 %tmp_83 = fadd i32 %tmp_82, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="871" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:569 %tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="872" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:573 %tmp_92 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="873" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:576 %mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="874" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:579 %tmp_97 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="875" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:580 %mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_2_4_1"/></StgValue>
</operation>

<operation id="876" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:587 %mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="877" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:589 %mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="878" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:594 %mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="879" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:596 %mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul_2_1_3"/></StgValue>
</operation>

<operation id="880" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:605 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_387 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_364

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_387"/></StgValue>
</operation>

<operation id="881" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:606 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_388 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_369

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_388"/></StgValue>
</operation>

<operation id="882" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:622 %mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105

]]></Node>
<StgValue><ssdm name="mul_2_7"/></StgValue>
</operation>

<operation id="883" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:624 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_393 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_372

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_393"/></StgValue>
</operation>

<operation id="884" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:625 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_394 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_377

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_394"/></StgValue>
</operation>

<operation id="885" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:626 %tmp_106 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_393, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_394, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="886" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:629 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_395 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_373

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_395"/></StgValue>
</operation>

<operation id="887" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:630 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_396 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_378

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_396"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="888" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:286 %tmp_6 = fadd i32 %tmp_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="889" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:372 %tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="890" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:393 %tmp_24 = fadd i32 %tmp_22, i32 %mul_252_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="891" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:407 %mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_252_4"/></StgValue>
</operation>

<operation id="892" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:419 %tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="893" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:428 %mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="894" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:440 %tmp_42 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="895" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:467 %tmp_53 = fadd i32 %tmp_52, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="896" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:486 %zext_ln55_50 = zext i16 %add_ln55_48

]]></Node>
<StgValue><ssdm name="zext_ln55_50"/></StgValue>
</operation>

<operation id="897" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:487 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_365 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_50

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_365"/></StgValue>
</operation>

<operation id="898" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:492 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_370 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_50

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_370"/></StgValue>
</operation>

<operation id="899" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:501 %tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="900" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:507 %tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="901" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:515 %tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="902" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:521 %tmp_72 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="903" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:522 %mul_1_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="904" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:533 %tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="905" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:547 %zext_ln55_56 = zext i16 %add_ln55_52

]]></Node>
<StgValue><ssdm name="zext_ln55_56"/></StgValue>
</operation>

<operation id="906" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:548 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_374 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_56

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_374"/></StgValue>
</operation>

<operation id="907" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:555 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_379 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_56

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_379"/></StgValue>
</operation>

<operation id="908" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:565 %tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="909" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:569 %tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="910" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:573 %tmp_92 = fadd i32 %mul_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="911" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:576 %mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="912" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:579 %tmp_97 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="913" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:580 %mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_2_4_1"/></StgValue>
</operation>

<operation id="914" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:587 %mul_1_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="915" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:589 %mul_2_6 = fmul i32 %weight_buffer_0_load_3, i32 %tmp_100

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="916" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:594 %mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="917" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:596 %mul_2_1_3 = fmul i32 %weight_buffer_0_load_8, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul_2_1_3"/></StgValue>
</operation>

<operation id="918" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:603 %mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="mul_2_2_3"/></StgValue>
</operation>

<operation id="919" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:605 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_387 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_364

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_387"/></StgValue>
</operation>

<operation id="920" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:606 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_388 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_369

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_388"/></StgValue>
</operation>

<operation id="921" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:607 %tmp_103 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_387, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_388, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="922" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:612 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_389 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_365

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_389"/></StgValue>
</operation>

<operation id="923" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:613 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_390 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_370

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_390"/></StgValue>
</operation>

<operation id="924" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:622 %mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105

]]></Node>
<StgValue><ssdm name="mul_2_7"/></StgValue>
</operation>

<operation id="925" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:627 %mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="mul_2_1_4"/></StgValue>
</operation>

<operation id="926" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:629 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_395 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_373

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_395"/></StgValue>
</operation>

<operation id="927" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:630 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_396 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_378

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_396"/></StgValue>
</operation>

<operation id="928" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:631 %tmp_107 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_395, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_396, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="929" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:634 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_397 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_374

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_397"/></StgValue>
</operation>

<operation id="930" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:635 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_398 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_379

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_398"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="931" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:320 %tmp_8 = fadd i32 %tmp_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="932" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:372 %tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="933" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:398 %tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="934" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:407 %mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_252_4"/></StgValue>
</operation>

<operation id="935" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:419 %tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="936" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:428 %mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="937" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:440 %tmp_42 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="938" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:449 %mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="939" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:469 %tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="940" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:501 %tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="941" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:507 %tmp_63 = fadd i32 %tmp_62, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="942" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:515 %tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="943" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:518 %mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="944" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:521 %tmp_72 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="945" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:524 %mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="946" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:533 %tmp_79 = fadd i32 %tmp_78, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="947" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="16">
<![CDATA[
for.inc63:550 %zext_ln55_57 = zext i16 %add_ln55_53

]]></Node>
<StgValue><ssdm name="zext_ln55_57"/></StgValue>
</operation>

<operation id="948" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:551 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_375 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln55_57

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_375"/></StgValue>
</operation>

<operation id="949" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:556 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_380 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln55_57

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_380"/></StgValue>
</operation>

<operation id="950" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:565 %tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="951" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:569 %tmp_88 = fadd i32 %tmp_87, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="952" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:575 %tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="953" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:576 %mul_2_3_2 = fmul i32 %weight_buffer_0_load_17, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_2_3_2"/></StgValue>
</operation>

<operation id="954" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:579 %tmp_97 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="955" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:580 %mul_2_4_1 = fmul i32 %weight_buffer_0_load_21, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_2_4_1"/></StgValue>
</operation>

<operation id="956" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:582 %mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_2_4_2"/></StgValue>
</operation>

<operation id="957" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:594 %mul_1_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_101

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="958" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:603 %mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="mul_2_2_3"/></StgValue>
</operation>

<operation id="959" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:612 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_389 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_365

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_389"/></StgValue>
</operation>

<operation id="960" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:613 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_390 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_370

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_390"/></StgValue>
</operation>

<operation id="961" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:614 %tmp_104 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_389, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_390, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="962" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:622 %mul_2_7 = fmul i32 %weight_buffer_0_load_4, i32 %tmp_105

]]></Node>
<StgValue><ssdm name="mul_2_7"/></StgValue>
</operation>

<operation id="963" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:627 %mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="mul_2_1_4"/></StgValue>
</operation>

<operation id="964" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:634 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_397 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_374

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_397"/></StgValue>
</operation>

<operation id="965" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:635 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_398 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_379

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_398"/></StgValue>
</operation>

<operation id="966" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:636 %tmp_108 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_397, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_398, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="967" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:639 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_399 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_375

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_399"/></StgValue>
</operation>

<operation id="968" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:640 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_400 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_380

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_400"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="969" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:320 %tmp_8 = fadd i32 %tmp_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="970" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:372 %tmp_16 = fadd i32 %tmp_14, i32 %mul_130_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="971" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:398 %tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="972" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:407 %mul_252_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="mul_252_4"/></StgValue>
</operation>

<operation id="973" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:419 %tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="974" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:428 %mul_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="975" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:433 %mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="976" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:445 %tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="977" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:449 %mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="978" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:469 %tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="979" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:501 %tmp_59 = fadd i32 %tmp_58, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="980" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:509 %tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="981" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:515 %tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="982" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:518 %mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="983" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:521 %tmp_72 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="984" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:524 %mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="985" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:565 %tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="986" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:571 %tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="987" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:575 %tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="988" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:579 %tmp_97 = fadd i32 %mul_2_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="989" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:582 %mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_2_4_2"/></StgValue>
</operation>

<operation id="990" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:590 %tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="991" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:601 %mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="992" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:603 %mul_2_2_3 = fmul i32 %weight_buffer_0_load_13, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="mul_2_2_3"/></StgValue>
</operation>

<operation id="993" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:610 %mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103

]]></Node>
<StgValue><ssdm name="mul_2_3_3"/></StgValue>
</operation>

<operation id="994" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:627 %mul_2_1_4 = fmul i32 %weight_buffer_0_load_9, i32 %tmp_106

]]></Node>
<StgValue><ssdm name="mul_2_1_4"/></StgValue>
</operation>

<operation id="995" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:632 %mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="mul_2_2_4"/></StgValue>
</operation>

<operation id="996" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:639 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_399 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_375

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_399"/></StgValue>
</operation>

<operation id="997" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
for.inc63:640 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_400 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_380

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_400"/></StgValue>
</operation>

<operation id="998" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:641 %tmp_109 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_399, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_400, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="999" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc63:199 %tmp_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln40_1, i7 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1000" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:200 %tmp_134_cast = zext i10 %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="1001" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:201 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_10"/></StgValue>
</operation>

<operation id="1002" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:202 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_11"/></StgValue>
</operation>

<operation id="1003" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc63:210 %add_ln55 = add i7 %trunc_ln42, i7 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="1004" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc63:211 %tmp_115 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln40_1, i7 %add_ln55

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1005" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:212 %tmp_135_cast = zext i10 %tmp_115

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="1006" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:213 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_12"/></StgValue>
</operation>

<operation id="1007" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:214 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_13"/></StgValue>
</operation>

<operation id="1008" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:320 %tmp_8 = fadd i32 %tmp_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1009" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:354 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_16 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_16"/></StgValue>
</operation>

<operation id="1010" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:355 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_17 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_17"/></StgValue>
</operation>

<operation id="1011" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:377 %tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1012" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:398 %tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1013" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:419 %tmp_34 = fadd i32 %tmp_32, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1014" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:433 %mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="1015" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:445 %tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1016" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:449 %mul_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="1017" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:454 %mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="1018" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:469 %tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1019" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:503 %tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1020" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:509 %tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1021" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:515 %tmp_68 = fadd i32 %tmp_67, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1022" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:518 %mul_1_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="1023" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:523 %tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1024" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:524 %mul_1_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="1025" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:526 %mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="1026" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:565 %tmp_84 = fadd i32 %tmp_83, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1027" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:571 %tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1028" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:575 %tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1029" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:581 %tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1030" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:582 %mul_2_4_2 = fmul i32 %weight_buffer_0_load_22, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_2_4_2"/></StgValue>
</operation>

<operation id="1031" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:590 %tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1032" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:601 %mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="1033" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:608 %mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="1034" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:610 %mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103

]]></Node>
<StgValue><ssdm name="mul_2_3_3"/></StgValue>
</operation>

<operation id="1035" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:617 %mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="mul_2_4_3"/></StgValue>
</operation>

<operation id="1036" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:632 %mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="mul_2_2_4"/></StgValue>
</operation>

<operation id="1037" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:644 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_18 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_18"/></StgValue>
</operation>

<operation id="1038" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:645 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_19 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1039" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc63:248 %add_ln55_2 = add i7 %trunc_ln42, i7 2

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="1040" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc63:249 %tmp_117 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln40_1, i7 %add_ln55_2

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1041" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
for.inc63:250 %tmp_136_cast = zext i10 %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="1042" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:251 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_14"/></StgValue>
</operation>

<operation id="1043" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63:252 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_15"/></StgValue>
</operation>

<operation id="1044" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:320 %tmp_8 = fadd i32 %tmp_6, i32 %mul_6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1045" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:354 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_16 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_16"/></StgValue>
</operation>

<operation id="1046" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:355 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_17 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_17"/></StgValue>
</operation>

<operation id="1047" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:356 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_16, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_17, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1048" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:377 %tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1049" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:398 %tmp_26 = fadd i32 %tmp_24, i32 %mul_252_2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1050" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:424 %tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1051" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:433 %mul_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="1052" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:445 %tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1053" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:454 %mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="1054" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:459 %mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="1055" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:469 %tmp_54 = fadd i32 %tmp_53, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1056" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:503 %tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1057" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:509 %tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1058" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:517 %tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1059" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:523 %tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1060" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:526 %mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="1061" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:571 %tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1062" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:575 %tmp_93 = fadd i32 %tmp_92, i32 %mul_2_3_1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1063" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:581 %tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1064" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:590 %tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1065" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:597 %tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1066" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:601 %mul_1_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_102

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="1067" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:608 %mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="1068" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:610 %mul_2_3_3 = fmul i32 %weight_buffer_0_load_18, i32 %tmp_103

]]></Node>
<StgValue><ssdm name="mul_2_3_3"/></StgValue>
</operation>

<operation id="1069" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:615 %mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="1070" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:617 %mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="mul_2_4_3"/></StgValue>
</operation>

<operation id="1071" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:632 %mul_2_2_4 = fmul i32 %weight_buffer_0_load_14, i32 %tmp_107

]]></Node>
<StgValue><ssdm name="mul_2_2_4"/></StgValue>
</operation>

<operation id="1072" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:637 %mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="mul_2_3_4"/></StgValue>
</operation>

<operation id="1073" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:642 %mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109

]]></Node>
<StgValue><ssdm name="mul_2_4_4"/></StgValue>
</operation>

<operation id="1074" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:644 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_18 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_18"/></StgValue>
</operation>

<operation id="1075" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:645 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_19 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_19"/></StgValue>
</operation>

<operation id="1076" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:646 %tmp_111 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_18, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_19, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1077" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:652 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_20 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_20"/></StgValue>
</operation>

<operation id="1078" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:653 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_21 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1079" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:353 %tmp_10 = fadd i32 %tmp_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1080" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:377 %tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1081" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:403 %tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1082" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:424 %tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1083" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:445 %tmp_44 = fadd i32 %tmp_42, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1084" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:454 %mul_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="1085" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:459 %mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="1086" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:503 %tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1087" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:509 %tmp_64 = fadd i32 %tmp_63, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1088" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:517 %tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1089" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:523 %tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1090" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:526 %mul_1_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="1091" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:571 %tmp_89 = fadd i32 %tmp_88, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1092" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:577 %tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1093" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:581 %tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1094" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:588 %tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1095" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:590 %tmp_56 = fadd i32 %tmp_79, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1096" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:597 %tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1097" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:608 %mul_1_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_103

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="1098" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:615 %mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="1099" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:617 %mul_2_4_3 = fmul i32 %weight_buffer_0_load_23, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="mul_2_4_3"/></StgValue>
</operation>

<operation id="1100" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:637 %mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="mul_2_3_4"/></StgValue>
</operation>

<operation id="1101" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:642 %mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109

]]></Node>
<StgValue><ssdm name="mul_2_4_4"/></StgValue>
</operation>

<operation id="1102" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:652 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_20 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_20"/></StgValue>
</operation>

<operation id="1103" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="10">
<![CDATA[
for.inc63:653 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_21 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_21"/></StgValue>
</operation>

<operation id="1104" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc63:654 %tmp_112 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_20, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_21, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1105" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:353 %tmp_10 = fadd i32 %tmp_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1106" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:377 %tmp_18 = fadd i32 %tmp_16, i32 %mul_130_3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1107" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:403 %tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1108" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:424 %tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1109" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:450 %tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1110" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:459 %mul_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="1111" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:503 %tmp_60 = fadd i32 %tmp_59, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1112" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:511 %tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1113" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:517 %tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1114" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:523 %tmp_73 = fadd i32 %tmp_72, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1115" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:577 %tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1116" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:581 %tmp_98 = fadd i32 %tmp_97, i32 %mul_2_4_1

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1117" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:588 %tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1118" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:597 %tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1119" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:604 %tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1120" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:615 %mul_1_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_104

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="1121" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:623 %tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1122" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:637 %mul_2_3_4 = fmul i32 %weight_buffer_0_load_19, i32 %tmp_108

]]></Node>
<StgValue><ssdm name="mul_2_3_4"/></StgValue>
</operation>

<operation id="1123" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:642 %mul_2_4_4 = fmul i32 %weight_buffer_0_load_24, i32 %tmp_109

]]></Node>
<StgValue><ssdm name="mul_2_4_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1124" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:353 %tmp_10 = fadd i32 %tmp_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1125" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:382 %tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1126" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:403 %tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1127" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:424 %tmp_36 = fadd i32 %tmp_34, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1128" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:450 %tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1129" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:511 %tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1130" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:517 %tmp_69 = fadd i32 %tmp_68, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1131" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:525 %tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1132" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:577 %tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1133" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:583 %tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1134" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:588 %tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1135" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:595 %tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1136" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:597 %tmp_80 = fadd i32 %tmp_84, i32 %mul_2_1_3

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1137" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:604 %tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1138" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:623 %tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1139" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:353 %tmp_10 = fadd i32 %tmp_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1140" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:382 %tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1141" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:403 %tmp_28 = fadd i32 %tmp_26, i32 %mul_252_3

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1142" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:429 %tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1143" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:450 %tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1144" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:511 %tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1145" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:519 %tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1146" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:525 %tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1147" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:577 %tmp_94 = fadd i32 %tmp_93, i32 %mul_2_3_2

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1148" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:583 %tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1149" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:588 %tmp_55 = fadd i32 %tmp_54, i32 %mul_1_7

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1150" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:595 %tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1151" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:604 %tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1152" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:623 %tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1153" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:628 %tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1154" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:357 %add = fadd i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1155" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:382 %tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1156" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:408 %tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1157" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:429 %tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1158" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:450 %tmp_46 = fadd i32 %tmp_44, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1159" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:511 %tmp_65 = fadd i32 %tmp_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1160" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:519 %tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1161" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:525 %tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1162" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:583 %tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1163" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:595 %tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1164" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:604 %tmp_85 = fadd i32 %tmp_89, i32 %mul_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1165" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:611 %tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1166" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:623 %tmp_81 = fadd i32 %tmp_56, i32 %mul_2_7

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1167" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:628 %tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1168" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:647 %add53_1 = fadd i32 %tmp_111, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1169" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:357 %add = fadd i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:382 %tmp_20 = fadd i32 %tmp_18, i32 %mul_130_4

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:408 %tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:429 %tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:519 %tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:525 %tmp_74 = fadd i32 %tmp_73, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:583 %tmp_99 = fadd i32 %tmp_98, i32 %mul_2_4_2

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:595 %tmp_61 = fadd i32 %tmp_60, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:602 %tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:611 %tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:628 %tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:633 %tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:647 %add53_1 = fadd i32 %tmp_111, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:655 %add53_2 = fadd i32 %tmp_112, i32 %tmp_81

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1183" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:357 %add = fadd i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1184" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:408 %tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1185" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:429 %tmp_38 = fadd i32 %tmp_36, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1186" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:455 %tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1187" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:519 %tmp_70 = fadd i32 %tmp_69, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1188" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:527 %tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1189" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:602 %tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1190" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:611 %tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1191" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:618 %tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1192" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:628 %tmp_86 = fadd i32 %tmp_80, i32 %mul_2_1_4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1193" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:633 %tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1194" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:647 %add53_1 = fadd i32 %tmp_111, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>

<operation id="1195" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:655 %add53_2 = fadd i32 %tmp_112, i32 %tmp_81

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1196" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:357 %add = fadd i32 %tmp_s, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1197" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:408 %tmp_30 = fadd i32 %tmp_28, i32 %mul_252_4

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1198" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:434 %tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1199" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:455 %tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1200" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:527 %tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1201" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:602 %tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1202" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:609 %tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1203" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:611 %tmp_90 = fadd i32 %tmp_94, i32 %mul_2_3_3

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1204" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:618 %tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1205" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:633 %tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1206" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:647 %add53_1 = fadd i32 %tmp_111, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="add53_1"/></StgValue>
</operation>

<operation id="1207" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:655 %add53_2 = fadd i32 %tmp_112, i32 %tmp_81

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1208" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:383 %add53_s = fadd i32 %add, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="1209" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:434 %tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1210" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:455 %tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1211" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:527 %tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1212" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:602 %tmp_66 = fadd i32 %tmp_65, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1213" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:609 %tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1214" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:618 %tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1215" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:633 %tmp_91 = fadd i32 %tmp_85, i32 %mul_2_2_4

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1216" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:648 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="1217" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:655 %add53_2 = fadd i32 %tmp_112, i32 %tmp_81

]]></Node>
<StgValue><ssdm name="add53_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1218" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:383 %add53_s = fadd i32 %add, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="1219" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:434 %tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1220" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:455 %tmp_48 = fadd i32 %tmp_46, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1221" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:527 %tmp_75 = fadd i32 %tmp_74, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1222" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:609 %tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1223" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:618 %tmp_95 = fadd i32 %tmp_99, i32 %mul_2_4_3

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1224" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:638 %tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1225" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:648 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="1226" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:656 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_86

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1227" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:383 %add53_s = fadd i32 %add, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="1228" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:434 %tmp_40 = fadd i32 %tmp_38, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1229" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:460 %tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1230" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:609 %tmp_71 = fadd i32 %tmp_70, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1231" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:616 %tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1232" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:638 %tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1233" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:648 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="1234" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:656 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_86

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>

<operation id="1304" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0">
<![CDATA[
RELU.0.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1235" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:383 %add53_s = fadd i32 %add, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="add53_s"/></StgValue>
</operation>

<operation id="1236" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:460 %tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1237" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:616 %tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1238" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:638 %tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1239" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:643 %tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1240" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:648 %add53_1_1 = fadd i32 %add53_1, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="add53_1_1"/></StgValue>
</operation>

<operation id="1241" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:656 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_86

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1242" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:409 %add53_5 = fadd i32 %add53_s, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="1243" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:460 %tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1244" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:616 %tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1245" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:638 %tmp_96 = fadd i32 %tmp_90, i32 %mul_2_3_4

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1246" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:643 %tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1247" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:656 %add53_2_1 = fadd i32 %add53_2, i32 %tmp_86

]]></Node>
<StgValue><ssdm name="add53_2_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1248" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:409 %add53_5 = fadd i32 %add53_s, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="1249" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:460 %tmp_50 = fadd i32 %tmp_48, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1250" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:616 %tmp_76 = fadd i32 %tmp_75, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1251" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:643 %tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1252" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:649 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1253" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:409 %add53_5 = fadd i32 %add53_s, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="1254" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:643 %tmp_110 = fadd i32 %tmp_95, i32 %mul_2_4_4

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1255" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:649 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>

<operation id="1256" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:657 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1257" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:409 %add53_5 = fadd i32 %add53_s, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="add53_5"/></StgValue>
</operation>

<operation id="1258" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:649 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>

<operation id="1259" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:657 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1260" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:435 %add53_3 = fadd i32 %add53_5, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="1261" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:649 %add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="add53_1_2"/></StgValue>
</operation>

<operation id="1262" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:657 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1263" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:435 %add53_3 = fadd i32 %add53_5, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="1264" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:650 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="1265" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:657 %add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_91

]]></Node>
<StgValue><ssdm name="add53_2_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1266" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:435 %add53_3 = fadd i32 %add53_5, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="1267" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:650 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="1268" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:658 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1269" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:435 %add53_3 = fadd i32 %add53_5, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="add53_3"/></StgValue>
</operation>

<operation id="1270" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:650 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="1271" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:658 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1272" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:461 %add53_4 = fadd i32 %add53_3, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="1273" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:650 %add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_71

]]></Node>
<StgValue><ssdm name="add53_1_3"/></StgValue>
</operation>

<operation id="1274" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:658 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1275" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:461 %add53_4 = fadd i32 %add53_3, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="1276" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:651 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>

<operation id="1277" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:658 %add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_96

]]></Node>
<StgValue><ssdm name="add53_2_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1278" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:461 %add53_4 = fadd i32 %add53_3, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="1279" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:651 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1280" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:461 %add53_4 = fadd i32 %add53_3, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="add53_4"/></StgValue>
</operation>

<operation id="1281" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:651 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1282" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:651 %add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_76

]]></Node>
<StgValue><ssdm name="add53_1_4"/></StgValue>
</operation>

<operation id="1283" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx522.case.0:0 %store_ln58 = store i32 %add53_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1284" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.case.0:1 %br_ln58 = br void %arrayidx522.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="1285" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx522.case.1:0 %store_ln58 = store i32 %add53_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.case.1:1 %br_ln58 = br void %arrayidx522.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1287" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:659 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>

<operation id="1288" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx522.1.case.0:0 %store_ln58 = store i32 %add53_1_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1289" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.1.case.0:1 %br_ln58 = br void %arrayidx522.1.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="1290" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx522.1.case.1:0 %store_ln58 = store i32 %add53_1_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1291" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.1.case.1:1 %br_ln58 = br void %arrayidx522.1.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1292" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:659 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1293" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:659 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1294" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc63:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1295" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc63:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13600, i64 13600, i64 13600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc63:122 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1297" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc63:172 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="1298" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc63:173 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="1299" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc63:659 %add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="add53_2_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1300" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx522.2.case.0:0 %store_ln58 = store i32 %add53_2_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_14

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1301" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.2.case.0:1 %br_ln58 = br void %arrayidx522.2.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="1302" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx522.2.case.1:0 %store_ln58 = store i32 %add53_2_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_15

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1303" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
arrayidx522.2.case.1:1 %br_ln58 = br void %arrayidx522.2.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
