// Seed: 1175962181
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  inout id_6;
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  input id_1;
  assign id_6 = ~id_2;
  always @(posedge id_4) begin
    if (1) id_3[1'b0] <= 1 != id_2;
    else begin
      id_2 <= id_4;
      id_7 <= id_1;
      if (1)
        if (1 && 1'd0 * id_4) id_7 <= #1  ~id_2;
        else begin
          id_7 <= id_2;
        end
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output id_21;
  input id_20;
  input id_19;
  output id_18;
  output id_17;
  input id_16;
  input id_15;
  input id_14;
  output id_13;
  inout id_12;
  output id_11;
  input id_10;
  input id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  always @(!id_19 or posedge id_14) begin
    SystemTFIdentifier("", 1'd0 - 1);
    #1 id_18 = id_14;
  end
  initial begin
    if (1)
      if (id_20) id_11 <= id_12;
      else id_2 <= id_20;
  end
endmodule
