--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_hand
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    4.491(F)|   -2.336(F)|clk_hand_BUFGP    |   0.000|
ram1Data<0> |    0.482(F)|    0.858(F)|clk_hand_BUFGP    |   0.000|
ram1Data<1> |    0.291(F)|    1.024(F)|clk_hand_BUFGP    |   0.000|
ram1Data<2> |    0.720(F)|    0.683(F)|clk_hand_BUFGP    |   0.000|
ram1Data<3> |    0.978(F)|    0.477(F)|clk_hand_BUFGP    |   0.000|
ram1Data<4> |    1.312(F)|    0.197(F)|clk_hand_BUFGP    |   0.000|
ram1Data<5> |    1.539(F)|    0.015(F)|clk_hand_BUFGP    |   0.000|
ram1Data<6> |    0.777(F)|    0.637(F)|clk_hand_BUFGP    |   0.000|
ram1Data<7> |    1.796(F)|   -0.192(F)|clk_hand_BUFGP    |   0.000|
ram1Data<8> |    1.555(F)|   -0.012(F)|clk_hand_BUFGP    |   0.000|
ram1Data<9> |    1.188(F)|    0.291(F)|clk_hand_BUFGP    |   0.000|
ram1Data<10>|    0.544(F)|    0.805(F)|clk_hand_BUFGP    |   0.000|
ram1Data<11>|    0.580(F)|    0.773(F)|clk_hand_BUFGP    |   0.000|
ram1Data<12>|    0.803(F)|    0.590(F)|clk_hand_BUFGP    |   0.000|
ram1Data<13>|    0.615(F)|    0.741(F)|clk_hand_BUFGP    |   0.000|
ram1Data<14>|    1.069(F)|    0.389(F)|clk_hand_BUFGP    |   0.000|
ram1Data<15>|    1.176(F)|    0.296(F)|clk_hand_BUFGP    |   0.000|
ram2Data<0> |    3.994(F)|    0.238(F)|clk_hand_BUFGP    |   0.000|
ram2Data<1> |    4.408(F)|   -0.579(F)|clk_hand_BUFGP    |   0.000|
ram2Data<2> |    2.383(F)|   -0.637(F)|clk_hand_BUFGP    |   0.000|
ram2Data<3> |    2.918(F)|   -0.358(F)|clk_hand_BUFGP    |   0.000|
ram2Data<4> |    2.546(F)|   -0.527(F)|clk_hand_BUFGP    |   0.000|
ram2Data<5> |    2.435(F)|   -0.231(F)|clk_hand_BUFGP    |   0.000|
ram2Data<6> |    2.728(F)|   -0.358(F)|clk_hand_BUFGP    |   0.000|
ram2Data<7> |    2.345(F)|   -0.564(F)|clk_hand_BUFGP    |   0.000|
ram2Data<8> |    3.821(F)|    0.038(F)|clk_hand_BUFGP    |   0.000|
ram2Data<9> |    3.682(F)|   -0.459(F)|clk_hand_BUFGP    |   0.000|
ram2Data<10>|    3.559(F)|   -0.262(F)|clk_hand_BUFGP    |   0.000|
ram2Data<11>|    2.866(F)|    0.017(F)|clk_hand_BUFGP    |   0.000|
ram2Data<12>|    3.223(F)|   -0.803(F)|clk_hand_BUFGP    |   0.000|
ram2Data<13>|    4.412(F)|   -0.161(F)|clk_hand_BUFGP    |   0.000|
ram2Data<14>|    2.854(F)|   -0.465(F)|clk_hand_BUFGP    |   0.000|
ram2Data<15>|    2.747(F)|   -0.673(F)|clk_hand_BUFGP    |   0.000|
tbre        |    5.474(F)|   -3.134(F)|clk_hand_BUFGP    |   0.000|
tsre        |    5.488(F)|   -3.146(F)|clk_hand_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_hand to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    8.238(R)|clk_hand_BUFGP    |   0.000|
led<1>      |    9.121(R)|clk_hand_BUFGP    |   0.000|
led<2>      |    9.426(R)|clk_hand_BUFGP    |   0.000|
led<3>      |    9.656(R)|clk_hand_BUFGP    |   0.000|
led<4>      |    9.924(R)|clk_hand_BUFGP    |   0.000|
led<5>      |    9.518(R)|clk_hand_BUFGP    |   0.000|
led<6>      |    9.426(R)|clk_hand_BUFGP    |   0.000|
led<7>      |    9.097(R)|clk_hand_BUFGP    |   0.000|
led<8>      |    9.556(R)|clk_hand_BUFGP    |   0.000|
led<9>      |    9.251(R)|clk_hand_BUFGP    |   0.000|
led<10>     |    9.239(R)|clk_hand_BUFGP    |   0.000|
led<11>     |    9.424(R)|clk_hand_BUFGP    |   0.000|
led<12>     |    9.259(R)|clk_hand_BUFGP    |   0.000|
led<13>     |    9.464(R)|clk_hand_BUFGP    |   0.000|
led<14>     |    9.769(R)|clk_hand_BUFGP    |   0.000|
led<15>     |    9.596(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<0> |    8.243(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<1> |    8.458(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<2> |    8.183(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<3> |    7.982(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<4> |    8.245(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<5> |    8.207(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<6> |    7.985(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<7> |    7.667(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<8> |    8.670(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<9> |    7.850(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<10>|    7.579(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<11>|    7.595(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<12>|    8.217(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<13>|    7.302(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<14>|    7.295(R)|clk_hand_BUFGP    |   0.000|
ram1Addr<15>|    7.318(R)|clk_hand_BUFGP    |   0.000|
ram1Data<0> |    8.371(R)|clk_hand_BUFGP    |   0.000|
ram1Data<1> |    8.203(R)|clk_hand_BUFGP    |   0.000|
ram1Data<2> |    7.960(R)|clk_hand_BUFGP    |   0.000|
ram1Data<3> |    7.945(R)|clk_hand_BUFGP    |   0.000|
ram1Data<4> |    7.936(R)|clk_hand_BUFGP    |   0.000|
ram1Data<5> |    7.921(R)|clk_hand_BUFGP    |   0.000|
ram1Data<6> |    8.176(R)|clk_hand_BUFGP    |   0.000|
ram1Data<7> |    7.918(R)|clk_hand_BUFGP    |   0.000|
ram1Data<8> |    8.240(R)|clk_hand_BUFGP    |   0.000|
ram1Data<9> |    8.119(R)|clk_hand_BUFGP    |   0.000|
ram1Data<10>|    7.358(R)|clk_hand_BUFGP    |   0.000|
ram1Data<11>|    7.590(R)|clk_hand_BUFGP    |   0.000|
ram1Data<12>|    7.973(R)|clk_hand_BUFGP    |   0.000|
ram1Data<13>|    8.118(R)|clk_hand_BUFGP    |   0.000|
ram1Data<14>|    7.583(R)|clk_hand_BUFGP    |   0.000|
ram1Data<15>|    7.625(R)|clk_hand_BUFGP    |   0.000|
ram1En      |    7.853(R)|clk_hand_BUFGP    |   0.000|
ram1Oe      |    7.870(R)|clk_hand_BUFGP    |   0.000|
ram1We      |    7.303(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<0> |    8.511(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<1> |    8.539(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<2> |    7.928(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<3> |    9.966(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<4> |    8.213(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<5> |    8.303(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<6> |    9.246(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<7> |    9.551(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<8> |    8.998(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<9> |    9.342(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<10>|    9.612(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<11>|    9.842(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<12>|    9.370(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<13>|    9.010(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<14>|    9.052(R)|clk_hand_BUFGP    |   0.000|
ram2Addr<15>|    9.282(R)|clk_hand_BUFGP    |   0.000|
ram2Data<0> |    9.248(R)|clk_hand_BUFGP    |   0.000|
ram2Data<1> |   10.318(R)|clk_hand_BUFGP    |   0.000|
ram2Data<2> |    9.480(R)|clk_hand_BUFGP    |   0.000|
ram2Data<3> |   10.059(R)|clk_hand_BUFGP    |   0.000|
ram2Data<4> |    9.509(R)|clk_hand_BUFGP    |   0.000|
ram2Data<5> |    9.724(R)|clk_hand_BUFGP    |   0.000|
ram2Data<6> |   10.307(R)|clk_hand_BUFGP    |   0.000|
ram2Data<7> |    9.495(R)|clk_hand_BUFGP    |   0.000|
ram2Data<8> |    9.771(R)|clk_hand_BUFGP    |   0.000|
ram2Data<9> |   10.685(R)|clk_hand_BUFGP    |   0.000|
ram2Data<10>|    8.777(R)|clk_hand_BUFGP    |   0.000|
ram2Data<11>|    9.175(R)|clk_hand_BUFGP    |   0.000|
ram2Data<12>|   10.056(R)|clk_hand_BUFGP    |   0.000|
ram2Data<13>|   11.213(R)|clk_hand_BUFGP    |   0.000|
ram2Data<14>|    9.153(R)|clk_hand_BUFGP    |   0.000|
ram2Data<15>|   10.292(R)|clk_hand_BUFGP    |   0.000|
ram2En      |    9.239(R)|clk_hand_BUFGP    |   0.000|
ram2Oe      |    9.892(R)|clk_hand_BUFGP    |   0.000|
ram2We      |   10.427(R)|clk_hand_BUFGP    |   0.000|
rdn         |    8.848(R)|clk_hand_BUFGP    |   0.000|
wrn         |   10.787(R)|clk_hand_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock r<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   11.393(F)|digit1_not0000    |   0.000|
digit1<1>   |   11.393(F)|digit1_not0000    |   0.000|
digit1<2>   |   11.370(F)|digit1_not0000    |   0.000|
digit1<3>   |   11.370(F)|digit1_not0000    |   0.000|
digit1<4>   |   11.887(F)|digit1_not0000    |   0.000|
digit1<5>   |   11.882(F)|digit1_not0000    |   0.000|
digit1<6>   |   11.882(F)|digit1_not0000    |   0.000|
digit2<0>   |   11.728(F)|digit1_not0000    |   0.000|
digit2<1>   |   11.728(F)|digit1_not0000    |   0.000|
digit2<2>   |   11.747(F)|digit1_not0000    |   0.000|
digit2<3>   |   11.747(F)|digit1_not0000    |   0.000|
digit2<4>   |   11.729(F)|digit1_not0000    |   0.000|
digit2<5>   |   11.988(F)|digit1_not0000    |   0.000|
digit2<6>   |   11.988(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   11.602(F)|digit1_not0000    |   0.000|
digit1<1>   |   11.602(F)|digit1_not0000    |   0.000|
digit1<2>   |   11.579(F)|digit1_not0000    |   0.000|
digit1<3>   |   11.579(F)|digit1_not0000    |   0.000|
digit1<4>   |   12.096(F)|digit1_not0000    |   0.000|
digit1<5>   |   12.091(F)|digit1_not0000    |   0.000|
digit1<6>   |   12.091(F)|digit1_not0000    |   0.000|
digit2<0>   |   11.937(F)|digit1_not0000    |   0.000|
digit2<1>   |   11.937(F)|digit1_not0000    |   0.000|
digit2<2>   |   11.956(F)|digit1_not0000    |   0.000|
digit2<3>   |   11.956(F)|digit1_not0000    |   0.000|
digit2<4>   |   11.938(F)|digit1_not0000    |   0.000|
digit2<5>   |   12.197(F)|digit1_not0000    |   0.000|
digit2<6>   |   12.197(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   10.960(F)|digit1_not0000    |   0.000|
digit1<1>   |   10.960(F)|digit1_not0000    |   0.000|
digit1<2>   |   10.937(F)|digit1_not0000    |   0.000|
digit1<3>   |   10.937(F)|digit1_not0000    |   0.000|
digit1<4>   |   11.454(F)|digit1_not0000    |   0.000|
digit1<5>   |   11.449(F)|digit1_not0000    |   0.000|
digit1<6>   |   11.449(F)|digit1_not0000    |   0.000|
digit2<0>   |   11.295(F)|digit1_not0000    |   0.000|
digit2<1>   |   11.295(F)|digit1_not0000    |   0.000|
digit2<2>   |   11.314(F)|digit1_not0000    |   0.000|
digit2<3>   |   11.314(F)|digit1_not0000    |   0.000|
digit2<4>   |   11.296(F)|digit1_not0000    |   0.000|
digit2<5>   |   11.555(F)|digit1_not0000    |   0.000|
digit2<6>   |   11.555(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   12.533(F)|digit1_not0000    |   0.000|
digit1<1>   |   12.533(F)|digit1_not0000    |   0.000|
digit1<2>   |   12.510(F)|digit1_not0000    |   0.000|
digit1<3>   |   12.510(F)|digit1_not0000    |   0.000|
digit1<4>   |   13.027(F)|digit1_not0000    |   0.000|
digit1<5>   |   13.022(F)|digit1_not0000    |   0.000|
digit1<6>   |   13.022(F)|digit1_not0000    |   0.000|
digit2<0>   |   12.868(F)|digit1_not0000    |   0.000|
digit2<1>   |   12.868(F)|digit1_not0000    |   0.000|
digit2<2>   |   12.887(F)|digit1_not0000    |   0.000|
digit2<3>   |   12.887(F)|digit1_not0000    |   0.000|
digit2<4>   |   12.869(F)|digit1_not0000    |   0.000|
digit2<5>   |   13.128(F)|digit1_not0000    |   0.000|
digit2<6>   |   13.128(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<4> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   12.750(F)|digit1_not0000    |   0.000|
digit1<1>   |   12.750(F)|digit1_not0000    |   0.000|
digit1<2>   |   12.727(F)|digit1_not0000    |   0.000|
digit1<3>   |   12.727(F)|digit1_not0000    |   0.000|
digit1<4>   |   13.244(F)|digit1_not0000    |   0.000|
digit1<5>   |   13.239(F)|digit1_not0000    |   0.000|
digit1<6>   |   13.239(F)|digit1_not0000    |   0.000|
digit2<0>   |   13.085(F)|digit1_not0000    |   0.000|
digit2<1>   |   13.085(F)|digit1_not0000    |   0.000|
digit2<2>   |   13.104(F)|digit1_not0000    |   0.000|
digit2<3>   |   13.104(F)|digit1_not0000    |   0.000|
digit2<4>   |   13.086(F)|digit1_not0000    |   0.000|
digit2<5>   |   13.345(F)|digit1_not0000    |   0.000|
digit2<6>   |   13.345(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<5> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   12.867(F)|digit1_not0000    |   0.000|
digit1<1>   |   12.867(F)|digit1_not0000    |   0.000|
digit1<2>   |   12.844(F)|digit1_not0000    |   0.000|
digit1<3>   |   12.844(F)|digit1_not0000    |   0.000|
digit1<4>   |   13.361(F)|digit1_not0000    |   0.000|
digit1<5>   |   13.356(F)|digit1_not0000    |   0.000|
digit1<6>   |   13.356(F)|digit1_not0000    |   0.000|
digit2<0>   |   13.202(F)|digit1_not0000    |   0.000|
digit2<1>   |   13.202(F)|digit1_not0000    |   0.000|
digit2<2>   |   13.221(F)|digit1_not0000    |   0.000|
digit2<3>   |   13.221(F)|digit1_not0000    |   0.000|
digit2<4>   |   13.203(F)|digit1_not0000    |   0.000|
digit2<5>   |   13.462(F)|digit1_not0000    |   0.000|
digit2<6>   |   13.462(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<6> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   12.145(F)|digit1_not0000    |   0.000|
digit1<1>   |   12.145(F)|digit1_not0000    |   0.000|
digit1<2>   |   12.122(F)|digit1_not0000    |   0.000|
digit1<3>   |   12.122(F)|digit1_not0000    |   0.000|
digit1<4>   |   12.639(F)|digit1_not0000    |   0.000|
digit1<5>   |   12.634(F)|digit1_not0000    |   0.000|
digit1<6>   |   12.634(F)|digit1_not0000    |   0.000|
digit2<0>   |   12.480(F)|digit1_not0000    |   0.000|
digit2<1>   |   12.480(F)|digit1_not0000    |   0.000|
digit2<2>   |   12.499(F)|digit1_not0000    |   0.000|
digit2<3>   |   12.499(F)|digit1_not0000    |   0.000|
digit2<4>   |   12.481(F)|digit1_not0000    |   0.000|
digit2<5>   |   12.740(F)|digit1_not0000    |   0.000|
digit2<6>   |   12.740(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<7> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   12.133(F)|digit1_not0000    |   0.000|
digit1<1>   |   12.133(F)|digit1_not0000    |   0.000|
digit1<2>   |   12.110(F)|digit1_not0000    |   0.000|
digit1<3>   |   12.110(F)|digit1_not0000    |   0.000|
digit1<4>   |   12.627(F)|digit1_not0000    |   0.000|
digit1<5>   |   12.622(F)|digit1_not0000    |   0.000|
digit1<6>   |   12.622(F)|digit1_not0000    |   0.000|
digit2<0>   |   12.468(F)|digit1_not0000    |   0.000|
digit2<1>   |   12.468(F)|digit1_not0000    |   0.000|
digit2<2>   |   12.487(F)|digit1_not0000    |   0.000|
digit2<3>   |   12.487(F)|digit1_not0000    |   0.000|
digit2<4>   |   12.469(F)|digit1_not0000    |   0.000|
digit2<5>   |   12.728(F)|digit1_not0000    |   0.000|
digit2<6>   |   12.728(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<8> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   11.663(F)|digit1_not0000    |   0.000|
digit1<1>   |   11.663(F)|digit1_not0000    |   0.000|
digit1<2>   |   11.640(F)|digit1_not0000    |   0.000|
digit1<3>   |   11.640(F)|digit1_not0000    |   0.000|
digit1<4>   |   12.157(F)|digit1_not0000    |   0.000|
digit1<5>   |   12.152(F)|digit1_not0000    |   0.000|
digit1<6>   |   12.152(F)|digit1_not0000    |   0.000|
digit2<0>   |   11.998(F)|digit1_not0000    |   0.000|
digit2<1>   |   11.998(F)|digit1_not0000    |   0.000|
digit2<2>   |   12.017(F)|digit1_not0000    |   0.000|
digit2<3>   |   12.017(F)|digit1_not0000    |   0.000|
digit2<4>   |   11.999(F)|digit1_not0000    |   0.000|
digit2<5>   |   12.258(F)|digit1_not0000    |   0.000|
digit2<6>   |   12.258(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<9> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   10.137(F)|digit1_not0000    |   0.000|
digit1<1>   |   10.137(F)|digit1_not0000    |   0.000|
digit1<2>   |   10.114(F)|digit1_not0000    |   0.000|
digit1<3>   |   10.114(F)|digit1_not0000    |   0.000|
digit1<4>   |   10.631(F)|digit1_not0000    |   0.000|
digit1<5>   |   10.626(F)|digit1_not0000    |   0.000|
digit1<6>   |   10.626(F)|digit1_not0000    |   0.000|
digit2<0>   |   10.472(F)|digit1_not0000    |   0.000|
digit2<1>   |   10.472(F)|digit1_not0000    |   0.000|
digit2<2>   |   10.491(F)|digit1_not0000    |   0.000|
digit2<3>   |   10.491(F)|digit1_not0000    |   0.000|
digit2<4>   |   10.473(F)|digit1_not0000    |   0.000|
digit2<5>   |   10.732(F)|digit1_not0000    |   0.000|
digit2<6>   |   10.732(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<10> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |    9.936(F)|digit1_not0000    |   0.000|
digit1<1>   |    9.936(F)|digit1_not0000    |   0.000|
digit1<2>   |    9.913(F)|digit1_not0000    |   0.000|
digit1<3>   |    9.913(F)|digit1_not0000    |   0.000|
digit1<4>   |   10.430(F)|digit1_not0000    |   0.000|
digit1<5>   |   10.425(F)|digit1_not0000    |   0.000|
digit1<6>   |   10.425(F)|digit1_not0000    |   0.000|
digit2<0>   |   10.271(F)|digit1_not0000    |   0.000|
digit2<1>   |   10.271(F)|digit1_not0000    |   0.000|
digit2<2>   |   10.290(F)|digit1_not0000    |   0.000|
digit2<3>   |   10.290(F)|digit1_not0000    |   0.000|
digit2<4>   |   10.272(F)|digit1_not0000    |   0.000|
digit2<5>   |   10.531(F)|digit1_not0000    |   0.000|
digit2<6>   |   10.531(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<11> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |    9.249(F)|digit1_not0000    |   0.000|
digit1<1>   |    9.249(F)|digit1_not0000    |   0.000|
digit1<2>   |    9.226(F)|digit1_not0000    |   0.000|
digit1<3>   |    9.226(F)|digit1_not0000    |   0.000|
digit1<4>   |    9.743(F)|digit1_not0000    |   0.000|
digit1<5>   |    9.738(F)|digit1_not0000    |   0.000|
digit1<6>   |    9.738(F)|digit1_not0000    |   0.000|
digit2<0>   |    9.584(F)|digit1_not0000    |   0.000|
digit2<1>   |    9.584(F)|digit1_not0000    |   0.000|
digit2<2>   |    9.603(F)|digit1_not0000    |   0.000|
digit2<3>   |    9.603(F)|digit1_not0000    |   0.000|
digit2<4>   |    9.585(F)|digit1_not0000    |   0.000|
digit2<5>   |    9.844(F)|digit1_not0000    |   0.000|
digit2<6>   |    9.844(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<12> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   11.797(F)|digit1_not0000    |   0.000|
digit1<1>   |   11.797(F)|digit1_not0000    |   0.000|
digit1<2>   |   11.774(F)|digit1_not0000    |   0.000|
digit1<3>   |   11.774(F)|digit1_not0000    |   0.000|
digit1<4>   |   12.291(F)|digit1_not0000    |   0.000|
digit1<5>   |   12.286(F)|digit1_not0000    |   0.000|
digit1<6>   |   12.286(F)|digit1_not0000    |   0.000|
digit2<0>   |   12.132(F)|digit1_not0000    |   0.000|
digit2<1>   |   12.132(F)|digit1_not0000    |   0.000|
digit2<2>   |   12.151(F)|digit1_not0000    |   0.000|
digit2<3>   |   12.151(F)|digit1_not0000    |   0.000|
digit2<4>   |   12.133(F)|digit1_not0000    |   0.000|
digit2<5>   |   12.392(F)|digit1_not0000    |   0.000|
digit2<6>   |   12.392(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<13> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   10.635(F)|digit1_not0000    |   0.000|
digit1<1>   |   10.635(F)|digit1_not0000    |   0.000|
digit1<2>   |   10.612(F)|digit1_not0000    |   0.000|
digit1<3>   |   10.612(F)|digit1_not0000    |   0.000|
digit1<4>   |   11.129(F)|digit1_not0000    |   0.000|
digit1<5>   |   11.124(F)|digit1_not0000    |   0.000|
digit1<6>   |   11.124(F)|digit1_not0000    |   0.000|
digit2<0>   |   10.970(F)|digit1_not0000    |   0.000|
digit2<1>   |   10.970(F)|digit1_not0000    |   0.000|
digit2<2>   |   10.989(F)|digit1_not0000    |   0.000|
digit2<3>   |   10.989(F)|digit1_not0000    |   0.000|
digit2<4>   |   10.971(F)|digit1_not0000    |   0.000|
digit2<5>   |   11.230(F)|digit1_not0000    |   0.000|
digit2<6>   |   11.230(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<14> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |   10.790(F)|digit1_not0000    |   0.000|
digit1<1>   |   10.790(F)|digit1_not0000    |   0.000|
digit1<2>   |   10.767(F)|digit1_not0000    |   0.000|
digit1<3>   |   10.767(F)|digit1_not0000    |   0.000|
digit1<4>   |   11.284(F)|digit1_not0000    |   0.000|
digit1<5>   |   11.279(F)|digit1_not0000    |   0.000|
digit1<6>   |   11.279(F)|digit1_not0000    |   0.000|
digit2<0>   |   11.125(F)|digit1_not0000    |   0.000|
digit2<1>   |   11.125(F)|digit1_not0000    |   0.000|
digit2<2>   |   11.144(F)|digit1_not0000    |   0.000|
digit2<3>   |   11.144(F)|digit1_not0000    |   0.000|
digit2<4>   |   11.126(F)|digit1_not0000    |   0.000|
digit2<5>   |   11.385(F)|digit1_not0000    |   0.000|
digit2<6>   |   11.385(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock r<15> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit1<0>   |    9.735(F)|digit1_not0000    |   0.000|
digit1<1>   |    9.735(F)|digit1_not0000    |   0.000|
digit1<2>   |    9.712(F)|digit1_not0000    |   0.000|
digit1<3>   |    9.712(F)|digit1_not0000    |   0.000|
digit1<4>   |   10.229(F)|digit1_not0000    |   0.000|
digit1<5>   |   10.224(F)|digit1_not0000    |   0.000|
digit1<6>   |   10.224(F)|digit1_not0000    |   0.000|
digit2<0>   |   10.070(F)|digit1_not0000    |   0.000|
digit2<1>   |   10.070(F)|digit1_not0000    |   0.000|
digit2<2>   |   10.089(F)|digit1_not0000    |   0.000|
digit2<3>   |   10.089(F)|digit1_not0000    |   0.000|
digit2<4>   |   10.071(F)|digit1_not0000    |   0.000|
digit2<5>   |   10.330(F)|digit1_not0000    |   0.000|
digit2<6>   |   10.330(F)|digit1_not0000    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |   16.498|    5.070|    8.477|    3.158|
r<0>           |    9.631|    9.631|         |         |
r<1>           |    9.857|    9.857|         |         |
r<2>           |    8.874|    8.874|         |         |
r<3>           |   10.388|   10.388|         |         |
r<4>           |   10.287|   10.287|         |         |
r<5>           |   10.663|   10.663|         |         |
r<6>           |   10.238|   10.238|         |         |
r<7>           |    9.906|    9.906|         |         |
r<8>           |    9.868|    9.868|         |         |
r<9>           |    9.404|    9.404|         |         |
r<10>          |    9.209|    9.209|         |         |
r<11>          |    8.960|    8.960|         |         |
r<12>          |    9.557|    9.557|         |         |
r<13>          |    8.158|    8.158|         |         |
r<14>          |    8.684|    8.684|         |         |
r<15>          |    8.488|    8.488|         |         |
rst            |    4.728|   19.250|    3.809|    3.809|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<10>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<11>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<12>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock r<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |    7.987|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_hand       |         |         |   10.750|         |
rst            |         |         |    0.071|    0.071|
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 06 18:51:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4547 MB



