Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  4 13:55:14 2024
| Host         : HI-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              97 |           34 |
| No           | Yes                   | No                     |             184 |           52 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              51 |           23 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                       |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | midi_input_inst/bit_index[3]_i_1_n_0                       | reset_IBUF                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | synth_inst/adsr_inst/envelope[7]_i_1_n_0                   | reset_IBUF                                              |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | midi_input_inst/status_byte_1                              | reset_IBUF                                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | synth_inst/adsr_inst/mult_temp[15]_i_1_n_0                 |                                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | synth_inst/wav_sel_inst/sqr_wav_inst/counter0_carry__2_n_0 | reset_IBUF                                              |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | midi_input_inst/midi_note[6]_i_1_n_0                       | reset_IBUF                                              |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG | midi_input_inst/bit_counter[15]_i_1_n_0                    | reset_IBUF                                              |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                                            | synth_inst/wav_sel_inst/sqr_wav_inst/counter[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                                            | reset_IBUF                                              |               78 |            249 |         3.19 |
+----------------+------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


