#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  3 17:48:49 2022
# Process ID: 40436
# Current directory: /home/pengxuanyao/workspace/hls_cordic/cordic/s_pipeline_func/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/cordic/xsim_script.tcl}
# Log file: /home/pengxuanyao/workspace/hls_cordic/cordic/s_pipeline_func/sim/verilog/xsim.log
# Journal file: /home/pengxuanyao/workspace/hls_cordic/cordic/s_pipeline_func/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/cordic/xsim_script.tcl
# xsim {cordic} -view {{cordic_dataflow_ana.wcfg}} -tclbatch {cordic.tcl} -protoinst {cordic.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file cordic.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordic_top/AESL_inst_cordic//AESL_inst_cordic_activity
Time resolution is 1 ps
open_wave_config cordic_dataflow_ana.wcfg
source cordic.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set cos_out_group [add_wave_group cos_out(wire) -into $coutputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/cos_out_ap_vld -into $cos_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/cos_out -into $cos_out_group -radix hex
## set sin_out_group [add_wave_group sin_out(wire) -into $coutputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/sin_out_ap_vld -into $sin_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/sin_out -into $sin_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set full_alpha_group [add_wave_group full_alpha(wire) -into $cinputgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/full_alpha -into $full_alpha_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_start -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_done -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_idle -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cordic_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_full_alpha -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_sin_out -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_cos_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_cos_out_group [add_wave_group cos_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordic_top/cos_out_ap_vld -into $tb_cos_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/cos_out -into $tb_cos_out_group -radix hex
## set tb_sin_out_group [add_wave_group sin_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordic_top/sin_out_ap_vld -into $tb_sin_out_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/sin_out -into $tb_sin_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_full_alpha_group [add_wave_group full_alpha(wire) -into $tbcinputgroup]
## add_wave /apatb_cordic_top/full_alpha -into $tb_full_alpha_group -radix hex
## save_wave_config cordic.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 629 [0.00%] @ "125000"
// RTL Simulation : 1 / 629 [92.31%] @ "275000"
// RTL Simulation : 2 / 629 [92.31%] @ "285000"
// RTL Simulation : 3 / 629 [92.31%] @ "295000"
// RTL Simulation : 4 / 629 [92.31%] @ "305000"
// RTL Simulation : 5 / 629 [92.31%] @ "315000"
// RTL Simulation : 6 / 629 [92.31%] @ "325000"
// RTL Simulation : 7 / 629 [92.31%] @ "335000"
// RTL Simulation : 8 / 629 [92.31%] @ "345000"
// RTL Simulation : 9 / 629 [92.31%] @ "355000"
// RTL Simulation : 10 / 629 [92.31%] @ "365000"
// RTL Simulation : 11 / 629 [92.31%] @ "375000"
// RTL Simulation : 12 / 629 [92.31%] @ "385000"
// RTL Simulation : 13 / 629 [92.31%] @ "395000"
// RTL Simulation : 14 / 629 [92.31%] @ "405000"
// RTL Simulation : 15 / 629 [92.31%] @ "415000"
// RTL Simulation : 16 / 629 [92.31%] @ "425000"
// RTL Simulation : 17 / 629 [92.31%] @ "435000"
// RTL Simulation : 18 / 629 [92.31%] @ "445000"
// RTL Simulation : 19 / 629 [92.31%] @ "455000"
// RTL Simulation : 20 / 629 [92.31%] @ "465000"
// RTL Simulation : 21 / 629 [92.31%] @ "475000"
// RTL Simulation : 22 / 629 [92.31%] @ "485000"
// RTL Simulation : 23 / 629 [92.31%] @ "495000"
// RTL Simulation : 24 / 629 [92.31%] @ "505000"
// RTL Simulation : 25 / 629 [92.31%] @ "515000"
// RTL Simulation : 26 / 629 [92.31%] @ "525000"
// RTL Simulation : 27 / 629 [92.31%] @ "535000"
// RTL Simulation : 28 / 629 [92.31%] @ "545000"
// RTL Simulation : 29 / 629 [92.31%] @ "555000"
// RTL Simulation : 30 / 629 [92.31%] @ "565000"
// RTL Simulation : 31 / 629 [92.31%] @ "575000"
// RTL Simulation : 32 / 629 [92.31%] @ "585000"
// RTL Simulation : 33 / 629 [92.31%] @ "595000"
// RTL Simulation : 34 / 629 [92.31%] @ "605000"
// RTL Simulation : 35 / 629 [92.31%] @ "615000"
// RTL Simulation : 36 / 629 [92.31%] @ "625000"
// RTL Simulation : 37 / 629 [92.31%] @ "635000"
// RTL Simulation : 38 / 629 [92.31%] @ "645000"
// RTL Simulation : 39 / 629 [92.31%] @ "655000"
// RTL Simulation : 40 / 629 [92.31%] @ "665000"
// RTL Simulation : 41 / 629 [92.31%] @ "675000"
// RTL Simulation : 42 / 629 [92.31%] @ "685000"
// RTL Simulation : 43 / 629 [92.31%] @ "695000"
// RTL Simulation : 44 / 629 [92.31%] @ "705000"
// RTL Simulation : 45 / 629 [92.31%] @ "715000"
// RTL Simulation : 46 / 629 [92.31%] @ "725000"
// RTL Simulation : 47 / 629 [92.31%] @ "735000"
// RTL Simulation : 48 / 629 [92.31%] @ "745000"
// RTL Simulation : 49 / 629 [92.31%] @ "755000"
// RTL Simulation : 50 / 629 [92.31%] @ "765000"
// RTL Simulation : 51 / 629 [92.31%] @ "775000"
// RTL Simulation : 52 / 629 [92.31%] @ "785000"
// RTL Simulation : 53 / 629 [92.31%] @ "795000"
// RTL Simulation : 54 / 629 [92.31%] @ "805000"
// RTL Simulation : 55 / 629 [92.31%] @ "815000"
// RTL Simulation : 56 / 629 [92.31%] @ "825000"
// RTL Simulation : 57 / 629 [92.31%] @ "835000"
// RTL Simulation : 58 / 629 [92.31%] @ "845000"
// RTL Simulation : 59 / 629 [92.31%] @ "855000"
// RTL Simulation : 60 / 629 [92.31%] @ "865000"
// RTL Simulation : 61 / 629 [92.31%] @ "875000"
// RTL Simulation : 62 / 629 [92.31%] @ "885000"
// RTL Simulation : 63 / 629 [92.31%] @ "895000"
// RTL Simulation : 64 / 629 [92.31%] @ "905000"
// RTL Simulation : 65 / 629 [92.31%] @ "915000"
// RTL Simulation : 66 / 629 [92.31%] @ "925000"
// RTL Simulation : 67 / 629 [92.31%] @ "935000"
// RTL Simulation : 68 / 629 [92.31%] @ "945000"
// RTL Simulation : 69 / 629 [92.31%] @ "955000"
// RTL Simulation : 70 / 629 [92.31%] @ "965000"
// RTL Simulation : 71 / 629 [92.31%] @ "975000"
// RTL Simulation : 72 / 629 [92.31%] @ "985000"
// RTL Simulation : 73 / 629 [92.31%] @ "995000"
// RTL Simulation : 74 / 629 [92.31%] @ "1005000"
// RTL Simulation : 75 / 629 [92.31%] @ "1015000"
// RTL Simulation : 76 / 629 [92.31%] @ "1025000"
// RTL Simulation : 77 / 629 [92.31%] @ "1035000"
// RTL Simulation : 78 / 629 [92.31%] @ "1045000"
// RTL Simulation : 79 / 629 [92.31%] @ "1055000"
// RTL Simulation : 80 / 629 [92.31%] @ "1065000"
// RTL Simulation : 81 / 629 [92.31%] @ "1075000"
// RTL Simulation : 82 / 629 [92.31%] @ "1085000"
// RTL Simulation : 83 / 629 [92.31%] @ "1095000"
// RTL Simulation : 84 / 629 [92.31%] @ "1105000"
// RTL Simulation : 85 / 629 [92.31%] @ "1115000"
// RTL Simulation : 86 / 629 [92.31%] @ "1125000"
// RTL Simulation : 87 / 629 [92.31%] @ "1135000"
// RTL Simulation : 88 / 629 [92.31%] @ "1145000"
// RTL Simulation : 89 / 629 [92.31%] @ "1155000"
// RTL Simulation : 90 / 629 [92.31%] @ "1165000"
// RTL Simulation : 91 / 629 [92.31%] @ "1175000"
// RTL Simulation : 92 / 629 [92.31%] @ "1185000"
// RTL Simulation : 93 / 629 [92.31%] @ "1195000"
// RTL Simulation : 94 / 629 [92.31%] @ "1205000"
// RTL Simulation : 95 / 629 [92.31%] @ "1215000"
// RTL Simulation : 96 / 629 [92.31%] @ "1225000"
// RTL Simulation : 97 / 629 [92.31%] @ "1235000"
// RTL Simulation : 98 / 629 [92.31%] @ "1245000"
// RTL Simulation : 99 / 629 [92.31%] @ "1255000"
// RTL Simulation : 100 / 629 [92.31%] @ "1265000"
// RTL Simulation : 101 / 629 [92.31%] @ "1275000"
// RTL Simulation : 102 / 629 [92.31%] @ "1285000"
// RTL Simulation : 103 / 629 [92.31%] @ "1295000"
// RTL Simulation : 104 / 629 [92.31%] @ "1305000"
// RTL Simulation : 105 / 629 [92.31%] @ "1315000"
// RTL Simulation : 106 / 629 [92.31%] @ "1325000"
// RTL Simulation : 107 / 629 [92.31%] @ "1335000"
// RTL Simulation : 108 / 629 [92.31%] @ "1345000"
// RTL Simulation : 109 / 629 [92.31%] @ "1355000"
// RTL Simulation : 110 / 629 [92.31%] @ "1365000"
// RTL Simulation : 111 / 629 [92.31%] @ "1375000"
// RTL Simulation : 112 / 629 [92.31%] @ "1385000"
// RTL Simulation : 113 / 629 [92.31%] @ "1395000"
// RTL Simulation : 114 / 629 [92.31%] @ "1405000"
// RTL Simulation : 115 / 629 [92.31%] @ "1415000"
// RTL Simulation : 116 / 629 [92.31%] @ "1425000"
// RTL Simulation : 117 / 629 [92.31%] @ "1435000"
// RTL Simulation : 118 / 629 [92.31%] @ "1445000"
// RTL Simulation : 119 / 629 [92.31%] @ "1455000"
// RTL Simulation : 120 / 629 [92.31%] @ "1465000"
// RTL Simulation : 121 / 629 [92.31%] @ "1475000"
// RTL Simulation : 122 / 629 [92.31%] @ "1485000"
// RTL Simulation : 123 / 629 [92.31%] @ "1495000"
// RTL Simulation : 124 / 629 [92.31%] @ "1505000"
// RTL Simulation : 125 / 629 [92.31%] @ "1515000"
// RTL Simulation : 126 / 629 [92.31%] @ "1525000"
// RTL Simulation : 127 / 629 [92.31%] @ "1535000"
// RTL Simulation : 128 / 629 [92.31%] @ "1545000"
// RTL Simulation : 129 / 629 [92.31%] @ "1555000"
// RTL Simulation : 130 / 629 [92.31%] @ "1565000"
// RTL Simulation : 131 / 629 [92.31%] @ "1575000"
// RTL Simulation : 132 / 629 [92.31%] @ "1585000"
// RTL Simulation : 133 / 629 [92.31%] @ "1595000"
// RTL Simulation : 134 / 629 [92.31%] @ "1605000"
// RTL Simulation : 135 / 629 [92.31%] @ "1615000"
// RTL Simulation : 136 / 629 [92.31%] @ "1625000"
// RTL Simulation : 137 / 629 [92.31%] @ "1635000"
// RTL Simulation : 138 / 629 [92.31%] @ "1645000"
// RTL Simulation : 139 / 629 [92.31%] @ "1655000"
// RTL Simulation : 140 / 629 [92.31%] @ "1665000"
// RTL Simulation : 141 / 629 [92.31%] @ "1675000"
// RTL Simulation : 142 / 629 [92.31%] @ "1685000"
// RTL Simulation : 143 / 629 [92.31%] @ "1695000"
// RTL Simulation : 144 / 629 [92.31%] @ "1705000"
// RTL Simulation : 145 / 629 [92.31%] @ "1715000"
// RTL Simulation : 146 / 629 [92.31%] @ "1725000"
// RTL Simulation : 147 / 629 [92.31%] @ "1735000"
// RTL Simulation : 148 / 629 [92.31%] @ "1745000"
// RTL Simulation : 149 / 629 [92.31%] @ "1755000"
// RTL Simulation : 150 / 629 [92.31%] @ "1765000"
// RTL Simulation : 151 / 629 [92.31%] @ "1775000"
// RTL Simulation : 152 / 629 [92.31%] @ "1785000"
// RTL Simulation : 153 / 629 [92.31%] @ "1795000"
// RTL Simulation : 154 / 629 [92.31%] @ "1805000"
// RTL Simulation : 155 / 629 [92.31%] @ "1815000"
// RTL Simulation : 156 / 629 [92.31%] @ "1825000"
// RTL Simulation : 157 / 629 [92.31%] @ "1835000"
// RTL Simulation : 158 / 629 [92.31%] @ "1845000"
// RTL Simulation : 159 / 629 [92.31%] @ "1855000"
// RTL Simulation : 160 / 629 [92.31%] @ "1865000"
// RTL Simulation : 161 / 629 [92.31%] @ "1875000"
// RTL Simulation : 162 / 629 [92.31%] @ "1885000"
// RTL Simulation : 163 / 629 [92.31%] @ "1895000"
// RTL Simulation : 164 / 629 [92.31%] @ "1905000"
// RTL Simulation : 165 / 629 [92.31%] @ "1915000"
// RTL Simulation : 166 / 629 [92.31%] @ "1925000"
// RTL Simulation : 167 / 629 [92.31%] @ "1935000"
// RTL Simulation : 168 / 629 [92.31%] @ "1945000"
// RTL Simulation : 169 / 629 [92.31%] @ "1955000"
// RTL Simulation : 170 / 629 [92.31%] @ "1965000"
// RTL Simulation : 171 / 629 [92.31%] @ "1975000"
// RTL Simulation : 172 / 629 [92.31%] @ "1985000"
// RTL Simulation : 173 / 629 [92.31%] @ "1995000"
// RTL Simulation : 174 / 629 [92.31%] @ "2005000"
// RTL Simulation : 175 / 629 [92.31%] @ "2015000"
// RTL Simulation : 176 / 629 [92.31%] @ "2025000"
// RTL Simulation : 177 / 629 [92.31%] @ "2035000"
// RTL Simulation : 178 / 629 [92.31%] @ "2045000"
// RTL Simulation : 179 / 629 [92.31%] @ "2055000"
// RTL Simulation : 180 / 629 [92.31%] @ "2065000"
// RTL Simulation : 181 / 629 [92.31%] @ "2075000"
// RTL Simulation : 182 / 629 [92.31%] @ "2085000"
// RTL Simulation : 183 / 629 [92.31%] @ "2095000"
// RTL Simulation : 184 / 629 [92.31%] @ "2105000"
// RTL Simulation : 185 / 629 [92.31%] @ "2115000"
// RTL Simulation : 186 / 629 [92.31%] @ "2125000"
// RTL Simulation : 187 / 629 [92.31%] @ "2135000"
// RTL Simulation : 188 / 629 [92.31%] @ "2145000"
// RTL Simulation : 189 / 629 [92.31%] @ "2155000"
// RTL Simulation : 190 / 629 [92.31%] @ "2165000"
// RTL Simulation : 191 / 629 [92.31%] @ "2175000"
// RTL Simulation : 192 / 629 [92.31%] @ "2185000"
// RTL Simulation : 193 / 629 [92.31%] @ "2195000"
// RTL Simulation : 194 / 629 [92.31%] @ "2205000"
// RTL Simulation : 195 / 629 [92.31%] @ "2215000"
// RTL Simulation : 196 / 629 [92.31%] @ "2225000"
// RTL Simulation : 197 / 629 [92.31%] @ "2235000"
// RTL Simulation : 198 / 629 [92.31%] @ "2245000"
// RTL Simulation : 199 / 629 [92.31%] @ "2255000"
// RTL Simulation : 200 / 629 [92.31%] @ "2265000"
// RTL Simulation : 201 / 629 [92.31%] @ "2275000"
// RTL Simulation : 202 / 629 [92.31%] @ "2285000"
// RTL Simulation : 203 / 629 [92.31%] @ "2295000"
// RTL Simulation : 204 / 629 [92.31%] @ "2305000"
// RTL Simulation : 205 / 629 [92.31%] @ "2315000"
// RTL Simulation : 206 / 629 [92.31%] @ "2325000"
// RTL Simulation : 207 / 629 [92.31%] @ "2335000"
// RTL Simulation : 208 / 629 [92.31%] @ "2345000"
// RTL Simulation : 209 / 629 [92.31%] @ "2355000"
// RTL Simulation : 210 / 629 [92.31%] @ "2365000"
// RTL Simulation : 211 / 629 [92.31%] @ "2375000"
// RTL Simulation : 212 / 629 [92.31%] @ "2385000"
// RTL Simulation : 213 / 629 [92.31%] @ "2395000"
// RTL Simulation : 214 / 629 [92.31%] @ "2405000"
// RTL Simulation : 215 / 629 [92.31%] @ "2415000"
// RTL Simulation : 216 / 629 [92.31%] @ "2425000"
// RTL Simulation : 217 / 629 [92.31%] @ "2435000"
// RTL Simulation : 218 / 629 [92.31%] @ "2445000"
// RTL Simulation : 219 / 629 [92.31%] @ "2455000"
// RTL Simulation : 220 / 629 [92.31%] @ "2465000"
// RTL Simulation : 221 / 629 [92.31%] @ "2475000"
// RTL Simulation : 222 / 629 [92.31%] @ "2485000"
// RTL Simulation : 223 / 629 [92.31%] @ "2495000"
// RTL Simulation : 224 / 629 [92.31%] @ "2505000"
// RTL Simulation : 225 / 629 [92.31%] @ "2515000"
// RTL Simulation : 226 / 629 [92.31%] @ "2525000"
// RTL Simulation : 227 / 629 [92.31%] @ "2535000"
// RTL Simulation : 228 / 629 [92.31%] @ "2545000"
// RTL Simulation : 229 / 629 [92.31%] @ "2555000"
// RTL Simulation : 230 / 629 [92.31%] @ "2565000"
// RTL Simulation : 231 / 629 [92.31%] @ "2575000"
// RTL Simulation : 232 / 629 [92.31%] @ "2585000"
// RTL Simulation : 233 / 629 [92.31%] @ "2595000"
// RTL Simulation : 234 / 629 [92.31%] @ "2605000"
// RTL Simulation : 235 / 629 [92.31%] @ "2615000"
// RTL Simulation : 236 / 629 [92.31%] @ "2625000"
// RTL Simulation : 237 / 629 [92.31%] @ "2635000"
// RTL Simulation : 238 / 629 [92.31%] @ "2645000"
// RTL Simulation : 239 / 629 [92.31%] @ "2655000"
// RTL Simulation : 240 / 629 [92.31%] @ "2665000"
// RTL Simulation : 241 / 629 [92.31%] @ "2675000"
// RTL Simulation : 242 / 629 [92.31%] @ "2685000"
// RTL Simulation : 243 / 629 [92.31%] @ "2695000"
// RTL Simulation : 244 / 629 [92.31%] @ "2705000"
// RTL Simulation : 245 / 629 [92.31%] @ "2715000"
// RTL Simulation : 246 / 629 [92.31%] @ "2725000"
// RTL Simulation : 247 / 629 [92.31%] @ "2735000"
// RTL Simulation : 248 / 629 [92.31%] @ "2745000"
// RTL Simulation : 249 / 629 [92.31%] @ "2755000"
// RTL Simulation : 250 / 629 [92.31%] @ "2765000"
// RTL Simulation : 251 / 629 [92.31%] @ "2775000"
// RTL Simulation : 252 / 629 [92.31%] @ "2785000"
// RTL Simulation : 253 / 629 [92.31%] @ "2795000"
// RTL Simulation : 254 / 629 [92.31%] @ "2805000"
// RTL Simulation : 255 / 629 [92.31%] @ "2815000"
// RTL Simulation : 256 / 629 [92.31%] @ "2825000"
// RTL Simulation : 257 / 629 [92.31%] @ "2835000"
// RTL Simulation : 258 / 629 [92.31%] @ "2845000"
// RTL Simulation : 259 / 629 [92.31%] @ "2855000"
// RTL Simulation : 260 / 629 [92.31%] @ "2865000"
// RTL Simulation : 261 / 629 [92.31%] @ "2875000"
// RTL Simulation : 262 / 629 [92.31%] @ "2885000"
// RTL Simulation : 263 / 629 [92.31%] @ "2895000"
// RTL Simulation : 264 / 629 [92.31%] @ "2905000"
// RTL Simulation : 265 / 629 [92.31%] @ "2915000"
// RTL Simulation : 266 / 629 [92.31%] @ "2925000"
// RTL Simulation : 267 / 629 [92.31%] @ "2935000"
// RTL Simulation : 268 / 629 [92.31%] @ "2945000"
// RTL Simulation : 269 / 629 [92.31%] @ "2955000"
// RTL Simulation : 270 / 629 [92.31%] @ "2965000"
// RTL Simulation : 271 / 629 [92.31%] @ "2975000"
// RTL Simulation : 272 / 629 [92.31%] @ "2985000"
// RTL Simulation : 273 / 629 [92.31%] @ "2995000"
// RTL Simulation : 274 / 629 [92.31%] @ "3005000"
// RTL Simulation : 275 / 629 [92.31%] @ "3015000"
// RTL Simulation : 276 / 629 [92.31%] @ "3025000"
// RTL Simulation : 277 / 629 [92.31%] @ "3035000"
// RTL Simulation : 278 / 629 [92.31%] @ "3045000"
// RTL Simulation : 279 / 629 [92.31%] @ "3055000"
// RTL Simulation : 280 / 629 [92.31%] @ "3065000"
// RTL Simulation : 281 / 629 [92.31%] @ "3075000"
// RTL Simulation : 282 / 629 [92.31%] @ "3085000"
// RTL Simulation : 283 / 629 [92.31%] @ "3095000"
// RTL Simulation : 284 / 629 [92.31%] @ "3105000"
// RTL Simulation : 285 / 629 [92.31%] @ "3115000"
// RTL Simulation : 286 / 629 [92.31%] @ "3125000"
// RTL Simulation : 287 / 629 [92.31%] @ "3135000"
// RTL Simulation : 288 / 629 [92.31%] @ "3145000"
// RTL Simulation : 289 / 629 [92.31%] @ "3155000"
// RTL Simulation : 290 / 629 [92.31%] @ "3165000"
// RTL Simulation : 291 / 629 [92.31%] @ "3175000"
// RTL Simulation : 292 / 629 [92.31%] @ "3185000"
// RTL Simulation : 293 / 629 [92.31%] @ "3195000"
// RTL Simulation : 294 / 629 [92.31%] @ "3205000"
// RTL Simulation : 295 / 629 [92.31%] @ "3215000"
// RTL Simulation : 296 / 629 [92.31%] @ "3225000"
// RTL Simulation : 297 / 629 [92.31%] @ "3235000"
// RTL Simulation : 298 / 629 [92.31%] @ "3245000"
// RTL Simulation : 299 / 629 [92.31%] @ "3255000"
// RTL Simulation : 300 / 629 [92.31%] @ "3265000"
// RTL Simulation : 301 / 629 [92.31%] @ "3275000"
// RTL Simulation : 302 / 629 [92.31%] @ "3285000"
// RTL Simulation : 303 / 629 [92.31%] @ "3295000"
// RTL Simulation : 304 / 629 [92.31%] @ "3305000"
// RTL Simulation : 305 / 629 [92.31%] @ "3315000"
// RTL Simulation : 306 / 629 [92.31%] @ "3325000"
// RTL Simulation : 307 / 629 [92.31%] @ "3335000"
// RTL Simulation : 308 / 629 [92.31%] @ "3345000"
// RTL Simulation : 309 / 629 [92.31%] @ "3355000"
// RTL Simulation : 310 / 629 [92.31%] @ "3365000"
// RTL Simulation : 311 / 629 [92.31%] @ "3375000"
// RTL Simulation : 312 / 629 [92.31%] @ "3385000"
// RTL Simulation : 313 / 629 [92.31%] @ "3395000"
// RTL Simulation : 314 / 629 [92.31%] @ "3405000"
// RTL Simulation : 315 / 629 [92.31%] @ "3415000"
// RTL Simulation : 316 / 629 [92.31%] @ "3425000"
// RTL Simulation : 317 / 629 [92.31%] @ "3435000"
// RTL Simulation : 318 / 629 [92.31%] @ "3445000"
// RTL Simulation : 319 / 629 [92.31%] @ "3455000"
// RTL Simulation : 320 / 629 [92.31%] @ "3465000"
// RTL Simulation : 321 / 629 [92.31%] @ "3475000"
// RTL Simulation : 322 / 629 [92.31%] @ "3485000"
// RTL Simulation : 323 / 629 [92.31%] @ "3495000"
// RTL Simulation : 324 / 629 [92.31%] @ "3505000"
// RTL Simulation : 325 / 629 [92.31%] @ "3515000"
// RTL Simulation : 326 / 629 [92.31%] @ "3525000"
// RTL Simulation : 327 / 629 [92.31%] @ "3535000"
// RTL Simulation : 328 / 629 [92.31%] @ "3545000"
// RTL Simulation : 329 / 629 [92.31%] @ "3555000"
// RTL Simulation : 330 / 629 [92.31%] @ "3565000"
// RTL Simulation : 331 / 629 [92.31%] @ "3575000"
// RTL Simulation : 332 / 629 [92.31%] @ "3585000"
// RTL Simulation : 333 / 629 [92.31%] @ "3595000"
// RTL Simulation : 334 / 629 [92.31%] @ "3605000"
// RTL Simulation : 335 / 629 [92.31%] @ "3615000"
// RTL Simulation : 336 / 629 [92.31%] @ "3625000"
// RTL Simulation : 337 / 629 [92.31%] @ "3635000"
// RTL Simulation : 338 / 629 [92.31%] @ "3645000"
// RTL Simulation : 339 / 629 [92.31%] @ "3655000"
// RTL Simulation : 340 / 629 [92.31%] @ "3665000"
// RTL Simulation : 341 / 629 [92.31%] @ "3675000"
// RTL Simulation : 342 / 629 [92.31%] @ "3685000"
// RTL Simulation : 343 / 629 [92.31%] @ "3695000"
// RTL Simulation : 344 / 629 [92.31%] @ "3705000"
// RTL Simulation : 345 / 629 [92.31%] @ "3715000"
// RTL Simulation : 346 / 629 [92.31%] @ "3725000"
// RTL Simulation : 347 / 629 [92.31%] @ "3735000"
// RTL Simulation : 348 / 629 [92.31%] @ "3745000"
// RTL Simulation : 349 / 629 [92.31%] @ "3755000"
// RTL Simulation : 350 / 629 [92.31%] @ "3765000"
// RTL Simulation : 351 / 629 [92.31%] @ "3775000"
// RTL Simulation : 352 / 629 [92.31%] @ "3785000"
// RTL Simulation : 353 / 629 [92.31%] @ "3795000"
// RTL Simulation : 354 / 629 [92.31%] @ "3805000"
// RTL Simulation : 355 / 629 [92.31%] @ "3815000"
// RTL Simulation : 356 / 629 [92.31%] @ "3825000"
// RTL Simulation : 357 / 629 [92.31%] @ "3835000"
// RTL Simulation : 358 / 629 [92.31%] @ "3845000"
// RTL Simulation : 359 / 629 [92.31%] @ "3855000"
// RTL Simulation : 360 / 629 [92.31%] @ "3865000"
// RTL Simulation : 361 / 629 [92.31%] @ "3875000"
// RTL Simulation : 362 / 629 [92.31%] @ "3885000"
// RTL Simulation : 363 / 629 [92.31%] @ "3895000"
// RTL Simulation : 364 / 629 [92.31%] @ "3905000"
// RTL Simulation : 365 / 629 [92.31%] @ "3915000"
// RTL Simulation : 366 / 629 [92.31%] @ "3925000"
// RTL Simulation : 367 / 629 [92.31%] @ "3935000"
// RTL Simulation : 368 / 629 [92.31%] @ "3945000"
// RTL Simulation : 369 / 629 [92.31%] @ "3955000"
// RTL Simulation : 370 / 629 [92.31%] @ "3965000"
// RTL Simulation : 371 / 629 [92.31%] @ "3975000"
// RTL Simulation : 372 / 629 [92.31%] @ "3985000"
// RTL Simulation : 373 / 629 [92.31%] @ "3995000"
// RTL Simulation : 374 / 629 [92.31%] @ "4005000"
// RTL Simulation : 375 / 629 [92.31%] @ "4015000"
// RTL Simulation : 376 / 629 [92.31%] @ "4025000"
// RTL Simulation : 377 / 629 [92.31%] @ "4035000"
// RTL Simulation : 378 / 629 [92.31%] @ "4045000"
// RTL Simulation : 379 / 629 [92.31%] @ "4055000"
// RTL Simulation : 380 / 629 [92.31%] @ "4065000"
// RTL Simulation : 381 / 629 [92.31%] @ "4075000"
// RTL Simulation : 382 / 629 [92.31%] @ "4085000"
// RTL Simulation : 383 / 629 [92.31%] @ "4095000"
// RTL Simulation : 384 / 629 [92.31%] @ "4105000"
// RTL Simulation : 385 / 629 [92.31%] @ "4115000"
// RTL Simulation : 386 / 629 [92.31%] @ "4125000"
// RTL Simulation : 387 / 629 [92.31%] @ "4135000"
// RTL Simulation : 388 / 629 [92.31%] @ "4145000"
// RTL Simulation : 389 / 629 [92.31%] @ "4155000"
// RTL Simulation : 390 / 629 [92.31%] @ "4165000"
// RTL Simulation : 391 / 629 [92.31%] @ "4175000"
// RTL Simulation : 392 / 629 [92.31%] @ "4185000"
// RTL Simulation : 393 / 629 [92.31%] @ "4195000"
// RTL Simulation : 394 / 629 [92.31%] @ "4205000"
// RTL Simulation : 395 / 629 [92.31%] @ "4215000"
// RTL Simulation : 396 / 629 [92.31%] @ "4225000"
// RTL Simulation : 397 / 629 [92.31%] @ "4235000"
// RTL Simulation : 398 / 629 [92.31%] @ "4245000"
// RTL Simulation : 399 / 629 [92.31%] @ "4255000"
// RTL Simulation : 400 / 629 [92.31%] @ "4265000"
// RTL Simulation : 401 / 629 [92.31%] @ "4275000"
// RTL Simulation : 402 / 629 [92.31%] @ "4285000"
// RTL Simulation : 403 / 629 [92.31%] @ "4295000"
// RTL Simulation : 404 / 629 [92.31%] @ "4305000"
// RTL Simulation : 405 / 629 [92.31%] @ "4315000"
// RTL Simulation : 406 / 629 [92.31%] @ "4325000"
// RTL Simulation : 407 / 629 [92.31%] @ "4335000"
// RTL Simulation : 408 / 629 [92.31%] @ "4345000"
// RTL Simulation : 409 / 629 [92.31%] @ "4355000"
// RTL Simulation : 410 / 629 [92.31%] @ "4365000"
// RTL Simulation : 411 / 629 [92.31%] @ "4375000"
// RTL Simulation : 412 / 629 [92.31%] @ "4385000"
// RTL Simulation : 413 / 629 [92.31%] @ "4395000"
// RTL Simulation : 414 / 629 [92.31%] @ "4405000"
// RTL Simulation : 415 / 629 [92.31%] @ "4415000"
// RTL Simulation : 416 / 629 [92.31%] @ "4425000"
// RTL Simulation : 417 / 629 [92.31%] @ "4435000"
// RTL Simulation : 418 / 629 [92.31%] @ "4445000"
// RTL Simulation : 419 / 629 [92.31%] @ "4455000"
// RTL Simulation : 420 / 629 [92.31%] @ "4465000"
// RTL Simulation : 421 / 629 [92.31%] @ "4475000"
// RTL Simulation : 422 / 629 [92.31%] @ "4485000"
// RTL Simulation : 423 / 629 [92.31%] @ "4495000"
// RTL Simulation : 424 / 629 [92.31%] @ "4505000"
// RTL Simulation : 425 / 629 [92.31%] @ "4515000"
// RTL Simulation : 426 / 629 [92.31%] @ "4525000"
// RTL Simulation : 427 / 629 [92.31%] @ "4535000"
// RTL Simulation : 428 / 629 [92.31%] @ "4545000"
// RTL Simulation : 429 / 629 [92.31%] @ "4555000"
// RTL Simulation : 430 / 629 [92.31%] @ "4565000"
// RTL Simulation : 431 / 629 [92.31%] @ "4575000"
// RTL Simulation : 432 / 629 [92.31%] @ "4585000"
// RTL Simulation : 433 / 629 [92.31%] @ "4595000"
// RTL Simulation : 434 / 629 [92.31%] @ "4605000"
// RTL Simulation : 435 / 629 [92.31%] @ "4615000"
// RTL Simulation : 436 / 629 [92.31%] @ "4625000"
// RTL Simulation : 437 / 629 [92.31%] @ "4635000"
// RTL Simulation : 438 / 629 [92.31%] @ "4645000"
// RTL Simulation : 439 / 629 [92.31%] @ "4655000"
// RTL Simulation : 440 / 629 [92.31%] @ "4665000"
// RTL Simulation : 441 / 629 [92.31%] @ "4675000"
// RTL Simulation : 442 / 629 [92.31%] @ "4685000"
// RTL Simulation : 443 / 629 [92.31%] @ "4695000"
// RTL Simulation : 444 / 629 [92.31%] @ "4705000"
// RTL Simulation : 445 / 629 [92.31%] @ "4715000"
// RTL Simulation : 446 / 629 [92.31%] @ "4725000"
// RTL Simulation : 447 / 629 [92.31%] @ "4735000"
// RTL Simulation : 448 / 629 [92.31%] @ "4745000"
// RTL Simulation : 449 / 629 [92.31%] @ "4755000"
// RTL Simulation : 450 / 629 [92.31%] @ "4765000"
// RTL Simulation : 451 / 629 [92.31%] @ "4775000"
// RTL Simulation : 452 / 629 [92.31%] @ "4785000"
// RTL Simulation : 453 / 629 [92.31%] @ "4795000"
// RTL Simulation : 454 / 629 [92.31%] @ "4805000"
// RTL Simulation : 455 / 629 [92.31%] @ "4815000"
// RTL Simulation : 456 / 629 [92.31%] @ "4825000"
// RTL Simulation : 457 / 629 [92.31%] @ "4835000"
// RTL Simulation : 458 / 629 [92.31%] @ "4845000"
// RTL Simulation : 459 / 629 [92.31%] @ "4855000"
// RTL Simulation : 460 / 629 [92.31%] @ "4865000"
// RTL Simulation : 461 / 629 [92.31%] @ "4875000"
// RTL Simulation : 462 / 629 [92.31%] @ "4885000"
// RTL Simulation : 463 / 629 [92.31%] @ "4895000"
// RTL Simulation : 464 / 629 [92.31%] @ "4905000"
// RTL Simulation : 465 / 629 [92.31%] @ "4915000"
// RTL Simulation : 466 / 629 [92.31%] @ "4925000"
// RTL Simulation : 467 / 629 [92.31%] @ "4935000"
// RTL Simulation : 468 / 629 [92.31%] @ "4945000"
// RTL Simulation : 469 / 629 [92.31%] @ "4955000"
// RTL Simulation : 470 / 629 [92.31%] @ "4965000"
// RTL Simulation : 471 / 629 [92.31%] @ "4975000"
// RTL Simulation : 472 / 629 [92.31%] @ "4985000"
// RTL Simulation : 473 / 629 [92.31%] @ "4995000"
// RTL Simulation : 474 / 629 [92.31%] @ "5005000"
// RTL Simulation : 475 / 629 [92.31%] @ "5015000"
// RTL Simulation : 476 / 629 [92.31%] @ "5025000"
// RTL Simulation : 477 / 629 [92.31%] @ "5035000"
// RTL Simulation : 478 / 629 [92.31%] @ "5045000"
// RTL Simulation : 479 / 629 [92.31%] @ "5055000"
// RTL Simulation : 480 / 629 [92.31%] @ "5065000"
// RTL Simulation : 481 / 629 [92.31%] @ "5075000"
// RTL Simulation : 482 / 629 [92.31%] @ "5085000"
// RTL Simulation : 483 / 629 [92.31%] @ "5095000"
// RTL Simulation : 484 / 629 [92.31%] @ "5105000"
// RTL Simulation : 485 / 629 [92.31%] @ "5115000"
// RTL Simulation : 486 / 629 [92.31%] @ "5125000"
// RTL Simulation : 487 / 629 [92.31%] @ "5135000"
// RTL Simulation : 488 / 629 [92.31%] @ "5145000"
// RTL Simulation : 489 / 629 [92.31%] @ "5155000"
// RTL Simulation : 490 / 629 [92.31%] @ "5165000"
// RTL Simulation : 491 / 629 [92.31%] @ "5175000"
// RTL Simulation : 492 / 629 [92.31%] @ "5185000"
// RTL Simulation : 493 / 629 [92.31%] @ "5195000"
// RTL Simulation : 494 / 629 [92.31%] @ "5205000"
// RTL Simulation : 495 / 629 [92.31%] @ "5215000"
// RTL Simulation : 496 / 629 [92.31%] @ "5225000"
// RTL Simulation : 497 / 629 [92.31%] @ "5235000"
// RTL Simulation : 498 / 629 [92.31%] @ "5245000"
// RTL Simulation : 499 / 629 [92.31%] @ "5255000"
// RTL Simulation : 500 / 629 [92.31%] @ "5265000"
// RTL Simulation : 501 / 629 [92.31%] @ "5275000"
// RTL Simulation : 502 / 629 [92.31%] @ "5285000"
// RTL Simulation : 503 / 629 [92.31%] @ "5295000"
// RTL Simulation : 504 / 629 [92.31%] @ "5305000"
// RTL Simulation : 505 / 629 [92.31%] @ "5315000"
// RTL Simulation : 506 / 629 [92.31%] @ "5325000"
// RTL Simulation : 507 / 629 [92.31%] @ "5335000"
// RTL Simulation : 508 / 629 [92.31%] @ "5345000"
// RTL Simulation : 509 / 629 [92.31%] @ "5355000"
// RTL Simulation : 510 / 629 [92.31%] @ "5365000"
// RTL Simulation : 511 / 629 [92.31%] @ "5375000"
// RTL Simulation : 512 / 629 [92.31%] @ "5385000"
// RTL Simulation : 513 / 629 [92.31%] @ "5395000"
// RTL Simulation : 514 / 629 [92.31%] @ "5405000"
// RTL Simulation : 515 / 629 [92.31%] @ "5415000"
// RTL Simulation : 516 / 629 [92.31%] @ "5425000"
// RTL Simulation : 517 / 629 [92.31%] @ "5435000"
// RTL Simulation : 518 / 629 [92.31%] @ "5445000"
// RTL Simulation : 519 / 629 [92.31%] @ "5455000"
// RTL Simulation : 520 / 629 [92.31%] @ "5465000"
// RTL Simulation : 521 / 629 [92.31%] @ "5475000"
// RTL Simulation : 522 / 629 [92.31%] @ "5485000"
// RTL Simulation : 523 / 629 [92.31%] @ "5495000"
// RTL Simulation : 524 / 629 [92.31%] @ "5505000"
// RTL Simulation : 525 / 629 [92.31%] @ "5515000"
// RTL Simulation : 526 / 629 [92.31%] @ "5525000"
// RTL Simulation : 527 / 629 [92.31%] @ "5535000"
// RTL Simulation : 528 / 629 [92.31%] @ "5545000"
// RTL Simulation : 529 / 629 [92.31%] @ "5555000"
// RTL Simulation : 530 / 629 [92.31%] @ "5565000"
// RTL Simulation : 531 / 629 [92.31%] @ "5575000"
// RTL Simulation : 532 / 629 [92.31%] @ "5585000"
// RTL Simulation : 533 / 629 [92.31%] @ "5595000"
// RTL Simulation : 534 / 629 [92.31%] @ "5605000"
// RTL Simulation : 535 / 629 [92.31%] @ "5615000"
// RTL Simulation : 536 / 629 [92.31%] @ "5625000"
// RTL Simulation : 537 / 629 [92.31%] @ "5635000"
// RTL Simulation : 538 / 629 [92.31%] @ "5645000"
// RTL Simulation : 539 / 629 [92.31%] @ "5655000"
// RTL Simulation : 540 / 629 [92.31%] @ "5665000"
// RTL Simulation : 541 / 629 [92.31%] @ "5675000"
// RTL Simulation : 542 / 629 [92.31%] @ "5685000"
// RTL Simulation : 543 / 629 [92.31%] @ "5695000"
// RTL Simulation : 544 / 629 [92.31%] @ "5705000"
// RTL Simulation : 545 / 629 [92.31%] @ "5715000"
// RTL Simulation : 546 / 629 [92.31%] @ "5725000"
// RTL Simulation : 547 / 629 [92.31%] @ "5735000"
// RTL Simulation : 548 / 629 [92.31%] @ "5745000"
// RTL Simulation : 549 / 629 [92.31%] @ "5755000"
// RTL Simulation : 550 / 629 [92.31%] @ "5765000"
// RTL Simulation : 551 / 629 [92.31%] @ "5775000"
// RTL Simulation : 552 / 629 [92.31%] @ "5785000"
// RTL Simulation : 553 / 629 [92.31%] @ "5795000"
// RTL Simulation : 554 / 629 [92.31%] @ "5805000"
// RTL Simulation : 555 / 629 [92.31%] @ "5815000"
// RTL Simulation : 556 / 629 [92.31%] @ "5825000"
// RTL Simulation : 557 / 629 [92.31%] @ "5835000"
// RTL Simulation : 558 / 629 [92.31%] @ "5845000"
// RTL Simulation : 559 / 629 [92.31%] @ "5855000"
// RTL Simulation : 560 / 629 [92.31%] @ "5865000"
// RTL Simulation : 561 / 629 [92.31%] @ "5875000"
// RTL Simulation : 562 / 629 [92.31%] @ "5885000"
// RTL Simulation : 563 / 629 [92.31%] @ "5895000"
// RTL Simulation : 564 / 629 [92.31%] @ "5905000"
// RTL Simulation : 565 / 629 [92.31%] @ "5915000"
// RTL Simulation : 566 / 629 [92.31%] @ "5925000"
// RTL Simulation : 567 / 629 [92.31%] @ "5935000"
// RTL Simulation : 568 / 629 [92.31%] @ "5945000"
// RTL Simulation : 569 / 629 [92.31%] @ "5955000"
// RTL Simulation : 570 / 629 [92.31%] @ "5965000"
// RTL Simulation : 571 / 629 [92.31%] @ "5975000"
// RTL Simulation : 572 / 629 [92.31%] @ "5985000"
// RTL Simulation : 573 / 629 [92.31%] @ "5995000"
// RTL Simulation : 574 / 629 [92.31%] @ "6005000"
// RTL Simulation : 575 / 629 [92.31%] @ "6015000"
// RTL Simulation : 576 / 629 [92.31%] @ "6025000"
// RTL Simulation : 577 / 629 [92.31%] @ "6035000"
// RTL Simulation : 578 / 629 [92.31%] @ "6045000"
// RTL Simulation : 579 / 629 [92.31%] @ "6055000"
// RTL Simulation : 580 / 629 [92.31%] @ "6065000"
// RTL Simulation : 581 / 629 [92.31%] @ "6075000"
// RTL Simulation : 582 / 629 [92.31%] @ "6085000"
// RTL Simulation : 583 / 629 [92.31%] @ "6095000"
// RTL Simulation : 584 / 629 [92.31%] @ "6105000"
// RTL Simulation : 585 / 629 [92.31%] @ "6115000"
// RTL Simulation : 586 / 629 [92.31%] @ "6125000"
// RTL Simulation : 587 / 629 [92.31%] @ "6135000"
// RTL Simulation : 588 / 629 [92.31%] @ "6145000"
// RTL Simulation : 589 / 629 [92.31%] @ "6155000"
// RTL Simulation : 590 / 629 [92.31%] @ "6165000"
// RTL Simulation : 591 / 629 [92.31%] @ "6175000"
// RTL Simulation : 592 / 629 [92.31%] @ "6185000"
// RTL Simulation : 593 / 629 [92.31%] @ "6195000"
// RTL Simulation : 594 / 629 [92.31%] @ "6205000"
// RTL Simulation : 595 / 629 [92.31%] @ "6215000"
// RTL Simulation : 596 / 629 [92.31%] @ "6225000"
// RTL Simulation : 597 / 629 [92.31%] @ "6235000"
// RTL Simulation : 598 / 629 [92.31%] @ "6245000"
// RTL Simulation : 599 / 629 [92.31%] @ "6255000"
// RTL Simulation : 600 / 629 [92.31%] @ "6265000"
// RTL Simulation : 601 / 629 [92.31%] @ "6275000"
// RTL Simulation : 602 / 629 [92.31%] @ "6285000"
// RTL Simulation : 603 / 629 [92.31%] @ "6295000"
// RTL Simulation : 604 / 629 [92.31%] @ "6305000"
// RTL Simulation : 605 / 629 [92.31%] @ "6315000"
// RTL Simulation : 606 / 629 [92.31%] @ "6325000"
// RTL Simulation : 607 / 629 [92.31%] @ "6335000"
// RTL Simulation : 608 / 629 [92.31%] @ "6345000"
// RTL Simulation : 609 / 629 [92.31%] @ "6355000"
// RTL Simulation : 610 / 629 [92.31%] @ "6365000"
// RTL Simulation : 611 / 629 [92.31%] @ "6375000"
// RTL Simulation : 612 / 629 [92.31%] @ "6385000"
// RTL Simulation : 613 / 629 [92.31%] @ "6395000"
// RTL Simulation : 614 / 629 [92.31%] @ "6405000"
// RTL Simulation : 615 / 629 [92.31%] @ "6415000"
// RTL Simulation : 616 / 629 [92.31%] @ "6425000"
// RTL Simulation : 617 / 629 [92.31%] @ "6435000"
// RTL Simulation : 618 / 629 [92.31%] @ "6445000"
// RTL Simulation : 619 / 629 [92.31%] @ "6455000"
// RTL Simulation : 620 / 629 [92.31%] @ "6465000"
// RTL Simulation : 621 / 629 [92.31%] @ "6475000"
// RTL Simulation : 622 / 629 [92.31%] @ "6485000"
// RTL Simulation : 623 / 629 [92.31%] @ "6495000"
// RTL Simulation : 624 / 629 [92.31%] @ "6505000"
// RTL Simulation : 625 / 629 [92.31%] @ "6515000"
// RTL Simulation : 626 / 629 [92.31%] @ "6525000"
// RTL Simulation : 627 / 629 [92.31%] @ "6535000"
// RTL Simulation : 628 / 629 [92.31%] @ "6545000"
// RTL Simulation : 629 / 629 [100.00%] @ "6555000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6595 ns : File "/home/pengxuanyao/workspace/hls_cordic/cordic/s_pipeline_func/sim/verilog/cordic.autotb.v" Line 343
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct  3 17:48:55 2022...
