

================================================================
== Vitis HLS Report for 'quad_frame_remapper_Pipeline_3'
================================================================
* Date:           Wed Feb 25 19:26:48 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      363|      363|  3.630 us|  3.630 us|  361|  361|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      361|      361|         3|          1|          1|   360|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index5 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln123_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln123"   --->   Operation 7 'read' 'sext_ln123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln123_cast = sext i60 %sext_ln123_read"   --->   Operation 8 'sext' 'sext_ln123_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_1, void @empty_2, void @empty_0, i32 4, i32 16, i32 256, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index5"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop4"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index5_load = load i9 %loop_index5"   --->   Operation 12 'load' 'loop_index5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.82ns)   --->   "%exitcond9 = icmp_eq  i9 %loop_index5_load, i9 360"   --->   Operation 14 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%empty = add i9 %loop_index5_load, i9 1"   --->   Operation 15 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9, void %load-store-loop4.split, void %memset.loop.preheader.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty, i9 %loop_index5"   --->   Operation 17 'store' 'store_ln0' <Predicate = (!exitcond9)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln123_cast" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 18 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem0_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 19 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (exitcond9)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%loop_index5_cast = zext i9 %loop_index5_load"   --->   Operation 20 'zext' 'loop_index5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%line_buf_in_addr = getelementptr i128 %line_buf_in, i64 0, i64 %loop_index5_cast"   --->   Operation 23 'getelementptr' 'line_buf_in_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln123 = store i128 %gmem0_addr_read, i9 %line_buf_in_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 24 'store' 'store_ln123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop4"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.999ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'loop_index5' [8]  (1.588 ns)
	'load' operation 9 bit ('loop_index5_load') on local variable 'loop_index5' [11]  (0.000 ns)
	'icmp' operation 1 bit ('exitcond9') [13]  (1.823 ns)
	'store' operation 0 bit ('store_ln0') of variable 'empty' on local variable 'loop_index5' [24]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem0_addr', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [17]  (0.000 ns)
	bus read operation ('gmem0_addr_read', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [21]  (7.300 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('line_buf_in_addr') [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln123', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) of variable 'gmem0_addr_read', C:/quad_frame_remapper/quad_frame_remapper.cpp:123 on array 'line_buf_in' [23]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
