#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov  4 17:01:45 2025
# Process ID: 148420
# Current directory: /home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1
# Command line: vivado -log xillydemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xillydemo.tcl
# Log file: /home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/xillydemo.vds
# Journal file: /home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xillydemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado-ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top xillydemo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 148442 
WARNING: [Synth 8-2490] overwriting previous definition of module fifo_8x2048 [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fifo_8x2048.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module fifo_32x512 [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module system [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/system.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2242.012 ; gain = 222.469 ; free physical = 7326 ; free virtual = 21381
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xillydemo' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillydemo.v:3]
INFO: [Synth 8-6157] synthesizing module 'xillybus' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (1#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13492]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-6157] synthesizing module 'vivado_system' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1566]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 1 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 56 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 1 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (3#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (4#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (5#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:630]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_0' (6#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/synth/vivado_system_processing_system7_0_0.v:60]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'vivado_system_processing_system7_0_0' has 165 connections declared, but only 147 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2070]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2546]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_TN0WBI' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (7#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (8#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (9#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (10#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (11#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (12#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (12#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (13#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (14#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (15#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (15#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (15#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (16#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (18#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (19#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (19#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (19#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (19#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (20#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (21#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (22#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_0' (23#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/synth/vivado_system_auto_pc_0.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_0' has 60 connections declared, but only 58 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:251]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_TN0WBI' (24#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V1KO5M' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_1' (25#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1/synth/vivado_system_auto_pc_1.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_1' has 60 connections declared, but only 58 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:551]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V1KO5M' (26#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11J5E2F' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:612]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_2' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_2' (27#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2/synth/vivado_system_auto_pc_2.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_2' has 60 connections declared, but only 58 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:851]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11J5E2F' (28#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:612]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_7TUPWJ' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:912]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_7TUPWJ' (29#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:912]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WHIN6P' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1170]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_3' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0' (29#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_3' (30#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_3/synth/vivado_system_auto_pc_3.v:58]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'vivado_system_auto_pc_3' has 79 connections declared, but only 77 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1485]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WHIN6P' (31#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1170]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xbar_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_si_transactor' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (32#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (33#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (33#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (33#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (34#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (35#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78115]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl' (36#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo' (37#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_arbiter_resp' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 5 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_arbiter_resp' (38#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42989]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (39#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42989]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (40#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_si_transactor' (41#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000000000000000000000000000000000000010100000000000000010000000000000000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000010100000000000000011111111111110000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (41#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized0' (41#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (42#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_router' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized0' (42#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo' (43#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_router' (44#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl__parameterized1' (44#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0' (44#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_mux' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_mux' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized8' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized8' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized9' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized9' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized10' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized10' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized1' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized1' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized0' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized2' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized2' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized1' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_mux__parameterized1' (45#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (46#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter' (47#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar' (48#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (49#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xbar_0' (50#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/synth/vivado_system_xbar_0.v:59]
WARNING: [Synth 8-689] width (36) of port connection 'm_axi_arid' does not match port width (48) of module 'vivado_system_xbar_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:3626]
WARNING: [Synth 8-689] width (36) of port connection 'm_axi_awid' does not match port width (48) of module 'vivado_system_xbar_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:3638]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' (51#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2546]
WARNING: [Synth 8-7023] instance 'processing_system7_0_axi_periph' of module 'vivado_system_processing_system7_0_axi_periph_0' has 136 connections declared, but only 110 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2218]
INFO: [Synth 8-638] synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (52#1) [/opt/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (53#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (54#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (55#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (56#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (57#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' (58#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_processing_system7_0_100M' of module 'vivado_system_rst_processing_system7_0_100M_0' has 10 connections declared, but only 7 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2329]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_ip_0_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillybus_ip' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xillybus_ip' (59#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_ip_0_0' (60#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_lite_0_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'xillybus_lite' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_lite_0_0' (61#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillyvga_0_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillyvga' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-6157] synthesizing module 'xillyvga_core' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillyvga_core' (62#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillyvga' (63#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillyvga_0_0' (64#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillyvga_0_0/synth/vivado_system_xillyvga_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xlconcat_0_0' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (65#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xlconcat_0_0' (66#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system' (67#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1566]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_CLK' has an internal driver [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/system.v:126]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_PORB' has an internal driver [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/system.v:127]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_SRSTB' has an internal driver [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/system.v:128]
INFO: [Synth 8-6155] done synthesizing module 'system' (68#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-6157] synthesizing module 'xillybus_core' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_core' (69#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus' (70#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
WARNING: [Synth 8-7023] instance 'xillybus_ins' of module 'xillybus' has 87 connections declared, but only 66 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillydemo.v:124]
INFO: [Synth 8-6157] synthesizing module 'fifo_32x512' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32x512' (71#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6157] synthesizing module 'dut' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:12]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:51]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_input.v:19]
INFO: [Synth 8-6155] done synthesizing module 'dut_input_ram' (72#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_input.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dut_input' (73#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_input.v:37]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel.v:64]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 324 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 324 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_input_patde.v:19]
INFO: [Synth 8-6155] done synthesizing module 'bnn_xcel_input_patde_ram' (74#1) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_input_patde.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_conv1.v:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_conv1_poudo.v:19]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_conv1_povdy.v:19]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_conv2.v:22]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_conv2_powdI.v:19]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_dense1_V.v:19]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel_dense2_V.v:19]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state18 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state19 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state20 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state21 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state24 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:69]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_seOg.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_seOg.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_seOg_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_seOg.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_seOg_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_seOg.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sfYi.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sfYi.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sfYi_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sfYi.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sfYi_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sfYi.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sg8j.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sg8j.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sg8j_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sg8j.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sg8j_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sg8j.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_shbi.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_shbi.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_shbi_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_shbi.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_shbi_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_shbi.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sibs.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sibs.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sibs_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sibs.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sibs_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sibs.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sjbC.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sjbC.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sjbC_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sjbC.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sjbC_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sjbC.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_skbM.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_skbM.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_skbM_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_skbM.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_skbM_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_skbM.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_slbW.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_slbW.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_slbW_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_slbW.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_slbW_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_slbW.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_smb6.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_smb6.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_smb6_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_smb6.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_smb6_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_smb6.v:32]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sncg.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sncg.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sncg_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sncg.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_16_32_10_4_sncg_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_sncg.v:32]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_socq.v:19]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_spcA.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:13585]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:13587]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_512_256_s.v:46]
	Parameter DataWidth bound to: 512 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_512_256_s_wrcU_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_512_256_s_wrcU.v:21]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_256_10_s.v:46]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_256_10_s_w_sc4_rom.dat' is read successfully [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_256_10_s_w_sc4.v:21]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state7 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state10 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state11 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state16 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state19 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state22 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:61]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s_bkb.v:19]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s_cud.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:2223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:2225]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln146_reg_2500_pp2_iter2_reg_reg' and it is trimmed from '10' to '8' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:1102]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/flatten.v:45]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/max_pool_32_8_s.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/max_pool_32_8_s.v:838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/max_pool_32_8_s.v:840]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/max_pool_16_16_s.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/max_pool_16_16_s.v:630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/max_pool_16_16_s.v:632]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_1_16_9.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_1_16_9.v:327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_1_16_9.v:329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_1_16_9.v:331]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_16_8_s.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_16_8_s.v:327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_16_8_s.v:329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_16_8_s.v:331]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/initialize_padded_me_1.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/initialize_padded_me_1.v:288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/initialize_padded_me_1.v:290]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/initialize_padded_me.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/initialize_padded_me.v:288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/initialize_padded_me.v:290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel.v:1303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/bnn_xcel.v:1305]
WARNING: [Synth 8-7023] instance 'test_fpga_design' of module 'dut' has 12 connections declared, but only 9 given [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillydemo.v:363]
	Parameter clk_freq bound to: 150 - type: integer 
	Parameter st_idle bound to: 0 - type: integer 
	Parameter st_start bound to: 1 - type: integer 
	Parameter st_fetch bound to: 2 - type: integer 
	Parameter st_bit0 bound to: 3 - type: integer 
	Parameter st_bit1 bound to: 4 - type: integer 
	Parameter st_bit2 bound to: 5 - type: integer 
	Parameter st_ack0 bound to: 6 - type: integer 
	Parameter st_ack1 bound to: 7 - type: integer 
	Parameter st_ack2 bound to: 8 - type: integer 
	Parameter st_stop0 bound to: 9 - type: integer 
	Parameter st_stop1 bound to: 10 - type: integer 
	Parameter st_stop2 bound to: 11 - type: integer 
WARNING: [Synth 8-3848] Net user_r_read_32_eof in module/entity xillydemo does not have driver. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/xillydemo.v:56]
WARNING: [Synth 8-3331] design i2s_audio has unconnected port quiesce
WARNING: [Synth 8-3331] design conv_1_16_18_1_s_cud has unconnected port reset
WARNING: [Synth 8-3331] design conv_1_16_18_1_s_bkb has unconnected port reset
WARNING: [Synth 8-3331] design dense_256_10_s_w_sc4 has unconnected port reset
WARNING: [Synth 8-3331] design dense_512_256_s_wrcU has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_spcA has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_socq has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_sncg has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_smb6 has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_slbW has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_skbM has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_sjbC has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_sibs has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_shbi has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_sg8j has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_sfYi has unconnected port reset
WARNING: [Synth 8-3331] design conv_16_32_10_4_seOg has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_dense2_V has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_dense1_V has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_conv2_powdI has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_conv2 has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_conv1_povdy has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_conv1_poudo has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_conv1 has unconnected port reset
WARNING: [Synth 8-3331] design bnn_xcel_input_patde has unconnected port reset
WARNING: [Synth 8-3331] design dut_input has unconnected port reset
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design xillybus_ip has unconnected port m_axi_aclk
WARNING: [Synth 8-3331] design xillybus_ip has unconnected port m_axi_aresetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_20_axi_register_slice__parameterized1 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized1 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_21_crossbar has unconnected port S_AXI_WID[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2524.457 ; gain = 504.914 ; free physical = 7204 ; free virtual = 21264
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 2524.457 ; gain = 504.914 ; free physical = 7242 ; free virtual = 21302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 2524.457 ; gain = 504.914 ; free physical = 7242 ; free virtual = 21302
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2524.457 ; gain = 0.000 ; free physical = 7196 ; free virtual = 21256
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'smbus/fifo'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/playback_fifo'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'audio/record_fifo'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/vivado_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'vga_clk_ins/*'. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:6]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:12]
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xillydemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.270 ; gain = 0.000 ; free physical = 7016 ; free virtual = 21078
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2648.270 ; gain = 0.000 ; free physical = 7016 ; free virtual = 21078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2648.270 ; gain = 628.727 ; free physical = 7217 ; free virtual = 21279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2648.270 ; gain = 628.727 ; free physical = 7217 ; free virtual = 21279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst. (constraint file  /home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0. (constraint file  /home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillyvga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for smbus/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio/playback_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for audio/record_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2648.270 ; gain = 628.727 ; free physical = 7216 ; free virtual = 21278
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_21_decerr_slave'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'linebuf_val_1_V_add_2_reg_44482_reg[3:0]' into 'linebuf_val_0_V_add_2_reg_44477_reg[3:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:9204]
INFO: [Synth 8-4471] merging register 'linebuf_val_2_V_add_2_reg_44487_reg[3:0]' into 'linebuf_val_0_V_add_2_reg_44477_reg[3:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:9205]
INFO: [Synth 8-4471] merging register 'linebuf_val_2_V_add_3_reg_44532_reg[3:0]' into 'linebuf_val_1_V_add_3_reg_44526_reg[3:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:9212]
INFO: [Synth 8-4471] merging register 'add_ln135_reg_41460_reg[2:0]' into 'shl_ln_reg_41452_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:24985]
INFO: [Synth 8-4471] merging register 'add_ln135_reg_41460_pp2_iter1_reg_reg[2:0]' into 'shl_ln_reg_41452_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22896]
INFO: [Synth 8-4471] merging register 'add_ln135_1_reg_41515_pp2_iter1_reg_reg[2:0]' into 'add_ln135_1_reg_41515_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22898]
INFO: [Synth 8-4471] merging register 'add_ln135_2_reg_41570_pp2_iter1_reg_reg[2:0]' into 'add_ln135_2_reg_41570_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22900]
INFO: [Synth 8-4471] merging register 'add_ln135_3_reg_41625_pp2_iter1_reg_reg[2:0]' into 'add_ln135_3_reg_41625_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22902]
INFO: [Synth 8-4471] merging register 'add_ln135_4_reg_43492_pp2_iter1_reg_reg[2:0]' into 'add_ln135_4_reg_43492_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22904]
INFO: [Synth 8-4471] merging register 'add_ln135_5_reg_43547_pp2_iter1_reg_reg[2:0]' into 'add_ln135_5_reg_43547_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22906]
INFO: [Synth 8-4471] merging register 'add_ln135_6_reg_43602_pp2_iter1_reg_reg[2:0]' into 'add_ln135_6_reg_43602_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22908]
INFO: [Synth 8-4471] merging register 'add_ln135_7_reg_43657_pp2_iter1_reg_reg[2:0]' into 'add_ln135_7_reg_43657_reg[2:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:22910]
INFO: [Synth 8-4471] merging register 'zext_ln729_reg_44516_reg[63:4]' into 'zext_ln108_reg_41277_pp0_iter3_reg_reg[63:4]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:25001]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln162_1_reg_41443_reg' and it is trimmed from '7' to '6' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_16_32_10_4_s.v:9163]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln292_reg_22568_pp0_iter1_reg_reg[63:9]' into 'zext_ln292_reg_22568_reg[63:9]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_512_256_s.v:11204]
INFO: [Synth 8-4471] merging register 'zext_ln292_reg_22568_pp0_iter2_reg_reg[63:9]' into 'zext_ln292_reg_22568_reg[63:9]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_512_256_s.v:5052]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln292_reg_22568_pp0_iter2_reg_reg' and it is trimmed from '9' to '8' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_512_256_s.v:3903]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln292_reg_22568_pp0_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_512_256_s.v:3896]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln292_reg_22568_reg' and it is trimmed from '9' to '8' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_512_256_s.v:3909]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'zext_ln292_reg_11338_pp0_iter1_reg_reg[63:4]' into 'zext_ln292_reg_11338_reg[63:4]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_256_10_s.v:5760]
INFO: [Synth 8-4471] merging register 'zext_ln292_reg_11338_pp0_iter2_reg_reg[63:4]' into 'zext_ln292_reg_11338_reg[63:4]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/dense_256_10_s.v:2680]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'linebuf_val_2_V_add_7_reg_2683_reg[4:0]' into 'linebuf_val_1_V_add_7_reg_2677_reg[4:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:1175]
INFO: [Synth 8-4471] merging register 'zext_ln729_reg_2667_reg[63:5]' into 'zext_ln108_reg_2338_pp0_iter3_reg_reg[63:5]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:2494]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln162_3_reg_2653_reg' and it is trimmed from '9' to '8' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:1134]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln146_reg_2500_pp2_iter1_reg_reg' and it is trimmed from '10' to '8' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:1094]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln146_reg_2500_reg' and it is trimmed from '10' to '8' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/conv_1_16_18_1_s.v:1087]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln230_1_reg_239_reg[5:0]' into 'zext_ln230_reg_234_reg[5:0]' [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/flatten.v:163]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln32_8_reg_263_reg' and it is trimmed from '10' to '9' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_1_16_9.v:165]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln32_4_reg_263_reg' and it is trimmed from '8' to '7' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/src/fpga-design/pad_16_8_s.v:165]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'smbus'
INFO: [Synth 8-5544] ROM "save_direction" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdata_logic" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_logic" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_21_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo'
INFO: [Synth 8-3971] The signal "conv_16_32_10_4_spcA_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "conv_1_16_18_1_s_cud_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                             0000 |                             0000
                st_start |                             0001 |                             0001
                st_fetch |                             0010 |                             0010
                 st_bit0 |                             0011 |                             0011
                 st_bit1 |                             0100 |                             0100
                 st_bit2 |                             0101 |                             0101
                 st_ack0 |                             0110 |                             0110
                 st_ack1 |                             0111 |                             0111
                 st_ack2 |                             1000 |                             1000
                st_stop0 |                             1001 |                             1001
                st_stop1 |                             1010 |                             1010
                  iSTATE |                             1011 |                             1011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'smbus'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2648.270 ; gain = 628.727 ; free physical = 7217 ; free virtual = 21279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 25    
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 23    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 17    
	  16 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 4     
	  16 Input      7 Bit       Adders := 16    
	   3 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 15    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 42    
	   2 Input      4 Bit       Adders := 78    
	   8 Input      4 Bit       Adders := 96    
	   6 Input      4 Bit       Adders := 5     
	   7 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 10    
	   4 Input      3 Bit       Adders := 131   
	   3 Input      3 Bit       Adders := 131   
	   5 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 32    
	   3 Input      2 Bit       Adders := 135   
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
	   3 Input      1 Bit         XORs := 1920  
+---Registers : 
	              512 Bit    Registers := 3     
	              256 Bit    Registers := 2     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 12    
	               47 Bit    Registers := 16    
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 100   
	               14 Bit    Registers := 11    
	               12 Bit    Registers := 47    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 55    
	                4 Bit    Registers := 177   
	                3 Bit    Registers := 316   
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 475   
+---RAMs : 
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
	              256 Bit         RAMs := 5     
	              160 Bit         RAMs := 2     
	               18 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	  11 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 12    
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     47 Bit        Muxes := 16    
	   2 Input     40 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 56    
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 20    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 37    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 89    
	   3 Input      4 Bit        Muxes := 18    
	   7 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 6     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 132   
	   4 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 322   
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xillydemo 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_21_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_19_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_21_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module xillybus_ip 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dut_input_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bnn_xcel_input_patde_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bnn_xcel_conv1_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module bnn_xcel_conv1_poudo_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module bnn_xcel_conv1_povdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module bnn_xcel_conv2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module bnn_xcel_conv2_powdI_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module bnn_xcel_dense1_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module bnn_xcel_dense2_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module conv_16_32_10_4_seOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_sfYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_sg8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_shbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_sibs_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_sjbC_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_skbM_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_slbW_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_smb6_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module conv_16_32_10_4_sncg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module conv_16_32_10_4_socq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module conv_16_32_10_4_spcA_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
Module dut_mux_32_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv_16_32_10_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 1     
	  16 Input      7 Bit       Adders := 16    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 128   
	   3 Input      3 Bit       Adders := 128   
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 128   
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1152  
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 51    
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 283   
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 172   
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 51    
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 27    
Module dense_512_256_s_wrcU_rom 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dense_512_256_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	  16 Input      8 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 64    
+---XORs : 
	   3 Input      1 Bit         XORs := 512   
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 64    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dense_256_10_s_w_sc4_rom 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	  11 Input    256 Bit        Muxes := 1     
Module dense_256_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	  16 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 32    
+---XORs : 
	   3 Input      1 Bit         XORs := 256   
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_1_16_18_1_s_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module conv_1_16_18_1_s_cud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               18 Bit         RAMs := 1     
Module conv_1_16_18_1_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 22    
	   2 Input      4 Bit       Adders := 10    
	   6 Input      4 Bit       Adders := 5     
	   7 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
	   5 Input      3 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 11    
	   3 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 77    
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
Module flatten 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module max_pool_32_8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pool_16_16_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pad_1_16_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pad_16_8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module initialize_padded_me_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module initialize_padded_me 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module bnn_xcel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module dut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module i2s_audio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module smbus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3917] design xillydemo has port smbus_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design xillydemo has port smbus_addr[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 1 bits of RAM "dense1_V_U/bnn_xcel_dense1_V_ram_U/ram_reg" due to constant propagation. Old ram width 11 bits, new ram width 10 bits.
INFO: [Synth 8-3971] The signal "\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/linebuf_val_1_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/linebuf_val_2_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241/linebuf_val_2_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln729_reg_2667_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_add_7_reg_2677_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln729_reg_2667_reg[2]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_add_7_reg_2677_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln729_reg_2667_reg[1]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_add_7_reg_2677_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln729_reg_2667_reg[0]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_add_7_reg_2677_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln729_reg_2667_reg[4]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_add_7_reg_2677_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241/\add_ln162_3_reg_2653_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln125_reg_2486_reg[0]' (FDR) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln125_reg_2486_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln125_reg_2486_reg[1]' (FDR) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln125_reg_2486_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln125_reg_2486_reg[2]' (FDR) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/zext_ln125_reg_2486_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241/\zext_ln125_reg_2486_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_max_pool_16_16_s_fu_259/\or_ln205_reg_1151_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/or_ln205_reg_1151_reg[1]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/trunc_ln205_6_reg_1141_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/or_ln205_reg_1151_reg[2]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/trunc_ln205_6_reg_1141_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/or_ln205_reg_1151_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/trunc_ln205_6_reg_1141_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/trunc_ln205_6_reg_1141_reg[0]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/select_ln205_reg_1128_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/trunc_ln205_6_reg_1141_reg[1]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/select_ln205_reg_1128_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/trunc_ln205_6_reg_1141_reg[2]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_16_16_s_fu_259/select_ln205_reg_1128_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln162_1_reg_41443_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/zext_ln729_reg_44516_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_1_V_add_3_reg_44526_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/zext_ln729_reg_44516_reg[2]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_1_V_add_3_reg_44526_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/zext_ln729_reg_44516_reg[1]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_1_V_add_3_reg_44526_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/zext_ln729_reg_44516_reg[0]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/linebuf_val_1_V_add_3_reg_44526_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_reg_41460_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_1_reg_41515_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_1_reg_41515_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_2_reg_41570_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_2_reg_41570_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_3_reg_41625_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\zext_ln125_reg_41424_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\zext_ln125_reg_41424_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\zext_ln125_reg_41424_reg[2] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_reg_41460_pp2_iter1_reg_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_1_reg_41515_pp2_iter1_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\shl_ln_reg_41452_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\shl_ln_reg_41452_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\shl_ln_reg_41452_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_1_reg_41515_pp2_iter1_reg_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_2_reg_41570_pp2_iter1_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_1_reg_41515_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_1_reg_41515_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_1_reg_41515_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_2_reg_41570_pp2_iter1_reg_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_3_reg_41625_pp2_iter1_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_2_reg_41570_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_2_reg_41570_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_2_reg_41570_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_3_reg_41625_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_3_reg_41625_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_3_reg_41625_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_4_reg_43492_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_4_reg_43492_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_4_reg_43492_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_5_reg_43547_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_5_reg_43547_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_5_reg_43547_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_6_reg_43602_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_6_reg_43602_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_6_reg_43602_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_7_reg_43657_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_7_reg_43657_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\add_ln135_7_reg_43657_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_max_pool_32_8_s_fu_253/\or_ln205_reg_1983_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/or_ln205_reg_1983_reg[1]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/trunc_ln205_1_reg_1973_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/or_ln205_reg_1983_reg[2]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/trunc_ln205_1_reg_1973_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/trunc_ln205_1_reg_1973_reg[0]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/select_ln205_reg_1960_reg[0]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/trunc_ln205_1_reg_1973_reg[1]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_max_pool_32_8_s_fu_253/select_ln205_reg_1960_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/zext_ln229_1_reg_252_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/shl_ln_reg_257_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/zext_ln229_1_reg_252_reg[2]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/shl_ln_reg_257_reg[2]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/zext_ln229_1_reg_252_reg[1]' (FDR) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/zext_ln229_1_reg_252_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_flatten_fu_247/\zext_ln229_1_reg_252_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/zext_ln230_reg_234_reg[8]' (FD) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/shl_ln_reg_257_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/zext_ln230_reg_234_reg[7]' (FD) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/shl_ln_reg_257_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/zext_ln230_reg_234_reg[6]' (FD) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/shl_ln_reg_257_reg[1]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/shl_ln_reg_257_reg[1]' (FD) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_flatten_fu_247/shl_ln_reg_257_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_flatten_fu_247/\shl_ln_reg_257_reg[0] )
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[2]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[88]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[0]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[98]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[46]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[219]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[99]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[77]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[98]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[164]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[68]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[207]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[69]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[79]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[20]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[203]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[16]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[227]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[38]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[176]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[36]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[233]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[35]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[37]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[249]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[12]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[162]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[13]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[240]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[9]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[126]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[53]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[24]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[31]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[129]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[92]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[107]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[78]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[179]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[76]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[139]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[114]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[222]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[127]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[192]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[111]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[235]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[110]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[152]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[131]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[136]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[175]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[202]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[170]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[139]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[230]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[191]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[226]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[182]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[229]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[200]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[199]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[153]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[151]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[159]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[208]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[234]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[246]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[238]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[251]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_dense_256_10_s_fu_232/w_fc2_U/dense_256_10_s_w_sc4_rom_U/q0_reg[249]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_4_reg_43492_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_5_reg_43547_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_5_reg_43547_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_6_reg_43602_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_6_reg_43602_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_7_reg_43657_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_4_reg_43492_pp2_iter1_reg_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_5_reg_43547_pp2_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_5_reg_43547_pp2_iter1_reg_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_6_reg_43602_pp2_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_6_reg_43602_pp2_iter1_reg_reg[3]' (FDE) to 'test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_16_32_10_4_s_fu_198/add_ln135_7_reg_43657_pp2_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module vivado_system_xbar_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\w_conv2_1_1_U/conv_16_32_10_4_sibs_rom_U/q3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\threshold_conv2_V_U/conv_16_32_10_4_sncg_rom_U/q0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\threshold_conv2_V_lo_reg_42992_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198/\threshold_conv2_V_lo_4_reg_43917_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:25 . Memory (MB): peak = 2648.270 ; gain = 628.727 ; free physical = 7134 ; free virtual = 21215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------+---------------+----------------+
|Module Name              | RTL Object           | Depth x Width | Implemented As | 
+-------------------------+----------------------+---------------+----------------+
|conv_16_32_10_4_seOg_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_seOg_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_seOg_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_seOg_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sfYi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sfYi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sfYi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sfYi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sg8j_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sg8j_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sg8j_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sg8j_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_shbi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_shbi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_shbi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_shbi_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sibs_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sibs_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sibs_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sibs_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sjbC_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sjbC_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sjbC_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sjbC_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_skbM_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_skbM_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_skbM_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_skbM_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_slbW_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_slbW_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_slbW_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_slbW_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_smb6_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_smb6_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_smb6_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_smb6_rom | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_sncg_rom | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_sncg_rom | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_sncg_rom | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_sncg_rom | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x5          | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|conv_16_32_10_4_s        | p_0_out              | 32x16         | LUT            | 
|dense_512_256_s          | n_0_reg_1098_reg_rep | 256x512       | Block RAM      | 
+-------------------------+----------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                         | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv1_U/bnn_xcel_conv1_ram_U/ram_reg                     | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv1_pooled_U/bnn_xcel_conv1_poudo_ram_U/ram_reg        | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv1_pooled_padded_U/bnn_xcel_conv1_povdy_ram_U/ram_reg | 128 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv2_U/bnn_xcel_conv2_ram_U/ram_reg                     | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | dense1_V_U/bnn_xcel_dense1_V_ram_U/ram_reg               | 256 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198 | linebuf_val_1_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg     | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198 | linebuf_val_2_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg     | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241  | linebuf_val_1_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg     | 32 x 1(READ_FIRST)     | W | R | 32 x 1(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241  | linebuf_val_2_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg     | 32 x 1(READ_FIRST)     | W | R | 32 x 1(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+------------------------------------------+
|Module Name                                                         | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives                               | 
+--------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+------------------------------------------+
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198 | linebuf_val_0_V_U/conv_16_32_10_4_socq_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16	                           | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241  | linebuf_val_0_V_U/conv_1_16_18_1_s_bkb_ram_U/ram_reg | User Attribute | 32 x 1               | RAM16X1S x 2	                            | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | input_padded_U/bnn_xcel_input_patde_ram_U/ram_reg    | User Attribute | 512 x 1              | RAM16X1S x 1	RAM64X1S x 1	RAM256X1S x 1	 | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv2_pooled_U/bnn_xcel_conv2_powdI_ram_U/ram_reg    | User Attribute | 16 x 32              | RAM16X1S x 32	                           | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | dense2_V_U/bnn_xcel_dense2_V_ram_U/ram_reg           | User Attribute | 16 x 10              | RAM16X1S x 10	                           | 
|xillydemo                                                           | litearray0_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	                            | 
|xillydemo                                                           | litearray1_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	                            | 
|xillydemo                                                           | litearray2_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	                            | 
|xillydemo                                                           | litearray3_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	                            | 
|xillydemo                                                           | demoarray_reg                                        | Implied        | 32 x 8               | RAM32X1S x 8	                            | 
|xillydemo                                                           | test_fpga_design/input_U/dut_input_ram_U/ram_reg     | User Attribute | 256 x 1              | RAM256X1S x 1	                           | 
+--------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 2664.254 ; gain = 644.711 ; free physical = 6872 ; free virtual = 20954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:34 . Memory (MB): peak = 2688.262 ; gain = 668.719 ; free physical = 6850 ; free virtual = 20932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                         | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv1_U/bnn_xcel_conv1_ram_U/ram_reg                     | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv1_pooled_U/bnn_xcel_conv1_poudo_ram_U/ram_reg        | 64 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv1_pooled_padded_U/bnn_xcel_conv1_povdy_ram_U/ram_reg | 128 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | conv2_U/bnn_xcel_conv2_ram_U/ram_reg                     | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\test_fpga_design/grp_bnn_xcel_fu_155                               | dense1_V_U/bnn_xcel_dense1_V_ram_U/ram_reg               | 256 x 11(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198 | linebuf_val_1_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg     | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198 | linebuf_val_2_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg     | 16 x 16(READ_FIRST)    | W | R | 16 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241  | linebuf_val_1_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg     | 32 x 1(READ_FIRST)     | W | R | 32 x 1(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241  | linebuf_val_2_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg     | 32 x 1(READ_FIRST)     | W | R | 32 x 1(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                         | RTL Object                                           | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+----------------+
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_16_32_10_4_s_fu_198 | linebuf_val_0_V_U/conv_16_32_10_4_socq_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16	 | 
|\test_fpga_design/grp_bnn_xcel_fu_155 /grp_conv_1_16_18_1_s_fu_241  | linebuf_val_0_V_U/conv_1_16_18_1_s_bkb_ram_U/ram_reg | User Attribute | 32 x 1               | RAM16X1S x 2	  | 
|xillydemo                                                           | litearray0_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo                                                           | litearray1_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo                                                           | litearray2_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo                                                           | litearray3_reg                                       | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo                                                           | demoarray_reg                                        | Implied        | 32 x 8               | RAM32X1S x 8	  | 
|xillydemo                                                           | test_fpga_design/input_U/dut_input_ram_U/ram_reg     | User Attribute | 256 x 1              | RAM256X1S x 1	 | 
+--------------------------------------------------------------------+------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/conv1_U/bnn_xcel_conv1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/conv1_U/bnn_xcel_conv1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/conv1_pooled_U/bnn_xcel_conv1_poudo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/conv1_pooled_padded_U/bnn_xcel_conv1_povdy_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/conv2_U/bnn_xcel_conv2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/conv2_U/bnn_xcel_conv2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/dense1_V_U/bnn_xcel_dense1_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance linebuf_val_1_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance linebuf_val_1_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance linebuf_val_2_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance linebuf_val_2_V_U/conv_16_32_10_4_spcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_1_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_2_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance test_fpga_design/grp_bnn_xcel_fu_155/grp_conv_1_16_18_1_s_fu_241/linebuf_val_2_V_U/conv_1_16_18_1_s_cud_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6874 ; free virtual = 20956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4163] Replicating register \audio/audio_adc_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_lrclk_reg_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \audio/audio_bclk_reg_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:44 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6873 ; free virtual = 20955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:44 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6873 ; free virtual = 20955
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:46 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6872 ; free virtual = 20954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:46 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6872 ; free virtual = 20954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6871 ; free virtual = 20953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6871 ; free virtual = 20953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_32x512   |         4|
|2     |fifo_8x2048   |         2|
|3     |xillybus_core |         1|
|4     |xillybus_lite |         1|
|5     |xillyvga_core |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |fifo_32x512          |     1|
|2     |fifo_32x512__4       |     1|
|3     |fifo_32x512__5       |     1|
|4     |fifo_32x512__6       |     1|
|5     |fifo_8x2048          |     1|
|6     |fifo_8x2048__2       |     1|
|7     |xillybus_core        |     1|
|8     |xillybus_lite_bbox_0 |     1|
|9     |xillyvga_core        |     1|
|10    |BIBUF                |   130|
|11    |BUFG                 |     2|
|12    |CARRY4               |   192|
|13    |LUT1                 |   250|
|14    |LUT2                 |   669|
|15    |LUT3                 |  2614|
|16    |LUT4                 |  1711|
|17    |LUT5                 |  1920|
|18    |LUT6                 |  2768|
|19    |MUXF7                |    69|
|20    |PS7                  |     1|
|21    |RAM16X1S             |    61|
|22    |RAM256X1S            |     2|
|23    |RAM32X1S             |    40|
|24    |RAM64X1S             |     1|
|25    |RAMB18E1             |     1|
|26    |RAMB18E1_1           |     3|
|27    |RAMB18E1_18          |     1|
|28    |RAMB18E1_19          |     1|
|29    |RAMB18E1_2           |     4|
|30    |RAMB18E1_20          |     1|
|31    |RAMB18E1_21          |     1|
|32    |RAMB18E1_22          |     1|
|33    |RAMB18E1_23          |     1|
|34    |RAMB18E1_24          |     1|
|35    |RAMB18E1_25          |     1|
|36    |RAMB18E1_26          |     1|
|37    |RAMB18E1_27          |     1|
|38    |RAMB18E1_28          |     1|
|39    |RAMB18E1_29          |     1|
|40    |RAMB18E1_30          |     1|
|41    |RAMB18E1_31          |     1|
|42    |RAMB18E1_32          |     1|
|43    |RAMB36E1             |     1|
|44    |SRL16                |     1|
|45    |SRL16E               |    66|
|46    |SRLC32E              |   144|
|47    |FDCE                 |    14|
|48    |FDR                  |     8|
|49    |FDRE                 |  7968|
|50    |FDSE                 |    75|
|51    |IBUF                 |     5|
|52    |IOBUF                |    57|
|53    |OBUF                 |    22|
|54    |OBUFT                |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                           |Module                                                             |Cells |
+------+-------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                |                                                                   | 19626|
|2     |  audio                                                            |i2s_audio                                                          |   170|
|3     |  smbus                                                            |smbus                                                              |   109|
|4     |  test_fpga_design                                                 |dut                                                                | 12608|
|5     |    grp_bnn_xcel_fu_155                                            |bnn_xcel                                                           | 12471|
|6     |      conv1_U                                                      |bnn_xcel_conv1                                                     |     1|
|7     |        bnn_xcel_conv1_ram_U                                       |bnn_xcel_conv1_ram                                                 |     1|
|8     |      conv1_pooled_U                                               |bnn_xcel_conv1_poudo                                               |    17|
|9     |        bnn_xcel_conv1_poudo_ram_U                                 |bnn_xcel_conv1_poudo_ram                                           |    17|
|10    |      conv1_pooled_padded_U                                        |bnn_xcel_conv1_povdy                                               |     1|
|11    |        bnn_xcel_conv1_povdy_ram_U                                 |bnn_xcel_conv1_povdy_ram                                           |     1|
|12    |      conv2_U                                                      |bnn_xcel_conv2                                                     |    22|
|13    |        bnn_xcel_conv2_ram_U                                       |bnn_xcel_conv2_ram                                                 |    22|
|14    |      conv2_pooled_U                                               |bnn_xcel_conv2_powdI                                               |    75|
|15    |        bnn_xcel_conv2_powdI_ram_U                                 |bnn_xcel_conv2_powdI_ram                                           |    75|
|16    |      dense1_V_U                                                   |bnn_xcel_dense1_V                                                  |   261|
|17    |        bnn_xcel_dense1_V_ram_U                                    |bnn_xcel_dense1_V_ram                                              |   261|
|18    |      dense2_V_U                                                   |bnn_xcel_dense2_V                                                  |    42|
|19    |        bnn_xcel_dense2_V_ram_U                                    |bnn_xcel_dense2_V_ram                                              |    42|
|20    |      grp_conv_16_32_10_4_s_fu_198                                 |conv_16_32_10_4_s                                                  |  5929|
|21    |        linebuf_val_0_V_U                                          |conv_16_32_10_4_socq                                               |   163|
|22    |          conv_16_32_10_4_socq_ram_U                               |conv_16_32_10_4_socq_ram                                           |   163|
|23    |        threshold_conv2_V_U                                        |conv_16_32_10_4_sncg                                               |    70|
|24    |          conv_16_32_10_4_sncg_rom_U                               |conv_16_32_10_4_sncg_rom                                           |    70|
|25    |        w_conv2_0_0_U                                              |conv_16_32_10_4_seOg                                               |   154|
|26    |          conv_16_32_10_4_seOg_rom_U                               |conv_16_32_10_4_seOg_rom                                           |   154|
|27    |        w_conv2_0_1_U                                              |conv_16_32_10_4_shbi                                               |   157|
|28    |          conv_16_32_10_4_shbi_rom_U                               |conv_16_32_10_4_shbi_rom                                           |   157|
|29    |        w_conv2_0_2_U                                              |conv_16_32_10_4_skbM                                               |   216|
|30    |          conv_16_32_10_4_skbM_rom_U                               |conv_16_32_10_4_skbM_rom                                           |   216|
|31    |        w_conv2_1_0_U                                              |conv_16_32_10_4_sfYi                                               |   195|
|32    |          conv_16_32_10_4_sfYi_rom_U                               |conv_16_32_10_4_sfYi_rom                                           |   195|
|33    |        w_conv2_1_1_U                                              |conv_16_32_10_4_sibs                                               |   287|
|34    |          conv_16_32_10_4_sibs_rom_U                               |conv_16_32_10_4_sibs_rom                                           |   287|
|35    |        w_conv2_1_2_U                                              |conv_16_32_10_4_slbW                                               |   166|
|36    |          conv_16_32_10_4_slbW_rom_U                               |conv_16_32_10_4_slbW_rom                                           |   166|
|37    |        w_conv2_2_0_U                                              |conv_16_32_10_4_sg8j                                               |   114|
|38    |          conv_16_32_10_4_sg8j_rom_U                               |conv_16_32_10_4_sg8j_rom                                           |   114|
|39    |        w_conv2_2_1_U                                              |conv_16_32_10_4_sjbC                                               |   246|
|40    |          conv_16_32_10_4_sjbC_rom_U                               |conv_16_32_10_4_sjbC_rom                                           |   246|
|41    |        w_conv2_2_2_U                                              |conv_16_32_10_4_smb6                                               |   173|
|42    |          conv_16_32_10_4_smb6_rom_U                               |conv_16_32_10_4_smb6_rom                                           |   173|
|43    |      grp_conv_1_16_18_1_s_fu_241                                  |conv_1_16_18_1_s                                                   |   595|
|44    |        linebuf_val_0_V_U                                          |conv_1_16_18_1_s_bkb                                               |    30|
|45    |          conv_1_16_18_1_s_bkb_ram_U                               |conv_1_16_18_1_s_bkb_ram                                           |    30|
|46    |        linebuf_val_1_V_U                                          |conv_1_16_18_1_s_cud                                               |    22|
|47    |          conv_1_16_18_1_s_cud_ram_U                               |conv_1_16_18_1_s_cud_ram_69                                        |    22|
|48    |        linebuf_val_2_V_U                                          |conv_1_16_18_1_s_cud_68                                            |    23|
|49    |          conv_1_16_18_1_s_cud_ram_U                               |conv_1_16_18_1_s_cud_ram                                           |    23|
|50    |      grp_dense_256_10_s_fu_232                                    |dense_256_10_s                                                     |  1194|
|51    |        w_fc2_U                                                    |dense_256_10_s_w_sc4                                               |   821|
|52    |          dense_256_10_s_w_sc4_rom_U                               |dense_256_10_s_w_sc4_rom                                           |   821|
|53    |      grp_dense_512_256_s_fu_224                                   |dense_512_256_s                                                    |  1515|
|54    |      grp_flatten_fu_247                                           |flatten                                                            |  1158|
|55    |      grp_initialize_padded_me_1_fu_278                            |initialize_padded_me_1                                             |    98|
|56    |      grp_initialize_padded_me_fu_284                              |initialize_padded_me                                               |    79|
|57    |      grp_max_pool_16_16_s_fu_259                                  |max_pool_16_16_s                                                   |   165|
|58    |      grp_max_pool_32_8_s_fu_253                                   |max_pool_32_8_s                                                    |   186|
|59    |      grp_pad_16_8_s_fu_272                                        |pad_16_8_s                                                         |    99|
|60    |      grp_pad_1_16_9_fu_265                                        |pad_1_16_9                                                         |   122|
|61    |      input_padded_U                                               |bnn_xcel_input_patde                                               |     5|
|62    |        bnn_xcel_input_patde_ram_U                                 |bnn_xcel_input_patde_ram                                           |     5|
|63    |    input_U                                                        |dut_input                                                          |    17|
|64    |      dut_input_ram_U                                              |dut_input_ram                                                      |    17|
|65    |  xillybus_ins                                                     |xillybus                                                           |  6492|
|66    |    system_i                                                       |system                                                             |  6138|
|67    |      vivado_system_i                                              |vivado_system                                                      |  6137|
|68    |        processing_system7_0                                       |vivado_system_processing_system7_0_0                               |   236|
|69    |          inst                                                     |processing_system7_v5_5_processing_system7                         |   236|
|70    |        processing_system7_0_axi_periph                            |vivado_system_processing_system7_0_axi_periph_0                    |  5513|
|71    |          xbar                                                     |vivado_system_xbar_0                                               |  1952|
|72    |            inst                                                   |axi_crossbar_v2_1_21_axi_crossbar                                  |  1952|
|73    |              \gen_samd.crossbar_samd                              |axi_crossbar_v2_1_21_crossbar                                      |  1941|
|74    |                addr_arbiter_ar                                    |axi_crossbar_v2_1_21_addr_arbiter                                  |   101|
|75    |                addr_arbiter_aw                                    |axi_crossbar_v2_1_21_addr_arbiter_51                               |   102|
|76    |                \gen_decerr_slave.decerr_slave_inst                |axi_crossbar_v2_1_21_decerr_slave                                  |    62|
|77    |                \gen_master_slots[0].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1      |   167|
|78    |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_66  |    19|
|79    |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_67 |   148|
|80    |                \gen_master_slots[1].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_52   |   168|
|81    |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_64  |    19|
|82    |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_65 |   149|
|83    |                \gen_master_slots[2].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_53   |   165|
|84    |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_62  |    18|
|85    |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_63 |   147|
|86    |                \gen_master_slots[3].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_54   |   166|
|87    |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9_60  |    20|
|88    |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10_61 |   146|
|89    |                \gen_master_slots[4].reg_slice_mi                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_55   |    65|
|90    |                  \b.b_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized9     |    19|
|91    |                  \r.r_pipe                                        |axi_register_slice_v2_1_20_axic_register_slice__parameterized10    |    46|
|92    |                \gen_slave_slots[0].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_21_si_transactor                                 |   468|
|93    |                  \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_21_arbiter_resp_59                               |    81|
|94    |                  \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc                                  |    95|
|95    |                \gen_slave_slots[0].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_21_si_transactor__parameterized0                 |   409|
|96    |                  \gen_multi_thread.arbiter_resp_inst              |axi_crossbar_v2_1_21_arbiter_resp                                  |    56|
|97    |                  \gen_multi_thread.mux_resp_multi_thread          |generic_baseblocks_v2_1_0_mux_enc__parameterized0                  |    61|
|98    |                \gen_slave_slots[0].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_21_splitter                                      |     6|
|99    |                \gen_slave_slots[0].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_21_wdata_router                                  |    43|
|100   |                  wrouter_aw_fifo                                  |axi_data_fifo_v2_1_19_axic_reg_srl_fifo                            |    43|
|101   |                    \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_19_ndeep_srl__parameterized0                    |     1|
|102   |                    \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_57                 |     1|
|103   |                    \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_58                 |     6|
|104   |                splitter_aw_mi                                     |axi_crossbar_v2_1_21_splitter_56                                   |     4|
|105   |          m00_couplers                                             |m00_couplers_imp_TN0WBI                                            |  1187|
|106   |            auto_pc                                                |vivado_system_auto_pc_0                                            |  1187|
|107   |              inst                                                 |axi_protocol_converter_v2_1_20_axi_protocol_converter_28           |  1187|
|108   |                \gen_axilite.gen_b2s_conv.axilite_b2s              |axi_protocol_converter_v2_1_20_b2s_29                              |  1187|
|109   |                  \RD.ar_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_ar_channel_30                   |   187|
|110   |                    ar_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm_47                   |    29|
|111   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_48               |   146|
|112   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_49                     |    79|
|113   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_50                     |    62|
|114   |                  \RD.r_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_r_channel_31                    |    93|
|115   |                    rd_data_fifo_0                                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1_45  |    49|
|116   |                    transaction_fifo_0                             |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2_46  |    30|
|117   |                  SI_REG                                           |axi_register_slice_v2_1_20_axi_register_slice_32                   |   645|
|118   |                    \ar.ar_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_41                  |   224|
|119   |                    \aw.aw_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_42                  |   228|
|120   |                    \b.b_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized1_43  |    47|
|121   |                    \r.r_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized2_44  |   146|
|122   |                  \WR.aw_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_aw_channel_33                   |   191|
|123   |                    aw_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm_37                   |    19|
|124   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_38               |   152|
|125   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_39                     |    76|
|126   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_40                     |    72|
|127   |                  \WR.b_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_b_channel_34                    |    69|
|128   |                    bid_fifo_0                                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo_35                  |    35|
|129   |                    bresp_fifo_0                                   |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0_36  |     9|
|130   |          m01_couplers                                             |m01_couplers_imp_1V1KO5M                                           |  1187|
|131   |            auto_pc                                                |vivado_system_auto_pc_1                                            |  1187|
|132   |              inst                                                 |axi_protocol_converter_v2_1_20_axi_protocol_converter_5            |  1187|
|133   |                \gen_axilite.gen_b2s_conv.axilite_b2s              |axi_protocol_converter_v2_1_20_b2s_6                               |  1187|
|134   |                  \RD.ar_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_ar_channel_7                    |   187|
|135   |                    ar_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm_24                   |    29|
|136   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_25               |   146|
|137   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_26                     |    79|
|138   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_27                     |    62|
|139   |                  \RD.r_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_r_channel_8                     |    93|
|140   |                    rd_data_fifo_0                                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1_22  |    49|
|141   |                    transaction_fifo_0                             |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2_23  |    30|
|142   |                  SI_REG                                           |axi_register_slice_v2_1_20_axi_register_slice_9                    |   645|
|143   |                    \ar.ar_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_18                  |   224|
|144   |                    \aw.aw_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_19                  |   228|
|145   |                    \b.b_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized1_20  |    47|
|146   |                    \r.r_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized2_21  |   146|
|147   |                  \WR.aw_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_aw_channel_10                   |   191|
|148   |                    aw_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm_14                   |    19|
|149   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_15               |   152|
|150   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_16                     |    76|
|151   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_17                     |    72|
|152   |                  \WR.b_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_b_channel_11                    |    69|
|153   |                    bid_fifo_0                                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo_12                  |    35|
|154   |                    bresp_fifo_0                                   |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0_13  |     9|
|155   |          m02_couplers                                             |m02_couplers_imp_11J5E2F                                           |  1187|
|156   |            auto_pc                                                |vivado_system_auto_pc_2                                            |  1187|
|157   |              inst                                                 |axi_protocol_converter_v2_1_20_axi_protocol_converter              |  1187|
|158   |                \gen_axilite.gen_b2s_conv.axilite_b2s              |axi_protocol_converter_v2_1_20_b2s                                 |  1187|
|159   |                  \RD.ar_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_ar_channel                      |   187|
|160   |                    ar_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                      |    29|
|161   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator_2                |   146|
|162   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd_3                      |    79|
|163   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_4                      |    62|
|164   |                  \RD.r_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_r_channel                       |    93|
|165   |                    rd_data_fifo_0                                 |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1     |    49|
|166   |                    transaction_fifo_0                             |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2     |    30|
|167   |                  SI_REG                                           |axi_register_slice_v2_1_20_axi_register_slice                      |   645|
|168   |                    \ar.ar_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice                     |   224|
|169   |                    \aw.aw_pipe                                    |axi_register_slice_v2_1_20_axic_register_slice_1                   |   228|
|170   |                    \b.b_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized1     |    47|
|171   |                    \r.r_pipe                                      |axi_register_slice_v2_1_20_axic_register_slice__parameterized2     |   146|
|172   |                  \WR.aw_channel_0                                 |axi_protocol_converter_v2_1_20_b2s_aw_channel                      |   191|
|173   |                    aw_cmd_fsm_0                                   |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                      |    19|
|174   |                    cmd_translator_0                               |axi_protocol_converter_v2_1_20_b2s_cmd_translator                  |   152|
|175   |                      incr_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_incr_cmd                        |    76|
|176   |                      wrap_cmd_0                                   |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                        |    72|
|177   |                  \WR.b_channel_0                                  |axi_protocol_converter_v2_1_20_b2s_b_channel                       |    69|
|178   |                    bid_fifo_0                                     |axi_protocol_converter_v2_1_20_b2s_simple_fifo                     |    35|
|179   |                    bresp_fifo_0                                   |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0     |     9|
|180   |          s00_couplers                                             |s00_couplers_imp_WHIN6P                                            |     0|
|181   |            auto_pc                                                |vivado_system_auto_pc_3                                            |     0|
|182   |        rst_processing_system7_0_100M                              |vivado_system_rst_processing_system7_0_100M_0                      |    66|
|183   |          U0                                                       |proc_sys_reset                                                     |    66|
|184   |            EXT_LPF                                                |lpf                                                                |    23|
|185   |              \ACTIVE_LOW_AUX.ACT_LO_AUX                           |cdc_sync                                                           |     6|
|186   |              \ACTIVE_LOW_EXT.ACT_LO_EXT                           |cdc_sync_0                                                         |     6|
|187   |            SEQ                                                    |sequence_psr                                                       |    38|
|188   |              SEQ_COUNTER                                          |upcnt_n                                                            |    13|
|189   |        xillybus_ip_0                                              |vivado_system_xillybus_ip_0_0                                      |     2|
|190   |          inst                                                     |xillybus_ip                                                        |     2|
|191   |        xillybus_lite_0                                            |vivado_system_xillybus_lite_0_0                                    |   113|
|192   |        xillyvga_0                                                 |vivado_system_xillyvga_0_0                                         |   207|
|193   |          inst                                                     |xillyvga                                                           |   207|
|194   |        xlconcat_0                                                 |vivado_system_xlconcat_0_0                                         |     0|
+------+-------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 2916.582 ; gain = 897.039 ; free physical = 6871 ; free virtual = 20953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:41 . Memory (MB): peak = 2916.582 ; gain = 773.227 ; free physical = 6920 ; free virtual = 21002
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:47 . Memory (MB): peak = 2916.590 ; gain = 897.039 ; free physical = 6920 ; free virtual = 21002
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_real_word[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4_send_dma_ins/GND_9_o_GND_9_o_sub_181_OUT[8 : 3] on block xillybus_core
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   rd_arbiter_ins/Mmux_rd_arb_roundrobin[2]_recvbuf_bufno[8]_wide_mux_44_OUT_rs_
   lut[8 : 3] on block xillybus_core is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/Madd_n0532_Madd_cy[2 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A[3 : 0] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT[31 : 22] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_88_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 119896 kilobytes

Reading core file '/home/er495/ece6775/lab4/ecelinux/zedboard_project/cores/xillybus_core.ngc' for (cell view 'xillybus_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_ac5ce7f3.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_ac5ce7f3.edif]
Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_lite.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_lite.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xillybus_lite.edif ...
ngc2edif: Total memory usage is 106088 kilobytes

Reading core file '/home/er495/ece6775/lab4/ecelinux/zedboard_project/vivado-essentials/vivado_system/system/pcores/xillybus_lite_v1_00_a/netlist/xillybus_lite.ngc' for (cell view 'xillybus_lite', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_d17ef93a.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_d17ef93a.edif]
Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20190617 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillyvga_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillyvga_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifo_rd_data_w[32 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus screensaver_ins/vorigin[8 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Result[9 : 0] on block xillyvga_core is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   registers_ins/v_data_start_reg[31]_GND_32_o_mux_33_OUT[2 : 0] on block
   xillyvga_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillyvga_core.edif ...
ngc2edif: Total memory usage is 108292 kilobytes

Reading core file '/home/er495/ece6775/lab4/ecelinux/zedboard_project/cores/xillyvga_core.ngc' for (cell view 'xillyvga_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillyvga_core_ngc_ac5ce7f3.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillyvga_core_ngc_ac5ce7f3.edif]
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2916.590 ; gain = 0.000 ; free physical = 6952 ; free virtual = 21071
INFO: [Netlist 29-17] Analyzing 5024 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20190617
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2948.598 ; gain = 0.000 ; free physical = 6898 ; free virtual = 21017
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3365 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 237 instances
  FD => FDRE: 368 instances
  FDE => FDRE: 1897 instances
  FDR => FDRE: 423 instances
  FDS => FDSE: 28 instances
  INV => LUT1: 180 instances
  IOBUF => IOBUF (IBUF, OBUFT): 57 instances
  RAM16X1S => RAM32X1S (RAMS32): 61 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 40 instances
  RAM64M => RAM64M (RAMD64E(x4)): 36 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
785 Infos, 196 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:08 . Memory (MB): peak = 2948.598 ; gain = 1200.613 ; free physical = 7200 ; free virtual = 21319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2948.598 ; gain = 0.000 ; free physical = 7200 ; free virtual = 21319
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/er495/ece6775/lab4/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/xillydemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xillydemo_utilization_synth.rpt -pb xillydemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:04:07 2025...
