A Joint Optimization of Buffer and Splitter Insertion
Running Benchmarks:
['c499']

Parsed Circuit c499 has gate count 387
Solving Initial Levels with 7709 constraints
No Improvement Found in Iteration 5 at cost 665
Inserting Buffers
Network is Appropriately Balanced
Recovered Inserted Cost:665
Buffers = 412
Splitters = 253
Total Time: 2.8343374729156494 seconds 
Time in phase assignment 0.21567153930664062 
Time in tree construction 2.578463077545166 


{1: 41, 6: 42, 7: 67, 4: 37, 3: 62, 5: 63, 8: 23, 10: 27, 11: 46, 13: 46, 14: 10, 9: 56, 16: 8, 12: 17, 15: 42, 18: 10, 20: 6, 21: 49, 19: 50, 22: 6, 24: 15, 26: 40, 28: 64, 30: 48, 31: 16, 32: 32, 17: 46, 23: 48, 25: 39, 27: 36, 2: 17, 29: 16}
Total Cells: 1125
Max Depth: 32
Max Width: 67
Average Width per Depth: 35.15625
Number of Primary Inputs: 41
Parameters
Phases:8
Maximum Phase Skips:1
Splitter Fanout Limit:4


Summary of Results
Benchmark | Total Buffer/Splitter Cost
c499  |  665

