<html><body><samp><pre>
<!@TC:1490740303>
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MI6T705

# Tue Mar 28 17:31:43 2017

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1490740305> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1490740305> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: : <!@TM:1490740305> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1490740305> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\pll1.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\top.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_left.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_right.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\squares.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_submean.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\rising_edge_det.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v" (library work)
@I::"D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v:9:7:9:13:@N:CG364:@XP_MSG">i2s_rx.v(9)</a><!@TM:1490740305> | Synthesizing module i2s_rx in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
   Generated name = i2s_rx_16s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v:106:34:106:44:@N:CG179:@XP_MSG">i2s_rx.v(106)</a><!@TM:1490740305> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v:107:35:107:46:@N:CG179:@XP_MSG">i2s_rx.v(107)</a><!@TM:1490740305> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v:1:7:1:21:@N:CG364:@XP_MSG">I2S_Controller.v(1)</a><!@TM:1490740305> | Synthesizing module I2S_Controller in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v:1759:7:1759:11:@N:CG364:@XP_MSG">machxo3l.v(1759)</a><!@TM:1490740305> | Synthesizing module OSCH in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v:1124:7:1124:10:@N:CG364:@XP_MSG">machxo3l.v(1124)</a><!@TM:1490740305> | Synthesizing module VLO in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v:1696:7:1696:14:@N:CG364:@XP_MSG">machxo3l.v(1696)</a><!@TM:1490740305> | Synthesizing module EHXPLLJ in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\pll1.v:8:7:8:11:@N:CG364:@XP_MSG">pll1.v(8)</a><!@TM:1490740305> | Synthesizing module pll1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v:1:7:1:14:@N:CG364:@XP_MSG">clkdiv.v(1)</a><!@TM:1490740305> | Synthesizing module clk_div in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v:1120:7:1120:10:@N:CG364:@XP_MSG">machxo3l.v(1120)</a><!@TM:1490740305> | Synthesizing module VHI in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v:1482:7:1482:14:@N:CG364:@XP_MSG">machxo3l.v(1482)</a><!@TM:1490740305> | Synthesizing module FIFO8KB in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_left.v:8:7:8:16:@N:CG364:@XP_MSG">fifo_left.v(8)</a><!@TM:1490740305> | Synthesizing module fifo_left in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v:1:7:1:17:@N:CG364:@XP_MSG">char_cntrl.v(1)</a><!@TM:1490740305> | Synthesizing module char_cntrl in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_right.v:8:7:8:17:@N:CG364:@XP_MSG">fifo_right.v(8)</a><!@TM:1490740305> | Synthesizing module fifo_right in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:1:7:1:10:@N:CG364:@XP_MSG">zcr.v(1)</a><!@TM:1490740305> | Synthesizing module zcr in library work.

<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:23:4:23:9:@W:CG133:@XP_MSG">zcr.v(23)</a><!@TM:1490740305> | Object clear is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[0][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[1][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[2][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[3][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[4][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[5][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[6][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[7][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[8][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[9][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[10][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[11][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[12][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[13][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[14][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[15][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[16][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[17][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[18][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[19][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[20][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[21][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[22][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[23][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[24][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[25][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[26][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[27][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[28][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[29][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[30][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[31][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[32][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[33][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[34][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[35][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[36][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[37][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[38][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[39][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[40][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[41][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[42][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[43][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[44][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[45][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[46][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[47][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[48][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[49][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[50][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[51][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[52][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[53][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[54][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[55][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[56][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[57][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[58][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[59][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[60][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[61][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[62][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@W:CL271:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Pruning unused bits 14 to 0 of zcr_window[63][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:61:0:61:6:@A:CL282:@XP_MSG">zcr.v(61)</a><!@TM:1490740305> | Feedback mux created for signal not_previous -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:61:0:61:6:@A:CL282:@XP_MSG">zcr.v(61)</a><!@TM:1490740305> | Feedback mux created for signal current -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:49:0:49:6:@A:CL282:@XP_MSG">zcr.v(49)</a><!@TM:1490740305> | Feedback mux created for signal zcr_window[63][15:15] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:26:0:26:6:@A:CL282:@XP_MSG">zcr.v(26)</a><!@TM:1490740305> | Feedback mux created for signal zcr_valid -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:26:0:26:6:@A:CL282:@XP_MSG">zcr.v(26)</a><!@TM:1490740305> | Feedback mux created for signal zcr_count[4:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v:187:7:187:14:@N:CG364:@XP_MSG">machxo3l.v(187)</a><!@TM:1490740305> | Synthesizing module FD1P3DX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\machxo3l.v:1037:7:1037:16:@N:CG364:@XP_MSG">machxo3l.v(1037)</a><!@TM:1490740305> | Synthesizing module ROM128X1A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\squares.v:8:7:8:14:@N:CG364:@XP_MSG">squares.v(8)</a><!@TM:1490740305> | Synthesizing module squares in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:1:7:1:10:@N:CG364:@XP_MSG">ste.v(1)</a><!@TM:1490740305> | Synthesizing module ste in library work.

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_0_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_1_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_2_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_3_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_4_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_5_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_6_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_7_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_8_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_9_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_10_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_11_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_12_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_13_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_14_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_15_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_16_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_17_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_18_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_19_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_20_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_21_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_22_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_23_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_24_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_25_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_26_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_27_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_28_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_29_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_30_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_31_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_32_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_33_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_34_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_35_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_36_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_37_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_38_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_39_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_40_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_41_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_42_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_43_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_44_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_45_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_46_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_47_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_48_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_49_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_50_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_51_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_52_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_53_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_54_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_55_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_56_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_57_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_58_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_59_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_60_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_61_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_62_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:49:0:49:6:@W:CL169:@XP_MSG">ste.v(49)</a><!@TM:1490740305> | Pruning unused register ste_window_63_[15:0]. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:24:0:24:6:@A:CL282:@XP_MSG">ste.v(24)</a><!@TM:1490740305> | Feedback mux created for signal ste_valid -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:24:0:24:6:@A:CL282:@XP_MSG">ste.v(24)</a><!@TM:1490740305> | Feedback mux created for signal ste[30:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_submean.v:8:7:8:19:@N:CG364:@XP_MSG">fifo_submean.v(8)</a><!@TM:1490740305> | Synthesizing module fifo_submean in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\rising_edge_det.v:1:7:1:22:@N:CG364:@XP_MSG">rising_edge_det.v(1)</a><!@TM:1490740305> | Synthesizing module rising_edge_det in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v:1:7:1:15:@N:CG364:@XP_MSG">submean2.v(1)</a><!@TM:1490740305> | Synthesizing module submean2 in library work.

<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v:29:27:29:28:@W:CG781:@XP_MSG">submean2.v(29)</a><!@TM:1490740305> | Input RPReset on instance f1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v:24:10:24:27:@W:CG133:@XP_MSG">submean2.v(24)</a><!@TM:1490740305> | Object window_init_count is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v:24:28:24:40:@W:CG133:@XP_MSG">submean2.v(24)</a><!@TM:1490740305> | Object window_count is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v:25:8:25:9:@W:CG133:@XP_MSG">submean2.v(25)</a><!@TM:1490740305> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:1:7:1:19:@N:CG364:@XP_MSG">beam_forming.v(1)</a><!@TM:1490740305> | Synthesizing module beam_forming in library work.

<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:32:0:32:7:@W:CG532:@XP_MSG">beam_forming.v(32)</a><!@TM:1490740305> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:123:17:123:29:@N:CG179:@XP_MSG">beam_forming.v(123)</a><!@TM:1490740305> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:170:19:170:30:@N:CG179:@XP_MSG">beam_forming.v(170)</a><!@TM:1490740305> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_0_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_1_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_2_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_3_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_4_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_5_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_6_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_7_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_8_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_9_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_10_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_11_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_12_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_13_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_14_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_15_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_16_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_17_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_18_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_19_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_20_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_21_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_22_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_23_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_24_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_25_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_26_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_27_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_28_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_29_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_30_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_31_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_32_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_33_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_34_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_35_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_36_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_37_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_38_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_39_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_40_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_41_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_42_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_43_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_44_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_45_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_46_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_47_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_48_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_49_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_50_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_51_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_52_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_53_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_54_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_55_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_56_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_57_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_58_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:31:10:31:24:@W:CG133:@XP_MSG">beam_forming.v(31)</a><!@TM:1490740305> | Object phase_diff_LUT_59_ is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_0_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_1_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_2_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_3_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_4_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_5_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_6_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_7_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_8_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_9_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_10_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_11_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_12_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_13_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_14_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_15_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_16_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_17_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_18_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_19_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_20_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_21_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_22_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_23_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_24_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_25_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_26_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_27_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_28_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_29_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_30_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_31_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_32_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_33_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_34_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_35_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_36_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_37_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_38_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_39_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_40_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_41_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_42_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_43_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_44_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_45_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_46_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_47_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_48_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_49_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_50_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_51_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_52_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_53_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_54_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_55_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_56_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_57_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_58_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_60_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_61_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_62_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_63_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_64_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_65_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_66_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_67_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_68_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_69_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_70_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_71_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_72_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_73_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_74_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_75_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_76_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_77_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_78_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_79_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_80_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_81_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_82_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_83_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_84_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_85_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_86_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_87_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_89_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_90_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:150:0:150:6:@W:CL169:@XP_MSG">beam_forming.v(150)</a><!@TM:1490740305> | Pruning unused register current_diff[20:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:150:0:150:6:@W:CL169:@XP_MSG">beam_forming.v(150)</a><!@TM:1490740305> | Pruning unused register min_diff[20:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register left_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:131:0:131:6:@W:CL169:@XP_MSG">beam_forming.v(131)</a><!@TM:1490740305> | Pruning unused register right_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register full. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register min_diff[20:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register left_data_storage_59_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:100:0:100:6:@W:CL169:@XP_MSG">beam_forming.v(100)</a><!@TM:1490740305> | Pruning unused register right_data_storage_88_[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:97:0:97:6:@W:CL207:@XP_MSG">beam_forming.v(97)</a><!@TM:1490740305> | All reachable assignments to led_pattern[7:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\top.v:1:7:1:10:@N:CG364:@XP_MSG">top.v(1)</a><!@TM:1490740305> | Synthesizing module top in library work.

<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\top.v:116:31:116:32:@W:CG781:@XP_MSG">top.v(116)</a><!@TM:1490740305> | Input RPReset on instance horizontal_port is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\top.v:121:31:121:32:@W:CG781:@XP_MSG">top.v(121)</a><!@TM:1490740305> | Input RPReset on instance vertical_port is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\top.v:138:7:138:15:@W:CS263:@XP_MSG">top.v(138)</a><!@TM:1490740305> | Port-width mismatch for port ste. Formal has width 31, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\top.v:53:12:53:27:@W:CG360:@XP_MSG">top.v(53)</a><!@TM:1490740305> | Removing wire zcr_count_right, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\top.v:54:6:54:21:@W:CG360:@XP_MSG">top.v(54)</a><!@TM:1490740305> | Removing wire zcr_valid_right, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\top.v:61:14:61:26:@W:CG360:@XP_MSG">top.v(61)</a><!@TM:1490740305> | Removing wire left_pattern, as there is no assignment to it.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:13:25:13:37:@N:CL159:@XP_MSG">beam_forming.v(13)</a><!@TM:1490740305> | Input left_data_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v:14:25:14:38:@N:CL159:@XP_MSG">beam_forming.v(14)</a><!@TM:1490740305> | Input right_data_in is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v:14:24:14:31:@W:CL247:@XP_MSG">submean2.v(14)</a><!@TM:1490740305> | Input port bit 15 of data_in[15:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:13:24:13:28:@W:CL247:@XP_MSG">ste.v(13)</a><!@TM:1490740305> | Input port bit 15 of data[15:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v:13:24:13:28:@W:CL246:@XP_MSG">ste.v(13)</a><!@TM:1490740305> | Input port bits 7 to 0 of data[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v:13:24:13:28:@W:CL246:@XP_MSG">zcr.v(13)</a><!@TM:1490740305> | Input port bits 14 to 0 of data[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v:16:0:16:6:@N:CL189:@XP_MSG">char_cntrl.v(16)</a><!@TM:1490740305> | Register bit counter[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v:16:0:16:6:@N:CL189:@XP_MSG">char_cntrl.v(16)</a><!@TM:1490740305> | Register bit counter[8] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v:16:0:16:6:@W:CL279:@XP_MSG">char_cntrl.v(16)</a><!@TM:1490740305> | Pruning register bits 8 to 7 of counter[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v:16:0:16:6:@W:CL190:@XP_MSG">clkdiv.v(16)</a><!@TM:1490740305> | Optimizing register bit r_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v:16:0:16:6:@W:CL260:@XP_MSG">clkdiv.v(16)</a><!@TM:1490740305> | Pruning register bit 2 of r_reg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v:47:0:47:6:@W:CL190:@XP_MSG">I2S_Controller.v(47)</a><!@TM:1490740305> | Optimizing register bit count[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v:47:0:47:6:@W:CL260:@XP_MSG">I2S_Controller.v(47)</a><!@TM:1490740305> | Pruning register bit 4 of count[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 28 17:31:44 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1490740305> | Running in 64-bit mode 
File C:\lscc\diamond\3.4\synpbase\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\SEC29\Desktop\i2s_iot\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 28 17:31:45 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 28 17:31:45 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1490740306> | Running in 64-bit mode 
File C:\lscc\diamond\3.4\synpbase\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\SEC29\Desktop\i2s_iot\impl1\synwork\impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 28 17:31:46 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1490740307> | No constraint file specified. 
Linked File: <a href="D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1_scck.rpt:@XP_FILE">impl1_scck.rpt</a>
Printing clock  summary report in "D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1490740307> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1490740307> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1490740307> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:131:4:131:10:@N:BN362:@XP_MSG">i2s_rx.v(131)</a><!@TM:1490740307> | Removing sequential instance left_data_twos_compl_i[15:0] (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:161:4:161:10:@N:BN362:@XP_MSG">i2s_rx.v(161)</a><!@TM:1490740307> | Removing sequential instance d2_right_vld (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:161:4:161:10:@N:BN362:@XP_MSG">i2s_rx.v(161)</a><!@TM:1490740307> | Removing sequential instance d1_right_vld (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:124:4:124:10:@N:BN362:@XP_MSG">i2s_rx.v(124)</a><!@TM:1490740307> | Removing sequential instance left_data_ones_compl_i[15:0] (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:111:4:111:10:@N:BN362:@XP_MSG">i2s_rx.v(111)</a><!@TM:1490740307> | Removing sequential instance right_vld_reg_i (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:93:4:93:10:@N:BN362:@XP_MSG">i2s_rx.v(93)</a><!@TM:1490740307> | Removing sequential instance right_vld_i (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:82:4:82:10:@N:BN362:@XP_MSG">i2s_rx.v(82)</a><!@TM:1490740307> | Removing sequential instance left_data_reg_i[15:0] (in view: work.i2s_rx_16s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=240  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                               Requested     Requested     Clock                                        Clock                     Clock
Clock                               Frequency     Period        Type                                         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------
System                              892.9 MHz     1.120         system                                       system_clkgroup           0    
clk_div|clk_track_derived_clock     1.0 MHz       1000.000      derived (from pll1|CLKOS_inferred_clock)     Autoconstr_clkgroup_1     172  
pll1|CLKOP_inferred_clock           244.6 MHz     4.088         inferred                                     Autoconstr_clkgroup_0     240  
pll1|CLKOS_inferred_clock           1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_1     3    
============================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\char_cntrl.v:16:0:16:6:@W:MT529:@XP_MSG">char_cntrl.v(16)</a><!@TM:1490740307> | Found inferred clock pll1|CLKOP_inferred_clock which controls 240 sequential elements including f1.out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\clkdiv.v:16:0:16:6:@W:MT529:@XP_MSG">clkdiv.v(16)</a><!@TM:1490740307> | Found inferred clock pll1|CLKOS_inferred_clock which controls 3 sequential elements including div8.r_reg[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[30] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[29] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[28] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[27] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[26] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[25] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[24] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[23] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[22] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[21] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[20] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[19] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[18] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[17] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[16] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[15] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[14] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[13] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[12] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[11] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[10] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[9] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[8] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[7] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[6] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[5] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[4] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[3] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[2] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740307> | Removing sequential instance ste[1] (in view: work.ste(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 28 17:31:47 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1490740313> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1490740313> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1490740313> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v:57:9:57:17:@W:BN132:@XP_MSG">i2s_controller.v(57)</a><!@TM:1490740313> | Removing user instance port2.un2_count[3:0] because it is equivalent to instance port1.un2_count[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@W:BN132:@XP_MSG">i2s_controller.v(47)</a><!@TM:1490740313> | Removing sequential instance port2.count[3:0] because it is equivalent to instance port1.count[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@W:BN132:@XP_MSG">i2s_controller.v(47)</a><!@TM:1490740313> | Removing sequential instance port2.o_ws because it is equivalent to instance port1.o_ws. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:64:4:64:10:@W:BN132:@XP_MSG">i2s_rx.v(64)</a><!@TM:1490740313> | Removing sequential instance port2.i2s_rx_inst.ws_i because it is equivalent to instance port1.i2s_rx_inst.ws_i. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v:60:9:60:14:@W:BN132:@XP_MSG">i2s_controller.v(60)</a><!@TM:1490740313> | Removing user instance port2.o_ws_2 because it is equivalent to instance port1.o_ws_2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:64:4:64:10:@W:BN132:@XP_MSG">i2s_rx.v(64)</a><!@TM:1490740313> | Removing sequential instance port2.i2s_rx_inst.ws_reg_i because it is equivalent to instance port1.i2s_rx_inst.ws_reg_i. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:87:16:87:25:@W:BN132:@XP_MSG">i2s_rx.v(87)</a><!@TM:1490740313> | Removing user instance port2.i2s_rx_inst.left_data_reg_i7 because it is equivalent to instance port1.i2s_rx_inst.left_data_reg_i7. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:79:24:79:40:@W:BN132:@XP_MSG">i2s_rx.v(79)</a><!@TM:1490740313> | Removing user instance port2.i2s_rx_inst.ws_pulse_i because it is equivalent to instance port1.i2s_rx_inst.ws_pulse_i. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@A:BN291:@XP_MSG">i2s_controller.v(47)</a><!@TM:1490740313> | Boundary register port2.o_ws (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:93:4:93:10:@W:BN132:@XP_MSG">i2s_rx.v(93)</a><!@TM:1490740313> | Removing sequential instance port2.i2s_rx_inst.left_vld_i because it is equivalent to instance port1.i2s_rx_inst.left_vld_i. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_rx.v:111:4:111:10:@W:BN132:@XP_MSG">i2s_rx.v(111)</a><!@TM:1490740313> | Removing sequential instance port2.i2s_rx_inst.left_vld_reg_i because it is equivalent to instance port1.i2s_rx_inst.left_vld_reg_i. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1490740313> | Applying initial value "0000000000000000" on instance subMean1.avg[15:0]  

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: : <a href="d:\uiuc\2017_spring\ece_396\beamforming\beam_forming.v:100:0:100:6:@N::@XP_MSG">beam_forming.v(100)</a><!@TM:1490740313> | Found counter in view:work.top(verilog) inst beam_forming1.window_count[6:0]
@N: : <a href="d:\uiuc\2017_spring\ece_396\beamforming\zcr.v:61:0:61:6:@N::@XP_MSG">zcr.v(61)</a><!@TM:1490740313> | Found counter in view:work.zcr(verilog) inst zcr_count_temp[4:0]
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[30] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[30] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[29] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[29] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[28] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[28] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[27] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[27] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[26] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[26] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[25] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[25] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[24] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[24] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[23] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[23] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[22] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[22] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[21] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[21] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[20] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[20] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[19] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[19] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[18] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[18] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[17] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[17] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[16] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[16] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[15] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[15] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[14] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[14] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[13] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[13] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[12] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[12] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[11] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[11] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[10] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[10] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[9] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[9] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[8] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[8] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[7] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[7] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[6] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[6] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[5] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[5] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[4] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[4] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[3] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[3] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[2] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[2] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@N:BN362:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Removing sequential instance ste[1] (in view: work.ste(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:24:0:24:6:@A:BN291:@XP_MSG">ste.v(24)</a><!@TM:1490740313> | Boundary register ste[1] (in view: work.ste(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 147MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)

@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\submean2.v:37:1:37:3:@N:FA113:@XP_MSG">submean2.v(37)</a><!@TM:1490740313> | Pipelining module un1_sum[19:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\submean2.v:35:0:35:6:@N:MF169:@XP_MSG">submean2.v(35)</a><!@TM:1490740313> | Pushed in register sum[19:0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\submean2.v:35:0:35:6:@N:MF169:@XP_MSG">submean2.v(35)</a><!@TM:1490740313> | Pushed in register avg[15:0].
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[1] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[2] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[3] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[4] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[5] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[6] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[7] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[8] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[9] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[10] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[11] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[12] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[13] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[14] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[15] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[16] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[17] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[18] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[19] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[20] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[21] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[22] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[23] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[24] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[25] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[26] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[27] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[28] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[29] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\ste.v:61:0:61:6:@N:BN362:@XP_MSG">ste.v(61)</a><!@TM:1490740313> | Removing sequential instance ste2.sum[30] (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:31:12:31:17:@N:BN362:@XP_MSG">squares.v(31)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_14 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:35:12:35:17:@N:BN362:@XP_MSG">squares.v(35)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_13 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:39:12:39:17:@N:BN362:@XP_MSG">squares.v(39)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_12 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:43:12:43:17:@N:BN362:@XP_MSG">squares.v(43)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_11 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:47:12:47:17:@N:BN362:@XP_MSG">squares.v(47)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_10 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:51:12:51:16:@N:BN362:@XP_MSG">squares.v(51)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_9 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:55:12:55:16:@N:BN362:@XP_MSG">squares.v(55)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_8 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:59:12:59:16:@N:BN362:@XP_MSG">squares.v(59)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_7 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:63:12:63:16:@N:BN362:@XP_MSG">squares.v(63)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_6 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:67:12:67:16:@N:BN362:@XP_MSG">squares.v(67)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_5 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:71:12:71:16:@N:BN362:@XP_MSG">squares.v(71)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_4 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:75:12:75:16:@N:BN362:@XP_MSG">squares.v(75)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_3 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:79:12:79:16:@N:BN362:@XP_MSG">squares.v(79)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_2 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:83:12:83:16:@N:BN362:@XP_MSG">squares.v(83)</a><!@TM:1490740313> | Removing sequential instance ste2.sq1.FF_1 (in view: work.top(verilog)) of type view:LUCENT.FD1P3DX(PRIM) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:92:14:92:22:@W:BN114:@XP_MSG">squares.v(92)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_14 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:97:14:97:22:@W:BN114:@XP_MSG">squares.v(97)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_13 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:102:14:102:22:@W:BN114:@XP_MSG">squares.v(102)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_12 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:107:14:107:22:@W:BN114:@XP_MSG">squares.v(107)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_11 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:112:14:112:22:@W:BN114:@XP_MSG">squares.v(112)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_10 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:117:14:117:21:@W:BN114:@XP_MSG">squares.v(117)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_9 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:122:14:122:21:@W:BN114:@XP_MSG">squares.v(122)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_8 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:127:14:127:21:@W:BN114:@XP_MSG">squares.v(127)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_7 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:132:14:132:21:@W:BN114:@XP_MSG">squares.v(132)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_6 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:137:14:137:21:@W:BN114:@XP_MSG">squares.v(137)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_5 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:142:14:142:21:@W:BN114:@XP_MSG">squares.v(142)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_4 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:147:14:147:21:@W:BN114:@XP_MSG">squares.v(147)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_3 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:152:14:152:21:@W:BN114:@XP_MSG">squares.v(152)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_2 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\squares.v:157:14:157:21:@W:BN114:@XP_MSG">squares.v(157)</a><!@TM:1490740313> | Removing instance ste2.sq1.mem_0_1 (in view: work.top(verilog)) of black box view:LUCENT.ROM128X1A(PRIM) because it does not drive other instances.</font>

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.96ns		 393 /       360
   2		0h:00m:02s		    -2.96ns		 390 /       360
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\rd1171\source\verilog\i2s_controller.v:47:0:47:6:@N:FX271:@XP_MSG">i2s_controller.v(47)</a><!@TM:1490740313> | Replicating instance port1.o_ws (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\zcr.v:57:14:57:26:@N:FX271:@XP_MSG">zcr.v(57)</a><!@TM:1490740313> | Replicating instance zcr2.window_count[4] (in view: work.top(verilog)) with 58 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\zcr.v:57:14:57:26:@N:FX271:@XP_MSG">zcr.v(57)</a><!@TM:1490740313> | Replicating instance zcr2.window_count[3] (in view: work.top(verilog)) with 61 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\zcr.v:57:14:57:26:@N:FX271:@XP_MSG">zcr.v(57)</a><!@TM:1490740313> | Replicating instance zcr2.window_count[5] (in view: work.top(verilog)) with 57 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\zcr.v:57:14:57:26:@N:FX271:@XP_MSG">zcr.v(57)</a><!@TM:1490740313> | Replicating instance zcr2.window_count[2] (in view: work.top(verilog)) with 57 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\zcr.v:57:14:57:26:@N:FX271:@XP_MSG">zcr.v(57)</a><!@TM:1490740313> | Replicating instance zcr2.window_count[1] (in view: work.top(verilog)) with 63 loads 3 times to improve timing.
Timing driven replication report
Added 17 Registers via timing driven replication
Added 17 LUTs via timing driven replication

   3		0h:00m:03s		    -2.85ns		 409 /       377


   4		0h:00m:03s		    -2.85ns		 408 /       377

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 170MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1490740313> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 169MB peak: 170MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1490740313> | Automatically generated clock clk_div|clk_track_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 378 clock pin(s) of sequential element(s)
0 instances converted, 378 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance              Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:my_pll.PLLInst_0@|E:zcr2.current@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       my_pll.PLLInst_0     EHXPLLJ                212        zcr2.current                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:my_pll.PLLInst_0@|E:port1_i2s_rx_inst_sd_iio@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       my_pll.PLLInst_0     EHXPLLJ                166        port1_i2s_rx_inst_sd_iio     No gated clock conversion method for cell cell:LUCENT.IFS1P3DX                                                                
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 134MB peak: 170MB)

Writing Analyst data base D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 167MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1490740313> | Writing EDF file: D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1.edi 
L-2016.03L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1490740313> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 173MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 171MB peak: 173MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\fifo_submean.v:46:12:46:28:@W:MT246:@XP_MSG">fifo_submean.v(46)</a><!@TM:1490740313> | Blackbox FIFO8KB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\uiuc\2017_spring\ece_396\beamforming\pll1.v:67:12:67:21:@W:MT246:@XP_MSG">pll1.v(67)</a><!@TM:1490740313> | Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490740313> | Found inferred clock pll1|CLKOS_inferred_clock with period 4.46ns. Please declare a user-defined clock on object "n:my_pll.CLKOS"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1490740313> | Found inferred clock pll1|CLKOP_inferred_clock with period 6.12ns. Please declare a user-defined clock on object "n:my_pll.CLKOP"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Mar 28 17:31:53 2017
#


Top view:               top
Requested Frequency:    163.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1490740313> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1490740313> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.079

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
pll1|CLKOP_inferred_clock     163.5 MHz     139.0 MHz     6.116         7.196         -1.079     inferred     Autoconstr_clkgroup_0
pll1|CLKOS_inferred_clock     224.4 MHz     190.7 MHz     4.456         5.242         -0.786     inferred     Autoconstr_clkgroup_1
System                        718.8 MHz     610.9 MHz     1.391         1.637         -0.246     system       system_clkgroup      
===================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  1.391       -0.246  |  No paths    -      |  No paths    -      |  No paths    -    
System                     pll1|CLKOP_inferred_clock  |  6.116       2.486   |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  System                     |  6.116       3.276   |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOP_inferred_clock  pll1|CLKOP_inferred_clock  |  6.116       -1.080  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  System                     |  4.456       -0.817  |  No paths    -      |  No paths    -      |  No paths    -    
pll1|CLKOS_inferred_clock  pll1|CLKOS_inferred_clock  |  4.456       -0.786  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: pll1|CLKOP_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                   Arrival           
Instance                      Reference                     Type        Pin     Net                      Time        Slack 
                              Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------
zcr2.window_count[0]          pll1|CLKOP_inferred_clock     FD1S3DX     Q       un3lto0                  1.368       -1.079
zcr2.window_count_fast[2]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_fast[2]     1.188       -1.040
zcr2.window_count_fast[3]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_fast[3]     1.188       -1.040
zcr2.window_count_fast[4]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_fast[4]     1.188       -1.040
zcr2.window_count_fast[5]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_fast[5]     1.188       -1.040
zcr2.window_count_fast[1]     pll1|CLKOP_inferred_clock     FD1S3DX     Q       un3lto1_fast             1.232       -0.944
zcr2.window_count_3_rep1      pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_3_rep1      1.244       -0.812
zcr2.window_count_4_rep1      pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_4_rep1      1.244       -0.812
zcr2.window_count_5_rep1      pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_5_rep1      1.244       -0.812
zcr2.window_count_2_rep1      pll1|CLKOP_inferred_clock     FD1S3DX     Q       window_count_2_rep1      1.236       -0.803
===========================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                         Starting                                                      Required           
Instance                 Reference                     Type        Pin     Net         Time         Slack 
                         Clock                                                                            
----------------------------------------------------------------------------------------------------------
zcr2.current             pll1|CLKOP_inferred_clock     FD1P3AX     D       N_14_i      6.205        -1.079
zcr2.not_previous        pll1|CLKOP_inferred_clock     FD1P3AX     D       N_16        6.205        -1.040
subMean1.avg[15]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[19]     6.011        -0.605
subMean1.sum_pipe_19     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[19]     6.011        -0.605
subMean1.avg[13]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[17]     6.011        -0.462
subMean1.avg[14]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[18]     6.011        -0.462
subMean1.sum_pipe_17     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[17]     6.011        -0.462
subMean1.sum_pipe_18     pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[18]     6.011        -0.462
subMean1.avg[11]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[15]     6.011        -0.319
subMean1.avg[12]         pll1|CLKOP_inferred_clock     FD1S3DX     D       sum[16]     6.011        -0.319
==========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1.srr:srsfD:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1.srs:fp:180233:182207:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.116
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.205

    - Propagation time:                      7.285
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.080

    Number of logic level(s):                6
    Starting point:                          zcr2.window_count[0] / Q
    Ending point:                            zcr2.current / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
zcr2.window_count[0]          FD1S3DX      Q        Out     1.368     1.368       -         
un3lto0                       Net          -        -       -         -           59        
zcr2.current_2_62_i_a2_26     ORCALUT4     A        In      0.000     1.368       -         
zcr2.current_2_62_i_a2_26     ORCALUT4     Z        Out     1.233     2.601       -         
N_454                         Net          -        -       -         -           6         
zcr2.current_2_62_i_a2_4      ORCALUT4     A        In      0.000     2.601       -         
zcr2.current_2_62_i_a2_4      ORCALUT4     Z        Out     1.017     3.617       -         
N_336                         Net          -        -       -         -           1         
zcr2.current_2_62_i_9         ORCALUT4     B        In      0.000     3.617       -         
zcr2.current_2_62_i_9         ORCALUT4     Z        Out     1.017     4.634       -         
current_2_62_i_9              Net          -        -       -         -           1         
zcr2.current_2_62_i_15        ORCALUT4     D        In      0.000     4.634       -         
zcr2.current_2_62_i_15        ORCALUT4     Z        Out     1.017     5.651       -         
current_2_62_i_15             Net          -        -       -         -           1         
zcr2.current_2_62_i_18        ORCALUT4     C        In      0.000     5.651       -         
zcr2.current_2_62_i_18        ORCALUT4     Z        Out     1.017     6.668       -         
current_2_62_i_18             Net          -        -       -         -           1         
zcr2.current_RNO              ORCALUT4     C        In      0.000     6.668       -         
zcr2.current_RNO              ORCALUT4     Z        Out     0.617     7.285       -         
N_14_i                        Net          -        -       -         -           1         
zcr2.current                  FD1P3AX      D        In      0.000     7.285       -         
============================================================================================


Path information for path number 2: 
      Requested Period:                      6.116
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.205

    - Propagation time:                      7.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.040

    Number of logic level(s):                6
    Starting point:                          zcr2.window_count_fast[2] / Q
    Ending point:                            zcr2.not_previous / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
zcr2.window_count_fast[2]                  FD1S3DX      Q        Out     1.188     1.188       -         
window_count_fast[2]                       Net          -        -       -         -           6         
zcr2.current_2_62_i_o2_7                   ORCALUT4     A        In      0.000     1.188       -         
zcr2.current_2_62_i_o2_7                   ORCALUT4     Z        Out     1.301     2.489       -         
current_2_62_i_o2_7                        Net          -        -       -         -           14        
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     A        In      0.000     2.489       -         
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     Z        Out     1.089     3.577       -         
N_544                                      Net          -        -       -         -           2         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     A        In      0.000     3.577       -         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     Z        Out     1.017     4.594       -         
un72_not_previous_62_i_13_0[0]             Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     D        In      0.000     4.594       -         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     Z        Out     1.017     5.611       -         
un72_not_previous_62_i_17[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     D        In      0.000     5.611       -         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     Z        Out     1.017     6.628       -         
un72_not_previous_62_i_19[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     D        In      0.000     6.628       -         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     Z        Out     0.617     7.245       -         
N_16                                       Net          -        -       -         -           1         
zcr2.not_previous                          FD1P3AX      D        In      0.000     7.245       -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      6.116
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.205

    - Propagation time:                      7.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.040

    Number of logic level(s):                6
    Starting point:                          zcr2.window_count_fast[3] / Q
    Ending point:                            zcr2.not_previous / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
zcr2.window_count_fast[3]                  FD1S3DX      Q        Out     1.188     1.188       -         
window_count_fast[3]                       Net          -        -       -         -           6         
zcr2.current_2_62_i_o2_7                   ORCALUT4     B        In      0.000     1.188       -         
zcr2.current_2_62_i_o2_7                   ORCALUT4     Z        Out     1.301     2.489       -         
current_2_62_i_o2_7                        Net          -        -       -         -           14        
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     A        In      0.000     2.489       -         
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     Z        Out     1.089     3.577       -         
N_544                                      Net          -        -       -         -           2         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     A        In      0.000     3.577       -         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     Z        Out     1.017     4.594       -         
un72_not_previous_62_i_13_0[0]             Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     D        In      0.000     4.594       -         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     Z        Out     1.017     5.611       -         
un72_not_previous_62_i_17[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     D        In      0.000     5.611       -         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     Z        Out     1.017     6.628       -         
un72_not_previous_62_i_19[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     D        In      0.000     6.628       -         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     Z        Out     0.617     7.245       -         
N_16                                       Net          -        -       -         -           1         
zcr2.not_previous                          FD1P3AX      D        In      0.000     7.245       -         
=========================================================================================================


Path information for path number 4: 
      Requested Period:                      6.116
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.205

    - Propagation time:                      7.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.040

    Number of logic level(s):                6
    Starting point:                          zcr2.window_count_fast[4] / Q
    Ending point:                            zcr2.not_previous / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
zcr2.window_count_fast[4]                  FD1S3DX      Q        Out     1.188     1.188       -         
window_count_fast[4]                       Net          -        -       -         -           6         
zcr2.current_2_62_i_o2_7                   ORCALUT4     C        In      0.000     1.188       -         
zcr2.current_2_62_i_o2_7                   ORCALUT4     Z        Out     1.301     2.489       -         
current_2_62_i_o2_7                        Net          -        -       -         -           14        
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     A        In      0.000     2.489       -         
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     Z        Out     1.089     3.577       -         
N_544                                      Net          -        -       -         -           2         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     A        In      0.000     3.577       -         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     Z        Out     1.017     4.594       -         
un72_not_previous_62_i_13_0[0]             Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     D        In      0.000     4.594       -         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     Z        Out     1.017     5.611       -         
un72_not_previous_62_i_17[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     D        In      0.000     5.611       -         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     Z        Out     1.017     6.628       -         
un72_not_previous_62_i_19[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     D        In      0.000     6.628       -         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     Z        Out     0.617     7.245       -         
N_16                                       Net          -        -       -         -           1         
zcr2.not_previous                          FD1P3AX      D        In      0.000     7.245       -         
=========================================================================================================


Path information for path number 5: 
      Requested Period:                      6.116
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.205

    - Propagation time:                      7.245
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.040

    Number of logic level(s):                6
    Starting point:                          zcr2.window_count_fast[5] / Q
    Ending point:                            zcr2.not_previous / D
    The start point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
zcr2.window_count_fast[5]                  FD1S3DX      Q        Out     1.188     1.188       -         
window_count_fast[5]                       Net          -        -       -         -           6         
zcr2.current_2_62_i_o2_7                   ORCALUT4     D        In      0.000     1.188       -         
zcr2.current_2_62_i_o2_7                   ORCALUT4     Z        Out     1.301     2.489       -         
current_2_62_i_o2_7                        Net          -        -       -         -           14        
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     A        In      0.000     2.489       -         
zcr2.zcr_window\[2\]_1_sqmuxa_i_0_0_a2     ORCALUT4     Z        Out     1.089     3.577       -         
N_544                                      Net          -        -       -         -           2         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     A        In      0.000     3.577       -         
zcr2.un72_not_previous_62_i_13_0[0]        ORCALUT4     Z        Out     1.017     4.594       -         
un72_not_previous_62_i_13_0[0]             Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     D        In      0.000     4.594       -         
zcr2.un72_not_previous_62_i_17[0]          ORCALUT4     Z        Out     1.017     5.611       -         
un72_not_previous_62_i_17[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     D        In      0.000     5.611       -         
zcr2.un72_not_previous_62_i_19[0]          ORCALUT4     Z        Out     1.017     6.628       -         
un72_not_previous_62_i_19[0]               Net          -        -       -         -           1         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     D        In      0.000     6.628       -         
zcr2.un72_not_previous_62_i[0]             ORCALUT4     Z        Out     0.617     7.245       -         
N_16                                       Net          -        -       -         -           1         
zcr2.not_previous                          FD1P3AX      D        In      0.000     7.245       -         
=========================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: pll1|CLKOS_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                         Arrival           
Instance                                         Reference                     Type        Pin     Net                            Time        Slack 
                                                 Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
port1.o_ws_fast                                  pll1|CLKOS_inferred_clock     FD1S3DX     Q       o_ws_c_fast                    1.180       -0.817
port2.i2s_rx_inst.left_data_ones_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[0]      1.044       -0.786
port1.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       -0.786
port2.i2s_rx_inst.right_data_ones_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[0]     1.044       -0.786
port2.i2s_rx_inst.left_data_twos_compl_i[0]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_left_data2_c[0]              1.108       -0.745
port2.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       o_right_data2_c[0]             1.108       -0.745
port1.i2s_rx_inst.right_data_twos_compl_i[0]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       un1_fifo_in1                   1.044       -0.681
port2.i2s_rx_inst.left_data_ones_compl_i[1]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[1]      0.972       -0.572
port2.i2s_rx_inst.left_data_ones_compl_i[2]      pll1|CLKOS_inferred_clock     FD1P3DX     Q       left_data_ones_compl_i[2]      0.972       -0.572
port2.i2s_rx_inst.right_data_ones_compl_i[1]     pll1|CLKOS_inferred_clock     FD1P3DX     Q       right_data_ones_compl_i[1]     0.972       -0.572
====================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                  Starting                                                                                      Required           
Instance                                          Reference                     Type        Pin      Net                                        Time         Slack 
                                                  Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI6      un1_o_left_data2_1_i[15]                   4.456        -0.817
port2.i2s_rx_inst.left_data_twos_compl_i[15]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i_s_15_0_S0       4.351        -0.786
port2.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i_s_15_0_S0      4.351        -0.786
port1.i2s_rx_inst.right_data_twos_compl_i[15]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[15]            4.351        -0.786
horizontal_port.fifo_left_0_0                     pll1|CLKOS_inferred_clock     FIFO8KB     DI15     un1_fifo_in1_i[15]                         4.456        -0.681
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI4      un1_o_left_data2_1_i[13]                   4.456        -0.674
vertical_port.fifo_right_1_0                      pll1|CLKOS_inferred_clock     FIFO8KB     DI5      un1_o_left_data2_1_i[14]                   4.456        -0.674
port2.i2s_rx_inst.left_data_twos_compl_i[13]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i_cry_13_0_S0     4.351        -0.644
port2.i2s_rx_inst.left_data_twos_compl_i[14]      pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_left_data_twos_compl_i_cry_13_0_S1     4.351        -0.644
port1.i2s_rx_inst.right_data_twos_compl_i[13]     pll1|CLKOS_inferred_clock     FD1P3DX     D        un1_right_data_twos_compl_i[13]            4.351        -0.644
===================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1.srr:srsfD:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1.srs:fp:202417:205783:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      5.273
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.817

    Number of logic level(s):                10
    Starting point:                          port1.o_ws_fast / Q
    Ending point:                            vertical_port.fifo_right_1_0 / DI6
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
port1.o_ws_fast                        FD1S3DX     Q        Out     1.180     1.180       -         
o_ws_c_fast                            Net         -        -       -         -           5         
un1_o_left_data2_1_cry_0_0             CCU2D       A1       In      0.000     1.180       -         
un1_o_left_data2_1_cry_0_0             CCU2D       COUT     Out     1.545     2.724       -         
un1_o_left_data2_1_cry_0               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_1_0             CCU2D       CIN      In      0.000     2.724       -         
un1_o_left_data2_1_cry_1_0             CCU2D       COUT     Out     0.143     2.867       -         
un1_o_left_data2_1_cry_2               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_3_0             CCU2D       CIN      In      0.000     2.867       -         
un1_o_left_data2_1_cry_3_0             CCU2D       COUT     Out     0.143     3.010       -         
un1_o_left_data2_1_cry_4               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_5_0             CCU2D       CIN      In      0.000     3.010       -         
un1_o_left_data2_1_cry_5_0             CCU2D       COUT     Out     0.143     3.153       -         
un1_o_left_data2_1_cry_6               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_7_0             CCU2D       CIN      In      0.000     3.153       -         
un1_o_left_data2_1_cry_7_0             CCU2D       COUT     Out     0.143     3.296       -         
un1_o_left_data2_1_cry_8               Net         -        -       -         -           1         
un1_o_left_data2_1_cry_9_0             CCU2D       CIN      In      0.000     3.296       -         
un1_o_left_data2_1_cry_9_0             CCU2D       COUT     Out     0.143     3.438       -         
un1_o_left_data2_1_cry_10              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_11_0            CCU2D       CIN      In      0.000     3.438       -         
un1_o_left_data2_1_cry_11_0            CCU2D       COUT     Out     0.143     3.581       -         
un1_o_left_data2_1_cry_12              Net         -        -       -         -           1         
un1_o_left_data2_1_cry_13_0            CCU2D       CIN      In      0.000     3.581       -         
un1_o_left_data2_1_cry_13_0            CCU2D       COUT     Out     0.143     3.724       -         
un1_o_left_data2_1_cry_14              Net         -        -       -         -           1         
un1_o_left_data2_1_s_15_0              CCU2D       CIN      In      0.000     3.724       -         
un1_o_left_data2_1_s_15_0              CCU2D       S0       Out     0.981     4.705       -         
un1_o_left_data2_1_s_15_0_S0           Net         -        -       -         -           1         
vertical_port.fifo_right_1_0_RNO_5     INV         A        In      0.000     4.705       -         
vertical_port.fifo_right_1_0_RNO_5     INV         Z        Out     0.568     5.273       -         
un1_o_left_data2_1_i[15]               Net         -        -       -         -           1         
vertical_port.fifo_right_1_0           FIFO8KB     DI6      In      0.000     5.273       -         
====================================================================================================


Path information for path number 2: 
      Requested Period:                      4.456
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.351

    - Propagation time:                      5.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.786

    Number of logic level(s):                9
    Starting point:                          port2.i2s_rx_inst.left_data_ones_compl_i[0] / Q
    Ending point:                            port2.i2s_rx_inst.left_data_twos_compl_i[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
port2.i2s_rx_inst.left_data_ones_compl_i[0]               FD1P3DX     Q        Out     1.044     1.044       -         
left_data_ones_compl_i[0]                                 Net         -        -       -         -           2         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_0_0      CCU2D       A1       In      0.000     1.044       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_0_0      CCU2D       COUT     Out     1.545     2.588       -         
un1_left_data_twos_compl_i_cry_0                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_1_0      CCU2D       CIN      In      0.000     2.588       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_1_0      CCU2D       COUT     Out     0.143     2.731       -         
un1_left_data_twos_compl_i_cry_2                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_3_0      CCU2D       CIN      In      0.000     2.731       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_3_0      CCU2D       COUT     Out     0.143     2.874       -         
un1_left_data_twos_compl_i_cry_4                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_5_0      CCU2D       CIN      In      0.000     2.874       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_5_0      CCU2D       COUT     Out     0.143     3.017       -         
un1_left_data_twos_compl_i_cry_6                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_7_0      CCU2D       CIN      In      0.000     3.017       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_7_0      CCU2D       COUT     Out     0.143     3.160       -         
un1_left_data_twos_compl_i_cry_8                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_9_0      CCU2D       CIN      In      0.000     3.160       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_9_0      CCU2D       COUT     Out     0.143     3.302       -         
un1_left_data_twos_compl_i_cry_10                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_11_0     CCU2D       CIN      In      0.000     3.302       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_11_0     CCU2D       COUT     Out     0.143     3.445       -         
un1_left_data_twos_compl_i_cry_12                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_13_0     CCU2D       CIN      In      0.000     3.445       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_cry_13_0     CCU2D       COUT     Out     0.143     3.588       -         
un1_left_data_twos_compl_i_cry_14                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_s_15_0       CCU2D       CIN      In      0.000     3.588       -         
port2.i2s_rx_inst.un1_left_data_twos_compl_i_s_15_0       CCU2D       S0       Out     1.549     5.137       -         
un1_left_data_twos_compl_i_s_15_0_S0                      Net         -        -       -         -           1         
port2.i2s_rx_inst.left_data_twos_compl_i[15]              FD1P3DX     D        In      0.000     5.137       -         
=======================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.456
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.351

    - Propagation time:                      5.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.786

    Number of logic level(s):                9
    Starting point:                          port1.i2s_rx_inst.right_data_ones_compl_i[0] / Q
    Ending point:                            port1.i2s_rx_inst.right_data_twos_compl_i[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
port1.i2s_rx_inst.right_data_ones_compl_i[0]               FD1P3DX     Q        Out     1.044     1.044       -         
right_data_ones_compl_i[0]                                 Net         -        -       -         -           2         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       A1       In      0.000     1.044       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       COUT     Out     1.545     2.588       -         
un1_right_data_twos_compl_i_cry_0                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       CIN      In      0.000     2.588       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       COUT     Out     0.143     2.731       -         
un1_right_data_twos_compl_i_cry_2                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       CIN      In      0.000     2.731       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       COUT     Out     0.143     2.874       -         
un1_right_data_twos_compl_i_cry_4                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       CIN      In      0.000     2.874       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       COUT     Out     0.143     3.017       -         
un1_right_data_twos_compl_i_cry_6                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       CIN      In      0.000     3.017       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       COUT     Out     0.143     3.160       -         
un1_right_data_twos_compl_i_cry_8                          Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       CIN      In      0.000     3.160       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       COUT     Out     0.143     3.302       -         
un1_right_data_twos_compl_i_cry_10                         Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       CIN      In      0.000     3.302       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       COUT     Out     0.143     3.445       -         
un1_right_data_twos_compl_i_cry_12                         Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       CIN      In      0.000     3.445       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       COUT     Out     0.143     3.588       -         
un1_right_data_twos_compl_i_cry_14                         Net         -        -       -         -           1         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       CIN      In      0.000     3.588       -         
port1.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       S0       Out     1.549     5.137       -         
un1_right_data_twos_compl_i[15]                            Net         -        -       -         -           1         
port1.i2s_rx_inst.right_data_twos_compl_i[15]              FD1P3DX     D        In      0.000     5.137       -         
========================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.456
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.351

    - Propagation time:                      5.137
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.786

    Number of logic level(s):                9
    Starting point:                          port2.i2s_rx_inst.right_data_ones_compl_i[0] / Q
    Ending point:                            port2.i2s_rx_inst.right_data_twos_compl_i[15] / D
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                       Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
port2.i2s_rx_inst.right_data_ones_compl_i[0]               FD1P3DX     Q        Out     1.044     1.044       -         
right_data_ones_compl_i[0]                                 Net         -        -       -         -           2         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       A1       In      0.000     1.044       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_0_0      CCU2D       COUT     Out     1.545     2.588       -         
un1_right_data_twos_compl_i_cry_0                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       CIN      In      0.000     2.588       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_1_0      CCU2D       COUT     Out     0.143     2.731       -         
un1_right_data_twos_compl_i_cry_2                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       CIN      In      0.000     2.731       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_3_0      CCU2D       COUT     Out     0.143     2.874       -         
un1_right_data_twos_compl_i_cry_4                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       CIN      In      0.000     2.874       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_5_0      CCU2D       COUT     Out     0.143     3.017       -         
un1_right_data_twos_compl_i_cry_6                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       CIN      In      0.000     3.017       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_7_0      CCU2D       COUT     Out     0.143     3.160       -         
un1_right_data_twos_compl_i_cry_8                          Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       CIN      In      0.000     3.160       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_9_0      CCU2D       COUT     Out     0.143     3.302       -         
un1_right_data_twos_compl_i_cry_10                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       CIN      In      0.000     3.302       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_11_0     CCU2D       COUT     Out     0.143     3.445       -         
un1_right_data_twos_compl_i_cry_12                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       CIN      In      0.000     3.445       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_cry_13_0     CCU2D       COUT     Out     0.143     3.588       -         
un1_right_data_twos_compl_i_cry_14                         Net         -        -       -         -           1         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       CIN      In      0.000     3.588       -         
port2.i2s_rx_inst.un1_right_data_twos_compl_i_s_15_0       CCU2D       S0       Out     1.549     5.137       -         
un1_right_data_twos_compl_i_s_15_0_S0                      Net         -        -       -         -           1         
port2.i2s_rx_inst.right_data_twos_compl_i[15]              FD1P3DX     D        In      0.000     5.137       -         
========================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.456
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.456

    - Propagation time:                      5.201
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.745

    Number of logic level(s):                10
    Starting point:                          port2.i2s_rx_inst.left_data_twos_compl_i[0] / Q
    Ending point:                            vertical_port.fifo_right_1_0 / DI6
    The start point is clocked by            pll1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
port2.i2s_rx_inst.left_data_twos_compl_i[0]     FD1P3DX     Q        Out     1.108     1.108       -         
o_left_data2_c[0]                               Net         -        -       -         -           3         
un1_o_left_data2_1_cry_0_0                      CCU2D       C1       In      0.000     1.108       -         
un1_o_left_data2_1_cry_0_0                      CCU2D       COUT     Out     1.545     2.652       -         
un1_o_left_data2_1_cry_0                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_1_0                      CCU2D       CIN      In      0.000     2.652       -         
un1_o_left_data2_1_cry_1_0                      CCU2D       COUT     Out     0.143     2.795       -         
un1_o_left_data2_1_cry_2                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_3_0                      CCU2D       CIN      In      0.000     2.795       -         
un1_o_left_data2_1_cry_3_0                      CCU2D       COUT     Out     0.143     2.938       -         
un1_o_left_data2_1_cry_4                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_5_0                      CCU2D       CIN      In      0.000     2.938       -         
un1_o_left_data2_1_cry_5_0                      CCU2D       COUT     Out     0.143     3.081       -         
un1_o_left_data2_1_cry_6                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_7_0                      CCU2D       CIN      In      0.000     3.081       -         
un1_o_left_data2_1_cry_7_0                      CCU2D       COUT     Out     0.143     3.224       -         
un1_o_left_data2_1_cry_8                        Net         -        -       -         -           1         
un1_o_left_data2_1_cry_9_0                      CCU2D       CIN      In      0.000     3.224       -         
un1_o_left_data2_1_cry_9_0                      CCU2D       COUT     Out     0.143     3.366       -         
un1_o_left_data2_1_cry_10                       Net         -        -       -         -           1         
un1_o_left_data2_1_cry_11_0                     CCU2D       CIN      In      0.000     3.366       -         
un1_o_left_data2_1_cry_11_0                     CCU2D       COUT     Out     0.143     3.509       -         
un1_o_left_data2_1_cry_12                       Net         -        -       -         -           1         
un1_o_left_data2_1_cry_13_0                     CCU2D       CIN      In      0.000     3.509       -         
un1_o_left_data2_1_cry_13_0                     CCU2D       COUT     Out     0.143     3.652       -         
un1_o_left_data2_1_cry_14                       Net         -        -       -         -           1         
un1_o_left_data2_1_s_15_0                       CCU2D       CIN      In      0.000     3.652       -         
un1_o_left_data2_1_s_15_0                       CCU2D       S0       Out     0.981     4.633       -         
un1_o_left_data2_1_s_15_0_S0                    Net         -        -       -         -           1         
vertical_port.fifo_right_1_0_RNO_5              INV         A        In      0.000     4.633       -         
vertical_port.fifo_right_1_0_RNO_5              INV         Z        Out     0.568     5.201       -         
un1_o_left_data2_1_i[15]                        Net         -        -       -         -           1         
vertical_port.fifo_right_1_0                    FIFO8KB     DI6      In      0.000     5.201       -         
=============================================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                    Arrival           
Instance                          Reference     Type        Pin      Net                      Time        Slack 
                                  Clock                                                                         
----------------------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  System        EHXPLLJ     LOCK     lock                     0.000       -0.246
OSCH_inst                         System        OSCH        OSC      osc_clk                  0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO0      horizontal_out_c[9]      0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO1      horizontal_out_c[10]     0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO2      horizontal_out_c[11]     0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO3      horizontal_out_c[12]     0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO4      horizontal_out_c[13]     0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO5      horizontal_out_c[14]     0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO9      horizontal_out_c[0]      0.000       1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     DO10     horizontal_out_c[1]      0.000       1.391 
================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                      Required           
Instance                          Reference     Type        Pin        Net                      Time         Slack 
                                  Clock                                                                            
-------------------------------------------------------------------------------------------------------------------
subMean1.f1.fifo_submean_0_0      System        FIFO8KB     RST        un2_i_sys_rst_i_i_o2     1.391        -0.246
horizontal_port.fifo_left_0_0     System        FIFO8KB     RST        i_sys_rst                1.391        -0.199
vertical_port.fifo_right_0_1      System        FIFO8KB     RST        i_sys_rst                1.391        -0.199
vertical_port.fifo_right_1_0      System        FIFO8KB     RST        i_sys_rst                1.391        -0.199
my_pll.PLLInst_0                  System        EHXPLLJ     CLKI       osc_clk                  1.391        1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     EMPTYI     Empty                    1.391        1.391 
horizontal_port.fifo_left_0_0     System        FIFO8KB     FULLI      Full                     1.391        1.391 
vertical_port.fifo_right_0_1      System        FIFO8KB     EMPTYI     Empty                    1.391        1.391 
vertical_port.fifo_right_0_1      System        FIFO8KB     FULLI      Full                     1.391        1.391 
vertical_port.fifo_right_1_0      System        FIFO8KB     EMPTYI     Empty                    1.391        1.391 
===================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="D:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1.srr:srsfD:\UIUC\2017_Spring\ECE_396\beamforming\impl1\impl1.srs:fp:230741:231323:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.391

    - Propagation time:                      1.637
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.246

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            subMean1.f1.fifo_submean_0_0 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
my_pll.PLLInst_0                 EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                             Net          -        -       -         -           8         
zcr2.un2_i_sys_rst_i_i_o2        ORCALUT4     A        In      0.000     0.000       -         
zcr2.un2_i_sys_rst_i_i_o2        ORCALUT4     Z        Out     1.637     1.637       -         
un2_i_sys_rst_i_i_o2             Net          -        -       -         -           199       
subMean1.f1.fifo_submean_0_0     FIFO8KB      RST      In      0.000     1.637       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.391

    - Propagation time:                      1.590
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.199

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            horizontal_port.fifo_left_0_0 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
my_pll.PLLInst_0                  EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                              Net          -        -       -         -           8         
i_sys_rst                         ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                         ORCALUT4     Z        Out     1.590     1.590       -         
i_sys_rst                         Net          -        -       -         -           170       
horizontal_port.fifo_left_0_0     FIFO8KB      RST      In      0.000     1.590       -         
================================================================================================


Path information for path number 3: 
      Requested Period:                      1.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.391

    - Propagation time:                      1.590
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.199

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            vertical_port.fifo_right_0_1 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
my_pll.PLLInst_0                 EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                             Net          -        -       -         -           8         
i_sys_rst                        ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                        ORCALUT4     Z        Out     1.590     1.590       -         
i_sys_rst                        Net          -        -       -         -           170       
vertical_port.fifo_right_0_1     FIFO8KB      RST      In      0.000     1.590       -         
===============================================================================================


Path information for path number 4: 
      Requested Period:                      1.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.391

    - Propagation time:                      1.590
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.199

    Number of logic level(s):                1
    Starting point:                          my_pll.PLLInst_0 / LOCK
    Ending point:                            vertical_port.fifo_right_1_0 / RST
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
my_pll.PLLInst_0                 EHXPLLJ      LOCK     Out     0.000     0.000       -         
lock                             Net          -        -       -         -           8         
i_sys_rst                        ORCALUT4     A        In      0.000     0.000       -         
i_sys_rst                        ORCALUT4     Z        Out     1.590     1.590       -         
i_sys_rst                        Net          -        -       -         -           170       
vertical_port.fifo_right_1_0     FIFO8KB      RST      In      0.000     1.590       -         
===============================================================================================


Path information for path number 5: 
      Requested Period:                      1.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.391

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.391

    Number of logic level(s):                0
    Starting point:                          OSCH_inst / OSC
    Ending point:                            my_pll.PLLInst_0 / CLKI
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
OSCH_inst            OSCH        OSC      Out     0.000     0.000       -         
osc_clk              Net         -        -       -         -           1         
my_pll.PLLInst_0     EHXPLLJ     CLKI     In      0.000     0.000       -         
==================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 171MB peak: 173MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 171MB peak: 173MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report</a>
Part: lcmxo3l_6900c-5

Register bits: 378 of 54912 (1%)
PIC Latch:       0
I/O cells:       107
Block Rams : 4 of 240 (1%)


Details:
CCU2D:          76
EHXPLLJ:        1
FD1P3AX:        4
FD1P3DX:        234
FD1S3AX:        1
FD1S3DX:        106
FD1S3IX:        7
FIFO8KB:        4
GSR:            1
IB:             3
IFS1P3DX:       2
INV:            85
OB:             104
OFS1P3DX:       24
ORCALUT4:       319
OSCH:           1
PFUMX:          5
PUR:            1
ROM128X1A:      1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 34MB peak: 173MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue Mar 28 17:31:53 2017

###########################################################]

</pre></samp></body></html>
