INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Thu Aug  1 15:34:40 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 tehb5/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli2/multiply_unit/q2_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.513ns (15.943%)  route 2.705ns (84.057%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=574, unset)          0.537     0.537    tehb5/clk
                         FDCE                                         r  tehb5/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb5/full_reg_reg/Q
                         net (fo=13, unplaced)        0.466     1.178    tehb5/full_reg
                         LUT3 (Prop_lut3_I0_O)        0.123     1.301 f  tehb5/end_valid_INST_0_i_3/O
                         net (fo=12, unplaced)        0.455     1.756    control_merge4/fork_C1/generateBlocks[1].regblock/full_reg_i_5__0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.799 f  control_merge4/fork_C1/generateBlocks[1].regblock/full_reg_i_3__3/O
                         net (fo=4, unplaced)         0.294     2.093    control_merge4/oehb1/full_reg_reg_3
                         LUT6 (Prop_lut6_I4_O)        0.043     2.136 r  control_merge4/oehb1/full_reg_i_2__3/O
                         net (fo=3, unplaced)         0.425     2.561    control_merge5/oehb1/full_reg_reg_8
                         LUT5 (Prop_lut5_I0_O)        0.043     2.604 r  control_merge5/oehb1/data_reg[5]_i_4/O
                         net (fo=12, unplaced)        0.318     2.922    mux5/tehb1/data_reg_reg[5]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.965 r  mux5/tehb1/data_reg[0]_i_1__3/O
                         net (fo=2, unplaced)         0.281     3.246    mux7/tehb1/data_reg_reg[5]_0[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.289 r  mux7/tehb1/data_reg[0]_i_1__2/O
                         net (fo=3, unplaced)         0.466     3.755    muli2/multiply_unit/A[0]
                         DSP48E1                                      r  muli2/multiply_unit/q2_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=574, unset)          0.510     4.510    muli2/multiply_unit/clk
                         DSP48E1                                      r  muli2/multiply_unit/q2_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     4.214    muli2/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          4.214    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  0.459    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.551 ; gain = 263.082 ; free physical = 187564 ; free virtual = 249318
