DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_TB"
duLibraryName "Inverter_test"
duName "pwmModulator_tester"
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "pwmCountFrequency"
type "real"
value "pwmCountFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_DUT"
duLibraryName "Inverter"
duName "pwmModulator"
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
]
mwi 0
uid 2836,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwmModulator_tb"
)
(vvPair
variable "date"
value "10/23/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "23"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "pwmModulator_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "10/23/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:23:33"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Inverter_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Inverter_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Chronometer\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Inverter_test/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "pwmModulator_tb"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwmModulator_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:23:33"
)
(vvPair
variable "unit"
value "pwmModulator_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,77000,91000,79000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,77500,87800,78500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,77000,66000,79000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "47750,77350,58250,78650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,83000,66000,85000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,83500,61400,84500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,77000,72000,79000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,77500,71000,78500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,79000,66000,81000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,79500,61400,80500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,79000,45000,81000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,79500,43800,80500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,81000,45000,83000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,81500,43200,82500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "66000,79000,91000,85000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "66200,79200,79400,80200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,81000,66000,83000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,81500,63800,82500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,83000,45000,85000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,83500,44400,84500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "40000,77000,91000,85000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "17000,62000,71000,70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "courier,12,1"
)
xt "17600,70900,28300,72300"
st "Inverter_test"
blo "17600,72100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "courier,12,1"
)
xt "17600,72300,34000,73700"
st "pwmModulator_tester"
blo "17600,73500"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "courier,12,1"
)
xt "17600,73700,21700,75100"
st "I_TB"
blo "17600,74900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
font "courier,9,0"
)
xt "17000,75600,45000,79200"
st "pwmBitNb          = pwmBitNb             ( positive )  
clockFrequency    = clockFrequency       ( real     )  
pwmCountFrequency = pwmCountFrequency    ( real     )  
mainsFrequency    = mainsFrequency       ( real     )  "
)
header ""
)
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "pwmCountFrequency"
type "real"
value "pwmCountFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
]
)
)
*16 (SaComponent
uid 2836,0
optionalChildren [
*17 (CptPort
uid 2800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,49625,41000,50375"
)
tg (CPTG
uid 2802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2803,0
va (VaSet
)
xt "42000,49500,45400,50700"
st "clock"
blo "42000,50500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*18 (CptPort
uid 2804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,51625,41000,52375"
)
tg (CPTG
uid 2806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2807,0
va (VaSet
)
xt "42000,51500,45300,52700"
st "reset"
blo "42000,52500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*19 (CptPort
uid 2808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,37625,41000,38375"
)
tg (CPTG
uid 2810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2811,0
va (VaSet
)
xt "42000,37400,47600,38600"
st "amplitude"
blo "42000,38400"
)
)
thePort (LogicalPort
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 2007,0
)
)
)
*20 (CptPort
uid 2812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,37625,57750,38375"
)
tg (CPTG
uid 2814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2815,0
va (VaSet
)
xt "52400,37400,56000,38600"
st "pwm1"
ju 2
blo "56000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 2009,0
)
)
)
*21 (CptPort
uid 2816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,47625,41000,48375"
)
tg (CPTG
uid 2818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2819,0
va (VaSet
)
xt "42000,47400,43900,48600"
st "en"
blo "42000,48400"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 5
suid 2010,0
)
)
)
*22 (CptPort
uid 2820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,39625,57750,40375"
)
tg (CPTG
uid 2822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2823,0
va (VaSet
)
xt "52400,39400,56000,40600"
st "pwm2"
ju 2
blo "56000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2"
t "std_ulogic"
o 6
suid 2011,0
)
)
)
*23 (CptPort
uid 2824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,39625,41000,40375"
)
tg (CPTG
uid 2826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2827,0
va (VaSet
)
xt "42000,39400,48700,40600"
st "threeLevel"
blo "42000,40400"
)
)
thePort (LogicalPort
decl (Decl
n "threeLevel"
t "std_ulogic"
o 7
suid 2012,0
)
)
)
*24 (CptPort
uid 2828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,43625,41000,44375"
)
tg (CPTG
uid 2830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2831,0
va (VaSet
)
xt "42000,43400,51900,44600"
st "doubleFrequency"
blo "42000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 8
suid 2013,0
)
)
)
*25 (CptPort
uid 2832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,41625,41000,42375"
)
tg (CPTG
uid 2834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2835,0
va (VaSet
)
xt "42000,41400,51200,42600"
st "switchEvenOdd"
blo "42000,42400"
)
)
thePort (LogicalPort
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 9
suid 2014,0
)
)
)
]
shape (Rectangle
uid 2837,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "41000,34000,57000,54000"
)
oxt "40000,5000,56000,25000"
ttg (MlTextGroup
uid 2838,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 2839,0
va (VaSet
font "courier,9,1"
)
xt "41100,54000,45900,55200"
st "Inverter"
blo "41100,55000"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 2840,0
va (VaSet
font "courier,9,1"
)
xt "41100,55200,49700,56400"
st "pwmModulator"
blo "41100,56200"
tm "CptNameMgr"
)
*28 (Text
uid 2841,0
va (VaSet
font "courier,9,1"
)
xt "41100,56400,44800,57600"
st "I_DUT"
blo "41100,57400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2842,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2843,0
text (MLText
uid 2844,0
va (VaSet
font "courier,9,0"
)
xt "41000,58400,60000,59300"
st "pwmBitNb = pwmBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*29 (Net
uid 2845,0
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 12,0
)
declText (MLText
uid 2846,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL reset           : std_ulogic"
)
)
*30 (Net
uid 2853,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 13,0
)
declText (MLText
uid 2854,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL clock           : std_ulogic"
)
)
*31 (Net
uid 2869,0
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 15,0
)
declText (MLText
uid 2870,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL doubleFrequency : std_ulogic"
)
)
*32 (Net
uid 2877,0
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 8
suid 16,0
)
declText (MLText
uid 2878,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL switchEvenOdd   : std_ulogic"
)
)
*33 (Net
uid 2885,0
decl (Decl
n "threeLevel"
t "std_ulogic"
o 9
suid 17,0
)
declText (MLText
uid 2886,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL threeLevel      : std_ulogic"
)
)
*34 (Net
uid 2893,0
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 18,0
)
declText (MLText
uid 2894,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,26500,900"
st "SIGNAL amplitude       : signed(pwmBitNb-1 downto 0)"
)
)
*35 (Net
uid 2901,0
decl (Decl
n "pwm2"
t "std_ulogic"
o 5
suid 19,0
)
declText (MLText
uid 2902,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL pwm2            : std_ulogic"
)
)
*36 (Net
uid 2909,0
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 20,0
)
declText (MLText
uid 2910,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL pwm1            : std_ulogic"
)
)
*37 (Net
uid 2935,0
decl (Decl
n "pwmCountEn"
t "std_ulogic"
o 6
suid 21,0
)
declText (MLText
uid 2936,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL pwmCountEn      : std_ulogic"
)
)
*38 (Wire
uid 2847,0
shape (OrthoPolyLine
uid 2848,0
va (VaSet
vasetType 3
)
xt "39000,52000,40250,62000"
pts [
"40250,52000"
"39000,52000"
"39000,62000"
]
)
start &18
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2852,0
va (VaSet
font "courier,12,0"
)
xt "35250,50600,38750,51900"
st "reset"
blo "35250,51600"
tm "WireNameMgr"
)
)
on &29
)
*39 (Wire
uid 2855,0
shape (OrthoPolyLine
uid 2856,0
va (VaSet
vasetType 3
)
xt "37000,50000,40250,62000"
pts [
"40250,50000"
"37000,50000"
"37000,62000"
]
)
start &17
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2860,0
va (VaSet
font "courier,12,0"
)
xt "35250,48600,39050,50000"
st "clock"
blo "35250,49800"
tm "WireNameMgr"
)
)
on &30
)
*40 (Wire
uid 2863,0
shape (OrthoPolyLine
uid 2864,0
va (VaSet
vasetType 3
)
xt "35000,48000,40250,62000"
pts [
"40250,48000"
"35000,48000"
"35000,62000"
]
)
start &21
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2868,0
va (VaSet
font "courier,12,0"
)
xt "32000,46600,39700,47900"
st "pwmCountEn"
blo "32000,47600"
tm "WireNameMgr"
)
)
on &37
)
*41 (Wire
uid 2871,0
shape (OrthoPolyLine
uid 2872,0
va (VaSet
vasetType 3
)
xt "31000,44000,40250,62000"
pts [
"40250,44000"
"31000,44000"
"31000,62000"
]
)
start &24
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2876,0
va (VaSet
font "courier,12,0"
)
xt "27250,42600,38450,43900"
st "doubleFrequency"
blo "27250,43600"
tm "WireNameMgr"
)
)
on &31
)
*42 (Wire
uid 2879,0
shape (OrthoPolyLine
uid 2880,0
va (VaSet
vasetType 3
)
xt "29000,42000,40250,62000"
pts [
"40250,42000"
"29000,42000"
"29000,62000"
]
)
start &25
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2884,0
va (VaSet
font "courier,12,0"
)
xt "28250,40600,38050,41900"
st "switchEvenOdd"
blo "28250,41600"
tm "WireNameMgr"
)
)
on &32
)
*43 (Wire
uid 2887,0
shape (OrthoPolyLine
uid 2888,0
va (VaSet
vasetType 3
)
xt "27000,40000,40250,62000"
pts [
"40250,40000"
"27000,40000"
"27000,62000"
]
)
start &23
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2892,0
va (VaSet
font "courier,12,0"
)
xt "31250,38600,38950,39900"
st "threeLevel"
blo "31250,39600"
tm "WireNameMgr"
)
)
on &33
)
*44 (Wire
uid 2895,0
shape (OrthoPolyLine
uid 2896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25000,38000,40250,62000"
pts [
"40250,38000"
"25000,38000"
"25000,62000"
]
)
start &19
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2900,0
va (VaSet
font "courier,12,0"
)
xt "32250,36600,38550,37900"
st "amplitude"
blo "32250,37600"
tm "WireNameMgr"
)
)
on &34
)
*45 (Wire
uid 2903,0
shape (OrthoPolyLine
uid 2904,0
va (VaSet
vasetType 3
)
xt "57750,40000,61000,62000"
pts [
"57750,40000"
"61000,40000"
"61000,62000"
]
)
start &22
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2908,0
va (VaSet
font "courier,12,0"
)
xt "59750,38600,62550,39900"
st "pwm2"
blo "59750,39600"
tm "WireNameMgr"
)
)
on &35
)
*46 (Wire
uid 2911,0
shape (OrthoPolyLine
uid 2912,0
va (VaSet
vasetType 3
)
xt "57750,38000,63000,62000"
pts [
"57750,38000"
"63000,38000"
"63000,62000"
]
)
start &20
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2916,0
va (VaSet
font "courier,12,0"
)
xt "59750,36600,62550,37900"
st "pwm1"
blo "59750,37600"
tm "WireNameMgr"
)
)
on &36
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *47 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 1297,0
va (VaSet
font "courier,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*49 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,11600,24000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*51 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*52 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*53 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*54 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*55 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*56 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "198,44,1433,900"
viewArea "-8430,18120,93064,86849"
cachedDiagramExtent "-7000,0,91000,85000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "Letter (8.5\" x 11\")"
windowsPaperName "A4"
windowsPaperType 9
scale 75
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 3020,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*58 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*59 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*61 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*62 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*64 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*65 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*67 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*68 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*70 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*71 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*73 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,9,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,1400,2700"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,12,0"
)
xt "0,0,6300,1300"
st "Auto list"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,12600,2700"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,17400,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*75 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,10800,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*77 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,10,1"
)
xt "-7000,25800,1600,27000"
st "Declarations"
blo "-7000,26800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,-2800,28200"
st "Ports:"
blo "-7000,28000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,10,1"
)
xt "-7000,27000,-1000,28200"
st "Pre User:"
blo "-7000,28000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,28200,34600,35200"
st "constant pwmBitNb: positive := 10;
constant mainsFrequency: real := 50.0;

constant samplingFrequency: real := 20.0 * mainsFrequency;
constant pwmFrequency: real := 1.0 * samplingFrequency;
constant pwmCountFrequency: real := 2.0**pwmBitNb * pwmFrequency;
constant clockFrequency: real := 2.0 * pwmCountFrequency;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,4000,28200"
st "Diagram Signals:"
blo "-7000,28000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,300,28200"
st "Post User:"
blo "-7000,28000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 21,0
usingSuid 1
emptyRow *78 (LEmptyRow
)
uid 2384,0
optionalChildren [
*79 (RefLabelRowHdr
)
*80 (TitleRowHdr
)
*81 (FilterRowHdr
)
*82 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*83 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*84 (GroupColHdr
tm "GroupColHdrMgr"
)
*85 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*86 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*87 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*88 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*89 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*90 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*91 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 12,0
)
)
uid 2917,0
)
*92 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 13,0
)
)
uid 2919,0
)
*93 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 15,0
)
)
uid 2923,0
)
*94 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 8
suid 16,0
)
)
uid 2925,0
)
*95 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "threeLevel"
t "std_ulogic"
o 9
suid 17,0
)
)
uid 2927,0
)
*96 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 18,0
)
)
uid 2929,0
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm2"
t "std_ulogic"
o 5
suid 19,0
)
)
uid 2931,0
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 20,0
)
)
uid 2933,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwmCountEn"
t "std_ulogic"
o 6
suid 21,0
)
)
uid 2937,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2397,0
optionalChildren [
*100 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *101 (MRCItem
litem &78
pos 9
dimension 20
)
uid 2399,0
optionalChildren [
*102 (MRCItem
litem &79
pos 0
dimension 20
uid 2400,0
)
*103 (MRCItem
litem &80
pos 1
dimension 23
uid 2401,0
)
*104 (MRCItem
litem &81
pos 2
hidden 1
dimension 20
uid 2402,0
)
*105 (MRCItem
litem &91
pos 0
dimension 20
uid 2918,0
)
*106 (MRCItem
litem &92
pos 1
dimension 20
uid 2920,0
)
*107 (MRCItem
litem &93
pos 2
dimension 20
uid 2924,0
)
*108 (MRCItem
litem &94
pos 3
dimension 20
uid 2926,0
)
*109 (MRCItem
litem &95
pos 4
dimension 20
uid 2928,0
)
*110 (MRCItem
litem &96
pos 5
dimension 20
uid 2930,0
)
*111 (MRCItem
litem &97
pos 6
dimension 20
uid 2932,0
)
*112 (MRCItem
litem &98
pos 7
dimension 20
uid 2934,0
)
*113 (MRCItem
litem &99
pos 8
dimension 20
uid 2938,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2403,0
optionalChildren [
*114 (MRCItem
litem &82
pos 0
dimension 20
uid 2404,0
)
*115 (MRCItem
litem &84
pos 1
dimension 50
uid 2405,0
)
*116 (MRCItem
litem &85
pos 2
dimension 100
uid 2406,0
)
*117 (MRCItem
litem &86
pos 3
dimension 50
uid 2407,0
)
*118 (MRCItem
litem &87
pos 4
dimension 100
uid 2408,0
)
*119 (MRCItem
litem &88
pos 5
dimension 100
uid 2409,0
)
*120 (MRCItem
litem &89
pos 6
dimension 50
uid 2410,0
)
*121 (MRCItem
litem &90
pos 7
dimension 80
uid 2411,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2398,0
vaOverrides [
]
)
]
)
uid 2383,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *122 (LEmptyRow
)
uid 2413,0
optionalChildren [
*123 (RefLabelRowHdr
)
*124 (TitleRowHdr
)
*125 (FilterRowHdr
)
*126 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*127 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*128 (GroupColHdr
tm "GroupColHdrMgr"
)
*129 (NameColHdr
tm "GenericNameColHdrMgr"
)
*130 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*131 (InitColHdr
tm "GenericValueColHdrMgr"
)
*132 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*133 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 2425,0
optionalChildren [
*134 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *135 (MRCItem
litem &122
pos 0
dimension 20
)
uid 2427,0
optionalChildren [
*136 (MRCItem
litem &123
pos 0
dimension 20
uid 2428,0
)
*137 (MRCItem
litem &124
pos 1
dimension 23
uid 2429,0
)
*138 (MRCItem
litem &125
pos 2
hidden 1
dimension 20
uid 2430,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2431,0
optionalChildren [
*139 (MRCItem
litem &126
pos 0
dimension 20
uid 2432,0
)
*140 (MRCItem
litem &128
pos 1
dimension 50
uid 2433,0
)
*141 (MRCItem
litem &129
pos 2
dimension 100
uid 2434,0
)
*142 (MRCItem
litem &130
pos 3
dimension 100
uid 2435,0
)
*143 (MRCItem
litem &131
pos 4
dimension 50
uid 2436,0
)
*144 (MRCItem
litem &132
pos 5
dimension 50
uid 2437,0
)
*145 (MRCItem
litem &133
pos 6
dimension 80
uid 2438,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2426,0
vaOverrides [
]
)
]
)
uid 2412,0
type 1
)
activeModelName "BlockDiag"
)
