// Seed: 2774720083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(posedge -1) id_5 ? 1'h0 : id_4)
  else $unsigned(6);
  ;
  logic [1 : 1] id_10 = 1'h0;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    inout tri id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wire id_9,
    input wand id_10,
    input tri id_11
);
  assign id_1 = id_3;
  parameter id_13 = -1;
  assign id_5 = -1;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  wire id_14 = id_5;
endmodule
