// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_36 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        local_reference_V_3_15_3_reload,
        local_reference_V_2_15_3_reload,
        local_reference_V_1_15_3_reload,
        local_reference_V_0_15_3_reload,
        local_reference_V_3_14_3_reload,
        local_reference_V_2_14_3_reload,
        local_reference_V_1_14_3_reload,
        local_reference_V_0_14_3_reload,
        local_reference_V_3_13_3_reload,
        local_reference_V_2_13_3_reload,
        local_reference_V_1_13_3_reload,
        local_reference_V_0_13_3_reload,
        local_reference_V_3_12_3_reload,
        local_reference_V_2_12_3_reload,
        local_reference_V_1_12_3_reload,
        local_reference_V_0_12_3_reload,
        local_reference_V_3_11_3_reload,
        local_reference_V_2_11_3_reload,
        local_reference_V_1_11_3_reload,
        local_reference_V_0_11_3_reload,
        local_reference_V_3_10_3_reload,
        local_reference_V_2_10_3_reload,
        local_reference_V_1_10_3_reload,
        local_reference_V_0_10_3_reload,
        local_reference_V_3_9_3_reload,
        local_reference_V_2_9_3_reload,
        local_reference_V_1_9_3_reload,
        local_reference_V_0_9_3_reload,
        local_reference_V_3_8_3_reload,
        local_reference_V_2_8_3_reload,
        local_reference_V_1_8_3_reload,
        local_reference_V_0_8_3_reload,
        local_reference_V_3_7_3_reload,
        local_reference_V_2_7_3_reload,
        local_reference_V_1_7_3_reload,
        local_reference_V_0_7_3_reload,
        local_reference_V_3_6_3_reload,
        local_reference_V_2_6_3_reload,
        local_reference_V_1_6_3_reload,
        local_reference_V_0_6_3_reload,
        local_reference_V_3_5_3_reload,
        local_reference_V_2_5_3_reload,
        local_reference_V_1_5_3_reload,
        local_reference_V_0_5_3_reload,
        local_reference_V_3_4_3_reload,
        local_reference_V_2_4_3_reload,
        local_reference_V_1_4_3_reload,
        local_reference_V_0_4_3_reload,
        local_reference_V_3_3_3_reload,
        local_reference_V_2_3_3_reload,
        local_reference_V_1_3_3_reload,
        local_reference_V_0_3_3_reload,
        local_reference_V_3_2_3_reload,
        local_reference_V_2_2_3_reload,
        local_reference_V_1_2_3_reload,
        local_reference_V_0_2_3_reload,
        local_reference_V_3_1_3_reload,
        local_reference_V_2_1_3_reload,
        local_reference_V_1_1_3_reload,
        local_reference_V_0_1_3_reload,
        local_reference_V_3_354_reload,
        local_reference_V_2_339_reload,
        local_reference_V_1_324_reload,
        local_reference_V_0_38_reload,
        reference_string_comp_2_address0,
        reference_string_comp_2_ce0,
        reference_string_comp_2_q0,
        local_reference_V_3_15_6_out,
        local_reference_V_3_15_6_out_ap_vld,
        local_reference_V_2_15_6_out,
        local_reference_V_2_15_6_out_ap_vld,
        local_reference_V_1_15_6_out,
        local_reference_V_1_15_6_out_ap_vld,
        local_reference_V_0_15_6_out,
        local_reference_V_0_15_6_out_ap_vld,
        local_reference_V_3_14_6_out,
        local_reference_V_3_14_6_out_ap_vld,
        local_reference_V_2_14_6_out,
        local_reference_V_2_14_6_out_ap_vld,
        local_reference_V_1_14_6_out,
        local_reference_V_1_14_6_out_ap_vld,
        local_reference_V_0_14_6_out,
        local_reference_V_0_14_6_out_ap_vld,
        local_reference_V_3_13_6_out,
        local_reference_V_3_13_6_out_ap_vld,
        local_reference_V_2_13_6_out,
        local_reference_V_2_13_6_out_ap_vld,
        local_reference_V_1_13_6_out,
        local_reference_V_1_13_6_out_ap_vld,
        local_reference_V_0_13_6_out,
        local_reference_V_0_13_6_out_ap_vld,
        local_reference_V_3_12_6_out,
        local_reference_V_3_12_6_out_ap_vld,
        local_reference_V_2_12_6_out,
        local_reference_V_2_12_6_out_ap_vld,
        local_reference_V_1_12_6_out,
        local_reference_V_1_12_6_out_ap_vld,
        local_reference_V_0_12_6_out,
        local_reference_V_0_12_6_out_ap_vld,
        local_reference_V_3_11_6_out,
        local_reference_V_3_11_6_out_ap_vld,
        local_reference_V_2_11_6_out,
        local_reference_V_2_11_6_out_ap_vld,
        local_reference_V_1_11_6_out,
        local_reference_V_1_11_6_out_ap_vld,
        local_reference_V_0_11_6_out,
        local_reference_V_0_11_6_out_ap_vld,
        local_reference_V_3_10_6_out,
        local_reference_V_3_10_6_out_ap_vld,
        local_reference_V_2_10_6_out,
        local_reference_V_2_10_6_out_ap_vld,
        local_reference_V_1_10_6_out,
        local_reference_V_1_10_6_out_ap_vld,
        local_reference_V_0_10_6_out,
        local_reference_V_0_10_6_out_ap_vld,
        local_reference_V_3_9_6_out,
        local_reference_V_3_9_6_out_ap_vld,
        local_reference_V_2_9_6_out,
        local_reference_V_2_9_6_out_ap_vld,
        local_reference_V_1_9_6_out,
        local_reference_V_1_9_6_out_ap_vld,
        local_reference_V_0_9_6_out,
        local_reference_V_0_9_6_out_ap_vld,
        local_reference_V_3_8_6_out,
        local_reference_V_3_8_6_out_ap_vld,
        local_reference_V_2_8_6_out,
        local_reference_V_2_8_6_out_ap_vld,
        local_reference_V_1_8_6_out,
        local_reference_V_1_8_6_out_ap_vld,
        local_reference_V_0_8_6_out,
        local_reference_V_0_8_6_out_ap_vld,
        local_reference_V_3_7_6_out,
        local_reference_V_3_7_6_out_ap_vld,
        local_reference_V_2_7_6_out,
        local_reference_V_2_7_6_out_ap_vld,
        local_reference_V_1_7_6_out,
        local_reference_V_1_7_6_out_ap_vld,
        local_reference_V_0_7_6_out,
        local_reference_V_0_7_6_out_ap_vld,
        local_reference_V_3_6_6_out,
        local_reference_V_3_6_6_out_ap_vld,
        local_reference_V_2_6_6_out,
        local_reference_V_2_6_6_out_ap_vld,
        local_reference_V_1_6_6_out,
        local_reference_V_1_6_6_out_ap_vld,
        local_reference_V_0_6_6_out,
        local_reference_V_0_6_6_out_ap_vld,
        local_reference_V_3_5_6_out,
        local_reference_V_3_5_6_out_ap_vld,
        local_reference_V_2_5_6_out,
        local_reference_V_2_5_6_out_ap_vld,
        local_reference_V_1_5_6_out,
        local_reference_V_1_5_6_out_ap_vld,
        local_reference_V_0_5_6_out,
        local_reference_V_0_5_6_out_ap_vld,
        local_reference_V_3_4_6_out,
        local_reference_V_3_4_6_out_ap_vld,
        local_reference_V_2_4_6_out,
        local_reference_V_2_4_6_out_ap_vld,
        local_reference_V_1_4_6_out,
        local_reference_V_1_4_6_out_ap_vld,
        local_reference_V_0_4_6_out,
        local_reference_V_0_4_6_out_ap_vld,
        local_reference_V_3_3_6_out,
        local_reference_V_3_3_6_out_ap_vld,
        local_reference_V_2_3_6_out,
        local_reference_V_2_3_6_out_ap_vld,
        local_reference_V_1_3_6_out,
        local_reference_V_1_3_6_out_ap_vld,
        local_reference_V_0_3_6_out,
        local_reference_V_0_3_6_out_ap_vld,
        local_reference_V_3_2_6_out,
        local_reference_V_3_2_6_out_ap_vld,
        local_reference_V_2_2_6_out,
        local_reference_V_2_2_6_out_ap_vld,
        local_reference_V_1_2_6_out,
        local_reference_V_1_2_6_out_ap_vld,
        local_reference_V_0_2_6_out,
        local_reference_V_0_2_6_out_ap_vld,
        local_reference_V_3_1_6_out,
        local_reference_V_3_1_6_out_ap_vld,
        local_reference_V_2_1_6_out,
        local_reference_V_2_1_6_out_ap_vld,
        local_reference_V_1_1_6_out,
        local_reference_V_1_1_6_out_ap_vld,
        local_reference_V_0_1_6_out,
        local_reference_V_0_1_6_out_ap_vld,
        local_reference_V_3_657_out,
        local_reference_V_3_657_out_ap_vld,
        local_reference_V_2_642_out,
        local_reference_V_2_642_out_ap_vld,
        local_reference_V_1_627_out,
        local_reference_V_1_627_out_ap_vld,
        local_reference_V_0_611_out,
        local_reference_V_0_611_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] local_reference_V_3_15_3_reload;
input  [1:0] local_reference_V_2_15_3_reload;
input  [1:0] local_reference_V_1_15_3_reload;
input  [1:0] local_reference_V_0_15_3_reload;
input  [1:0] local_reference_V_3_14_3_reload;
input  [1:0] local_reference_V_2_14_3_reload;
input  [1:0] local_reference_V_1_14_3_reload;
input  [1:0] local_reference_V_0_14_3_reload;
input  [1:0] local_reference_V_3_13_3_reload;
input  [1:0] local_reference_V_2_13_3_reload;
input  [1:0] local_reference_V_1_13_3_reload;
input  [1:0] local_reference_V_0_13_3_reload;
input  [1:0] local_reference_V_3_12_3_reload;
input  [1:0] local_reference_V_2_12_3_reload;
input  [1:0] local_reference_V_1_12_3_reload;
input  [1:0] local_reference_V_0_12_3_reload;
input  [1:0] local_reference_V_3_11_3_reload;
input  [1:0] local_reference_V_2_11_3_reload;
input  [1:0] local_reference_V_1_11_3_reload;
input  [1:0] local_reference_V_0_11_3_reload;
input  [1:0] local_reference_V_3_10_3_reload;
input  [1:0] local_reference_V_2_10_3_reload;
input  [1:0] local_reference_V_1_10_3_reload;
input  [1:0] local_reference_V_0_10_3_reload;
input  [1:0] local_reference_V_3_9_3_reload;
input  [1:0] local_reference_V_2_9_3_reload;
input  [1:0] local_reference_V_1_9_3_reload;
input  [1:0] local_reference_V_0_9_3_reload;
input  [1:0] local_reference_V_3_8_3_reload;
input  [1:0] local_reference_V_2_8_3_reload;
input  [1:0] local_reference_V_1_8_3_reload;
input  [1:0] local_reference_V_0_8_3_reload;
input  [1:0] local_reference_V_3_7_3_reload;
input  [1:0] local_reference_V_2_7_3_reload;
input  [1:0] local_reference_V_1_7_3_reload;
input  [1:0] local_reference_V_0_7_3_reload;
input  [1:0] local_reference_V_3_6_3_reload;
input  [1:0] local_reference_V_2_6_3_reload;
input  [1:0] local_reference_V_1_6_3_reload;
input  [1:0] local_reference_V_0_6_3_reload;
input  [1:0] local_reference_V_3_5_3_reload;
input  [1:0] local_reference_V_2_5_3_reload;
input  [1:0] local_reference_V_1_5_3_reload;
input  [1:0] local_reference_V_0_5_3_reload;
input  [1:0] local_reference_V_3_4_3_reload;
input  [1:0] local_reference_V_2_4_3_reload;
input  [1:0] local_reference_V_1_4_3_reload;
input  [1:0] local_reference_V_0_4_3_reload;
input  [1:0] local_reference_V_3_3_3_reload;
input  [1:0] local_reference_V_2_3_3_reload;
input  [1:0] local_reference_V_1_3_3_reload;
input  [1:0] local_reference_V_0_3_3_reload;
input  [1:0] local_reference_V_3_2_3_reload;
input  [1:0] local_reference_V_2_2_3_reload;
input  [1:0] local_reference_V_1_2_3_reload;
input  [1:0] local_reference_V_0_2_3_reload;
input  [1:0] local_reference_V_3_1_3_reload;
input  [1:0] local_reference_V_2_1_3_reload;
input  [1:0] local_reference_V_1_1_3_reload;
input  [1:0] local_reference_V_0_1_3_reload;
input  [1:0] local_reference_V_3_354_reload;
input  [1:0] local_reference_V_2_339_reload;
input  [1:0] local_reference_V_1_324_reload;
input  [1:0] local_reference_V_0_38_reload;
output  [5:0] reference_string_comp_2_address0;
output   reference_string_comp_2_ce0;
input  [1:0] reference_string_comp_2_q0;
output  [1:0] local_reference_V_3_15_6_out;
output   local_reference_V_3_15_6_out_ap_vld;
output  [1:0] local_reference_V_2_15_6_out;
output   local_reference_V_2_15_6_out_ap_vld;
output  [1:0] local_reference_V_1_15_6_out;
output   local_reference_V_1_15_6_out_ap_vld;
output  [1:0] local_reference_V_0_15_6_out;
output   local_reference_V_0_15_6_out_ap_vld;
output  [1:0] local_reference_V_3_14_6_out;
output   local_reference_V_3_14_6_out_ap_vld;
output  [1:0] local_reference_V_2_14_6_out;
output   local_reference_V_2_14_6_out_ap_vld;
output  [1:0] local_reference_V_1_14_6_out;
output   local_reference_V_1_14_6_out_ap_vld;
output  [1:0] local_reference_V_0_14_6_out;
output   local_reference_V_0_14_6_out_ap_vld;
output  [1:0] local_reference_V_3_13_6_out;
output   local_reference_V_3_13_6_out_ap_vld;
output  [1:0] local_reference_V_2_13_6_out;
output   local_reference_V_2_13_6_out_ap_vld;
output  [1:0] local_reference_V_1_13_6_out;
output   local_reference_V_1_13_6_out_ap_vld;
output  [1:0] local_reference_V_0_13_6_out;
output   local_reference_V_0_13_6_out_ap_vld;
output  [1:0] local_reference_V_3_12_6_out;
output   local_reference_V_3_12_6_out_ap_vld;
output  [1:0] local_reference_V_2_12_6_out;
output   local_reference_V_2_12_6_out_ap_vld;
output  [1:0] local_reference_V_1_12_6_out;
output   local_reference_V_1_12_6_out_ap_vld;
output  [1:0] local_reference_V_0_12_6_out;
output   local_reference_V_0_12_6_out_ap_vld;
output  [1:0] local_reference_V_3_11_6_out;
output   local_reference_V_3_11_6_out_ap_vld;
output  [1:0] local_reference_V_2_11_6_out;
output   local_reference_V_2_11_6_out_ap_vld;
output  [1:0] local_reference_V_1_11_6_out;
output   local_reference_V_1_11_6_out_ap_vld;
output  [1:0] local_reference_V_0_11_6_out;
output   local_reference_V_0_11_6_out_ap_vld;
output  [1:0] local_reference_V_3_10_6_out;
output   local_reference_V_3_10_6_out_ap_vld;
output  [1:0] local_reference_V_2_10_6_out;
output   local_reference_V_2_10_6_out_ap_vld;
output  [1:0] local_reference_V_1_10_6_out;
output   local_reference_V_1_10_6_out_ap_vld;
output  [1:0] local_reference_V_0_10_6_out;
output   local_reference_V_0_10_6_out_ap_vld;
output  [1:0] local_reference_V_3_9_6_out;
output   local_reference_V_3_9_6_out_ap_vld;
output  [1:0] local_reference_V_2_9_6_out;
output   local_reference_V_2_9_6_out_ap_vld;
output  [1:0] local_reference_V_1_9_6_out;
output   local_reference_V_1_9_6_out_ap_vld;
output  [1:0] local_reference_V_0_9_6_out;
output   local_reference_V_0_9_6_out_ap_vld;
output  [1:0] local_reference_V_3_8_6_out;
output   local_reference_V_3_8_6_out_ap_vld;
output  [1:0] local_reference_V_2_8_6_out;
output   local_reference_V_2_8_6_out_ap_vld;
output  [1:0] local_reference_V_1_8_6_out;
output   local_reference_V_1_8_6_out_ap_vld;
output  [1:0] local_reference_V_0_8_6_out;
output   local_reference_V_0_8_6_out_ap_vld;
output  [1:0] local_reference_V_3_7_6_out;
output   local_reference_V_3_7_6_out_ap_vld;
output  [1:0] local_reference_V_2_7_6_out;
output   local_reference_V_2_7_6_out_ap_vld;
output  [1:0] local_reference_V_1_7_6_out;
output   local_reference_V_1_7_6_out_ap_vld;
output  [1:0] local_reference_V_0_7_6_out;
output   local_reference_V_0_7_6_out_ap_vld;
output  [1:0] local_reference_V_3_6_6_out;
output   local_reference_V_3_6_6_out_ap_vld;
output  [1:0] local_reference_V_2_6_6_out;
output   local_reference_V_2_6_6_out_ap_vld;
output  [1:0] local_reference_V_1_6_6_out;
output   local_reference_V_1_6_6_out_ap_vld;
output  [1:0] local_reference_V_0_6_6_out;
output   local_reference_V_0_6_6_out_ap_vld;
output  [1:0] local_reference_V_3_5_6_out;
output   local_reference_V_3_5_6_out_ap_vld;
output  [1:0] local_reference_V_2_5_6_out;
output   local_reference_V_2_5_6_out_ap_vld;
output  [1:0] local_reference_V_1_5_6_out;
output   local_reference_V_1_5_6_out_ap_vld;
output  [1:0] local_reference_V_0_5_6_out;
output   local_reference_V_0_5_6_out_ap_vld;
output  [1:0] local_reference_V_3_4_6_out;
output   local_reference_V_3_4_6_out_ap_vld;
output  [1:0] local_reference_V_2_4_6_out;
output   local_reference_V_2_4_6_out_ap_vld;
output  [1:0] local_reference_V_1_4_6_out;
output   local_reference_V_1_4_6_out_ap_vld;
output  [1:0] local_reference_V_0_4_6_out;
output   local_reference_V_0_4_6_out_ap_vld;
output  [1:0] local_reference_V_3_3_6_out;
output   local_reference_V_3_3_6_out_ap_vld;
output  [1:0] local_reference_V_2_3_6_out;
output   local_reference_V_2_3_6_out_ap_vld;
output  [1:0] local_reference_V_1_3_6_out;
output   local_reference_V_1_3_6_out_ap_vld;
output  [1:0] local_reference_V_0_3_6_out;
output   local_reference_V_0_3_6_out_ap_vld;
output  [1:0] local_reference_V_3_2_6_out;
output   local_reference_V_3_2_6_out_ap_vld;
output  [1:0] local_reference_V_2_2_6_out;
output   local_reference_V_2_2_6_out_ap_vld;
output  [1:0] local_reference_V_1_2_6_out;
output   local_reference_V_1_2_6_out_ap_vld;
output  [1:0] local_reference_V_0_2_6_out;
output   local_reference_V_0_2_6_out_ap_vld;
output  [1:0] local_reference_V_3_1_6_out;
output   local_reference_V_3_1_6_out_ap_vld;
output  [1:0] local_reference_V_2_1_6_out;
output   local_reference_V_2_1_6_out_ap_vld;
output  [1:0] local_reference_V_1_1_6_out;
output   local_reference_V_1_1_6_out_ap_vld;
output  [1:0] local_reference_V_0_1_6_out;
output   local_reference_V_0_1_6_out_ap_vld;
output  [1:0] local_reference_V_3_657_out;
output   local_reference_V_3_657_out_ap_vld;
output  [1:0] local_reference_V_2_642_out;
output   local_reference_V_2_642_out_ap_vld;
output  [1:0] local_reference_V_1_627_out;
output   local_reference_V_1_627_out_ap_vld;
output  [1:0] local_reference_V_0_611_out;
output   local_reference_V_0_611_out_ap_vld;

reg ap_idle;
reg reference_string_comp_2_ce0;
reg local_reference_V_3_15_6_out_ap_vld;
reg local_reference_V_2_15_6_out_ap_vld;
reg local_reference_V_1_15_6_out_ap_vld;
reg local_reference_V_0_15_6_out_ap_vld;
reg local_reference_V_3_14_6_out_ap_vld;
reg local_reference_V_2_14_6_out_ap_vld;
reg local_reference_V_1_14_6_out_ap_vld;
reg local_reference_V_0_14_6_out_ap_vld;
reg local_reference_V_3_13_6_out_ap_vld;
reg local_reference_V_2_13_6_out_ap_vld;
reg local_reference_V_1_13_6_out_ap_vld;
reg local_reference_V_0_13_6_out_ap_vld;
reg local_reference_V_3_12_6_out_ap_vld;
reg local_reference_V_2_12_6_out_ap_vld;
reg local_reference_V_1_12_6_out_ap_vld;
reg local_reference_V_0_12_6_out_ap_vld;
reg local_reference_V_3_11_6_out_ap_vld;
reg local_reference_V_2_11_6_out_ap_vld;
reg local_reference_V_1_11_6_out_ap_vld;
reg local_reference_V_0_11_6_out_ap_vld;
reg local_reference_V_3_10_6_out_ap_vld;
reg local_reference_V_2_10_6_out_ap_vld;
reg local_reference_V_1_10_6_out_ap_vld;
reg local_reference_V_0_10_6_out_ap_vld;
reg local_reference_V_3_9_6_out_ap_vld;
reg local_reference_V_2_9_6_out_ap_vld;
reg local_reference_V_1_9_6_out_ap_vld;
reg local_reference_V_0_9_6_out_ap_vld;
reg local_reference_V_3_8_6_out_ap_vld;
reg local_reference_V_2_8_6_out_ap_vld;
reg local_reference_V_1_8_6_out_ap_vld;
reg local_reference_V_0_8_6_out_ap_vld;
reg local_reference_V_3_7_6_out_ap_vld;
reg local_reference_V_2_7_6_out_ap_vld;
reg local_reference_V_1_7_6_out_ap_vld;
reg local_reference_V_0_7_6_out_ap_vld;
reg local_reference_V_3_6_6_out_ap_vld;
reg local_reference_V_2_6_6_out_ap_vld;
reg local_reference_V_1_6_6_out_ap_vld;
reg local_reference_V_0_6_6_out_ap_vld;
reg local_reference_V_3_5_6_out_ap_vld;
reg local_reference_V_2_5_6_out_ap_vld;
reg local_reference_V_1_5_6_out_ap_vld;
reg local_reference_V_0_5_6_out_ap_vld;
reg local_reference_V_3_4_6_out_ap_vld;
reg local_reference_V_2_4_6_out_ap_vld;
reg local_reference_V_1_4_6_out_ap_vld;
reg local_reference_V_0_4_6_out_ap_vld;
reg local_reference_V_3_3_6_out_ap_vld;
reg local_reference_V_2_3_6_out_ap_vld;
reg local_reference_V_1_3_6_out_ap_vld;
reg local_reference_V_0_3_6_out_ap_vld;
reg local_reference_V_3_2_6_out_ap_vld;
reg local_reference_V_2_2_6_out_ap_vld;
reg local_reference_V_1_2_6_out_ap_vld;
reg local_reference_V_0_2_6_out_ap_vld;
reg local_reference_V_3_1_6_out_ap_vld;
reg local_reference_V_2_1_6_out_ap_vld;
reg local_reference_V_1_1_6_out_ap_vld;
reg local_reference_V_0_1_6_out_ap_vld;
reg local_reference_V_3_657_out_ap_vld;
reg local_reference_V_2_642_out_ap_vld;
reg local_reference_V_1_627_out_ap_vld;
reg local_reference_V_0_611_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln93_fu_1769_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [1:0] trunc_ln94_s_reg_2839;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln94_fu_1796_p1;
reg   [3:0] trunc_ln94_reg_2848;
wire   [63:0] i_2_cast290_fu_1781_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] i_fu_336;
wire   [6:0] add_ln93_fu_1775_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_1;
reg   [1:0] local_reference_V_1_fu_340;
reg   [1:0] local_reference_V_1_1_fu_344;
reg   [1:0] local_reference_V_1_2_fu_348;
reg   [1:0] local_reference_V_1_3_fu_352;
reg   [1:0] local_reference_V_1_4_fu_356;
reg   [1:0] local_reference_V_1_5_fu_360;
reg   [1:0] local_reference_V_1_6_fu_364;
reg   [1:0] local_reference_V_1_7_fu_368;
reg   [1:0] local_reference_V_1_8_fu_372;
reg   [1:0] local_reference_V_1_9_fu_376;
reg   [1:0] local_reference_V_1_10_fu_380;
reg   [1:0] local_reference_V_1_11_fu_384;
reg   [1:0] local_reference_V_1_12_fu_388;
reg   [1:0] local_reference_V_1_13_fu_392;
reg   [1:0] local_reference_V_1_14_fu_396;
reg   [1:0] local_reference_V_1_15_fu_400;
reg   [1:0] local_reference_V_1_16_fu_404;
reg   [1:0] local_reference_V_1_17_fu_408;
reg   [1:0] local_reference_V_1_18_fu_412;
reg   [1:0] local_reference_V_1_19_fu_416;
reg   [1:0] local_reference_V_1_20_fu_420;
reg   [1:0] local_reference_V_1_21_fu_424;
reg   [1:0] local_reference_V_1_22_fu_428;
reg   [1:0] local_reference_V_1_23_fu_432;
reg   [1:0] local_reference_V_1_24_fu_436;
reg   [1:0] local_reference_V_1_25_fu_440;
reg   [1:0] local_reference_V_1_26_fu_444;
reg   [1:0] local_reference_V_1_27_fu_448;
reg   [1:0] local_reference_V_1_28_fu_452;
reg   [1:0] local_reference_V_1_29_fu_456;
reg   [1:0] local_reference_V_1_30_fu_460;
reg   [1:0] local_reference_V_1_31_fu_464;
reg   [1:0] local_reference_V_1_32_fu_468;
reg   [1:0] local_reference_V_1_33_fu_472;
reg   [1:0] local_reference_V_1_34_fu_476;
reg   [1:0] local_reference_V_1_35_fu_480;
reg   [1:0] local_reference_V_1_36_fu_484;
reg   [1:0] local_reference_V_1_37_fu_488;
reg   [1:0] local_reference_V_1_38_fu_492;
reg   [1:0] local_reference_V_1_39_fu_496;
reg   [1:0] local_reference_V_1_40_fu_500;
reg   [1:0] local_reference_V_1_41_fu_504;
reg   [1:0] local_reference_V_1_42_fu_508;
reg   [1:0] local_reference_V_1_43_fu_512;
reg   [1:0] local_reference_V_1_44_fu_516;
reg   [1:0] local_reference_V_1_45_fu_520;
reg   [1:0] local_reference_V_1_46_fu_524;
reg   [1:0] local_reference_V_1_47_fu_528;
reg   [1:0] local_reference_V_1_48_fu_532;
reg   [1:0] local_reference_V_1_49_fu_536;
reg   [1:0] local_reference_V_1_50_fu_540;
reg   [1:0] local_reference_V_1_51_fu_544;
reg   [1:0] local_reference_V_1_52_fu_548;
reg   [1:0] local_reference_V_1_53_fu_552;
reg   [1:0] local_reference_V_1_54_fu_556;
reg   [1:0] local_reference_V_1_55_fu_560;
reg   [1:0] local_reference_V_1_56_fu_564;
reg   [1:0] local_reference_V_1_57_fu_568;
reg   [1:0] local_reference_V_1_58_fu_572;
reg   [1:0] local_reference_V_1_59_fu_576;
reg   [1:0] local_reference_V_1_60_fu_580;
reg   [1:0] local_reference_V_1_61_fu_584;
reg   [1:0] local_reference_V_1_62_fu_588;
reg   [1:0] local_reference_V_1_63_fu_592;
wire    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_890;
reg    ap_condition_893;
reg    ap_condition_896;
reg    ap_condition_899;
reg    ap_condition_902;
reg    ap_condition_905;
reg    ap_condition_908;
reg    ap_condition_911;
reg    ap_condition_914;
reg    ap_condition_917;
reg    ap_condition_920;
reg    ap_condition_923;
reg    ap_condition_926;
reg    ap_condition_929;
reg    ap_condition_932;
reg    ap_condition_935;
reg    ap_condition_938;
reg    ap_condition_941;
reg    ap_condition_944;
reg    ap_condition_947;
reg    ap_condition_950;
reg    ap_condition_953;
reg    ap_condition_956;
reg    ap_condition_959;
reg    ap_condition_962;
reg    ap_condition_965;
reg    ap_condition_968;
reg    ap_condition_971;
reg    ap_condition_974;
reg    ap_condition_977;
reg    ap_condition_980;
reg    ap_condition_983;
reg    ap_condition_986;
reg    ap_condition_989;
reg    ap_condition_992;
reg    ap_condition_995;
reg    ap_condition_998;
reg    ap_condition_1001;
reg    ap_condition_1004;
reg    ap_condition_1007;
reg    ap_condition_1010;
reg    ap_condition_1013;
reg    ap_condition_1016;
reg    ap_condition_1019;
reg    ap_condition_1022;
reg    ap_condition_1025;
reg    ap_condition_1028;
reg    ap_condition_1031;
reg    ap_condition_1034;
reg    ap_condition_1037;
reg    ap_condition_1040;
reg    ap_condition_1043;
reg    ap_condition_1046;
reg    ap_condition_1049;
reg    ap_condition_1052;
reg    ap_condition_1055;
reg    ap_condition_1058;
reg    ap_condition_1061;
reg    ap_condition_1064;
reg    ap_condition_1067;
reg    ap_condition_1070;
reg    ap_condition_1073;
reg    ap_condition_1076;
reg    ap_condition_1079;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

seq_align_multiple_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln93_fu_1769_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_336 <= add_ln93_fu_1775_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_336 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_10_fu_380 <= local_reference_V_2_2_3_reload;
        end else if ((1'b1 == ap_condition_890)) begin
            local_reference_V_1_10_fu_380 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_11_fu_384 <= local_reference_V_3_2_3_reload;
        end else if ((1'b1 == ap_condition_893)) begin
            local_reference_V_1_11_fu_384 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_12_fu_388 <= local_reference_V_0_3_3_reload;
        end else if ((1'b1 == ap_condition_896)) begin
            local_reference_V_1_12_fu_388 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_13_fu_392 <= local_reference_V_1_3_3_reload;
        end else if ((1'b1 == ap_condition_899)) begin
            local_reference_V_1_13_fu_392 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_14_fu_396 <= local_reference_V_2_3_3_reload;
        end else if ((1'b1 == ap_condition_902)) begin
            local_reference_V_1_14_fu_396 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_15_fu_400 <= local_reference_V_3_3_3_reload;
        end else if ((1'b1 == ap_condition_905)) begin
            local_reference_V_1_15_fu_400 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_16_fu_404 <= local_reference_V_0_4_3_reload;
        end else if ((1'b1 == ap_condition_908)) begin
            local_reference_V_1_16_fu_404 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_17_fu_408 <= local_reference_V_1_4_3_reload;
        end else if ((1'b1 == ap_condition_911)) begin
            local_reference_V_1_17_fu_408 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_18_fu_412 <= local_reference_V_2_4_3_reload;
        end else if ((1'b1 == ap_condition_914)) begin
            local_reference_V_1_18_fu_412 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_19_fu_416 <= local_reference_V_3_4_3_reload;
        end else if ((1'b1 == ap_condition_917)) begin
            local_reference_V_1_19_fu_416 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_1_fu_344 <= local_reference_V_1_324_reload;
        end else if ((1'b1 == ap_condition_920)) begin
            local_reference_V_1_1_fu_344 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_20_fu_420 <= local_reference_V_0_5_3_reload;
        end else if ((1'b1 == ap_condition_923)) begin
            local_reference_V_1_20_fu_420 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_21_fu_424 <= local_reference_V_1_5_3_reload;
        end else if ((1'b1 == ap_condition_926)) begin
            local_reference_V_1_21_fu_424 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_22_fu_428 <= local_reference_V_2_5_3_reload;
        end else if ((1'b1 == ap_condition_929)) begin
            local_reference_V_1_22_fu_428 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_23_fu_432 <= local_reference_V_3_5_3_reload;
        end else if ((1'b1 == ap_condition_932)) begin
            local_reference_V_1_23_fu_432 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_24_fu_436 <= local_reference_V_0_6_3_reload;
        end else if ((1'b1 == ap_condition_935)) begin
            local_reference_V_1_24_fu_436 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_25_fu_440 <= local_reference_V_1_6_3_reload;
        end else if ((1'b1 == ap_condition_938)) begin
            local_reference_V_1_25_fu_440 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_26_fu_444 <= local_reference_V_2_6_3_reload;
        end else if ((1'b1 == ap_condition_941)) begin
            local_reference_V_1_26_fu_444 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_27_fu_448 <= local_reference_V_3_6_3_reload;
        end else if ((1'b1 == ap_condition_944)) begin
            local_reference_V_1_27_fu_448 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_28_fu_452 <= local_reference_V_0_7_3_reload;
        end else if ((1'b1 == ap_condition_947)) begin
            local_reference_V_1_28_fu_452 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_29_fu_456 <= local_reference_V_1_7_3_reload;
        end else if ((1'b1 == ap_condition_950)) begin
            local_reference_V_1_29_fu_456 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_2_fu_348 <= local_reference_V_2_339_reload;
        end else if ((1'b1 == ap_condition_953)) begin
            local_reference_V_1_2_fu_348 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_30_fu_460 <= local_reference_V_2_7_3_reload;
        end else if ((1'b1 == ap_condition_956)) begin
            local_reference_V_1_30_fu_460 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_31_fu_464 <= local_reference_V_3_7_3_reload;
        end else if ((1'b1 == ap_condition_959)) begin
            local_reference_V_1_31_fu_464 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_32_fu_468 <= local_reference_V_0_8_3_reload;
        end else if ((1'b1 == ap_condition_962)) begin
            local_reference_V_1_32_fu_468 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_33_fu_472 <= local_reference_V_1_8_3_reload;
        end else if ((1'b1 == ap_condition_965)) begin
            local_reference_V_1_33_fu_472 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_34_fu_476 <= local_reference_V_2_8_3_reload;
        end else if ((1'b1 == ap_condition_968)) begin
            local_reference_V_1_34_fu_476 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_35_fu_480 <= local_reference_V_3_8_3_reload;
        end else if ((1'b1 == ap_condition_971)) begin
            local_reference_V_1_35_fu_480 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_36_fu_484 <= local_reference_V_0_9_3_reload;
        end else if ((1'b1 == ap_condition_974)) begin
            local_reference_V_1_36_fu_484 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_37_fu_488 <= local_reference_V_1_9_3_reload;
        end else if ((1'b1 == ap_condition_977)) begin
            local_reference_V_1_37_fu_488 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_38_fu_492 <= local_reference_V_2_9_3_reload;
        end else if ((1'b1 == ap_condition_980)) begin
            local_reference_V_1_38_fu_492 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_39_fu_496 <= local_reference_V_3_9_3_reload;
        end else if ((1'b1 == ap_condition_983)) begin
            local_reference_V_1_39_fu_496 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_3_fu_352 <= local_reference_V_3_354_reload;
        end else if ((1'b1 == ap_condition_986)) begin
            local_reference_V_1_3_fu_352 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_40_fu_500 <= local_reference_V_0_10_3_reload;
        end else if ((1'b1 == ap_condition_989)) begin
            local_reference_V_1_40_fu_500 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_41_fu_504 <= local_reference_V_1_10_3_reload;
        end else if ((1'b1 == ap_condition_992)) begin
            local_reference_V_1_41_fu_504 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_42_fu_508 <= local_reference_V_2_10_3_reload;
        end else if ((1'b1 == ap_condition_995)) begin
            local_reference_V_1_42_fu_508 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_43_fu_512 <= local_reference_V_3_10_3_reload;
        end else if ((1'b1 == ap_condition_998)) begin
            local_reference_V_1_43_fu_512 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_44_fu_516 <= local_reference_V_0_11_3_reload;
        end else if ((1'b1 == ap_condition_1001)) begin
            local_reference_V_1_44_fu_516 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_45_fu_520 <= local_reference_V_1_11_3_reload;
        end else if ((1'b1 == ap_condition_1004)) begin
            local_reference_V_1_45_fu_520 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_46_fu_524 <= local_reference_V_2_11_3_reload;
        end else if ((1'b1 == ap_condition_1007)) begin
            local_reference_V_1_46_fu_524 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_47_fu_528 <= local_reference_V_3_11_3_reload;
        end else if ((1'b1 == ap_condition_1010)) begin
            local_reference_V_1_47_fu_528 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_48_fu_532 <= local_reference_V_0_12_3_reload;
        end else if ((1'b1 == ap_condition_1013)) begin
            local_reference_V_1_48_fu_532 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_49_fu_536 <= local_reference_V_1_12_3_reload;
        end else if ((1'b1 == ap_condition_1016)) begin
            local_reference_V_1_49_fu_536 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_4_fu_356 <= local_reference_V_0_1_3_reload;
        end else if ((1'b1 == ap_condition_1019)) begin
            local_reference_V_1_4_fu_356 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_50_fu_540 <= local_reference_V_2_12_3_reload;
        end else if ((1'b1 == ap_condition_1022)) begin
            local_reference_V_1_50_fu_540 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_51_fu_544 <= local_reference_V_3_12_3_reload;
        end else if ((1'b1 == ap_condition_1025)) begin
            local_reference_V_1_51_fu_544 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_52_fu_548 <= local_reference_V_0_13_3_reload;
        end else if ((1'b1 == ap_condition_1028)) begin
            local_reference_V_1_52_fu_548 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_53_fu_552 <= local_reference_V_1_13_3_reload;
        end else if ((1'b1 == ap_condition_1031)) begin
            local_reference_V_1_53_fu_552 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_54_fu_556 <= local_reference_V_2_13_3_reload;
        end else if ((1'b1 == ap_condition_1034)) begin
            local_reference_V_1_54_fu_556 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_55_fu_560 <= local_reference_V_3_13_3_reload;
        end else if ((1'b1 == ap_condition_1037)) begin
            local_reference_V_1_55_fu_560 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_56_fu_564 <= local_reference_V_0_14_3_reload;
        end else if ((1'b1 == ap_condition_1040)) begin
            local_reference_V_1_56_fu_564 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_57_fu_568 <= local_reference_V_1_14_3_reload;
        end else if ((1'b1 == ap_condition_1043)) begin
            local_reference_V_1_57_fu_568 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_58_fu_572 <= local_reference_V_2_14_3_reload;
        end else if ((1'b1 == ap_condition_1046)) begin
            local_reference_V_1_58_fu_572 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_59_fu_576 <= local_reference_V_3_14_3_reload;
        end else if ((1'b1 == ap_condition_1049)) begin
            local_reference_V_1_59_fu_576 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_5_fu_360 <= local_reference_V_1_1_3_reload;
        end else if ((1'b1 == ap_condition_1052)) begin
            local_reference_V_1_5_fu_360 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_60_fu_580 <= local_reference_V_0_15_3_reload;
        end else if ((1'b1 == ap_condition_1055)) begin
            local_reference_V_1_60_fu_580 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_61_fu_584 <= local_reference_V_1_15_3_reload;
        end else if ((1'b1 == ap_condition_1058)) begin
            local_reference_V_1_61_fu_584 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_62_fu_588 <= local_reference_V_2_15_3_reload;
        end else if ((1'b1 == ap_condition_1061)) begin
            local_reference_V_1_62_fu_588 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_63_fu_592 <= local_reference_V_3_15_3_reload;
        end else if ((1'b1 == ap_condition_1064)) begin
            local_reference_V_1_63_fu_592 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_6_fu_364 <= local_reference_V_2_1_3_reload;
        end else if ((1'b1 == ap_condition_1067)) begin
            local_reference_V_1_6_fu_364 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_7_fu_368 <= local_reference_V_3_1_3_reload;
        end else if ((1'b1 == ap_condition_1070)) begin
            local_reference_V_1_7_fu_368 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_8_fu_372 <= local_reference_V_0_2_3_reload;
        end else if ((1'b1 == ap_condition_1073)) begin
            local_reference_V_1_8_fu_372 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_9_fu_376 <= local_reference_V_1_2_3_reload;
        end else if ((1'b1 == ap_condition_1076)) begin
            local_reference_V_1_9_fu_376 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            local_reference_V_1_fu_340 <= local_reference_V_0_38_reload;
        end else if ((1'b1 == ap_condition_1079)) begin
            local_reference_V_1_fu_340 <= reference_string_comp_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln94_reg_2848 <= trunc_ln94_fu_1796_p1;
        trunc_ln94_s_reg_2839 <= {{ap_sig_allocacmp_i_1[5:4]}};
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_336;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_10_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_10_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_11_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_11_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_12_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_12_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_13_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_13_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_14_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_14_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_15_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_15_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_1_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_1_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_2_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_2_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_3_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_3_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_4_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_4_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_5_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_5_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_611_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_611_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_6_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_6_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_7_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_7_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_8_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_8_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_0_9_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_0_9_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_10_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_10_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_11_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_11_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_12_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_12_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_13_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_13_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_14_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_14_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_15_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_15_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_1_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_1_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_2_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_2_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_3_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_3_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_4_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_4_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_5_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_5_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_627_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_627_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_6_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_6_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_7_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_7_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_8_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_8_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_1_9_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_1_9_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_10_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_10_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_11_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_11_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_12_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_12_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_13_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_13_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_14_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_14_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_15_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_15_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_1_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_1_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_2_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_2_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_3_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_3_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_4_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_4_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_5_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_5_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_642_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_642_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_6_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_6_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_7_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_7_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_8_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_8_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_2_9_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_2_9_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_10_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_10_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_11_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_11_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_12_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_12_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_13_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_13_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_14_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_14_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_15_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_15_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_1_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_1_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_2_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_2_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_3_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_3_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_4_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_4_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_5_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_5_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_657_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_657_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_6_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_6_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_7_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_7_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_8_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_8_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_fu_1769_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_reference_V_3_9_6_out_ap_vld = 1'b1;
    end else begin
        local_reference_V_3_9_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reference_string_comp_2_ce0 = 1'b1;
    end else begin
        reference_string_comp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln93_fu_1775_p2 = (ap_sig_allocacmp_i_1 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1001 = ((trunc_ln94_reg_2848 == 4'd11) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1004 = ((trunc_ln94_reg_2848 == 4'd11) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1007 = ((trunc_ln94_reg_2848 == 4'd11) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1010 = ((trunc_ln94_reg_2848 == 4'd11) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1013 = ((trunc_ln94_reg_2848 == 4'd12) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1016 = ((trunc_ln94_reg_2848 == 4'd12) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1019 = ((trunc_ln94_reg_2848 == 4'd1) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1022 = ((trunc_ln94_reg_2848 == 4'd12) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1025 = ((trunc_ln94_reg_2848 == 4'd12) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1028 = ((trunc_ln94_reg_2848 == 4'd13) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1031 = ((trunc_ln94_reg_2848 == 4'd13) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1034 = ((trunc_ln94_reg_2848 == 4'd13) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1037 = ((trunc_ln94_reg_2848 == 4'd13) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1040 = ((trunc_ln94_reg_2848 == 4'd14) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1043 = ((trunc_ln94_reg_2848 == 4'd14) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1046 = ((trunc_ln94_reg_2848 == 4'd14) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1049 = ((trunc_ln94_reg_2848 == 4'd14) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1052 = ((trunc_ln94_reg_2848 == 4'd1) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1055 = ((trunc_ln94_reg_2848 == 4'd15) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1058 = ((trunc_ln94_reg_2848 == 4'd15) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1061 = ((trunc_ln94_reg_2848 == 4'd15) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1064 = ((trunc_ln94_reg_2848 == 4'd15) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1067 = ((trunc_ln94_reg_2848 == 4'd1) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1070 = ((trunc_ln94_reg_2848 == 4'd1) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1073 = ((trunc_ln94_reg_2848 == 4'd2) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1076 = ((trunc_ln94_reg_2848 == 4'd2) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1079 = ((trunc_ln94_reg_2848 == 4'd0) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_890 = ((trunc_ln94_reg_2848 == 4'd2) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_893 = ((trunc_ln94_reg_2848 == 4'd2) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_896 = ((trunc_ln94_reg_2848 == 4'd3) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_899 = ((trunc_ln94_reg_2848 == 4'd3) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_902 = ((trunc_ln94_reg_2848 == 4'd3) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_905 = ((trunc_ln94_reg_2848 == 4'd3) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_908 = ((trunc_ln94_reg_2848 == 4'd4) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_911 = ((trunc_ln94_reg_2848 == 4'd4) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_914 = ((trunc_ln94_reg_2848 == 4'd4) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_917 = ((trunc_ln94_reg_2848 == 4'd4) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_920 = ((trunc_ln94_reg_2848 == 4'd0) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_923 = ((trunc_ln94_reg_2848 == 4'd5) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_926 = ((trunc_ln94_reg_2848 == 4'd5) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_929 = ((trunc_ln94_reg_2848 == 4'd5) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_932 = ((trunc_ln94_reg_2848 == 4'd5) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_935 = ((trunc_ln94_reg_2848 == 4'd6) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_938 = ((trunc_ln94_reg_2848 == 4'd6) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_941 = ((trunc_ln94_reg_2848 == 4'd6) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_944 = ((trunc_ln94_reg_2848 == 4'd6) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_947 = ((trunc_ln94_reg_2848 == 4'd7) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_950 = ((trunc_ln94_reg_2848 == 4'd7) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_953 = ((trunc_ln94_reg_2848 == 4'd0) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_956 = ((trunc_ln94_reg_2848 == 4'd7) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_959 = ((trunc_ln94_reg_2848 == 4'd7) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_962 = ((trunc_ln94_reg_2848 == 4'd8) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_965 = ((trunc_ln94_reg_2848 == 4'd8) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_968 = ((trunc_ln94_reg_2848 == 4'd8) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_971 = ((trunc_ln94_reg_2848 == 4'd8) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_974 = ((trunc_ln94_reg_2848 == 4'd9) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_977 = ((trunc_ln94_reg_2848 == 4'd9) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_980 = ((trunc_ln94_reg_2848 == 4'd9) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_983 = ((trunc_ln94_reg_2848 == 4'd9) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_986 = ((trunc_ln94_reg_2848 == 4'd0) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_989 = ((trunc_ln94_reg_2848 == 4'd10) & (trunc_ln94_s_reg_2839 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_992 = ((trunc_ln94_reg_2848 == 4'd10) & (trunc_ln94_s_reg_2839 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_995 = ((trunc_ln94_reg_2848 == 4'd10) & (trunc_ln94_s_reg_2839 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_998 = ((trunc_ln94_reg_2848 == 4'd10) & (trunc_ln94_s_reg_2839 == 2'd3) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_2_cast290_fu_1781_p1 = ap_sig_allocacmp_i_1;

assign icmp_ln93_fu_1769_p2 = ((ap_sig_allocacmp_i_1 == 7'd64) ? 1'b1 : 1'b0);

assign local_reference_V_0_10_6_out = local_reference_V_1_40_fu_500;

assign local_reference_V_0_11_6_out = local_reference_V_1_44_fu_516;

assign local_reference_V_0_12_6_out = local_reference_V_1_48_fu_532;

assign local_reference_V_0_13_6_out = local_reference_V_1_52_fu_548;

assign local_reference_V_0_14_6_out = local_reference_V_1_56_fu_564;

assign local_reference_V_0_15_6_out = local_reference_V_1_60_fu_580;

assign local_reference_V_0_1_6_out = local_reference_V_1_4_fu_356;

assign local_reference_V_0_2_6_out = local_reference_V_1_8_fu_372;

assign local_reference_V_0_3_6_out = local_reference_V_1_12_fu_388;

assign local_reference_V_0_4_6_out = local_reference_V_1_16_fu_404;

assign local_reference_V_0_5_6_out = local_reference_V_1_20_fu_420;

assign local_reference_V_0_611_out = local_reference_V_1_fu_340;

assign local_reference_V_0_6_6_out = local_reference_V_1_24_fu_436;

assign local_reference_V_0_7_6_out = local_reference_V_1_28_fu_452;

assign local_reference_V_0_8_6_out = local_reference_V_1_32_fu_468;

assign local_reference_V_0_9_6_out = local_reference_V_1_36_fu_484;

assign local_reference_V_1_10_6_out = local_reference_V_1_41_fu_504;

assign local_reference_V_1_11_6_out = local_reference_V_1_45_fu_520;

assign local_reference_V_1_12_6_out = local_reference_V_1_49_fu_536;

assign local_reference_V_1_13_6_out = local_reference_V_1_53_fu_552;

assign local_reference_V_1_14_6_out = local_reference_V_1_57_fu_568;

assign local_reference_V_1_15_6_out = local_reference_V_1_61_fu_584;

assign local_reference_V_1_1_6_out = local_reference_V_1_5_fu_360;

assign local_reference_V_1_2_6_out = local_reference_V_1_9_fu_376;

assign local_reference_V_1_3_6_out = local_reference_V_1_13_fu_392;

assign local_reference_V_1_4_6_out = local_reference_V_1_17_fu_408;

assign local_reference_V_1_5_6_out = local_reference_V_1_21_fu_424;

assign local_reference_V_1_627_out = local_reference_V_1_1_fu_344;

assign local_reference_V_1_6_6_out = local_reference_V_1_25_fu_440;

assign local_reference_V_1_7_6_out = local_reference_V_1_29_fu_456;

assign local_reference_V_1_8_6_out = local_reference_V_1_33_fu_472;

assign local_reference_V_1_9_6_out = local_reference_V_1_37_fu_488;

assign local_reference_V_2_10_6_out = local_reference_V_1_42_fu_508;

assign local_reference_V_2_11_6_out = local_reference_V_1_46_fu_524;

assign local_reference_V_2_12_6_out = local_reference_V_1_50_fu_540;

assign local_reference_V_2_13_6_out = local_reference_V_1_54_fu_556;

assign local_reference_V_2_14_6_out = local_reference_V_1_58_fu_572;

assign local_reference_V_2_15_6_out = local_reference_V_1_62_fu_588;

assign local_reference_V_2_1_6_out = local_reference_V_1_6_fu_364;

assign local_reference_V_2_2_6_out = local_reference_V_1_10_fu_380;

assign local_reference_V_2_3_6_out = local_reference_V_1_14_fu_396;

assign local_reference_V_2_4_6_out = local_reference_V_1_18_fu_412;

assign local_reference_V_2_5_6_out = local_reference_V_1_22_fu_428;

assign local_reference_V_2_642_out = local_reference_V_1_2_fu_348;

assign local_reference_V_2_6_6_out = local_reference_V_1_26_fu_444;

assign local_reference_V_2_7_6_out = local_reference_V_1_30_fu_460;

assign local_reference_V_2_8_6_out = local_reference_V_1_34_fu_476;

assign local_reference_V_2_9_6_out = local_reference_V_1_38_fu_492;

assign local_reference_V_3_10_6_out = local_reference_V_1_43_fu_512;

assign local_reference_V_3_11_6_out = local_reference_V_1_47_fu_528;

assign local_reference_V_3_12_6_out = local_reference_V_1_51_fu_544;

assign local_reference_V_3_13_6_out = local_reference_V_1_55_fu_560;

assign local_reference_V_3_14_6_out = local_reference_V_1_59_fu_576;

assign local_reference_V_3_15_6_out = local_reference_V_1_63_fu_592;

assign local_reference_V_3_1_6_out = local_reference_V_1_7_fu_368;

assign local_reference_V_3_2_6_out = local_reference_V_1_11_fu_384;

assign local_reference_V_3_3_6_out = local_reference_V_1_15_fu_400;

assign local_reference_V_3_4_6_out = local_reference_V_1_19_fu_416;

assign local_reference_V_3_5_6_out = local_reference_V_1_23_fu_432;

assign local_reference_V_3_657_out = local_reference_V_1_3_fu_352;

assign local_reference_V_3_6_6_out = local_reference_V_1_27_fu_448;

assign local_reference_V_3_7_6_out = local_reference_V_1_31_fu_464;

assign local_reference_V_3_8_6_out = local_reference_V_1_35_fu_480;

assign local_reference_V_3_9_6_out = local_reference_V_1_39_fu_496;

assign reference_string_comp_2_address0 = i_2_cast290_fu_1781_p1;

assign trunc_ln94_fu_1796_p1 = ap_sig_allocacmp_i_1[3:0];

endmodule //seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_36
