// Seed: 2044137167
module module_0;
  parameter id_1 = -1;
  assign module_2.type_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  output wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7[-1==id_4] = -1;
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    input wand id_6,
    output wire id_7,
    input tri id_8,
    input wire id_9,
    input wand id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13,
    output tri0 id_14,
    input supply1 id_15
);
  assign id_5  = -1;
  assign id_14 = 1;
  module_0 modCall_1 ();
endmodule
