Checking out license 'RTL_Compiler_RD'......   (1 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's838_1_bench' from file '../rtl/s838_1.v'.
  Done elaborating 's838_1_bench'.
Mapping s838_1_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      14673   -1389  X_1_reg/CK --> X_32_reg/SE
 area_map        14150   -1379  X_1_reg/CK --> X_32_reg/SE

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      14150   -1379         0 X_1_reg/CK --> X_32_reg/SE
 incr_delay      14547   -1228         0 X_1_reg/CK --> X_28_reg/D
 incr_delay      14547   -1222         0 X_1_reg/CK --> X_32_reg/SE

  Done mapping s838_1_bench
  Synthesis succeeded.
  Incrementally optimizing s838_1_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      14547   -1222         0 X_1_reg/CK --> X_32_reg/SE
 incr_delay      17182    -731         0 X_4_reg/CK --> X_28_reg/D
 incr_delay      17762    -700         0 X_10_reg/CK --> X_16_reg/D
 incr_delay      17757    -696         0 X_19_reg/CK --> X_27_reg/D
 incr_delay      17699    -694         0 X_6_reg/CK --> X_12_reg/D
 init_drc        17699    -694         0 X_6_reg/CK --> X_12_reg/D
 init_area       17699    -694         0 X_6_reg/CK --> X_12_reg/D
 rem_buf         16805    -694         0 X_6_reg/CK --> X_12_reg/D
 rem_inv         16278    -694         0 X_8_reg/CK --> X_26_reg/D
 merge_bi        15854    -694         0 X_8_reg/CK --> X_26_reg/D
 glob_area       15765    -694         0 X_8_reg/CK --> X_26_reg/D
 area_down       15760    -694         0 X_8_reg/CK --> X_26_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      15760    -694         0 X_8_reg/CK --> X_26_reg/D
 incr_delay      15844    -693         0 X_6_reg/CK --> X_12_reg/D
 init_drc        15844    -693         0 X_6_reg/CK --> X_12_reg/D
 init_area       15844    -693         0 X_6_reg/CK --> X_12_reg/D
 rem_buf         15697    -693         0 X_6_reg/CK --> X_12_reg/D
 rem_inv         15676    -693         0 X_6_reg/CK --> X_12_reg/D
 glob_area       15645    -693         0 X_6_reg/CK --> X_12_reg/D
 area_down       15640    -693         0 X_6_reg/CK --> X_12_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      15640    -693         0 X_6_reg/CK --> X_12_reg/D
 init_area       15640    -693         0 X_6_reg/CK --> X_12_reg/D

  Done mapping s838_1_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:30 PM
  Module:                 s838_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin              Type      Fanout  Load  Slew   Delay   Arrival
                                       (fF)  (ps)    (ps)    (ps)
-----------------------------------------------------------------------
(clock clock)        launch                                      0 R
X_16_reg/CK                                      0               0 R
X_16_reg/Q           DFFSRX1        3   23.2    69    +108     108 R
g2055/A                                                 +0     108  
g2055/Y              INVX1          3   28.7    64     +63     171 F
g1822/B                                                 +0     171  
g1822/Y              NAND3X1        2   14.1    69     +64     235 R
g1972/A                                                 +0     235  
g1972/Y              INVX1          1    6.3    30     +28     262 F
g1971/A                                                 +0     262  
g1971/Y              NAND2X1        1    8.0    43     +29     292 R
g1970/B                                                 +0     292  
g1970/Y              NOR2X1         2   16.8    56     +46     338 F
g49/B                                                   +0     338  
g49/Y                NAND4X1        1   12.6    86     +65     403 R
g1967/A                                                 +0     403  
g1967/Y              INVX2          4   35.2    51     +51     454 F
g1404/A                                                 +0     454  
g1404/Y              NAND4X1        1    6.2    74     +44     497 R
g1393/B                                                 +0     497  
g1393/Y              NAND2X1        1    7.8    43     +43     540 F
g1382/A                                                 +0     540  
g1382/Y              NOR2X1         1    6.3    43     +41     582 R
g2072/A                                                 +0     582  
g2072/Y              NAND2X1        1    7.8    43     +41     622 F
g2226/A                                                 +0     622  
g2226/Y              NOR2X1         1    8.8    49     +46     668 R
g62/A                                                   +0     668  
g62/Y                NAND4X1        1    0.0    36     +25     694 F
s838_1_bench/Z       out port                           +0     694 F
(ou_del_1)           ext delay                          +0     694 F
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)        capture                                     0 R
-----------------------------------------------------------------------
Timing slack :    -694ps (TIMING VIOLATION)
Start-point  : X_16_reg/CK
End-point    : Z

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:30 PM
  Module:                 s838_1_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          21    658.623    gsclib 
AOI21X1          7    219.541    gsclib 
AOI22X1          1     41.818    gsclib 
CLKBUFX1        15    392.040    gsclib 
CLKBUFX2         3     94.089    gsclib 
CLKBUFX3         3     94.089    gsclib 
DFFSRX1         29   4699.247    gsclib 
INVX1           83   1735.447    gsclib 
INVX2            7    182.952    gsclib 
NAND2X1         36    940.896    gsclib 
NAND2X2          4    146.360    gsclib 
NAND3X1         27    987.930    gsclib 
NAND4X1         35   1463.630    gsclib 
NOR2X1          62   1620.432    gsclib 
OAI21X1          2     83.636    gsclib 
OR2X1            9    282.267    gsclib 
SDFFSRX1         3    846.807    gsclib 
XOR2X1          20   1149.980    gsclib 
----------------------------------------
total          367  15639.784           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential        32  5546.054   35.5 
inverter          90  1918.399   12.3 
buffer            21   580.218    3.7 
logic            224  7595.113   48.6 
--------------------------------------
total            367 15639.784  100.0 

Normal exit.
