// Seed: 291158100
module module_0 (
    input wire id_0
);
  assign id_2 = 'b0;
  supply0 id_3;
  assign id_3 = 1;
  assign module_2.type_58 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  logic id_4,
    output logic id_5,
    input  tri0  id_6
);
  always id_5 <= id_4;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wor id_8,
    input wand id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri1 id_12,
    input tri1 id_13,
    output wand id_14
    , id_38,
    input uwire id_15,
    output uwire id_16,
    output uwire id_17,
    output uwire id_18,
    input wire id_19,
    input tri0 id_20,
    input supply0 id_21,
    input tri1 id_22,
    output tri id_23,
    input supply0 id_24,
    input tri id_25,
    input wor id_26,
    input wire id_27,
    input tri id_28,
    input tri1 id_29,
    output tri1 id_30,
    input wand id_31,
    input tri id_32,
    output wand id_33,
    output uwire id_34,
    input wor id_35,
    input supply0 id_36
);
  wire id_39;
  wor id_40, id_41, id_42;
  wire id_43;
  module_0 modCall_1 (id_41);
  wire id_44;
  assign id_17 = 1;
  assign id_17 = id_4;
  assign id_17 = 1 ? "" == ~id_32 && id_10 : 1;
  wire id_45;
endmodule
