From 660c0a693f85282710e9488b3b51d494586989cc Mon Sep 17 00:00:00 2001
From: Michal Simek <michal.simek@xilinx.com>
Date: Wed, 5 Jul 2017 15:50:42 +0200
Subject: [PATCH 187/532] arm64: zynqmp: Fpga region should have different
 cells sizes

commit dcde9842cb2fbcd4d44c61eed13d9ed949a5cfc5 from
https://github.com/Xilinx/linux-xlnx.git

Address and size cells should be 2/2 instead of 1/1.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
index 5ce70f7..36ecc7c 100644
--- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
+++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
@@ -287,8 +287,8 @@
 	fpga_full: fpga-full {
 		compatible = "fpga-region";
 		fpga-mgr = <&pcap>;
-		#address-cells = <1>;
-		#size-cells = <1>;
+		#address-cells = <2>;
+		#size-cells = <2>;
 	};
 
 	nvmem_firmware {
-- 
2.7.4

