// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.729000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=255,HLS_SYN_DSP=40,HLS_SYN_FF=5573,HLS_SYN_LUT=22567}" *)

module dut (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strm_in_V_V_dout,
        strm_in_V_V_empty_n,
        strm_in_V_V_read,
        strm_out_V_V_din,
        strm_out_V_V_full_n,
        strm_out_V_V_write
);

parameter    ap_ST_st1_fsm_0 = 20'b1;
parameter    ap_ST_st2_fsm_1 = 20'b10;
parameter    ap_ST_st3_fsm_2 = 20'b100;
parameter    ap_ST_st4_fsm_3 = 20'b1000;
parameter    ap_ST_st5_fsm_4 = 20'b10000;
parameter    ap_ST_st6_fsm_5 = 20'b100000;
parameter    ap_ST_st7_fsm_6 = 20'b1000000;
parameter    ap_ST_st8_fsm_7 = 20'b10000000;
parameter    ap_ST_st9_fsm_8 = 20'b100000000;
parameter    ap_ST_st10_fsm_9 = 20'b1000000000;
parameter    ap_ST_st11_fsm_10 = 20'b10000000000;
parameter    ap_ST_st12_fsm_11 = 20'b100000000000;
parameter    ap_ST_st13_fsm_12 = 20'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 20'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 20'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 20'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 20'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 20'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 20'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 20'b10000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv6_6 = 6'b110;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv6_1C = 6'b11100;
parameter    ap_const_lv6_A = 6'b1010;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv12_C00 = 12'b110000000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_498 = 12'b10010011000;
parameter    ap_const_lv25_1BDE = 25'b1101111011110;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv7_1F = 7'b11111;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv32_7F = 32'b1111111;
parameter    ap_const_lv128_lc_1 = 128'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv5_4 = 5'b100;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] strm_in_V_V_dout;
input   strm_in_V_V_empty_n;
output   strm_in_V_V_read;
output  [31:0] strm_out_V_V_din;
input   strm_out_V_V_full_n;
output   strm_out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strm_in_V_V_read;
reg strm_out_V_V_write;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_35;
reg    strm_in_V_V_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_56;
wire   [0:0] exitcond_fu_358_p2;
reg    strm_out_V_V_blk_n;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_68;
wire   [11:0] i_1_fu_364_p2;
reg   [11:0] i_1_reg_646;
reg    ap_sig_74;
wire   [11:0] idx_urem_fu_382_p3;
reg   [11:0] idx_urem_reg_651;
reg   [31:0] tmp_V_2_reg_656;
wire   [24:0] next_mul_fu_390_p2;
reg   [24:0] next_mul_reg_661;
reg   [10:0] input_addr_reg_666;
wire   [6:0] tmp_27_fu_411_p3;
reg   [6:0] tmp_27_reg_671;
wire   [6:0] tmp_28_fu_419_p2;
reg   [6:0] tmp_28_reg_676;
wire   [0:0] tmp_77_fu_425_p2;
reg   [0:0] tmp_77_reg_681;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_99;
wire   [31:0] tmp_72_fu_551_p1;
reg   [31:0] tmp_72_reg_699;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_110;
wire   [31:0] tmp_73_fu_555_p1;
reg   [31:0] tmp_73_reg_704;
wire   [0:0] notlhs_fu_587_p2;
reg   [0:0] notlhs_reg_709;
wire   [0:0] notrhs_fu_593_p2;
reg   [0:0] notrhs_reg_714;
wire   [0:0] notlhs5_fu_599_p2;
reg   [0:0] notlhs5_reg_719;
wire   [0:0] notrhs6_fu_605_p2;
reg   [0:0] notrhs6_reg_724;
wire   [0:0] tmp_36_fu_633_p2;
reg   [0:0] tmp_36_reg_729;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_129;
reg   [7:0] mem_conv1_0_address0;
reg    mem_conv1_0_ce0;
reg    mem_conv1_0_we0;
reg   [127:0] mem_conv1_0_d0;
wire   [127:0] mem_conv1_0_q0;
reg   [7:0] mem_conv1_1_address0;
reg    mem_conv1_1_ce0;
wire   [127:0] mem_conv1_1_q0;
reg   [7:0] mem_conv1_2_address0;
reg    mem_conv1_2_ce0;
wire   [127:0] mem_conv1_2_q0;
reg   [7:0] mem_conv1_3_address0;
reg    mem_conv1_3_ce0;
wire   [127:0] mem_conv1_3_q0;
reg   [7:0] mem_conv1_4_address0;
reg    mem_conv1_4_ce0;
wire   [127:0] mem_conv1_4_q0;
reg   [7:0] mem_conv1_5_address0;
reg    mem_conv1_5_ce0;
wire   [127:0] mem_conv1_5_q0;
reg   [7:0] mem_conv1_6_address0;
reg    mem_conv1_6_ce0;
wire   [127:0] mem_conv1_6_q0;
reg   [7:0] mem_conv1_7_address0;
reg    mem_conv1_7_ce0;
wire   [127:0] mem_conv1_7_q0;
reg   [7:0] mem_conv2_0_address0;
reg    mem_conv2_0_ce0;
reg    mem_conv2_0_we0;
reg   [127:0] mem_conv2_0_d0;
wire   [127:0] mem_conv2_0_q0;
wire   [7:0] mem_conv2_0_address1;
reg    mem_conv2_0_ce1;
wire   [127:0] mem_conv2_0_q1;
reg   [7:0] mem_conv2_1_address0;
reg    mem_conv2_1_ce0;
reg    mem_conv2_1_we0;
reg   [127:0] mem_conv2_1_d0;
wire   [127:0] mem_conv2_1_q0;
reg   [7:0] mem_conv2_2_address0;
reg    mem_conv2_2_ce0;
reg    mem_conv2_2_we0;
reg   [127:0] mem_conv2_2_d0;
wire   [127:0] mem_conv2_2_q0;
reg   [7:0] mem_conv2_3_address0;
reg    mem_conv2_3_ce0;
reg    mem_conv2_3_we0;
reg   [127:0] mem_conv2_3_d0;
wire   [127:0] mem_conv2_3_q0;
reg   [7:0] mem_conv2_4_address0;
reg    mem_conv2_4_ce0;
reg    mem_conv2_4_we0;
reg   [127:0] mem_conv2_4_d0;
wire   [127:0] mem_conv2_4_q0;
reg   [7:0] mem_conv2_5_address0;
reg    mem_conv2_5_ce0;
reg    mem_conv2_5_we0;
reg   [127:0] mem_conv2_5_d0;
wire   [127:0] mem_conv2_5_q0;
reg   [7:0] mem_conv2_6_address0;
reg    mem_conv2_6_ce0;
reg    mem_conv2_6_we0;
reg   [127:0] mem_conv2_6_d0;
wire   [127:0] mem_conv2_6_q0;
reg   [7:0] mem_conv2_7_address0;
reg    mem_conv2_7_ce0;
reg    mem_conv2_7_we0;
reg   [127:0] mem_conv2_7_d0;
wire   [127:0] mem_conv2_7_q0;
reg   [10:0] input_address0;
reg    input_ce0;
reg    input_we0;
wire   [127:0] input_d0;
wire   [127:0] input_q0;
wire    grp_dut_conv1_fu_256_ap_start;
wire    grp_dut_conv1_fu_256_ap_done;
wire    grp_dut_conv1_fu_256_ap_idle;
wire    grp_dut_conv1_fu_256_ap_ready;
wire   [7:0] grp_dut_conv1_fu_256_input_0_address0;
wire    grp_dut_conv1_fu_256_input_0_ce0;
wire   [7:0] grp_dut_conv1_fu_256_input_1_address0;
wire    grp_dut_conv1_fu_256_input_1_ce0;
wire   [7:0] grp_dut_conv1_fu_256_input_2_address0;
wire    grp_dut_conv1_fu_256_input_2_ce0;
wire   [7:0] grp_dut_conv1_fu_256_input_3_address0;
wire    grp_dut_conv1_fu_256_input_3_ce0;
wire   [7:0] grp_dut_conv1_fu_256_input_4_address0;
wire    grp_dut_conv1_fu_256_input_4_ce0;
wire   [7:0] grp_dut_conv1_fu_256_input_5_address0;
wire    grp_dut_conv1_fu_256_input_5_ce0;
wire   [7:0] grp_dut_conv1_fu_256_input_6_address0;
wire    grp_dut_conv1_fu_256_input_6_ce0;
wire   [7:0] grp_dut_conv1_fu_256_input_7_address0;
wire    grp_dut_conv1_fu_256_input_7_ce0;
wire   [7:0] grp_dut_conv1_fu_256_output_0_address0;
wire    grp_dut_conv1_fu_256_output_0_ce0;
wire    grp_dut_conv1_fu_256_output_0_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_0_d0;
wire   [7:0] grp_dut_conv1_fu_256_output_1_address0;
wire    grp_dut_conv1_fu_256_output_1_ce0;
wire    grp_dut_conv1_fu_256_output_1_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_1_d0;
wire   [7:0] grp_dut_conv1_fu_256_output_2_address0;
wire    grp_dut_conv1_fu_256_output_2_ce0;
wire    grp_dut_conv1_fu_256_output_2_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_2_d0;
wire   [7:0] grp_dut_conv1_fu_256_output_3_address0;
wire    grp_dut_conv1_fu_256_output_3_ce0;
wire    grp_dut_conv1_fu_256_output_3_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_3_d0;
wire   [7:0] grp_dut_conv1_fu_256_output_4_address0;
wire    grp_dut_conv1_fu_256_output_4_ce0;
wire    grp_dut_conv1_fu_256_output_4_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_4_d0;
wire   [7:0] grp_dut_conv1_fu_256_output_5_address0;
wire    grp_dut_conv1_fu_256_output_5_ce0;
wire    grp_dut_conv1_fu_256_output_5_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_5_d0;
wire   [7:0] grp_dut_conv1_fu_256_output_6_address0;
wire    grp_dut_conv1_fu_256_output_6_ce0;
wire    grp_dut_conv1_fu_256_output_6_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_6_d0;
wire   [7:0] grp_dut_conv1_fu_256_output_7_address0;
wire    grp_dut_conv1_fu_256_output_7_ce0;
wire    grp_dut_conv1_fu_256_output_7_we0;
wire   [127:0] grp_dut_conv1_fu_256_output_7_d0;
wire    grp_dut_conv1_1_fu_278_ap_start;
wire    grp_dut_conv1_1_fu_278_ap_done;
wire    grp_dut_conv1_1_fu_278_ap_idle;
wire    grp_dut_conv1_1_fu_278_ap_ready;
wire   [10:0] grp_dut_conv1_1_fu_278_input_r_address0;
wire    grp_dut_conv1_1_fu_278_input_r_ce0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_0_address0;
wire    grp_dut_conv1_1_fu_278_output_0_ce0;
wire    grp_dut_conv1_1_fu_278_output_0_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_0_d0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_1_address0;
wire    grp_dut_conv1_1_fu_278_output_1_ce0;
wire    grp_dut_conv1_1_fu_278_output_1_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_1_d0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_2_address0;
wire    grp_dut_conv1_1_fu_278_output_2_ce0;
wire    grp_dut_conv1_1_fu_278_output_2_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_2_d0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_3_address0;
wire    grp_dut_conv1_1_fu_278_output_3_ce0;
wire    grp_dut_conv1_1_fu_278_output_3_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_3_d0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_4_address0;
wire    grp_dut_conv1_1_fu_278_output_4_ce0;
wire    grp_dut_conv1_1_fu_278_output_4_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_4_d0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_5_address0;
wire    grp_dut_conv1_1_fu_278_output_5_ce0;
wire    grp_dut_conv1_1_fu_278_output_5_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_5_d0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_6_address0;
wire    grp_dut_conv1_1_fu_278_output_6_ce0;
wire    grp_dut_conv1_1_fu_278_output_6_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_6_d0;
wire   [7:0] grp_dut_conv1_1_fu_278_output_7_address0;
wire    grp_dut_conv1_1_fu_278_output_7_ce0;
wire    grp_dut_conv1_1_fu_278_output_7_we0;
wire   [127:0] grp_dut_conv1_1_fu_278_output_7_d0;
wire    grp_dut_max_pool_fu_293_ap_start;
wire    grp_dut_max_pool_fu_293_ap_done;
wire    grp_dut_max_pool_fu_293_ap_idle;
wire    grp_dut_max_pool_fu_293_ap_ready;
wire   [7:0] grp_dut_max_pool_fu_293_input_0_address0;
wire    grp_dut_max_pool_fu_293_input_0_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_input_1_address0;
wire    grp_dut_max_pool_fu_293_input_1_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_input_2_address0;
wire    grp_dut_max_pool_fu_293_input_2_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_input_3_address0;
wire    grp_dut_max_pool_fu_293_input_3_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_input_4_address0;
wire    grp_dut_max_pool_fu_293_input_4_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_input_5_address0;
wire    grp_dut_max_pool_fu_293_input_5_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_input_6_address0;
wire    grp_dut_max_pool_fu_293_input_6_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_input_7_address0;
wire    grp_dut_max_pool_fu_293_input_7_ce0;
wire   [7:0] grp_dut_max_pool_fu_293_output_0_address0;
wire    grp_dut_max_pool_fu_293_output_0_ce0;
wire    grp_dut_max_pool_fu_293_output_0_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_0_d0;
wire   [7:0] grp_dut_max_pool_fu_293_output_1_address0;
wire    grp_dut_max_pool_fu_293_output_1_ce0;
wire    grp_dut_max_pool_fu_293_output_1_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_1_d0;
wire   [7:0] grp_dut_max_pool_fu_293_output_2_address0;
wire    grp_dut_max_pool_fu_293_output_2_ce0;
wire    grp_dut_max_pool_fu_293_output_2_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_2_d0;
wire   [7:0] grp_dut_max_pool_fu_293_output_3_address0;
wire    grp_dut_max_pool_fu_293_output_3_ce0;
wire    grp_dut_max_pool_fu_293_output_3_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_3_d0;
wire   [7:0] grp_dut_max_pool_fu_293_output_4_address0;
wire    grp_dut_max_pool_fu_293_output_4_ce0;
wire    grp_dut_max_pool_fu_293_output_4_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_4_d0;
wire   [7:0] grp_dut_max_pool_fu_293_output_5_address0;
wire    grp_dut_max_pool_fu_293_output_5_ce0;
wire    grp_dut_max_pool_fu_293_output_5_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_5_d0;
wire   [7:0] grp_dut_max_pool_fu_293_output_6_address0;
wire    grp_dut_max_pool_fu_293_output_6_ce0;
wire    grp_dut_max_pool_fu_293_output_6_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_6_d0;
wire   [7:0] grp_dut_max_pool_fu_293_output_7_address0;
wire    grp_dut_max_pool_fu_293_output_7_ce0;
wire    grp_dut_max_pool_fu_293_output_7_we0;
wire   [127:0] grp_dut_max_pool_fu_293_output_7_d0;
reg   [5:0] grp_dut_max_pool_fu_293_M;
reg   [5:0] grp_dut_max_pool_fu_293_I;
wire    grp_dut_dense_mlp_2_fu_319_ap_start;
wire    grp_dut_dense_mlp_2_fu_319_ap_done;
wire    grp_dut_dense_mlp_2_fu_319_ap_idle;
wire    grp_dut_dense_mlp_2_fu_319_ap_ready;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input_r_address0;
wire    grp_dut_dense_mlp_2_fu_319_input_r_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input1_address0;
wire    grp_dut_dense_mlp_2_fu_319_input1_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input2_address0;
wire    grp_dut_dense_mlp_2_fu_319_input2_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input3_address0;
wire    grp_dut_dense_mlp_2_fu_319_input3_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input4_address0;
wire    grp_dut_dense_mlp_2_fu_319_input4_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input5_address0;
wire    grp_dut_dense_mlp_2_fu_319_input5_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input6_address0;
wire    grp_dut_dense_mlp_2_fu_319_input6_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_input7_address0;
wire    grp_dut_dense_mlp_2_fu_319_input7_ce0;
wire   [7:0] grp_dut_dense_mlp_2_fu_319_output_r_address0;
wire    grp_dut_dense_mlp_2_fu_319_output_r_ce0;
wire    grp_dut_dense_mlp_2_fu_319_output_r_we0;
wire   [127:0] grp_dut_dense_mlp_2_fu_319_output_r_d0;
wire    grp_dut_dense_mlp_1_fu_336_ap_start;
wire    grp_dut_dense_mlp_1_fu_336_ap_done;
wire    grp_dut_dense_mlp_1_fu_336_ap_idle;
wire    grp_dut_dense_mlp_1_fu_336_ap_ready;
wire   [7:0] grp_dut_dense_mlp_1_fu_336_input_r_address0;
wire    grp_dut_dense_mlp_1_fu_336_input_r_ce0;
wire   [7:0] grp_dut_dense_mlp_1_fu_336_output_r_address0;
wire    grp_dut_dense_mlp_1_fu_336_output_r_ce0;
wire    grp_dut_dense_mlp_1_fu_336_output_r_we0;
wire   [127:0] grp_dut_dense_mlp_1_fu_336_output_r_d0;
wire    grp_dut_dense_mlp_fu_346_ap_start;
wire    grp_dut_dense_mlp_fu_346_ap_done;
wire    grp_dut_dense_mlp_fu_346_ap_idle;
wire    grp_dut_dense_mlp_fu_346_ap_ready;
wire   [7:0] grp_dut_dense_mlp_fu_346_input_0_address0;
wire    grp_dut_dense_mlp_fu_346_input_0_ce0;
wire   [7:0] grp_dut_dense_mlp_fu_346_output_0_address0;
wire    grp_dut_dense_mlp_fu_346_output_0_ce0;
wire    grp_dut_dense_mlp_fu_346_output_0_we0;
wire   [127:0] grp_dut_dense_mlp_fu_346_output_0_d0;
reg   [11:0] i_reg_223;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_555;
reg   [24:0] phi_mul_reg_234;
reg   [11:0] phi_urem_reg_245;
reg    ap_reg_grp_dut_conv1_fu_256_ap_start;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_569;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_576;
reg    ap_reg_grp_dut_conv1_1_fu_278_ap_start;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_595;
reg    ap_reg_grp_dut_max_pool_fu_293_ap_start;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_612;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_619;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_627;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_634;
reg    ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_648;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_655;
reg    ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_680;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_687;
reg    ap_reg_grp_dut_dense_mlp_fu_346_ap_start;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_712;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_719;
wire   [63:0] tmp_26_fu_396_p1;
wire   [31:0] tmp_35_fu_354_p0;
wire   [31:0] tmp_35_fu_354_p1;
wire   [11:0] next_urem_fu_370_p2;
wire   [0:0] tmp_76_fu_376_p2;
wire   [1:0] tmp_19_fu_401_p4;
wire   [7:0] tmp_78_fu_431_p1;
wire   [7:0] tmp_79_fu_434_p1;
wire   [7:0] tmp_81_fu_440_p2;
wire   [7:0] tmp_82_fu_446_p3;
wire   [7:0] tmp_84_fu_460_p3;
wire   [7:0] tmp_83_fu_453_p3;
wire   [7:0] tmp_85_fu_467_p2;
wire   [127:0] tmp_80_fu_437_p1;
wire   [127:0] tmp_86_fu_473_p1;
wire   [127:0] tmp_89_fu_485_p2;
reg   [127:0] tmp_90_fu_491_p4;
wire   [127:0] tmp_87_fu_477_p1;
wire   [127:0] tmp_88_fu_481_p1;
wire   [127:0] tmp_92_fu_508_p2;
wire   [127:0] tmp_93_fu_514_p2;
wire   [127:0] p_demorgan_fu_520_p2;
wire   [127:0] tmp_94_fu_526_p2;
wire   [127:0] tmp_91_fu_501_p3;
wire   [127:0] tmp_95_fu_532_p2;
wire   [127:0] tmp_96_fu_538_p2;
wire   [7:0] tmp_fu_559_p4;
wire   [22:0] tmp_74_fu_569_p1;
wire   [7:0] tmp_s_fu_573_p4;
wire   [22:0] tmp_75_fu_583_p1;
wire   [0:0] tmp_32_fu_619_p2;
wire   [0:0] tmp_33_fu_623_p2;
wire   [0:0] tmp_34_fu_627_p2;
wire   [0:0] tmp_35_fu_354_p2;
reg   [19:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'b1;
#0 ap_reg_grp_dut_conv1_fu_256_ap_start = 1'b0;
#0 ap_reg_grp_dut_conv1_1_fu_278_ap_start = 1'b0;
#0 ap_reg_grp_dut_max_pool_fu_293_ap_start = 1'b0;
#0 ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start = 1'b0;
#0 ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start = 1'b0;
#0 ap_reg_grp_dut_dense_mlp_fu_346_ap_start = 1'b0;
end

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_0_address0),
    .ce0(mem_conv1_0_ce0),
    .we0(mem_conv1_0_we0),
    .d0(mem_conv1_0_d0),
    .q0(mem_conv1_0_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_1_address0),
    .ce0(mem_conv1_1_ce0),
    .we0(grp_dut_max_pool_fu_293_output_1_we0),
    .d0(grp_dut_max_pool_fu_293_output_1_d0),
    .q0(mem_conv1_1_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_2_address0),
    .ce0(mem_conv1_2_ce0),
    .we0(grp_dut_max_pool_fu_293_output_2_we0),
    .d0(grp_dut_max_pool_fu_293_output_2_d0),
    .q0(mem_conv1_2_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_3_address0),
    .ce0(mem_conv1_3_ce0),
    .we0(grp_dut_max_pool_fu_293_output_3_we0),
    .d0(grp_dut_max_pool_fu_293_output_3_d0),
    .q0(mem_conv1_3_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_4_address0),
    .ce0(mem_conv1_4_ce0),
    .we0(grp_dut_max_pool_fu_293_output_4_we0),
    .d0(grp_dut_max_pool_fu_293_output_4_d0),
    .q0(mem_conv1_4_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_5_address0),
    .ce0(mem_conv1_5_ce0),
    .we0(grp_dut_max_pool_fu_293_output_5_we0),
    .d0(grp_dut_max_pool_fu_293_output_5_d0),
    .q0(mem_conv1_5_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_6_address0),
    .ce0(mem_conv1_6_ce0),
    .we0(grp_dut_max_pool_fu_293_output_6_we0),
    .d0(grp_dut_max_pool_fu_293_output_6_d0),
    .q0(mem_conv1_6_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_7_address0),
    .ce0(mem_conv1_7_ce0),
    .we0(grp_dut_max_pool_fu_293_output_7_we0),
    .d0(grp_dut_max_pool_fu_293_output_7_d0),
    .q0(mem_conv1_7_q0)
);

dut_mem_conv2_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_0_address0),
    .ce0(mem_conv2_0_ce0),
    .we0(mem_conv2_0_we0),
    .d0(mem_conv2_0_d0),
    .q0(mem_conv2_0_q0),
    .address1(mem_conv2_0_address1),
    .ce1(mem_conv2_0_ce1),
    .q1(mem_conv2_0_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_1_address0),
    .ce0(mem_conv2_1_ce0),
    .we0(mem_conv2_1_we0),
    .d0(mem_conv2_1_d0),
    .q0(mem_conv2_1_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_2_address0),
    .ce0(mem_conv2_2_ce0),
    .we0(mem_conv2_2_we0),
    .d0(mem_conv2_2_d0),
    .q0(mem_conv2_2_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_3_address0),
    .ce0(mem_conv2_3_ce0),
    .we0(mem_conv2_3_we0),
    .d0(mem_conv2_3_d0),
    .q0(mem_conv2_3_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_4_address0),
    .ce0(mem_conv2_4_ce0),
    .we0(mem_conv2_4_we0),
    .d0(mem_conv2_4_d0),
    .q0(mem_conv2_4_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_5_address0),
    .ce0(mem_conv2_5_ce0),
    .we0(mem_conv2_5_we0),
    .d0(mem_conv2_5_d0),
    .q0(mem_conv2_5_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_6_address0),
    .ce0(mem_conv2_6_ce0),
    .we0(mem_conv2_6_we0),
    .d0(mem_conv2_6_d0),
    .q0(mem_conv2_6_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 128 ),
    .AddressRange( 147 ),
    .AddressWidth( 8 ))
mem_conv2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_7_address0),
    .ce0(mem_conv2_7_ce0),
    .we0(mem_conv2_7_we0),
    .d0(mem_conv2_7_d0),
    .q0(mem_conv2_7_q0)
);

dut_input #(
    .DataWidth( 128 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
input_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_address0),
    .ce0(input_ce0),
    .we0(input_we0),
    .d0(input_d0),
    .q0(input_q0)
);

dut_conv1 grp_dut_conv1_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_conv1_fu_256_ap_start),
    .ap_done(grp_dut_conv1_fu_256_ap_done),
    .ap_idle(grp_dut_conv1_fu_256_ap_idle),
    .ap_ready(grp_dut_conv1_fu_256_ap_ready),
    .input_0_address0(grp_dut_conv1_fu_256_input_0_address0),
    .input_0_ce0(grp_dut_conv1_fu_256_input_0_ce0),
    .input_0_q0(mem_conv1_0_q0),
    .input_1_address0(grp_dut_conv1_fu_256_input_1_address0),
    .input_1_ce0(grp_dut_conv1_fu_256_input_1_ce0),
    .input_1_q0(mem_conv1_1_q0),
    .input_2_address0(grp_dut_conv1_fu_256_input_2_address0),
    .input_2_ce0(grp_dut_conv1_fu_256_input_2_ce0),
    .input_2_q0(mem_conv1_2_q0),
    .input_3_address0(grp_dut_conv1_fu_256_input_3_address0),
    .input_3_ce0(grp_dut_conv1_fu_256_input_3_ce0),
    .input_3_q0(mem_conv1_3_q0),
    .input_4_address0(grp_dut_conv1_fu_256_input_4_address0),
    .input_4_ce0(grp_dut_conv1_fu_256_input_4_ce0),
    .input_4_q0(mem_conv1_4_q0),
    .input_5_address0(grp_dut_conv1_fu_256_input_5_address0),
    .input_5_ce0(grp_dut_conv1_fu_256_input_5_ce0),
    .input_5_q0(mem_conv1_5_q0),
    .input_6_address0(grp_dut_conv1_fu_256_input_6_address0),
    .input_6_ce0(grp_dut_conv1_fu_256_input_6_ce0),
    .input_6_q0(mem_conv1_6_q0),
    .input_7_address0(grp_dut_conv1_fu_256_input_7_address0),
    .input_7_ce0(grp_dut_conv1_fu_256_input_7_ce0),
    .input_7_q0(mem_conv1_7_q0),
    .output_0_address0(grp_dut_conv1_fu_256_output_0_address0),
    .output_0_ce0(grp_dut_conv1_fu_256_output_0_ce0),
    .output_0_we0(grp_dut_conv1_fu_256_output_0_we0),
    .output_0_d0(grp_dut_conv1_fu_256_output_0_d0),
    .output_0_q0(mem_conv2_0_q0),
    .output_1_address0(grp_dut_conv1_fu_256_output_1_address0),
    .output_1_ce0(grp_dut_conv1_fu_256_output_1_ce0),
    .output_1_we0(grp_dut_conv1_fu_256_output_1_we0),
    .output_1_d0(grp_dut_conv1_fu_256_output_1_d0),
    .output_1_q0(mem_conv2_1_q0),
    .output_2_address0(grp_dut_conv1_fu_256_output_2_address0),
    .output_2_ce0(grp_dut_conv1_fu_256_output_2_ce0),
    .output_2_we0(grp_dut_conv1_fu_256_output_2_we0),
    .output_2_d0(grp_dut_conv1_fu_256_output_2_d0),
    .output_2_q0(mem_conv2_2_q0),
    .output_3_address0(grp_dut_conv1_fu_256_output_3_address0),
    .output_3_ce0(grp_dut_conv1_fu_256_output_3_ce0),
    .output_3_we0(grp_dut_conv1_fu_256_output_3_we0),
    .output_3_d0(grp_dut_conv1_fu_256_output_3_d0),
    .output_3_q0(mem_conv2_3_q0),
    .output_4_address0(grp_dut_conv1_fu_256_output_4_address0),
    .output_4_ce0(grp_dut_conv1_fu_256_output_4_ce0),
    .output_4_we0(grp_dut_conv1_fu_256_output_4_we0),
    .output_4_d0(grp_dut_conv1_fu_256_output_4_d0),
    .output_4_q0(mem_conv2_4_q0),
    .output_5_address0(grp_dut_conv1_fu_256_output_5_address0),
    .output_5_ce0(grp_dut_conv1_fu_256_output_5_ce0),
    .output_5_we0(grp_dut_conv1_fu_256_output_5_we0),
    .output_5_d0(grp_dut_conv1_fu_256_output_5_d0),
    .output_5_q0(mem_conv2_5_q0),
    .output_6_address0(grp_dut_conv1_fu_256_output_6_address0),
    .output_6_ce0(grp_dut_conv1_fu_256_output_6_ce0),
    .output_6_we0(grp_dut_conv1_fu_256_output_6_we0),
    .output_6_d0(grp_dut_conv1_fu_256_output_6_d0),
    .output_6_q0(mem_conv2_6_q0),
    .output_7_address0(grp_dut_conv1_fu_256_output_7_address0),
    .output_7_ce0(grp_dut_conv1_fu_256_output_7_ce0),
    .output_7_we0(grp_dut_conv1_fu_256_output_7_we0),
    .output_7_d0(grp_dut_conv1_fu_256_output_7_d0),
    .output_7_q0(mem_conv2_7_q0)
);

dut_conv1_1 grp_dut_conv1_1_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_conv1_1_fu_278_ap_start),
    .ap_done(grp_dut_conv1_1_fu_278_ap_done),
    .ap_idle(grp_dut_conv1_1_fu_278_ap_idle),
    .ap_ready(grp_dut_conv1_1_fu_278_ap_ready),
    .input_r_address0(grp_dut_conv1_1_fu_278_input_r_address0),
    .input_r_ce0(grp_dut_conv1_1_fu_278_input_r_ce0),
    .input_r_q0(input_q0),
    .output_0_address0(grp_dut_conv1_1_fu_278_output_0_address0),
    .output_0_ce0(grp_dut_conv1_1_fu_278_output_0_ce0),
    .output_0_we0(grp_dut_conv1_1_fu_278_output_0_we0),
    .output_0_d0(grp_dut_conv1_1_fu_278_output_0_d0),
    .output_0_q0(mem_conv2_0_q0),
    .output_1_address0(grp_dut_conv1_1_fu_278_output_1_address0),
    .output_1_ce0(grp_dut_conv1_1_fu_278_output_1_ce0),
    .output_1_we0(grp_dut_conv1_1_fu_278_output_1_we0),
    .output_1_d0(grp_dut_conv1_1_fu_278_output_1_d0),
    .output_1_q0(mem_conv2_1_q0),
    .output_2_address0(grp_dut_conv1_1_fu_278_output_2_address0),
    .output_2_ce0(grp_dut_conv1_1_fu_278_output_2_ce0),
    .output_2_we0(grp_dut_conv1_1_fu_278_output_2_we0),
    .output_2_d0(grp_dut_conv1_1_fu_278_output_2_d0),
    .output_2_q0(mem_conv2_2_q0),
    .output_3_address0(grp_dut_conv1_1_fu_278_output_3_address0),
    .output_3_ce0(grp_dut_conv1_1_fu_278_output_3_ce0),
    .output_3_we0(grp_dut_conv1_1_fu_278_output_3_we0),
    .output_3_d0(grp_dut_conv1_1_fu_278_output_3_d0),
    .output_3_q0(mem_conv2_3_q0),
    .output_4_address0(grp_dut_conv1_1_fu_278_output_4_address0),
    .output_4_ce0(grp_dut_conv1_1_fu_278_output_4_ce0),
    .output_4_we0(grp_dut_conv1_1_fu_278_output_4_we0),
    .output_4_d0(grp_dut_conv1_1_fu_278_output_4_d0),
    .output_4_q0(mem_conv2_4_q0),
    .output_5_address0(grp_dut_conv1_1_fu_278_output_5_address0),
    .output_5_ce0(grp_dut_conv1_1_fu_278_output_5_ce0),
    .output_5_we0(grp_dut_conv1_1_fu_278_output_5_we0),
    .output_5_d0(grp_dut_conv1_1_fu_278_output_5_d0),
    .output_5_q0(mem_conv2_5_q0),
    .output_6_address0(grp_dut_conv1_1_fu_278_output_6_address0),
    .output_6_ce0(grp_dut_conv1_1_fu_278_output_6_ce0),
    .output_6_we0(grp_dut_conv1_1_fu_278_output_6_we0),
    .output_6_d0(grp_dut_conv1_1_fu_278_output_6_d0),
    .output_6_q0(mem_conv2_6_q0),
    .output_7_address0(grp_dut_conv1_1_fu_278_output_7_address0),
    .output_7_ce0(grp_dut_conv1_1_fu_278_output_7_ce0),
    .output_7_we0(grp_dut_conv1_1_fu_278_output_7_we0),
    .output_7_d0(grp_dut_conv1_1_fu_278_output_7_d0),
    .output_7_q0(mem_conv2_7_q0)
);

dut_max_pool grp_dut_max_pool_fu_293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_max_pool_fu_293_ap_start),
    .ap_done(grp_dut_max_pool_fu_293_ap_done),
    .ap_idle(grp_dut_max_pool_fu_293_ap_idle),
    .ap_ready(grp_dut_max_pool_fu_293_ap_ready),
    .input_0_address0(grp_dut_max_pool_fu_293_input_0_address0),
    .input_0_ce0(grp_dut_max_pool_fu_293_input_0_ce0),
    .input_0_q0(mem_conv2_0_q0),
    .input_1_address0(grp_dut_max_pool_fu_293_input_1_address0),
    .input_1_ce0(grp_dut_max_pool_fu_293_input_1_ce0),
    .input_1_q0(mem_conv2_1_q0),
    .input_2_address0(grp_dut_max_pool_fu_293_input_2_address0),
    .input_2_ce0(grp_dut_max_pool_fu_293_input_2_ce0),
    .input_2_q0(mem_conv2_2_q0),
    .input_3_address0(grp_dut_max_pool_fu_293_input_3_address0),
    .input_3_ce0(grp_dut_max_pool_fu_293_input_3_ce0),
    .input_3_q0(mem_conv2_3_q0),
    .input_4_address0(grp_dut_max_pool_fu_293_input_4_address0),
    .input_4_ce0(grp_dut_max_pool_fu_293_input_4_ce0),
    .input_4_q0(mem_conv2_4_q0),
    .input_5_address0(grp_dut_max_pool_fu_293_input_5_address0),
    .input_5_ce0(grp_dut_max_pool_fu_293_input_5_ce0),
    .input_5_q0(mem_conv2_5_q0),
    .input_6_address0(grp_dut_max_pool_fu_293_input_6_address0),
    .input_6_ce0(grp_dut_max_pool_fu_293_input_6_ce0),
    .input_6_q0(mem_conv2_6_q0),
    .input_7_address0(grp_dut_max_pool_fu_293_input_7_address0),
    .input_7_ce0(grp_dut_max_pool_fu_293_input_7_ce0),
    .input_7_q0(mem_conv2_7_q0),
    .output_0_address0(grp_dut_max_pool_fu_293_output_0_address0),
    .output_0_ce0(grp_dut_max_pool_fu_293_output_0_ce0),
    .output_0_we0(grp_dut_max_pool_fu_293_output_0_we0),
    .output_0_d0(grp_dut_max_pool_fu_293_output_0_d0),
    .output_0_q0(mem_conv1_0_q0),
    .output_1_address0(grp_dut_max_pool_fu_293_output_1_address0),
    .output_1_ce0(grp_dut_max_pool_fu_293_output_1_ce0),
    .output_1_we0(grp_dut_max_pool_fu_293_output_1_we0),
    .output_1_d0(grp_dut_max_pool_fu_293_output_1_d0),
    .output_1_q0(mem_conv1_1_q0),
    .output_2_address0(grp_dut_max_pool_fu_293_output_2_address0),
    .output_2_ce0(grp_dut_max_pool_fu_293_output_2_ce0),
    .output_2_we0(grp_dut_max_pool_fu_293_output_2_we0),
    .output_2_d0(grp_dut_max_pool_fu_293_output_2_d0),
    .output_2_q0(mem_conv1_2_q0),
    .output_3_address0(grp_dut_max_pool_fu_293_output_3_address0),
    .output_3_ce0(grp_dut_max_pool_fu_293_output_3_ce0),
    .output_3_we0(grp_dut_max_pool_fu_293_output_3_we0),
    .output_3_d0(grp_dut_max_pool_fu_293_output_3_d0),
    .output_3_q0(mem_conv1_3_q0),
    .output_4_address0(grp_dut_max_pool_fu_293_output_4_address0),
    .output_4_ce0(grp_dut_max_pool_fu_293_output_4_ce0),
    .output_4_we0(grp_dut_max_pool_fu_293_output_4_we0),
    .output_4_d0(grp_dut_max_pool_fu_293_output_4_d0),
    .output_4_q0(mem_conv1_4_q0),
    .output_5_address0(grp_dut_max_pool_fu_293_output_5_address0),
    .output_5_ce0(grp_dut_max_pool_fu_293_output_5_ce0),
    .output_5_we0(grp_dut_max_pool_fu_293_output_5_we0),
    .output_5_d0(grp_dut_max_pool_fu_293_output_5_d0),
    .output_5_q0(mem_conv1_5_q0),
    .output_6_address0(grp_dut_max_pool_fu_293_output_6_address0),
    .output_6_ce0(grp_dut_max_pool_fu_293_output_6_ce0),
    .output_6_we0(grp_dut_max_pool_fu_293_output_6_we0),
    .output_6_d0(grp_dut_max_pool_fu_293_output_6_d0),
    .output_6_q0(mem_conv1_6_q0),
    .output_7_address0(grp_dut_max_pool_fu_293_output_7_address0),
    .output_7_ce0(grp_dut_max_pool_fu_293_output_7_ce0),
    .output_7_we0(grp_dut_max_pool_fu_293_output_7_we0),
    .output_7_d0(grp_dut_max_pool_fu_293_output_7_d0),
    .output_7_q0(mem_conv1_7_q0),
    .M(grp_dut_max_pool_fu_293_M),
    .I(grp_dut_max_pool_fu_293_I)
);

dut_dense_mlp_2 grp_dut_dense_mlp_2_fu_319(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_dense_mlp_2_fu_319_ap_start),
    .ap_done(grp_dut_dense_mlp_2_fu_319_ap_done),
    .ap_idle(grp_dut_dense_mlp_2_fu_319_ap_idle),
    .ap_ready(grp_dut_dense_mlp_2_fu_319_ap_ready),
    .input_r_address0(grp_dut_dense_mlp_2_fu_319_input_r_address0),
    .input_r_ce0(grp_dut_dense_mlp_2_fu_319_input_r_ce0),
    .input_r_q0(mem_conv1_0_q0),
    .input1_address0(grp_dut_dense_mlp_2_fu_319_input1_address0),
    .input1_ce0(grp_dut_dense_mlp_2_fu_319_input1_ce0),
    .input1_q0(mem_conv1_1_q0),
    .input2_address0(grp_dut_dense_mlp_2_fu_319_input2_address0),
    .input2_ce0(grp_dut_dense_mlp_2_fu_319_input2_ce0),
    .input2_q0(mem_conv1_2_q0),
    .input3_address0(grp_dut_dense_mlp_2_fu_319_input3_address0),
    .input3_ce0(grp_dut_dense_mlp_2_fu_319_input3_ce0),
    .input3_q0(mem_conv1_3_q0),
    .input4_address0(grp_dut_dense_mlp_2_fu_319_input4_address0),
    .input4_ce0(grp_dut_dense_mlp_2_fu_319_input4_ce0),
    .input4_q0(mem_conv1_4_q0),
    .input5_address0(grp_dut_dense_mlp_2_fu_319_input5_address0),
    .input5_ce0(grp_dut_dense_mlp_2_fu_319_input5_ce0),
    .input5_q0(mem_conv1_5_q0),
    .input6_address0(grp_dut_dense_mlp_2_fu_319_input6_address0),
    .input6_ce0(grp_dut_dense_mlp_2_fu_319_input6_ce0),
    .input6_q0(mem_conv1_6_q0),
    .input7_address0(grp_dut_dense_mlp_2_fu_319_input7_address0),
    .input7_ce0(grp_dut_dense_mlp_2_fu_319_input7_ce0),
    .input7_q0(mem_conv1_7_q0),
    .output_r_address0(grp_dut_dense_mlp_2_fu_319_output_r_address0),
    .output_r_ce0(grp_dut_dense_mlp_2_fu_319_output_r_ce0),
    .output_r_we0(grp_dut_dense_mlp_2_fu_319_output_r_we0),
    .output_r_d0(grp_dut_dense_mlp_2_fu_319_output_r_d0),
    .output_r_q0(mem_conv2_0_q0)
);

dut_dense_mlp_1 grp_dut_dense_mlp_1_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_dense_mlp_1_fu_336_ap_start),
    .ap_done(grp_dut_dense_mlp_1_fu_336_ap_done),
    .ap_idle(grp_dut_dense_mlp_1_fu_336_ap_idle),
    .ap_ready(grp_dut_dense_mlp_1_fu_336_ap_ready),
    .input_r_address0(grp_dut_dense_mlp_1_fu_336_input_r_address0),
    .input_r_ce0(grp_dut_dense_mlp_1_fu_336_input_r_ce0),
    .input_r_q0(mem_conv2_0_q0),
    .output_r_address0(grp_dut_dense_mlp_1_fu_336_output_r_address0),
    .output_r_ce0(grp_dut_dense_mlp_1_fu_336_output_r_ce0),
    .output_r_we0(grp_dut_dense_mlp_1_fu_336_output_r_we0),
    .output_r_d0(grp_dut_dense_mlp_1_fu_336_output_r_d0),
    .output_r_q0(mem_conv1_0_q0)
);

dut_dense_mlp grp_dut_dense_mlp_fu_346(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_dense_mlp_fu_346_ap_start),
    .ap_done(grp_dut_dense_mlp_fu_346_ap_done),
    .ap_idle(grp_dut_dense_mlp_fu_346_ap_idle),
    .ap_ready(grp_dut_dense_mlp_fu_346_ap_ready),
    .input_0_address0(grp_dut_dense_mlp_fu_346_input_0_address0),
    .input_0_ce0(grp_dut_dense_mlp_fu_346_input_0_ce0),
    .input_0_q0(mem_conv1_0_q0),
    .output_0_address0(grp_dut_dense_mlp_fu_346_output_0_address0),
    .output_0_ce0(grp_dut_dense_mlp_fu_346_output_0_ce0),
    .output_0_we0(grp_dut_dense_mlp_fu_346_output_0_we0),
    .output_0_d0(grp_dut_dense_mlp_fu_346_output_0_d0),
    .output_0_q0(mem_conv2_0_q0)
);

dut_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
dut_fcmp_32ns_32ns_1_1_U103(
    .din0(tmp_35_fu_354_p0),
    .din1(tmp_35_fu_354_p1),
    .opcode(ap_const_lv5_4),
    .dout(tmp_35_fu_354_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_conv1_1_fu_278_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_74 & ~(exitcond_fu_358_p2 == 1'b0))) begin
            ap_reg_grp_dut_conv1_1_fu_278_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_conv1_1_fu_278_ap_ready)) begin
            ap_reg_grp_dut_conv1_1_fu_278_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_conv1_fu_256_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            ap_reg_grp_dut_conv1_fu_256_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_conv1_fu_256_ap_ready)) begin
            ap_reg_grp_dut_conv1_fu_256_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
            ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_dense_mlp_1_fu_336_ap_ready)) begin
            ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st11_fsm_10)) begin
            ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_dense_mlp_2_fu_319_ap_ready)) begin
            ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_dense_mlp_fu_346_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_dut_dense_mlp_fu_346_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_dense_mlp_fu_346_ap_ready)) begin
            ap_reg_grp_dut_dense_mlp_fu_346_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_max_pool_fu_293_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8))) begin
            ap_reg_grp_dut_max_pool_fu_293_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_max_pool_fu_293_ap_ready)) begin
            ap_reg_grp_dut_max_pool_fu_293_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_reg_223 <= i_1_reg_646;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_223 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        phi_mul_reg_234 <= next_mul_reg_661;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_mul_reg_234 <= ap_const_lv25_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        phi_urem_reg_245 <= idx_urem_reg_651;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_urem_reg_245 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_74)) begin
        i_1_reg_646 <= i_1_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_358_p2 == 1'b0) & ~ap_sig_74)) begin
        idx_urem_reg_651 <= idx_urem_fu_382_p3;
        input_addr_reg_666 <= tmp_26_fu_396_p1;
        next_mul_reg_661 <= next_mul_fu_390_p2;
        tmp_27_reg_671[6 : 5] <= tmp_27_fu_411_p3[6 : 5];
        tmp_28_reg_676[6 : 5] <= tmp_28_fu_419_p2[6 : 5];
        tmp_77_reg_681 <= tmp_77_fu_425_p2;
        tmp_V_2_reg_656 <= strm_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        notlhs5_reg_719 <= notlhs5_fu_599_p2;
        notlhs_reg_709 <= notlhs_fu_587_p2;
        notrhs6_reg_724 <= notrhs6_fu_605_p2;
        notrhs_reg_714 <= notrhs_fu_593_p2;
        tmp_72_reg_699 <= tmp_72_fu_551_p1;
        tmp_73_reg_704 <= tmp_73_fu_555_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        tmp_36_reg_729 <= tmp_36_fu_633_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(strm_out_V_V_full_n == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(strm_out_V_V_full_n == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_634) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_648) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_655) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_680) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_687) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_712) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_719) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_99) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_110) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_129) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_35) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_68) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_56) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_555) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_595) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_612) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_627) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_569) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_576) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_619) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_max_pool_fu_293_I = ap_const_lv6_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_max_pool_fu_293_I = ap_const_lv6_1C;
    end else begin
        grp_dut_max_pool_fu_293_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_max_pool_fu_293_M = ap_const_lv6_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_max_pool_fu_293_M = ap_const_lv6_6;
    end else begin
        grp_dut_max_pool_fu_293_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_address0 = input_addr_reg_666;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_358_p2 == 1'b0))) begin
        input_address0 = tmp_26_fu_396_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_address0 = grp_dut_conv1_1_fu_278_input_r_address0;
    end else begin
        input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_358_p2 == 1'b0) & ~ap_sig_74) | (1'b1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        input_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_ce0 = grp_dut_conv1_1_fu_278_input_r_ce0;
    end else begin
        input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_we0 = 1'b1;
    end else begin
        input_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_address0 = grp_dut_dense_mlp_fu_346_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_address0 = grp_dut_dense_mlp_1_fu_336_output_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_address0 = grp_dut_dense_mlp_2_fu_319_input_r_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_0_address0 = grp_dut_max_pool_fu_293_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_address0 = grp_dut_conv1_fu_256_input_0_address0;
    end else begin
        mem_conv1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_ce0 = grp_dut_dense_mlp_fu_346_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_ce0 = grp_dut_dense_mlp_1_fu_336_output_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_ce0 = grp_dut_dense_mlp_2_fu_319_input_r_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_0_ce0 = grp_dut_max_pool_fu_293_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_ce0 = grp_dut_conv1_fu_256_input_0_ce0;
    end else begin
        mem_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_d0 = grp_dut_dense_mlp_1_fu_336_output_r_d0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_0_d0 = grp_dut_max_pool_fu_293_output_0_d0;
    end else begin
        mem_conv1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_we0 = grp_dut_dense_mlp_1_fu_336_output_r_we0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_0_we0 = grp_dut_max_pool_fu_293_output_0_we0;
    end else begin
        mem_conv1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_address0 = grp_dut_dense_mlp_2_fu_319_input1_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_1_address0 = grp_dut_max_pool_fu_293_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_address0 = grp_dut_conv1_fu_256_input_1_address0;
    end else begin
        mem_conv1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_ce0 = grp_dut_dense_mlp_2_fu_319_input1_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_1_ce0 = grp_dut_max_pool_fu_293_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_ce0 = grp_dut_conv1_fu_256_input_1_ce0;
    end else begin
        mem_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_2_address0 = grp_dut_dense_mlp_2_fu_319_input2_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_2_address0 = grp_dut_max_pool_fu_293_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_address0 = grp_dut_conv1_fu_256_input_2_address0;
    end else begin
        mem_conv1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_2_ce0 = grp_dut_dense_mlp_2_fu_319_input2_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_2_ce0 = grp_dut_max_pool_fu_293_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_ce0 = grp_dut_conv1_fu_256_input_2_ce0;
    end else begin
        mem_conv1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_3_address0 = grp_dut_dense_mlp_2_fu_319_input3_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_3_address0 = grp_dut_max_pool_fu_293_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_address0 = grp_dut_conv1_fu_256_input_3_address0;
    end else begin
        mem_conv1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_3_ce0 = grp_dut_dense_mlp_2_fu_319_input3_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_3_ce0 = grp_dut_max_pool_fu_293_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_ce0 = grp_dut_conv1_fu_256_input_3_ce0;
    end else begin
        mem_conv1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_4_address0 = grp_dut_dense_mlp_2_fu_319_input4_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_4_address0 = grp_dut_max_pool_fu_293_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_address0 = grp_dut_conv1_fu_256_input_4_address0;
    end else begin
        mem_conv1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_4_ce0 = grp_dut_dense_mlp_2_fu_319_input4_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_4_ce0 = grp_dut_max_pool_fu_293_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_ce0 = grp_dut_conv1_fu_256_input_4_ce0;
    end else begin
        mem_conv1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_5_address0 = grp_dut_dense_mlp_2_fu_319_input5_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_5_address0 = grp_dut_max_pool_fu_293_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_address0 = grp_dut_conv1_fu_256_input_5_address0;
    end else begin
        mem_conv1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_5_ce0 = grp_dut_dense_mlp_2_fu_319_input5_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_5_ce0 = grp_dut_max_pool_fu_293_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_ce0 = grp_dut_conv1_fu_256_input_5_ce0;
    end else begin
        mem_conv1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_6_address0 = grp_dut_dense_mlp_2_fu_319_input6_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_6_address0 = grp_dut_max_pool_fu_293_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_address0 = grp_dut_conv1_fu_256_input_6_address0;
    end else begin
        mem_conv1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_6_ce0 = grp_dut_dense_mlp_2_fu_319_input6_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_6_ce0 = grp_dut_max_pool_fu_293_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_ce0 = grp_dut_conv1_fu_256_input_6_ce0;
    end else begin
        mem_conv1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_7_address0 = grp_dut_dense_mlp_2_fu_319_input7_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_7_address0 = grp_dut_max_pool_fu_293_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_address0 = grp_dut_conv1_fu_256_input_7_address0;
    end else begin
        mem_conv1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_7_ce0 = grp_dut_dense_mlp_2_fu_319_input7_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv1_7_ce0 = grp_dut_max_pool_fu_293_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_ce0 = grp_dut_conv1_fu_256_input_7_ce0;
    end else begin
        mem_conv1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        mem_conv2_0_address0 = ap_const_lv64_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_address0 = grp_dut_dense_mlp_fu_346_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_address0 = grp_dut_dense_mlp_1_fu_336_input_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_address0 = grp_dut_dense_mlp_2_fu_319_output_r_address0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_0_address0 = grp_dut_max_pool_fu_293_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_0_address0 = grp_dut_conv1_1_fu_278_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_address0 = grp_dut_conv1_fu_256_output_0_address0;
    end else begin
        mem_conv2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        mem_conv2_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_ce0 = grp_dut_dense_mlp_fu_346_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_ce0 = grp_dut_dense_mlp_1_fu_336_input_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_ce0 = grp_dut_dense_mlp_2_fu_319_output_r_ce0;
    end else if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_0_ce0 = grp_dut_max_pool_fu_293_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_0_ce0 = grp_dut_conv1_1_fu_278_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_ce0 = grp_dut_conv1_fu_256_output_0_ce0;
    end else begin
        mem_conv2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        mem_conv2_0_ce1 = 1'b1;
    end else begin
        mem_conv2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_d0 = grp_dut_dense_mlp_fu_346_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_d0 = grp_dut_dense_mlp_2_fu_319_output_r_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_0_d0 = grp_dut_conv1_1_fu_278_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_d0 = grp_dut_conv1_fu_256_output_0_d0;
    end else begin
        mem_conv2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_we0 = grp_dut_dense_mlp_fu_346_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_we0 = grp_dut_dense_mlp_2_fu_319_output_r_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_0_we0 = grp_dut_conv1_1_fu_278_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_we0 = grp_dut_conv1_fu_256_output_0_we0;
    end else begin
        mem_conv2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_1_address0 = grp_dut_max_pool_fu_293_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_1_address0 = grp_dut_conv1_1_fu_278_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_address0 = grp_dut_conv1_fu_256_output_1_address0;
    end else begin
        mem_conv2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_1_ce0 = grp_dut_max_pool_fu_293_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_1_ce0 = grp_dut_conv1_1_fu_278_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_ce0 = grp_dut_conv1_fu_256_output_1_ce0;
    end else begin
        mem_conv2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_1_d0 = grp_dut_conv1_1_fu_278_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_d0 = grp_dut_conv1_fu_256_output_1_d0;
    end else begin
        mem_conv2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_1_we0 = grp_dut_conv1_1_fu_278_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_we0 = grp_dut_conv1_fu_256_output_1_we0;
    end else begin
        mem_conv2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_2_address0 = grp_dut_max_pool_fu_293_input_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_2_address0 = grp_dut_conv1_1_fu_278_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_address0 = grp_dut_conv1_fu_256_output_2_address0;
    end else begin
        mem_conv2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_2_ce0 = grp_dut_max_pool_fu_293_input_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_2_ce0 = grp_dut_conv1_1_fu_278_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_ce0 = grp_dut_conv1_fu_256_output_2_ce0;
    end else begin
        mem_conv2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_2_d0 = grp_dut_conv1_1_fu_278_output_2_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_d0 = grp_dut_conv1_fu_256_output_2_d0;
    end else begin
        mem_conv2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_2_we0 = grp_dut_conv1_1_fu_278_output_2_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_we0 = grp_dut_conv1_fu_256_output_2_we0;
    end else begin
        mem_conv2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_3_address0 = grp_dut_max_pool_fu_293_input_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_3_address0 = grp_dut_conv1_1_fu_278_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_address0 = grp_dut_conv1_fu_256_output_3_address0;
    end else begin
        mem_conv2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_3_ce0 = grp_dut_max_pool_fu_293_input_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_3_ce0 = grp_dut_conv1_1_fu_278_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_ce0 = grp_dut_conv1_fu_256_output_3_ce0;
    end else begin
        mem_conv2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_3_d0 = grp_dut_conv1_1_fu_278_output_3_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_d0 = grp_dut_conv1_fu_256_output_3_d0;
    end else begin
        mem_conv2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_3_we0 = grp_dut_conv1_1_fu_278_output_3_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_we0 = grp_dut_conv1_fu_256_output_3_we0;
    end else begin
        mem_conv2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_4_address0 = grp_dut_max_pool_fu_293_input_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_4_address0 = grp_dut_conv1_1_fu_278_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_address0 = grp_dut_conv1_fu_256_output_4_address0;
    end else begin
        mem_conv2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_4_ce0 = grp_dut_max_pool_fu_293_input_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_4_ce0 = grp_dut_conv1_1_fu_278_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_ce0 = grp_dut_conv1_fu_256_output_4_ce0;
    end else begin
        mem_conv2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_4_d0 = grp_dut_conv1_1_fu_278_output_4_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_d0 = grp_dut_conv1_fu_256_output_4_d0;
    end else begin
        mem_conv2_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_4_we0 = grp_dut_conv1_1_fu_278_output_4_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_we0 = grp_dut_conv1_fu_256_output_4_we0;
    end else begin
        mem_conv2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_5_address0 = grp_dut_max_pool_fu_293_input_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_5_address0 = grp_dut_conv1_1_fu_278_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_address0 = grp_dut_conv1_fu_256_output_5_address0;
    end else begin
        mem_conv2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_5_ce0 = grp_dut_max_pool_fu_293_input_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_5_ce0 = grp_dut_conv1_1_fu_278_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_ce0 = grp_dut_conv1_fu_256_output_5_ce0;
    end else begin
        mem_conv2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_5_d0 = grp_dut_conv1_1_fu_278_output_5_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_d0 = grp_dut_conv1_fu_256_output_5_d0;
    end else begin
        mem_conv2_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_5_we0 = grp_dut_conv1_1_fu_278_output_5_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_we0 = grp_dut_conv1_fu_256_output_5_we0;
    end else begin
        mem_conv2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_6_address0 = grp_dut_max_pool_fu_293_input_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_6_address0 = grp_dut_conv1_1_fu_278_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_address0 = grp_dut_conv1_fu_256_output_6_address0;
    end else begin
        mem_conv2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_6_ce0 = grp_dut_max_pool_fu_293_input_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_6_ce0 = grp_dut_conv1_1_fu_278_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_ce0 = grp_dut_conv1_fu_256_output_6_ce0;
    end else begin
        mem_conv2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_6_d0 = grp_dut_conv1_1_fu_278_output_6_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_d0 = grp_dut_conv1_fu_256_output_6_d0;
    end else begin
        mem_conv2_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_6_we0 = grp_dut_conv1_1_fu_278_output_6_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_we0 = grp_dut_conv1_fu_256_output_6_we0;
    end else begin
        mem_conv2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_7_address0 = grp_dut_max_pool_fu_293_input_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_7_address0 = grp_dut_conv1_1_fu_278_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_address0 = grp_dut_conv1_fu_256_output_7_address0;
    end else begin
        mem_conv2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9))) begin
        mem_conv2_7_ce0 = grp_dut_max_pool_fu_293_input_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_7_ce0 = grp_dut_conv1_1_fu_278_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_ce0 = grp_dut_conv1_fu_256_output_7_ce0;
    end else begin
        mem_conv2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_7_d0 = grp_dut_conv1_1_fu_278_output_7_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_d0 = grp_dut_conv1_fu_256_output_7_d0;
    end else begin
        mem_conv2_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv2_7_we0 = grp_dut_conv1_1_fu_278_output_7_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_we0 = grp_dut_conv1_fu_256_output_7_we0;
    end else begin
        mem_conv2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_358_p2 == 1'b0))) begin
        strm_in_V_V_blk_n = strm_in_V_V_empty_n;
    end else begin
        strm_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_fu_358_p2 == 1'b0) & ~ap_sig_74)) begin
        strm_in_V_V_read = 1'b1;
    end else begin
        strm_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        strm_out_V_V_blk_n = strm_out_V_V_full_n;
    end else begin
        strm_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(strm_out_V_V_full_n == 1'b0))) begin
        strm_out_V_V_write = 1'b1;
    end else begin
        strm_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~ap_sig_74 & ~(exitcond_fu_358_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if (((exitcond_fu_358_p2 == 1'b0) & ~ap_sig_74)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == grp_dut_conv1_1_fu_278_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_293_ap_done)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            if (~(1'b0 == grp_dut_conv1_fu_256_ap_done)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_293_ap_done)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            if (~(1'b0 == grp_dut_dense_mlp_2_fu_319_ap_done)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            if (~(1'b0 == grp_dut_dense_mlp_1_fu_336_ap_done)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            if (~(1'b0 == grp_dut_dense_mlp_fu_346_ap_done)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            if (~(strm_out_V_V_full_n == 1'b0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_110 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_129 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_35 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_555 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_56 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_569 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_576 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_595 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_612 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_619 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_627 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_634 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_648 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_655 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_68 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_680 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_687 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_712 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_719 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_74 = ((exitcond_fu_358_p2 == 1'b0) & (strm_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_99 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

assign exitcond_fu_358_p2 = ((i_reg_223 == ap_const_lv12_C00) ? 1'b1 : 1'b0);

assign grp_dut_conv1_1_fu_278_ap_start = ap_reg_grp_dut_conv1_1_fu_278_ap_start;

assign grp_dut_conv1_fu_256_ap_start = ap_reg_grp_dut_conv1_fu_256_ap_start;

assign grp_dut_dense_mlp_1_fu_336_ap_start = ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start;

assign grp_dut_dense_mlp_2_fu_319_ap_start = ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start;

assign grp_dut_dense_mlp_fu_346_ap_start = ap_reg_grp_dut_dense_mlp_fu_346_ap_start;

assign grp_dut_max_pool_fu_293_ap_start = ap_reg_grp_dut_max_pool_fu_293_ap_start;

assign i_1_fu_364_p2 = (i_reg_223 + ap_const_lv12_1);

assign idx_urem_fu_382_p3 = ((tmp_76_fu_376_p2[0:0] === 1'b1) ? next_urem_fu_370_p2 : ap_const_lv12_0);

assign input_d0 = (tmp_95_fu_532_p2 | tmp_96_fu_538_p2);

assign mem_conv2_0_address1 = ap_const_lv64_1;

assign next_mul_fu_390_p2 = (phi_mul_reg_234 + ap_const_lv25_1BDE);

assign next_urem_fu_370_p2 = (phi_urem_reg_245 + ap_const_lv12_1);

assign notlhs5_fu_599_p2 = ((tmp_s_fu_573_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs_fu_587_p2 = ((tmp_fu_559_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs6_fu_605_p2 = ((tmp_75_fu_583_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs_fu_593_p2 = ((tmp_74_fu_569_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign p_demorgan_fu_520_p2 = (tmp_92_fu_508_p2 & tmp_93_fu_514_p2);

assign strm_out_V_V_din = tmp_36_reg_729;

assign tmp_19_fu_401_p4 = {{phi_mul_reg_234[ap_const_lv32_18 : ap_const_lv32_17]}};

assign tmp_26_fu_396_p1 = phi_urem_reg_245;

assign tmp_27_fu_411_p3 = {{tmp_19_fu_401_p4}, {ap_const_lv5_0}};

assign tmp_28_fu_419_p2 = (tmp_27_fu_411_p3 | ap_const_lv7_1F);

assign tmp_32_fu_619_p2 = (notrhs_reg_714 | notlhs_reg_709);

assign tmp_33_fu_623_p2 = (notrhs6_reg_724 | notlhs5_reg_719);

assign tmp_34_fu_627_p2 = (tmp_32_fu_619_p2 & tmp_33_fu_623_p2);

assign tmp_35_fu_354_p0 = tmp_72_reg_699;

assign tmp_35_fu_354_p1 = tmp_73_reg_704;

assign tmp_36_fu_633_p2 = (tmp_34_fu_627_p2 & tmp_35_fu_354_p2);

assign tmp_72_fu_551_p1 = mem_conv2_0_q0[31:0];

assign tmp_73_fu_555_p1 = mem_conv2_0_q1[31:0];

assign tmp_74_fu_569_p1 = mem_conv2_0_q0[22:0];

assign tmp_75_fu_583_p1 = mem_conv2_0_q1[22:0];

assign tmp_76_fu_376_p2 = ((next_urem_fu_370_p2 < ap_const_lv12_498) ? 1'b1 : 1'b0);

assign tmp_77_fu_425_p2 = ((tmp_27_fu_411_p3 > tmp_28_fu_419_p2) ? 1'b1 : 1'b0);

assign tmp_78_fu_431_p1 = tmp_27_reg_671;

assign tmp_79_fu_434_p1 = tmp_28_reg_676;

assign tmp_80_fu_437_p1 = tmp_V_2_reg_656;

assign tmp_81_fu_440_p2 = (tmp_78_fu_431_p1 ^ ap_const_lv8_7F);

assign tmp_82_fu_446_p3 = ((tmp_77_reg_681[0:0] === 1'b1) ? tmp_78_fu_431_p1 : tmp_79_fu_434_p1);

assign tmp_83_fu_453_p3 = ((tmp_77_reg_681[0:0] === 1'b1) ? tmp_79_fu_434_p1 : tmp_78_fu_431_p1);

assign tmp_84_fu_460_p3 = ((tmp_77_reg_681[0:0] === 1'b1) ? tmp_81_fu_440_p2 : tmp_78_fu_431_p1);

assign tmp_85_fu_467_p2 = (tmp_82_fu_446_p3 ^ ap_const_lv8_7F);

assign tmp_86_fu_473_p1 = tmp_84_fu_460_p3;

assign tmp_87_fu_477_p1 = tmp_83_fu_453_p3;

assign tmp_88_fu_481_p1 = tmp_85_fu_467_p2;

assign tmp_89_fu_485_p2 = tmp_80_fu_437_p1 << tmp_86_fu_473_p1;

integer ap_tvar_int_0;

always @ (tmp_89_fu_485_p2) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_7F - ap_const_lv32_0) begin
            tmp_90_fu_491_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_90_fu_491_p4[ap_tvar_int_0] = tmp_89_fu_485_p2[ap_const_lv32_7F - ap_tvar_int_0];
        end
    end
end

assign tmp_91_fu_501_p3 = ((tmp_77_reg_681[0:0] === 1'b1) ? tmp_90_fu_491_p4 : tmp_89_fu_485_p2);

assign tmp_92_fu_508_p2 = ap_const_lv128_lc_1 << tmp_87_fu_477_p1;

assign tmp_93_fu_514_p2 = ap_const_lv128_lc_1 >> tmp_88_fu_481_p1;

assign tmp_94_fu_526_p2 = (p_demorgan_fu_520_p2 ^ ap_const_lv128_lc_1);

assign tmp_95_fu_532_p2 = (input_q0 & tmp_94_fu_526_p2);

assign tmp_96_fu_538_p2 = (tmp_91_fu_501_p3 & p_demorgan_fu_520_p2);

assign tmp_fu_559_p4 = {{mem_conv2_0_q0[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_s_fu_573_p4 = {{mem_conv2_0_q1[ap_const_lv32_1E : ap_const_lv32_17]}};

always @ (posedge ap_clk) begin
    tmp_27_reg_671[4:0] <= 5'b00000;
    tmp_28_reg_676[4:0] <= 5'b11111;
end

endmodule //dut
