
build/00314S2D-ASCII-MKI.elf:     file format elf32-littleriscv


Disassembly of section .init:

00000000 <InterruptVector>:

#if defined( CH32V003 ) || defined( CH32X03x )

void InterruptVectorDefault()
{
	asm volatile( "\n\
   0:	0f60006f          	j	f6 <handle_reset>
   4:	00000000          	.word	0x00000000
   8:	0000016e          	.word	0x0000016e
   c:	0000016c          	.word	0x0000016c
	...
  30:	000003d4          	.word	0x000003d4
  34:	00000000          	.word	0x00000000
  38:	0000016c          	.word	0x0000016c
  3c:	00000000          	.word	0x00000000
  40:	0000016c          	.word	0x0000016c
  44:	0000016c          	.word	0x0000016c
  48:	0000016c          	.word	0x0000016c
  4c:	0000016c          	.word	0x0000016c
  50:	0000016c          	.word	0x0000016c
  54:	0000016c          	.word	0x0000016c
  58:	0000016c          	.word	0x0000016c
  5c:	0000016c          	.word	0x0000016c
  60:	0000016c          	.word	0x0000016c
  64:	0000016c          	.word	0x0000016c
  68:	0000016c          	.word	0x0000016c
  6c:	0000016c          	.word	0x0000016c
  70:	0000016c          	.word	0x0000016c
  74:	0000016c          	.word	0x0000016c
  78:	0000016c          	.word	0x0000016c
  7c:	0000016c          	.word	0x0000016c
  80:	00000406          	.word	0x00000406
  84:	0000016c          	.word	0x0000016c
  88:	0000016c          	.word	0x0000016c
  8c:	0000016c          	.word	0x0000016c
  90:	0000016c          	.word	0x0000016c
  94:	0000016c          	.word	0x0000016c
  98:	0000016c          	.word	0x0000016c
  9c:	0000                	unimp
	...

Disassembly of section .text:

000000a0 <gpio_set_mode>:
	
	// Make array of uint8_t from [pin] enum. See definition for details
	uint8_t *byte = (uint8_t *)&pin;
	
	// Set the RCC Register to enable clock on the specified port
	GPIO_RCC->APB2PCENR |= (RCC_APB2PCENR_AFIO | (RCC_APB2PCENR_IOPxEN << byte[0]));
  a0:	400216b7          	lui	a3,0x40021
  a4:	4e90                	lw	a2,24(a3)
  a6:	4791                	li	a5,4
  a8:	00a797b3          	sll	a5,a5,a0
  ac:	8fd1                	or	a5,a5,a2
  ae:	0017e793          	ori	a5,a5,1
  b2:	ce9c                	sw	a5,24(a3)
  b4:	0ff57713          	zext.b	a4,a0

	// Clear then set the GPIO Config Register
	GPIO_PORT_MAP[ byte[0] ]->CFGLR &=        ~(0x0F  << (4 * byte[1]));
  b8:	070a                	slli	a4,a4,0x2
  ba:	57c00793          	li	a5,1404
  be:	97ba                	add	a5,a5,a4
  c0:	4394                	lw	a3,0(a5)
  c2:	8121                	srli	a0,a0,0x8
  c4:	0ff57513          	zext.b	a0,a0
  c8:	4290                	lw	a2,0(a3)
  ca:	00251713          	slli	a4,a0,0x2
  ce:	47bd                	li	a5,15
  d0:	00e797b3          	sll	a5,a5,a4
  d4:	fff7c793          	not	a5,a5
  d8:	8ff1                	and	a5,a5,a2
  da:	c29c                	sw	a5,0(a3)
	GPIO_PORT_MAP[ byte[0] ]->CFGLR |=  (mode & 0x0F) << (4 * byte[1]);
  dc:	429c                	lw	a5,0(a3)
  de:	00e59733          	sll	a4,a1,a4
  e2:	8f5d                	or	a4,a4,a5
  e4:	c298                	sw	a4,0(a3)

	// If [mode] is INPUT_PULLUP or INPUT_PULLDOWN, set the [OUTDR] Register
	if(mode == INPUT_PULLUP || mode == INPUT_PULLDOWN)
  e6:	47a1                	li	a5,8
  e8:	00f59663          	bne	a1,a5,f4 <gpio_set_mode+0x54>
inline void gpio_digital_write(const GPIO_PIN pin, const GPIO_STATE state)
{
	// Make array of uint8_t from [pin] enum. See definition for details
	uint8_t *byte = (uint8_t *)&pin;

	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
  ec:	67c1                	lui	a5,0x10
	if(state == GPIO_LOW) mask = mask << 16;  // Shift by 16 if LOW, to Reset
  ee:	00a797b3          	sll	a5,a5,a0

	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
  f2:	ca9c                	sw	a5,16(a3)
}
  f4:	8082                	ret

000000f6 <handle_reset>:
	asm volatile( ".option   pop;\n");
}

void handle_reset()
{
	asm volatile( "\n\
  f6:	20000197          	auipc	gp,0x20000
  fa:	70a18193          	addi	gp,gp,1802 # 20000800 <__global_pointer$>
  fe:	00018113          	mv	sp,gp
 102:	08000513          	li	a0,128
 106:	30051073          	csrw	mstatus,a0
 10a:	468d                	li	a3,3
 10c:	00000517          	auipc	a0,0x0
 110:	ef450513          	addi	a0,a0,-268 # 0 <InterruptVector>
 114:	8d55                	or	a0,a0,a3
 116:	30551073          	csrw	mtvec,a0
	csrw mtvec, a0\n" 
	: : : "a0", "a3", "memory");

	// Careful: Use registers to prevent overwriting of self-data.
	// This clears out BSS.
asm volatile(
 11a:	20000517          	auipc	a0,0x20000
 11e:	ee650513          	addi	a0,a0,-282 # 20000000 <char_idx.0>
 122:	81418593          	addi	a1,gp,-2028 # 20000014 <_ebss>
 126:	4601                	li	a2,0
 128:	00b55663          	bge	a0,a1,134 <handle_reset+0x3e>
 12c:	c110                	sw	a2,0(a0)
 12e:	0511                	addi	a0,a0,4
 130:	feb54ee3          	blt	a0,a1,12c <handle_reset+0x36>
 134:	5c800513          	li	a0,1480
 138:	20000597          	auipc	a1,0x20000
 13c:	ec858593          	addi	a1,a1,-312 # 20000000 <char_idx.0>
 140:	20000617          	auipc	a2,0x20000
 144:	ec060613          	addi	a2,a2,-320 # 20000000 <char_idx.0>
 148:	00c58863          	beq	a1,a2,158 <handle_reset+0x62>
 14c:	4114                	lw	a3,0(a0)
 14e:	c194                	sw	a3,0(a1)
 150:	0511                	addi	a0,a0,4
 152:	0591                	addi	a1,a1,4
 154:	fec59ae3          	bne	a1,a2,148 <handle_reset+0x52>
);

#if defined( FUNCONF_SYSTICK_USE_HCLK ) && FUNCONF_SYSTICK_USE_HCLK
	SysTick->CTLR = 5;
#else
	SysTick->CTLR = 1;
 158:	e000f7b7          	lui	a5,0xe000f
 15c:	4705                	li	a4,1
 15e:	c398                	sw	a4,0(a5)
#endif

	// set mepc to be main as the root app.
asm volatile(
 160:	1d000793          	li	a5,464
 164:	34179073          	csrw	mepc,a5
 168:	30200073          	mret

0000016c <ADC1_IRQHandler>:
	asm volatile( "1: j 1b" );
 16c:	a001                	j	16c <ADC1_IRQHandler>

0000016e <NMI_Handler>:
	RCC->INTR |= RCC_CSSC;	// clear the clock security int flag
 16e:	40021737          	lui	a4,0x40021
 172:	471c                	lw	a5,8(a4)
 174:	008006b7          	lui	a3,0x800
 178:	8fd5                	or	a5,a5,a3
 17a:	c71c                	sw	a5,8(a4)

0000017c <SystemInit>:
	// CH32V003 flash latency
#if defined(CH32X03x)
	FLASH->ACTLR = FLASH_ACTLR_LATENCY_2;                   // +2 Cycle Latency (Recommended per TRM)
#elif defined(CH32V003)
	#if FUNCONF_SYSTEM_CORE_CLOCK > 25000000
		FLASH->ACTLR = FLASH_ACTLR_LATENCY_1;               // +1 Cycle Latency
 17c:	400227b7          	lui	a5,0x40022
 180:	4705                	li	a4,1
 182:	c398                	sw	a4,0(a5)
#if defined(FUNCONF_USE_HSI) && FUNCONF_USE_HSI
	#if defined(CH32V30x) || defined(CH32V20x) || defined(CH32V10x)
		EXTEN->EXTEN_CTR |= EXTEN_PLL_HSI_PRE;
	#endif
	#if defined(FUNCONF_USE_PLL) && FUNCONF_USE_PLL
		RCC->CFGR0 = BASE_CFGR0;
 184:	400217b7          	lui	a5,0x40021
		RCC->CTLR  = BASE_CTLR | RCC_HSION | RCC_PLLON; 			// Use HSI, enable PLL.
 188:	01080737          	lui	a4,0x1080
		RCC->CFGR0 = BASE_CFGR0;
 18c:	0007a223          	sw	zero,4(a5) # 40021004 <__global_pointer$+0x20020804>
		RCC->CTLR  = BASE_CTLR | RCC_HSION | RCC_PLLON; 			// Use HSI, enable PLL.
 190:	08170713          	addi	a4,a4,129 # 1080081 <lib_uart.c.02352773+0x107cdab>
 194:	c398                	sw	a4,0(a5)
	#else
		FLASH->ACTLR = FLASH_ACTLR_LATENCY_1;       		// +1 Cycle Latency
	#endif
#endif

	RCC->INTR  = 0x009F0000;                               // Clear PLL, CSSC, HSE, HSI and LSI ready flags.
 196:	009f0737          	lui	a4,0x9f0
 19a:	c798                	sw	a4,8(a5)

#if defined(FUNCONF_USE_PLL) && FUNCONF_USE_PLL
	while((RCC->CTLR & RCC_PLLRDY) == 0);                       	// Wait till PLL is ready
 19c:	4398                	lw	a4,0(a5)
 19e:	00671693          	slli	a3,a4,0x6
 1a2:	fe06dde3          	bgez	a3,19c <SystemInit+0x20>
	uint32_t tmp32 = RCC->CFGR0 & ~(0x03);							// clr the SW
 1a6:	43d8                	lw	a4,4(a5)
	RCC->CFGR0 = tmp32 | RCC_SW_PLL;                       			// Select PLL as system clock source
	while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08); 	// Wait till PLL is used as system clock source
 1a8:	400216b7          	lui	a3,0x40021
	uint32_t tmp32 = RCC->CFGR0 & ~(0x03);							// clr the SW
 1ac:	9b71                	andi	a4,a4,-4
	RCC->CFGR0 = tmp32 | RCC_SW_PLL;                       			// Select PLL as system clock source
 1ae:	00276713          	ori	a4,a4,2
 1b2:	c3d8                	sw	a4,4(a5)
	while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08); 	// Wait till PLL is used as system clock source
 1b4:	4721                	li	a4,8
 1b6:	42dc                	lw	a5,4(a3)
 1b8:	8bb1                	andi	a5,a5,12
 1ba:	fee79ee3          	bne	a5,a4,1b6 <SystemInit+0x3a>
	*DMDATA1 = 0x0;
 1be:	e00007b7          	lui	a5,0xe0000
 1c2:	0e07ac23          	sw	zero,248(a5) # e00000f8 <__global_pointer$+0xbffff8f8>
	*DMDATA0 = 0x80;
 1c6:	08000713          	li	a4,128
 1ca:	0ee7aa23          	sw	a4,244(a5)
	SetupUART( UART_BRR );
#endif
#if defined( FUNCONF_USE_DEBUGPRINTF ) && FUNCONF_USE_DEBUGPRINTF
	SetupDebugPrintf();
#endif
}
 1ce:	8082                	ret

000001d0 <main>:
/// @return None
static void disp_refresh(void);

/*** Main ********************************************************************/
int main(void)
{
 1d0:	1131                	addi	sp,sp,-20
 1d2:	c806                	sw	ra,16(sp)
 1d4:	c622                	sw	s0,12(sp)
 1d6:	c426                	sw	s1,8(sp)
	SystemInit();
 1d8:	3755                	jal	17c <SystemInit>

/*** Functions ***************************************************************/
static void systick_init(void)
{
	// Reset any pre-existing configuration
	SysTick->CTLR = 0x0000;
 1da:	e000f4b7          	lui	s1,0xe000f
	
	// Set the compare register to trigger once per millisecond
	SysTick->CMP = SYSTICK_ONE_MILLISECOND - 1;
 1de:	67b1                	lui	a5,0xc
	SysTick->CTLR = 0x0000;
 1e0:	0004a023          	sw	zero,0(s1) # e000f000 <__global_pointer$+0xc000e800>
	SysTick->CMP = SYSTICK_ONE_MILLISECOND - 1;
 1e4:	b7f78793          	addi	a5,a5,-1153 # bb7f <lib_uart.c.02352773+0x88a9>
 1e8:	c89c                	sw	a5,16(s1)

	// Reset the Count Register, and the global millis counter to 0
	SysTick->CNT = 0x00000000;
 1ea:	0004a423          	sw	zero,8(s1)
	g_systick_millis = 0x00000000;
 1ee:	8001a823          	sw	zero,-2032(gp) # 20000010 <g_systick_millis>
	
	// Set the SysTick Configuration
	// NOTE: By not setting SYSTICK_CTLR_STRE, we maintain compatibility with
	// busywait delay funtions used by ch32v003_fun.
	SysTick->CTLR |= SYSTICK_CTLR_STE   |  // Enable Counter
 1f2:	409c                	lw	a5,0(s1)
 * @param   IRQn - Interrupt Numbers
 * @return  none
 */
RV_STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
	NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
 1f4:	6705                	lui	a4,0x1
}

static void detect_programmer(void)
{
	// Set PD1 (SWIO) to INPUT_PULLDOWN - the programmer pulls HIGH
	gpio_set_mode(GPIO_PD1, INPUT_PULLDOWN);
 1f6:	45a1                	li	a1,8
	SysTick->CTLR |= SYSTICK_CTLR_STE   |  // Enable Counter
 1f8:	0077e793          	ori	a5,a5,7
 1fc:	c09c                	sw	a5,0(s1)
 1fe:	e000e7b7          	lui	a5,0xe000e
 202:	10e7a023          	sw	a4,256(a5) # e000e100 <__global_pointer$+0xc000d900>
	gpio_set_mode(GPIO_PD1, INPUT_PULLDOWN);
 206:	10300513          	li	a0,259
 20a:	3d59                	jal	a0 <gpio_set_mode>
	uint32_t targend = SysTick->CNT + n;
 20c:	4498                	lw	a4,8(s1)
 20e:	000927b7          	lui	a5,0x92
 212:	7c078793          	addi	a5,a5,1984 # 927c0 <lib_uart.c.02352773+0x8f4ea>
 216:	973e                	add	a4,a4,a5
	while( ((int32_t)( SysTick->CNT - targend )) < 0 );
 218:	449c                	lw	a5,8(s1)
 21a:	8f99                	sub	a5,a5,a4
 21c:	fe07cee3          	bltz	a5,218 <main+0x48>
{
	// Make array of uint8_t from [pin] enum. See definition for details
	uint8_t *byte = (uint8_t *)&pin;

	// If the Input Reg has the wanted bit set, return HIGH
	if( (GPIO_PORT_MAP[ byte[0] ]->INDR & (0x01 << byte[1])) != 0x00 ) 
 220:	400117b7          	lui	a5,0x40011
 224:	40078793          	addi	a5,a5,1024 # 40011400 <__global_pointer$+0x20010c00>
 228:	479c                	lw	a5,8(a5)
 22a:	8b89                	andi	a5,a5,2
 22c:	18079f63          	bnez	a5,3ca <main+0x1fa>


static void disp_init(void)
{
	// Enable Alternate GPIO Funtionality and disable SWIO
	RCC->APB2PCENR |= RCC_APB2Periph_AFIO;
 230:	40021737          	lui	a4,0x40021
 234:	4f1c                	lw	a5,24(a4)
	AFIO->PCFR1    |= 0x04000000;
 236:	040006b7          	lui	a3,0x4000
	RCC->APB2PCENR |= RCC_APB2Periph_AFIO;
 23a:	0017e793          	ori	a5,a5,1
 23e:	cf1c                	sw	a5,24(a4)
	AFIO->PCFR1    |= 0x04000000;
 240:	40010737          	lui	a4,0x40010
 244:	435c                	lw	a5,4(a4)
 246:	8fd5                	or	a5,a5,a3
 248:	c35c                	sw	a5,4(a4)
 24a:	58c00793          	li	a5,1420
	// TODO: Using FLASH, set the option bit to dsiable the NRST Pin

	// Set all Segment GPIO to OUTPUT, LOW
	for(uint8_t seg_pin = 0; seg_pin < 15; seg_pin++)
	{
		gpio_set_mode(segment_pin[seg_pin], OUTPUT_10MHZ_PP);
 24e:	4388                	lw	a0,0(a5)
 250:	4585                	li	a1,1
 252:	c23e                	sw	a5,4(sp)
 254:	c02a                	sw	a0,0(sp)
 256:	35a9                	jal	a0 <gpio_set_mode>
	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
 258:	4502                	lw	a0,0(sp)
	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
 25a:	57c00693          	li	a3,1404
	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
 25e:	00855713          	srli	a4,a0,0x8
	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
 262:	0ff57513          	zext.b	a0,a0
 266:	050a                	slli	a0,a0,0x2
 268:	96aa                	add	a3,a3,a0
 26a:	4294                	lw	a3,0(a3)
	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
 26c:	4485                	li	s1,1
 26e:	00e49733          	sll	a4,s1,a4
	if(state == GPIO_LOW) mask = mask << 16;  // Shift by 16 if LOW, to Reset
 272:	0742                	slli	a4,a4,0x10
	for(uint8_t seg_pin = 0; seg_pin < 15; seg_pin++)
 274:	4792                	lw	a5,4(sp)
	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
 276:	ca98                	sw	a4,16(a3)
 278:	57c00713          	li	a4,1404
 27c:	c03a                	sw	a4,0(sp)
 27e:	0791                	addi	a5,a5,4
 280:	5c800713          	li	a4,1480
 284:	fcf715e3          	bne	a4,a5,24e <main+0x7e>
		gpio_digital_write(segment_pin[seg_pin], GPIO_LOW);
	}

	// Set the Display Control Pin to OUTPUT, LOW
	gpio_set_mode(digit_pin, OUTPUT_10MHZ_PP);
 288:	85a6                	mv	a1,s1
 28a:	70300513          	li	a0,1795
 28e:	3d09                	jal	a0 <gpio_set_mode>
 290:	400117b7          	lui	a5,0x40011
 294:	40078793          	addi	a5,a5,1024 # 40011400 <__global_pointer$+0x20010c00>
 298:	00800737          	lui	a4,0x800
 29c:	cb98                	sw	a4,16(a5)

/*** Initialiser *************************************************************/
uart_err_t uart_init(const uart_config_t *conf)
{	
	// Enable UART1 Clock
	RCC->APB2PCENR |= RCC_APB2Periph_USART1;
 29e:	40021737          	lui	a4,0x40021
 2a2:	4f14                	lw	a3,24(a4)
 2a4:	6611                	lui	a2,0x4
	gpio_digital_write(digit_pin, GPIO_LOW);

	// Set the global display data to 0
	g_seg_data[0] = 0x0000;
 2a6:	20000337          	lui	t1,0x20000
 2aa:	00032223          	sw	zero,4(t1) # 20000004 <g_seg_data>
 2ae:	8ed1                	or	a3,a3,a2
 2b0:	cf14                	sw	a3,24(a4)
	// Enable the UART GPIO Port, and the Alternate Function IO Flag
	RCC->APB2PCENR |= UART_TXRX_PORT_RCC | RCC_APB2Periph_AFIO;
 2b2:	4f14                	lw	a3,24(a4)

	// Reset, then set the AFIO Register depending on UART_PINOUT selected
	AFIO->PCFR1 &= UART_AFIO_RESET_MASK;
 2b4:	ffe00637          	lui	a2,0xffe00
 2b8:	166d                	addi	a2,a2,-5 # ffdffffb <__global_pointer$+0xdfdff7fb>
	RCC->APB2PCENR |= UART_TXRX_PORT_RCC | RCC_APB2Periph_AFIO;
 2ba:	0216e693          	ori	a3,a3,33
 2be:	cf14                	sw	a3,24(a4)
	AFIO->PCFR1 &= UART_AFIO_RESET_MASK;
 2c0:	40010737          	lui	a4,0x40010
 2c4:	4354                	lw	a3,4(a4)
 2c6:	8ef1                	and	a3,a3,a2
 2c8:	c354                	sw	a3,4(a4)
	AFIO->PCFR1 |= UART_AFIO_MASK;
 2ca:	4354                	lw	a3,4(a4)
	// Enable the UART RXNE Interrupt
	USART1->CTLR1 |= USART_CTLR1_RXNEIE;
	NVIC_EnableIRQ(USART1_IRQn);
	
	// Enable the UART
	USART1->CTLR1 |= CTLR1_UE_Set;
 2cc:	6609                	lui	a2,0x2
	AFIO->PCFR1 |= UART_AFIO_MASK;
 2ce:	c354                	sw	a3,4(a4)
	UART_TXRX_PORT->CFGLR &= ~(0x0F << (4 * UART_PIN_TX));
 2d0:	4398                	lw	a4,0(a5)
 2d2:	ff1006b7          	lui	a3,0xff100
 2d6:	16fd                	addi	a3,a3,-1 # ff0fffff <__global_pointer$+0xdf0ff7ff>
 2d8:	8f75                	and	a4,a4,a3
 2da:	c398                	sw	a4,0(a5)
	UART_TXRX_PORT->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF) << (4 * UART_PIN_TX);	
 2dc:	4398                	lw	a4,0(a5)
 2de:	009006b7          	lui	a3,0x900
 2e2:	8f55                	or	a4,a4,a3
 2e4:	c398                	sw	a4,0(a5)
	UART_TXRX_PORT->CFGLR &= ~(0x0F << (4 * UART_PIN_RX));
 2e6:	4398                	lw	a4,0(a5)
 2e8:	f10006b7          	lui	a3,0xf1000
 2ec:	16fd                	addi	a3,a3,-1 # f0ffffff <__global_pointer$+0xd0fff7ff>
 2ee:	8f75                	and	a4,a4,a3
 2f0:	c398                	sw	a4,0(a5)
	UART_TXRX_PORT->CFGLR |= GPIO_CNF_IN_FLOATING << (4 * UART_PIN_RX);
 2f2:	4398                	lw	a4,0(a5)
 2f4:	040006b7          	lui	a3,0x4000
 2f8:	8f55                	or	a4,a4,a3
 2fa:	c398                	sw	a4,0(a5)
	USART1->CTLR1 = USART_Mode_Tx | USART_Mode_Rx | conf->wordlength | conf->parity;
 2fc:	46b1                	li	a3,12
 2fe:	40014737          	lui	a4,0x40014
 302:	80d71623          	sh	a3,-2036(a4) # 4001380c <__global_pointer$+0x2001300c>
	USART1->CTLR2 = conf->stopbits;
 306:	80071823          	sh	zero,-2032(a4)
	USART1->CTLR3 = (uint16_t)0x0000 | conf->flowctrl;
 30a:	80071a23          	sh	zero,-2028(a4)
	USART1->BRR = conf->baudrate;
 30e:	1a100693          	li	a3,417
 312:	80d71423          	sh	a3,-2040(a4)
	USART1->CTLR1 |= USART_CTLR1_RXNEIE;
 316:	80c75683          	lhu	a3,-2036(a4)
 31a:	0206e693          	ori	a3,a3,32
 31e:	80d71623          	sh	a3,-2036(a4)
 322:	e000e6b7          	lui	a3,0xe000e
 326:	1096a223          	sw	s1,260(a3) # e000e104 <__global_pointer$+0xc000d904>
	USART1->CTLR1 |= CTLR1_UE_Set;
 32a:	80c75683          	lhu	a3,-2036(a4)
 32e:	8ed1                	or	a3,a3,a2
 330:	80d71623          	sh	a3,-2036(a4)
 334:	80c1a683          	lw	a3,-2036(gp) # 2000000c <disp_last_refresh.2>
 338:	8081c603          	lbu	a2,-2040(gp) # 20000008 <digit_state.1>
		if(millis() - disp_last_refresh > DISPLAY_REFRESH_MILLIS)
 33c:	8101a703          	lw	a4,-2032(gp) # 20000010 <g_systick_millis>
 340:	4589                	li	a1,2
 342:	8f15                	sub	a4,a4,a3
 344:	fee5fce3          	bgeu	a1,a4,33c <main+0x16c>
 348:	58c00593          	li	a1,1420
		gpio_digital_write(segment_pin[seg_idx], seg_bit);
 34c:	4198                	lw	a4,0(a1)
 34e:	4502                	lw	a0,0(sp)
	for(uint16_t seg_idx = 0; seg_idx < 15; seg_idx++)
 350:	0591                	addi	a1,a1,4
	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
 352:	00875693          	srli	a3,a4,0x8
	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
 356:	0ff77713          	zext.b	a4,a4
 35a:	070a                	slli	a4,a4,0x2
 35c:	972a                	add	a4,a4,a0
 35e:	4318                	lw	a4,0(a4)
	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
 360:	00d496b3          	sll	a3,s1,a3
	if(state == GPIO_LOW) mask = mask << 16;  // Shift by 16 if LOW, to Reset
 364:	06c2                	slli	a3,a3,0x10
	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
 366:	cb14                	sw	a3,16(a4)
 368:	5c800713          	li	a4,1480
 36c:	feb710e3          	bne	a4,a1,34c <main+0x17c>
	if(state == GPIO_LOW) mask = mask << 16;  // Shift by 16 if LOW, to Reset
 370:	00800737          	lui	a4,0x800
 374:	c219                	beqz	a2,37a <main+0x1aa>
	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
 376:	08000713          	li	a4,128
	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
 37a:	cb98                	sw	a4,16(a5)
	// Blank all the segments to prevent ghosting
	disp_write(0x0000);
	// Write the current digit state
	gpio_digital_write(digit_pin, digit_state);	
	// Write the global segment data to the segment chosen
	disp_write(g_seg_data[digit_state]);
 37c:	00430693          	addi	a3,t1,4
 380:	00161713          	slli	a4,a2,0x1
 384:	9736                	add	a4,a4,a3
 386:	00075383          	lhu	t2,0(a4) # 800000 <lib_uart.c.02352773+0x7fcd2a>
 38a:	58c00513          	li	a0,1420
 38e:	4581                	li	a1,0
		gpio_digital_write(segment_pin[seg_idx], seg_bit);
 390:	4118                	lw	a4,0(a0)
		uint8_t seg_bit = (seg_data >> seg_idx) & 0x01;
 392:	40b3d2b3          	sra	t0,t2,a1
	if(state == GPIO_LOW) mask = mask << 16;  // Shift by 16 if LOW, to Reset
 396:	0012f293          	andi	t0,t0,1
	uint32_t mask = 0x01 << byte[1];          // Shift by pin number
 39a:	00875693          	srli	a3,a4,0x8
 39e:	00d496b3          	sll	a3,s1,a3
	if(state == GPIO_LOW) mask = mask << 16;  // Shift by 16 if LOW, to Reset
 3a2:	00029363          	bnez	t0,3a8 <main+0x1d8>
 3a6:	06c2                	slli	a3,a3,0x10
	GPIO_PORT_MAP[ byte[0] ]->BSHR = mask;
 3a8:	4282                	lw	t0,0(sp)
 3aa:	0ff77713          	zext.b	a4,a4
 3ae:	070a                	slli	a4,a4,0x2
 3b0:	9716                	add	a4,a4,t0
 3b2:	4318                	lw	a4,0(a4)
	for(uint16_t seg_idx = 0; seg_idx < 15; seg_idx++)
 3b4:	0585                	addi	a1,a1,1
 3b6:	0511                	addi	a0,a0,4
 3b8:	cb14                	sw	a3,16(a4)
 3ba:	473d                	li	a4,15
 3bc:	fce59ae3          	bne	a1,a4,390 <main+0x1c0>
			disp_last_refresh = millis();
 3c0:	8101a683          	lw	a3,-2032(gp) # 20000010 <g_systick_millis>

	// Invert the digit_state for the next loop
	digit_state = !digit_state;
 3c4:	00163613          	seqz	a2,a2
			disp_last_refresh = millis();
 3c8:	bf95                	j	33c <main+0x16c>
		gpio_set_mode(GPIO_PD1, INPUT_FLOATING);
 3ca:	4591                	li	a1,4
 3cc:	10300513          	li	a0,259
 3d0:	39c1                	jal	a0 <gpio_set_mode>
		while(1) { }
 3d2:	a001                	j	3d2 <main+0x202>

000003d4 <SysTick_Handler>:
{
 3d4:	1151                	addi	sp,sp,-12
 3d6:	c03e                	sw	a5,0(sp)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
 3d8:	e000f7b7          	lui	a5,0xe000f
{
 3dc:	c23a                	sw	a4,4(sp)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
 3de:	4b98                	lw	a4,16(a5)
{
 3e0:	c436                	sw	a3,8(sp)
	SysTick->CMP += SYSTICK_ONE_MILLISECOND;
 3e2:	66b1                	lui	a3,0xc
 3e4:	b8068693          	addi	a3,a3,-1152 # bb80 <lib_uart.c.02352773+0x88aa>
 3e8:	9736                	add	a4,a4,a3
 3ea:	cb98                	sw	a4,16(a5)
	SysTick->SR = 0x00000000;
 3ec:	0007a223          	sw	zero,4(a5) # e000f004 <__global_pointer$+0xc000e804>
	g_systick_millis++;
 3f0:	8101a783          	lw	a5,-2032(gp) # 20000010 <g_systick_millis>
}
 3f4:	46a2                	lw	a3,8(sp)
	g_systick_millis++;
 3f6:	0785                	addi	a5,a5,1
 3f8:	80f1a823          	sw	a5,-2032(gp) # 20000010 <g_systick_millis>
}
 3fc:	4712                	lw	a4,4(sp)
 3fe:	4782                	lw	a5,0(sp)
 400:	0131                	addi	sp,sp,12
 402:	30200073          	mret

00000406 <USART1_IRQHandler>:
/// UART Ring Buffer
/// @param None
/// @return None
void USART1_IRQHandler(void) __attribute__((interrupt));
void USART1_IRQHandler(void)
{
 406:	1131                	addi	sp,sp,-20
 408:	c03e                	sw	a5,0(sp)
	if(USART1->STATR & USART_STATR_RXNE) 
 40a:	400147b7          	lui	a5,0x40014
{
 40e:	c23a                	sw	a4,4(sp)
	if(USART1->STATR & USART_STATR_RXNE) 
 410:	8007d703          	lhu	a4,-2048(a5) # 40013800 <__global_pointer$+0x20013000>
{
 414:	c82e                	sw	a1,16(sp)
 416:	c632                	sw	a2,12(sp)
 418:	c436                	sw	a3,8(sp)
	if(USART1->STATR & USART_STATR_RXNE) 
 41a:	02077713          	andi	a4,a4,32
 41e:	c759                	beqz	a4,4ac <USART1_IRQHandler+0xa6>
 420:	80078793          	addi	a5,a5,-2048
		static uint8_t char_idx = 0;
		bool echo_flag = 0;


		// Read from the DATAR Register to reset the flag
		uint8_t recv = (uint8_t)USART1->DATAR;
 424:	0047d783          	lhu	a5,4(a5)

		/*** Handle incomming chars ******************************************/
		// Check if the received byte is a control char
		// Newline and CR are treated the same
		if(recv == ASCII_CONTROL_LINE_FEED || 
 428:	46a9                	li	a3,10
		uint8_t recv = (uint8_t)USART1->DATAR;
 42a:	01079713          	slli	a4,a5,0x10
 42e:	0ff7f793          	zext.b	a5,a5
 432:	8341                	srli	a4,a4,0x10
		if(recv == ASCII_CONTROL_LINE_FEED || 
 434:	00d78563          	beq	a5,a3,43e <USART1_IRQHandler+0x38>
 438:	46b5                	li	a3,13
 43a:	02d79863          	bne	a5,a3,46a <USART1_IRQHandler+0x64>
		   recv == ASCII_CONTROL_CARRIAGE_RETURN)
		{
			// Clear displays and reset char counter
			g_seg_data[0] = 0x0000;
 43e:	200007b7          	lui	a5,0x20000
 442:	0007a223          	sw	zero,4(a5) # 20000004 <g_seg_data>
			g_seg_data[1] = 0x0000;
			char_idx = 0;
 446:	200007b7          	lui	a5,0x20000
 44a:	00078023          	sb	zero,0(a5) # 20000000 <char_idx.0>


		// Transmit the received byte if the flag is set
		if(echo_flag)
		{
			while(!(USART1->STATR & USART_FLAG_TC));
 44e:	400147b7          	lui	a5,0x40014
 452:	80078793          	addi	a5,a5,-2048 # 40013800 <__global_pointer$+0x20013000>
 456:	0007d683          	lhu	a3,0(a5)
 45a:	0406f693          	andi	a3,a3,64
 45e:	dee5                	beqz	a3,456 <USART1_IRQHandler+0x50>
			USART1->DATAR = recv;
 460:	0ff77713          	zext.b	a4,a4
 464:	00e79223          	sh	a4,4(a5)
		}
	}
}
 468:	a091                	j	4ac <USART1_IRQHandler+0xa6>
		} else if(recv >= 0x20 && recv <= 0x7E)
 46a:	1781                	addi	a5,a5,-32
 46c:	0ff7f613          	zext.b	a2,a5
 470:	05e00693          	li	a3,94
 474:	02c6ec63          	bltu	a3,a2,4ac <USART1_IRQHandler+0xa6>
			if(char_idx < 2)
 478:	200005b7          	lui	a1,0x20000
 47c:	0005c683          	lbu	a3,0(a1) # 20000000 <char_idx.0>
 480:	4605                	li	a2,1
 482:	fcd666e3          	bltu	a2,a3,44e <USART1_IRQHandler+0x48>
				g_seg_data[char_idx] = ascii_font[recv - 0x20];
 486:	20000737          	lui	a4,0x20000
 48a:	00470713          	addi	a4,a4,4 # 20000004 <g_seg_data>
 48e:	00169613          	slli	a2,a3,0x1
 492:	963a                	add	a2,a2,a4
 494:	0786                	slli	a5,a5,0x1
 496:	4bc00713          	li	a4,1212
 49a:	973e                	add	a4,a4,a5
 49c:	00075783          	lhu	a5,0(a4)
 4a0:	00f61023          	sh	a5,0(a2) # 2000 <ch32v003fun.c.bbf629ef+0xd6f>
				char_idx++;
 4a4:	00168793          	addi	a5,a3,1
 4a8:	00f58023          	sb	a5,0(a1)
}
 4ac:	45c2                	lw	a1,16(sp)
 4ae:	4632                	lw	a2,12(sp)
 4b0:	46a2                	lw	a3,8(sp)
 4b2:	4712                	lw	a4,4(sp)
 4b4:	4782                	lw	a5,0(sp)
 4b6:	0151                	addi	sp,sp,20
 4b8:	30200073          	mret

000004bc <ascii_font>:
 4bc:	40060000 12ce0202 242412ed 020009db     ...@......$$....
 4cc:	000f0039 12c03fc0 00c02000 24004000     9....?... ...@.$
 4dc:	0406243f 008f00db 00ed00e6 240100fd     ?$.............$
 4ec:	00e700ff 22001200 00c80c00 50a32100     .......".....!.P
 4fc:	00f702bb 0039128f 0079120f 00bd0071     ......9...y.q...
 50c:	120900f6 0c70001e 05360038 003f0936     ......p.8.6.6.?.
 51c:	083f00f3 00ed08f3 003e1201 28362430     ..?.......>.0$6(
 52c:	00ee2d00 00392409 000f0900 00082800     .-...$9......(..
 53c:	10580100 00d80878 2058208e 048e14c0     ..X.x.... X ....
 54c:	10001070 1e002210 10d40030 00dc1050     p...."..0...P...
 55c:	04860170 08880050 001c0078 28142010     p...P...x.... .(
 56c:	028e2d00 21492048 0c891200 000024c0     .-..H I!.....$..

0000057c <GPIO_PORT_MAP>:
 57c:	40010800 00000000 40011000 40011400     ...@.......@...@

0000058c <segment_pin>:
 58c:	00000502 00000602 00000702 00000203     ................
 59c:	00000402 00000100 00000403 00000303     ................
 5ac:	00000200 00000003 00000002 00000102     ................
 5bc:	00000202 00000302 00000103              ............
