{"David Rochberg": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Luiz Andre Barroso": [0, ["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", 12, "asplos", 1998]], "Garth A. Gibson": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Larry Rudolph": [0, ["Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units", ["Daniel Citron", "Dror G. Feitelson", "Larry Rudolph"], "https://doi.org/10.1145/291069.291056", 10, "asplos", 1998]], "Gregory G. Finn": [0, ["VISA: Netstation's Virtual Internet SCSI Adapter", ["Rodney Van Meter", "Gregory G. Finn", "Steve Hotz"], "https://doi.org/10.1145/291069.291023", 10, "asplos", 1998]], "Rajeev Barua": [0, ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12, "asplos", 1998]], "Charles Hardin": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Fay W. Chang": [2.87544817183516e-05, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Boris Weissman": [0, ["Performance Counters and State Sharing Annotations: a Unified Approach to Thread Locality", ["Boris Weissman"], "https://doi.org/10.1145/291069.291035", 12, "asplos", 1998]], "Parthasarathy Ranganathan": [0, ["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", 12, "asplos", 1998]], "Michelle Mills Strout": [0, ["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", 10, "asplos", 1998]], "Jim Zelenka": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Margaret Martonosi": [0, ["Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/291069.291051", 12, "asplos", 1998]], "Anurag Acharya": [0, ["Active Disks: Programming Model, Algorithms and Evaluation", ["Anurag Acharya", "Mustafa Uysal", "Joel H. Saltz"], "https://doi.org/10.1145/291069.291026", 11, "asplos", 1998]], "Timothy J. Harvey": [0, ["Compiler-Controlled Memory", ["Keith D. Cooper", "Timothy J. Harvey"], "https://doi.org/10.1145/291069.291010", 10, "asplos", 1998]], "Rodney Van Meter": [0, ["VISA: Netstation's Virtual Internet SCSI Adapter", ["Rodney Van Meter", "Gregory G. Finn", "Steve Hotz"], "https://doi.org/10.1145/291069.291023", 10, "asplos", 1998]], "Amir Roth": [0, ["Dependance Based Prefetching for Linked Data Structures", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291034", 12, "asplos", 1998]], "Matthew D. Jennings": [0, ["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", 10, "asplos", 1998]], "Vivek S. Pai": [1.401473603834802e-09, ["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12, "asplos", 1998]], "Larry Carter": [0, ["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", 10, "asplos", 1998]], "Chandra Krintz": [0, ["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", 11, "asplos", 1998], ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", 11, "asplos", 1998]], "Angelos Bilas": [0, ["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", 12, "asplos", 1998]], "Kai Li": [0, ["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", 12, "asplos", 1998]], "Yongjoon Lee": [0.9801736027002335, ["Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology", ["Jih-Kwon Peir", "Yongjoon Lee", "Windsor W. Hsu"], "https://doi.org/10.1145/291069.291053", 11, "asplos", 1998]], "Kunle Olukotun": [0, ["Data Speculation Support for a Chip Multiprocessor", ["Lance Hammond", "Mark Willey", "Kunle Olukotun"], "https://doi.org/10.1145/291069.291020", 12, "asplos", 1998]], "Jonathan Babb": [0, ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12, "asplos", 1998]], "Jared Stark": [0, ["Variable Length Path Branch Prediction", ["Jared Stark", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1145/291069.291042", 10, "asplos", 1998]], "Mendel Rosenblum": [0, ["Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors", ["Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/291069.291044", 12, "asplos", 1998]], "Somnath Ghosh": [0, ["Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/291069.291051", 12, "asplos", 1998]], "Eric Schnarr": [0, ["Fast Out-Of-Order Processor Simulation Using Memoization", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1145/291069.291063", 12, "asplos", 1998]], "Andreas Moshovos": [0, ["Dependance Based Prefetching for Linked Data Structures", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291034", 12, "asplos", 1998]], "Philip Machanick": [0, ["Hardware-Software Trade-Offs in a Direct Rambus Implementation of the RAMpage Memory Hierarchy", ["Philip Machanick", "Pierre Salverda", "Lance Pompe"], "https://doi.org/10.1145/291069.291032", 10, "asplos", 1998]], "Olivier Temam": [0, ["Investigating Optimal Local Memory Performance", ["Olivier Temam"], "https://doi.org/10.1145/291069.291050", 10, "asplos", 1998]], "Sarita V. Adve": [0, ["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", 12, "asplos", 1998]], "Simmi John": [0, ["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", 11, "asplos", 1998]], "James R. Larus": [0, ["Fast Out-Of-Order Processor Simulation Using Memoization", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1145/291069.291063", 12, "asplos", 1998]], "Anoop Gupta": [0, ["Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors", ["Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/291069.291044", 12, "asplos", 1998]], "Pierre Salverda": [0, ["Hardware-Software Trade-Offs in a Direct Rambus Implementation of the RAMpage Memory Hierarchy", ["Philip Machanick", "Pierre Salverda", "Lance Pompe"], "https://doi.org/10.1145/291069.291032", 10, "asplos", 1998]], "Mustafa Uysal": [0, ["Active Disks: Programming Model, Algorithms and Evaluation", ["Anurag Acharya", "Mustafa Uysal", "Joel H. Saltz"], "https://doi.org/10.1145/291069.291026", 11, "asplos", 1998]], "Marius Evers": [0, ["Variable Length Path Branch Prediction", ["Jared Stark", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1145/291069.291042", 10, "asplos", 1998]], "Khalil Amiri": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Vivek Sarkar": [0, ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12, "asplos", 1998]], "David Nagle": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Michael Svendsen": [0, ["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12, "asplos", 1998]], "Sharad Malik": [0, ["Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/291069.291051", 12, "asplos", 1998]], "Matthew L. Seidl": [0, ["Segregating Heap Objects by Reference Behavior and Lifetime", ["Matthew L. Seidl", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291012", 12, "asplos", 1998]], "Stefanos N. Damianakis": [0, ["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", 12, "asplos", 1998]], "Peter Druschel": [0, ["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12, "asplos", 1998]], "Gurindar S. Sohi": [0, ["An Empirical Analysis of Instruction Repetition", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291016", 11, "asplos", 1998], ["Dependance Based Prefetching for Linked Data Structures", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291034", 12, "asplos", 1998]], "Willy Zwaenepoel": [0, ["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12, "asplos", 1998]], "Todd M. Austin": [0, ["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", 11, "asplos", 1998]], "Jeff Butler": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Saman P. Amarasinghe": [0, ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12, "asplos", 1998]], "Bruce L. Jacob": [0, ["A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1145/291069.291065", 12, "asplos", 1998]], "Yuqun Chen": [0, ["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", 12, "asplos", 1998]], "Keith D. Cooper": [0, ["Compiler-Controlled Memory", ["Keith D. Cooper", "Timothy J. Harvey"], "https://doi.org/10.1145/291069.291010", 10, "asplos", 1998]], "Bich C. Le": [0, ["An Out-of-Order Execution Technique for Runtime Binary Translators", ["Bich C. Le"], "https://doi.org/10.1145/291069.291039", 8, "asplos", 1998]], "Erich M. Nahum": [0, ["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12, "asplos", 1998]], "Ben Verghese": [0, ["Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors", ["Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/291069.291044", 12, "asplos", 1998]], "Lance Hammond": [0, ["Data Speculation Support for a Chip Multiprocessor", ["Lance Hammond", "Mark Willey", "Kunle Olukotun"], "https://doi.org/10.1145/291069.291020", 12, "asplos", 1998]], "Jih-Kwon Peir": [0, ["Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology", ["Jih-Kwon Peir", "Yongjoon Lee", "Windsor W. Hsu"], "https://doi.org/10.1145/291069.291053", 11, "asplos", 1998]], "Jeanne Ferrante": [0, ["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", 10, "asplos", 1998]], "Manoj Franklin": [0, ["An Empirical Study of Decentralized ILP Execution Models", ["Narayan Ranganathan", "Manoj Franklin"], "https://doi.org/10.1145/291069.291061", 10, "asplos", 1998]], "Han Bok Lee": [0.640080451965332, ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", 11, "asplos", 1998]], "Matthew I. Frank": [0, ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12, "asplos", 1998]], "Thomas M. Conte": [0, ["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", 10, "asplos", 1998]], "Sergei Y. Larin": [0, ["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", 10, "asplos", 1998]], "Beth Simon": [0, ["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", 10, "asplos", 1998]], "Erik Riedel": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]], "Mohit Aron": [0, ["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12, "asplos", 1998]], "Gaurav Banga": [0, ["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", 12, "asplos", 1998]], "Yale N. Patt": [0, ["Variable Length Path Branch Prediction", ["Jared Stark", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1145/291069.291042", 10, "asplos", 1998]], "Kourosh Gharachorloo": [0, ["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", 12, "asplos", 1998]], "Daniel Citron": [0, ["Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units", ["Daniel Citron", "Dror G. Feitelson", "Larry Rudolph"], "https://doi.org/10.1145/291069.291056", 10, "asplos", 1998]], "Dror G. Feitelson": [0, ["Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units", ["Daniel Citron", "Dror G. Feitelson", "Larry Rudolph"], "https://doi.org/10.1145/291069.291056", 10, "asplos", 1998]], "Windsor W. Hsu": [0, ["Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology", ["Jih-Kwon Peir", "Yongjoon Lee", "Windsor W. Hsu"], "https://doi.org/10.1145/291069.291053", 11, "asplos", 1998]], "Mark Willey": [0, ["Data Speculation Support for a Chip Multiprocessor", ["Lance Hammond", "Mark Willey", "Kunle Olukotun"], "https://doi.org/10.1145/291069.291020", 12, "asplos", 1998]], "Joel H. Saltz": [0, ["Active Disks: Programming Model, Algorithms and Evaluation", ["Anurag Acharya", "Mustafa Uysal", "Joel H. Saltz"], "https://doi.org/10.1145/291069.291026", 11, "asplos", 1998]], "Walter Lee": [1.262624510153798e-11, ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12, "asplos", 1998]], "Cezary Dubnicki": [0, ["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", 12, "asplos", 1998]], "Narayan Ranganathan": [0, ["An Empirical Study of Decentralized ILP Execution Models", ["Narayan Ranganathan", "Manoj Franklin"], "https://doi.org/10.1145/291069.291061", 10, "asplos", 1998]], "Devabhaktuni Srikrishna": [0, ["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", 12, "asplos", 1998]], "Avinash Sodani": [0, ["An Empirical Analysis of Instruction Repetition", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291016", 11, "asplos", 1998]], "Lance Pompe": [0, ["Hardware-Software Trade-Offs in a Direct Rambus Implementation of the RAMpage Memory Hierarchy", ["Philip Machanick", "Pierre Salverda", "Lance Pompe"], "https://doi.org/10.1145/291069.291032", 10, "asplos", 1998]], "Trevor N. Mudge": [0, ["A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1145/291069.291065", 12, "asplos", 1998]], "Benjamin G. Zorn": [0, ["Segregating Heap Objects by Reference Behavior and Lifetime", ["Matthew L. Seidl", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291012", 12, "asplos", 1998], ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", 11, "asplos", 1998]], "Brad Calder": [0, ["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", 11, "asplos", 1998], ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", 11, "asplos", 1998]], "Steve Hotz": [0, ["VISA: Netstation's Virtual Internet SCSI Adapter", ["Rodney Van Meter", "Gregory G. Finn", "Steve Hotz"], "https://doi.org/10.1145/291069.291023", 10, "asplos", 1998]], "Chao-ying Fu": [0, ["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", 10, "asplos", 1998]], "Howard Gobioff": [0, ["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", 12, "asplos", 1998]]}