<root><simulation><result_generated_time />2023-05-17 19:22:44<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [800, 1, 1], 'O': [25, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 25)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 25)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 25)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 6), ('OX', 5), ('FX', 3)], [('C', 4), ('K', 4), ('FY', 3), ('OX', 5), ('C', 4)], []]<I />[[('K', 6), ('OX', 5), ('FX', 3), ('C', 4), ('K', 4)], [('FY', 3), ('OX', 5), ('C', 4)], []]<O />[[('K', 6), ('OX', 5), ('FX', 3), ('C', 4)], [('K', 4), ('FY', 3), ('OX', 5), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [25.0, 5, 5, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [32.0, 12, 12, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [144, 884736, 884736], 'I': [480, 23040000, 23040000], 'O': [240, 120000, 120000], 'O_partial': [240, 120000, 0], 'O_final': [0, 0, 120000]}<actual_mem_utilization_individual />{'W': [0.28, 0.03, 0.0], 'I': [0.94, 0.69, 0.0], 'O': [0.47, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.28, 0.72, 0.0], 'I': [0.94, 0.72, 0.0], 'O': [0.47, 0.72, 0.0]}<effective_mem_size_bit />{'W': [48, 221184, 884736], 'I': [480, 5760000, 23040000], 'O': [240, 120000, 120000], 'O_partial': [240, 120000, 0], 'O_final': [0, 0, 120000]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [800, 25, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [25, 25, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2764800, 552960], [552960, 110592], [110592, 0]]<I />[[11520000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(2145000, 2160000), (180000, 165000)], [(165000, 180000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(2145000, 2160000), (180000, 165000)], [(165000, 180000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[345600, 69120], [8640, 1728], [432, 0]]<I />[[1440000, 360000], [45000, 45000], [11250, 0]]<O />[[(268125, 270000), (22500, 20625)], [(2578, 2812), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([268125, 270000], [22500, 20625]), ([2578, 2812], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />19353600</mac_count></basic_info><energy><total_energy />152091142.8<mem_energy_breakdown><W />[141.3, 1070.2, 575.4]<I />[615.1, 8918.4, 14983.3]<O />[203.6, 557.4, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />967680.0<total />152064000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4323<utilization_without_data_loading />0.6169<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.5533<mac_utilize_temporal_without_data_loading />0.7897</mac_array_utilization><latency><latency_cycle_with_data_loading />156147<latency_cycle_without_data_loading />109410<ideal_computing_cycle />86400<data_loading><load_cycle_total />46737<load_cycle_individual />{'W': [9, 1728, 0], 'I': [750, 45000, 0]}<load_cycle_combined />{'W': 1728, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />23010<mem_stall_cycle_individual />{'W': [[-86399], [-84392, -77679], [-86400, -86400]], 'I': [[-86399], [-20768, 23010], [-86400, -86400]], 'O': [[-86400], [-85440, -83520], [-86166, -86341]]}<mem_stall_cycle_shared />{'W': [[-86399], [-84392, 23010], [0, 0]], 'I': [[-86399], [-20768, 23010], [0, 0]], 'O': [[-86400], [-85440, -83520], [-86166, -86341]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [144, 884736, 884736], 'I': [480, 23040000, 23040000], 'O': [240, 120000, 120000], 'O_partial': [240, 120000, 0], 'O_final': [0, 0, 120000]}<data_size_each_level_total />{'W': [4608, 884736, 884736], 'I': [384000, 23040000, 23040000], 'O': [6000, 120000, 120000]}<loop_cycles_each_level />{'W': [90, 86400, 86400], 'I': [1440, 86400, 86400], 'O': [360, 86400, 86400]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 1, 1], 'O': [12, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [51.2, 10.2], [10.2, 10.2]], 'I': [[8.0, 0.3], [266.7, 266.7], [266.7, 266.7]], 'O': [[8.0, 0.7], [16.7, 1.4], [1.4, 1.4]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [51.2, 10.2], [10.2, 10.2]], 'I': [[8.0, 1.3], [1066.7, 266.7], [266.7, 266.7]], 'O': [[8.0, 8.0], [200.0, 5.6], [5.6, 1.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [51.2, 10.2], [10.2, 0]], 'I': [[8.0, 1.3], [1066.7, 266.7], [266.7, 0]], 'O': [[8.0, 0.7], [16.7, 1.4], [1.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [1135.9, 293.6], [276.9, 1.4]], 'I': [[8.0, 1.3], [1135.9, 293.6], [276.9, 1.4]], 'O': [[8.0, 0.7], [1135.9, 293.6], [276.9, 1.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 86400], [90, 90, 960], [86400, 86400, 1]], 'I': [[1, 1, 86400], [360, 1440, 60], [86400, 86400, 1]], 'O': [[1, 1, 86400], [360, 360, 240], [86400, 86400, 1]]}<trans_time_real />{'W': [[0, 1, 86400], [[2, 90, 960], [9, 90, 960]], [[1728, 86400, 1], [432, 86400, 1]]], 'I': [[0, 1, 86400], [[8, 1440, 60], [750, 1440, 60]], [[45000, 86400, 1], [11250, 86400, 1]]], 'O': [[0, 1, 86400], [[4, 360, 240], [12, 360, 240]], [[234, 86400, 1], [59, 86400, 1]]]}<single_stall_cycle />{'W': [[-1], [-88, -81], [-84672, -85968]], 'I': [[-1], [-352, 390], [-41400, -75150]], 'O': [[-1], [-356, -348], [-86166, -86341]]}<single_stall_count />{'W': [86399, 959, 0], 'I': [86399, 59, 0], 'O': [86400, 240, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [234, 0]}, 1: {'W': [8631, 0], 'I': [21240, 0], 'O': [2880, 234]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-86400, -86400], [-86166, -86400]], 1: [[-53649, -86400], [-83520, -86166]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>