// Seed: 1593172609
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input wand id_7
);
  assign id_3 = 1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output wor id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input wand id_8,
    input uwire id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wand id_12,
    output wire id_13,
    input supply0 id_14,
    output tri1 id_15
);
  assign id_11 = 1'b0 == 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_10,
      id_1,
      id_2,
      id_11,
      id_4
  );
endmodule
