{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766292996551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766292996552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 07:56:36 2025 " "Processing started: Sun Dec 21 07:56:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766292996552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766292996552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766292996552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766292996902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766292996902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.v 1 1 " "Found 1 design units, including 1 entities, in source file add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/add32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_extender " "Found entity 1: imm_extender" {  } { { "imm_extender.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/imm_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/pc_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu_tb " "Found entity 1: mips_cpu_tb" {  } { { "mips_cpu_tb.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766293008105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293008105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r21 reg_file.v(20) " "Verilog HDL Implicit Net warning at reg_file.v(20): created implicit net for \"r21\"" {  } { { "reg_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/reg_file.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_cpu " "Elaborating entity \"mips_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766293008128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pcreg_inst " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pcreg_inst\"" {  } { { "mips_cpu.v" "pcreg_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "mips_cpu.v" "imem_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008133 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 imem.v(15) " "Verilog HDL warning at imem.v(15): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "imem.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/imem.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1766293008137 "|mips_cpu|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.v(7) " "Net \"RAM.data_a\" at imem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/imem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766293008144 "|mips_cpu|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.v(7) " "Net \"RAM.waddr_a\" at imem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/imem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766293008144 "|mips_cpu|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.v(7) " "Net \"RAM.we_a\" at imem.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/imem.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766293008144 "|mips_cpu|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 add32:pc_adder " "Elaborating entity \"add32\" for hierarchy \"add32:pc_adder\"" {  } { { "mips_cpu.v" "pc_adder" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_inst\"" {  } { { "mips_cpu.v" "ctrl_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf_inst " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf_inst\"" {  } { { "mips_cpu.v" "rf_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r21 reg_file.v(20) " "Verilog HDL or VHDL warning at reg_file.v(20): object \"r21\" assigned a value but never read" {  } { { "reg_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/reg_file.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766293008168 "|mips_cpu|reg_file:rf_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reg_file.v(20) " "Verilog HDL assignment warning at reg_file.v(20): truncated value with size 32 to match size of target (1)" {  } { { "reg_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/reg_file.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766293008168 "|mips_cpu|reg_file:rf_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(23) " "Verilog HDL Always Construct warning at reg_file.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/reg_file.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766293008169 "|mips_cpu|reg_file:rf_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd2 reg_file.v(11) " "Output port \"rd2\" at reg_file.v(11) has no driver" {  } { { "reg_file.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/reg_file.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1766293008169 "|mips_cpu|reg_file:rf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_extender imm_extender:ext_inst " "Elaborating entity \"imm_extender\" for hierarchy \"imm_extender:ext_inst\"" {  } { { "mips_cpu.v" "ext_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_ctrl_inst " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_ctrl_inst\"" {  } { { "mips_cpu.v" "alu_ctrl_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "mips_cpu.v" "alu_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter alu:alu_inst\|shifter:shft_inst " "Elaborating entity \"shifter\" for hierarchy \"alu:alu_inst\|shifter:shft_inst\"" {  } { { "alu.v" "shft_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem_inst\"" {  } { { "mips_cpu.v" "dmem_inst" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293008175 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/db/mips_cpu.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/db/mips_cpu.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1766293008630 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1766293009109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_pc\[0\] GND " "Pin \"dbg_pc\[0\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_pc\[1\] GND " "Pin \"dbg_pc\[1\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[6\] GND " "Pin \"dbg_instr\[6\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[7\] GND " "Pin \"dbg_instr\[7\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[8\] GND " "Pin \"dbg_instr\[8\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[9\] GND " "Pin \"dbg_instr\[9\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[10\] GND " "Pin \"dbg_instr\[10\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[13\] GND " "Pin \"dbg_instr\[13\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[14\] GND " "Pin \"dbg_instr\[14\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[15\] GND " "Pin \"dbg_instr\[15\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[19\] GND " "Pin \"dbg_instr\[19\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[20\] GND " "Pin \"dbg_instr\[20\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[23\] GND " "Pin \"dbg_instr\[23\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[24\] GND " "Pin \"dbg_instr\[24\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[25\] GND " "Pin \"dbg_instr\[25\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_instr\[30\] GND " "Pin \"dbg_instr\[30\]\" is stuck at GND" {  } { { "mips_cpu.v" "" { Text "C:/Users/halit/Desktop/thirdYear/firstTerm/comptOrg/hwSolutionsANDpracitces/SingleCycleAdvancedQuartus/mips_cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766293009470 "|mips_cpu|dbg_instr[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766293009470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766293009537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "896 " "896 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766293010697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766293010856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766293010856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "516 " "Implemented 516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766293010935 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766293010935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "450 " "Implemented 450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766293010935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766293010935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766293010953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 07:56:50 2025 " "Processing ended: Sun Dec 21 07:56:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766293010953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766293010953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766293010953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766293010953 ""}
