`timescale 1ns / 1ps
 
module lab5_part1_TB;

reg [3:0] count;
reg [3:0] num1,num2;
reg clk, rst;
wire [6:0] a2_h, a1_h, b2_h, b1_h;


Toggle_FF inst_Toggle(T, clk, Q);


initial begin 
		count = 4'b0000;
		clk = 1'b0;
	end
	
	always begin
		#50
		count=count+4'b0001;
	end
	

	always begin
		#50
		clk = 1'b1;
		#50
		clk = 1'b0;
	end	

	
	always @(count) begin
		case (count)
		4'b0000 : begin T = 1'b1; end
		4'b0010 : begin T = 1'b0; end
		4'b0200 : begin T = 1'b1; end

		//default : ... end 
	endcase
	end

 
endmodule