#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5dea59708d30 .scope module, "master_tb" "master_tb" 2 4;
 .timescale -9 -12;
P_0x5dea597c58c0 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x5dea597c5900 .param/str "FILE_IN" 0 2 9, "simulation/02_input_vectors/test_vector.csv";
P_0x5dea597c5940 .param/str "FILE_OUT" 0 2 10, "simulation/03_rtl_output/rtl_out.csv";
P_0x5dea597c5980 .param/l "PIXELS_PER_FRAME" 0 2 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0x5dea597c59c0 .param/l "TARGET_OUT_PIXELS" 0 2 13, +C4<0000000000000000000000000000000000000000000000000000001100010000>;
v0x5dea59810660_0 .var "clk", 0 0;
v0x5dea59810700_0 .var/s "data_in", 15 0;
v0x5dea598107a0_0 .net/s "data_out", 15 0, v0x5dea5979b570_0;  1 drivers
v0x5dea59810840_0 .var/i "f_in", 31 0;
v0x5dea598108e0_0 .var/i "f_out", 31 0;
v0x5dea59810980_0 .var/i "input_pixel_cnt", 31 0;
v0x5dea59810a20_0 .var/i "out_pixel_cnt", 31 0;
v0x5dea59810ac0_0 .var "rst_n", 0 0;
v0x5dea59810b60_0 .var/i "scan_st", 31 0;
v0x5dea59810c90_0 .var/s "temp_read", 31 0;
v0x5dea59810d30_0 .var "valid_in", 0 0;
v0x5dea59810dd0_0 .net "valid_out", 0 0, v0x5dea597a11b0_0;  1 drivers
E_0x5dea5950dd30 .event posedge, v0x5dea59708230_0;
S_0x5dea596ce0b0 .scope module, "dut" "generator_v3" 2 26, 3 1 0, S_0x5dea59708d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 16 "data_out";
P_0x5dea597e3e70 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x5dea597e3eb0 .param/l "S_SEND" 1 3 55, +C4<00000000000000000000000000000001>;
P_0x5dea597e3ef0 .param/l "S_WAIT" 1 3 55, +C4<00000000000000000000000000000000>;
P_0x5dea597e3f30 .param/str "TANH_LUT_FILE_PATH" 0 3 3, "rtl/memory/tanh_lut.mem";
L_0x5dea5977dc50 .functor AND 1, L_0x5dea59830850, L_0x5dea597346f0, C4<1>, C4<1>;
L_0x5dea59739e10 .functor OR 1, L_0x5dea598305d0, L_0x5dea5977dc50, C4<0>, C4<0>;
L_0x5dea597de300 .functor AND 1, L_0x5dea59830440, L_0x5dea59739e10, C4<1>, C4<1>;
L_0x5dea59836f80 .functor AND 1, L_0x5dea59838620, L_0x5dea59838e40, C4<1>, C4<1>;
L_0x5dea59836460 .functor OR 1, L_0x5dea59838350, L_0x5dea59836f80, C4<0>, C4<0>;
L_0x5dea59838800 .functor AND 1, L_0x5dea598381c0, L_0x5dea59836460, C4<1>, C4<1>;
L_0x5dea598404d0 .functor OR 1, L_0x5dea59840590, L_0x5dea59840890, C4<0>, C4<0>;
L_0x5dea5983f100 .functor AND 1, L_0x5dea59840390, L_0x5dea598404d0, C4<1>, C4<1>;
v0x5dea59809eb0_0 .net *"_ivl_124", 0 0, L_0x5dea59830440;  1 drivers
v0x5dea59809f90_0 .net *"_ivl_125", 31 0, L_0x5dea598304e0;  1 drivers
L_0x74f8f54309f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980a070_0 .net *"_ivl_128", 29 0, L_0x74f8f54309f8;  1 drivers
L_0x74f8f5430a40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980a130_0 .net/2u *"_ivl_129", 31 0, L_0x74f8f5430a40;  1 drivers
v0x5dea5980a210_0 .net *"_ivl_131", 0 0, L_0x5dea598305d0;  1 drivers
v0x5dea5980a320_0 .net *"_ivl_133", 31 0, L_0x5dea59830710;  1 drivers
L_0x74f8f5430a88 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980a400_0 .net *"_ivl_136", 29 0, L_0x74f8f5430a88;  1 drivers
L_0x74f8f5430ad0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980a4e0_0 .net/2u *"_ivl_137", 31 0, L_0x74f8f5430ad0;  1 drivers
v0x5dea5980a5c0_0 .net *"_ivl_139", 0 0, L_0x5dea59830850;  1 drivers
v0x5dea5980a710_0 .net *"_ivl_142", 0 0, L_0x5dea5977dc50;  1 drivers
v0x5dea5980a7d0_0 .net *"_ivl_144", 0 0, L_0x5dea59739e10;  1 drivers
v0x5dea5980a890_0 .net *"_ivl_164", 0 0, L_0x5dea598381c0;  1 drivers
v0x5dea5980a950_0 .net *"_ivl_165", 31 0, L_0x5dea59838260;  1 drivers
L_0x74f8f5430fe0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980aa30_0 .net *"_ivl_168", 29 0, L_0x74f8f5430fe0;  1 drivers
L_0x74f8f5431028 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980ab10_0 .net/2u *"_ivl_169", 31 0, L_0x74f8f5431028;  1 drivers
v0x5dea5980abf0_0 .net *"_ivl_171", 0 0, L_0x5dea59838350;  1 drivers
v0x5dea5980acb0_0 .net *"_ivl_173", 31 0, L_0x5dea598384e0;  1 drivers
L_0x74f8f5431070 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980aea0_0 .net *"_ivl_176", 29 0, L_0x74f8f5431070;  1 drivers
L_0x74f8f54310b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980af80_0 .net/2u *"_ivl_177", 31 0, L_0x74f8f54310b8;  1 drivers
v0x5dea5980b060_0 .net *"_ivl_179", 0 0, L_0x5dea59838620;  1 drivers
v0x5dea5980b120_0 .net *"_ivl_182", 0 0, L_0x5dea59836f80;  1 drivers
v0x5dea5980b1e0_0 .net *"_ivl_184", 0 0, L_0x5dea59836460;  1 drivers
v0x5dea5980b2a0_0 .net *"_ivl_206", 0 0, L_0x5dea59840390;  1 drivers
v0x5dea5980b360_0 .net *"_ivl_207", 31 0, L_0x5dea59840430;  1 drivers
L_0x74f8f5431610 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980b440_0 .net *"_ivl_210", 29 0, L_0x74f8f5431610;  1 drivers
L_0x74f8f5431658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980b520_0 .net/2u *"_ivl_211", 31 0, L_0x74f8f5431658;  1 drivers
v0x5dea5980b600_0 .net *"_ivl_213", 0 0, L_0x5dea59840590;  1 drivers
v0x5dea5980b6c0_0 .net *"_ivl_215", 31 0, L_0x5dea598406d0;  1 drivers
L_0x74f8f54316a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980b7a0_0 .net *"_ivl_218", 29 0, L_0x74f8f54316a0;  1 drivers
L_0x74f8f54316e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980b880_0 .net/2u *"_ivl_219", 31 0, L_0x74f8f54316e8;  1 drivers
v0x5dea5980b960_0 .net *"_ivl_221", 0 0, L_0x5dea59840890;  1 drivers
v0x5dea5980ba20_0 .net *"_ivl_224", 0 0, L_0x5dea598404d0;  1 drivers
v0x5dea5980bae0_0 .var/s "b1_data_out", 15 0;
v0x5dea5980bdb0_0 .var "b1_state", 1 0;
v0x5dea5980be90_0 .var "b1_valid_out", 0 0;
v0x5dea5980bf80_0 .var/s "b2_data_out", 15 0;
v0x5dea5980c090_0 .var "b2_state", 1 0;
v0x5dea5980c170_0 .var "b2_valid_out", 0 0;
v0x5dea5980c260_0 .var/s "b3_data_out", 15 0;
v0x5dea5980c320_0 .var "b3_state", 1 0;
v0x5dea5980c3e0_0 .var "b3_valid_out", 0 0;
L_0x74f8f54300f8 .functor BUFT 1, C4<1111111111111101>, C4<0>, C4<0>, C4<0>;
v0x5dea5980c480_0 .net/s "b_d1", 15 0, L_0x74f8f54300f8;  1 drivers
L_0x74f8f54305c0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980c520_0 .net/s "b_d2", 15 0, L_0x74f8f54305c0;  1 drivers
L_0x74f8f542f2a0 .functor BUFT 1, C4<1111111110100010>, C4<0>, C4<0>, C4<0>;
v0x5dea5980c5e0_0 .net/s "b_e1", 15 0, L_0x74f8f542f2a0;  1 drivers
L_0x74f8f542f768 .functor BUFT 1, C4<1111111001001101>, C4<0>, C4<0>, C4<0>;
v0x5dea5980c6f0_0 .net/s "b_e2", 15 0, L_0x74f8f542f768;  1 drivers
L_0x74f8f542fc30 .functor BUFT 1, C4<1111111100010100>, C4<0>, C4<0>, C4<0>;
v0x5dea5980c800_0 .net/s "b_e3", 15 0, L_0x74f8f542fc30;  1 drivers
L_0x74f8f5430890 .functor BUFT 1, C4<0000000001111100>, C4<0>, C4<0>, C4<0>;
v0x5dea5980c910_0 .net/s "b_out", 15 0, L_0x74f8f5430890;  1 drivers
v0x5dea5980ca20_0 .net "clk", 0 0, v0x5dea59810660_0;  1 drivers
v0x5dea5980cac0_0 .net/s "dat_act1", 15 0, v0x5dea59560830_0;  1 drivers
v0x5dea5980cbd0_0 .net/s "dat_act2", 15 0, v0x5dea596d5b40_0;  1 drivers
v0x5dea5980cce0_0 .net/s "dat_act3", 15 0, v0x5dea59760260_0;  1 drivers
v0x5dea5980cdf0_0 .net/s "dat_act_d1", 15 0, v0x5dea597591b0_0;  1 drivers
v0x5dea5980cf00_0 .net/s "dat_act_d2", 15 0, v0x5dea597a2620_0;  1 drivers
v0x5dea5980d010_0 .net/s "dat_d1", 15 0, v0x5dea596a1e10_0;  1 drivers
v0x5dea5980d0d0_0 .net/s "dat_d2", 15 0, v0x5dea597b8a00_0;  1 drivers
v0x5dea5980d190_0 .net/s "dat_e1", 15 0, v0x5dea597ab7c0_0;  1 drivers
v0x5dea5980d2a0_0 .net/s "dat_e2", 15 0, v0x5dea597eb1c0_0;  1 drivers
v0x5dea5980d3b0_0 .net/s "dat_e3", 15 0, v0x5dea597f8450_0;  1 drivers
v0x5dea5980d4c0_0 .net/s "dat_final", 15 0, v0x5dea59800cb0_0;  1 drivers
v0x5dea5980d5d0_0 .net/s "data_in", 15 0, v0x5dea59810700_0;  1 drivers
v0x5dea5980d690_0 .net/s "data_out", 15 0, v0x5dea5979b570_0;  alias, 1 drivers
v0x5dea5980d730_0 .net "dec1_ready", 0 0, L_0x5dea597346f0;  1 drivers
v0x5dea5980d820_0 .net "dec2_ready", 0 0, L_0x5dea59838e40;  1 drivers
v0x5dea5980d910_0 .net "fifo1_empty", 0 0, L_0x5dea59830030;  1 drivers
v0x5dea5980d9b0_0 .net/s "fifo1_rdata", 15 0, v0x5dea596c9ce0_0;  1 drivers
v0x5dea5980de60_0 .net "fifo1_ren", 0 0, L_0x5dea597de300;  1 drivers
v0x5dea5980df00_0 .net "fifo2_empty", 0 0, L_0x5dea59837db0;  1 drivers
v0x5dea5980dfa0_0 .net/s "fifo2_rdata", 15 0, v0x5dea596e3480_0;  1 drivers
v0x5dea5980e040_0 .net "fifo2_ren", 0 0, L_0x5dea59838800;  1 drivers
v0x5dea5980e0e0_0 .net "fifo3_empty", 0 0, L_0x5dea5983ff80;  1 drivers
v0x5dea5980e180_0 .net/s "fifo3_rdata", 15 0, v0x5dea5971ae80_0;  1 drivers
v0x5dea5980e220_0 .net "fifo3_ren", 0 0, L_0x5dea5983f100;  1 drivers
L_0x74f8f54314a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dea5980e2c0_0 .net "out_layer_ready", 0 0, L_0x74f8f54314a8;  1 drivers
v0x5dea5980e360_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  1 drivers
v0x5dea5980e400_0 .net "val_act1", 0 0, v0x5dea595336c0_0;  1 drivers
v0x5dea5980e4f0_0 .net "val_act2", 0 0, v0x5dea597bd430_0;  1 drivers
v0x5dea5980e5e0_0 .net "val_act3", 0 0, v0x5dea597560f0_0;  1 drivers
v0x5dea5980e6d0_0 .net "val_act_d1", 0 0, v0x5dea59761c10_0;  1 drivers
v0x5dea5980e7c0_0 .net "val_act_d2", 0 0, v0x5dea59799bc0_0;  1 drivers
v0x5dea5980e8b0_0 .net "val_d1", 0 0, v0x5dea597c8d80_0;  1 drivers
v0x5dea5980e950_0 .net "val_d2", 0 0, v0x5dea597761b0_0;  1 drivers
v0x5dea5980e9f0_0 .net "val_e1", 0 0, v0x5dea597a98d0_0;  1 drivers
v0x5dea5980eae0_0 .net "val_e2", 0 0, v0x5dea597ebb20_0;  1 drivers
v0x5dea5980ebd0_0 .net "val_e3", 0 0, v0x5dea597f8de0_0;  1 drivers
v0x5dea5980ecc0_0 .net "val_final", 0 0, v0x5dea59801400_0;  1 drivers
v0x5dea5980edb0_0 .net "valid_in", 0 0, v0x5dea59810d30_0;  1 drivers
v0x5dea5980ee50_0 .net "valid_out", 0 0, v0x5dea597a11b0_0;  alias, 1 drivers
L_0x74f8f542fc78 .functor BUFT 1, C4<0000000001001001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0 .array "w_d1", 15 0;
v0x5dea5980eef0_0 .net/s v0x5dea5980eef0 0, 15 0, L_0x74f8f542fc78; 1 drivers
L_0x74f8f542fcc0 .functor BUFT 1, C4<1111111101000011>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_1 .net/s v0x5dea5980eef0 1, 15 0, L_0x74f8f542fcc0; 1 drivers
L_0x74f8f542fd08 .functor BUFT 1, C4<0000000011001110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_2 .net/s v0x5dea5980eef0 2, 15 0, L_0x74f8f542fd08; 1 drivers
L_0x74f8f542fd50 .functor BUFT 1, C4<0000000001110010>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_3 .net/s v0x5dea5980eef0 3, 15 0, L_0x74f8f542fd50; 1 drivers
L_0x74f8f542fd98 .functor BUFT 1, C4<1111111111010010>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_4 .net/s v0x5dea5980eef0 4, 15 0, L_0x74f8f542fd98; 1 drivers
L_0x74f8f542fde0 .functor BUFT 1, C4<0000000100001101>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_5 .net/s v0x5dea5980eef0 5, 15 0, L_0x74f8f542fde0; 1 drivers
L_0x74f8f542fe28 .functor BUFT 1, C4<1111111101010000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_6 .net/s v0x5dea5980eef0 6, 15 0, L_0x74f8f542fe28; 1 drivers
L_0x74f8f542fe70 .functor BUFT 1, C4<1111111100111001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_7 .net/s v0x5dea5980eef0 7, 15 0, L_0x74f8f542fe70; 1 drivers
L_0x74f8f542feb8 .functor BUFT 1, C4<0000000001011010>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_8 .net/s v0x5dea5980eef0 8, 15 0, L_0x74f8f542feb8; 1 drivers
L_0x74f8f542ff00 .functor BUFT 1, C4<0000000010100111>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_9 .net/s v0x5dea5980eef0 9, 15 0, L_0x74f8f542ff00; 1 drivers
L_0x74f8f542ff48 .functor BUFT 1, C4<1111100011111110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_10 .net/s v0x5dea5980eef0 10, 15 0, L_0x74f8f542ff48; 1 drivers
L_0x74f8f542ff90 .functor BUFT 1, C4<0000000001111110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_11 .net/s v0x5dea5980eef0 11, 15 0, L_0x74f8f542ff90; 1 drivers
L_0x74f8f542ffd8 .functor BUFT 1, C4<1111111100010100>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_12 .net/s v0x5dea5980eef0 12, 15 0, L_0x74f8f542ffd8; 1 drivers
L_0x74f8f5430020 .functor BUFT 1, C4<0000000000011001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_13 .net/s v0x5dea5980eef0 13, 15 0, L_0x74f8f5430020; 1 drivers
L_0x74f8f5430068 .functor BUFT 1, C4<1111111110011110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_14 .net/s v0x5dea5980eef0 14, 15 0, L_0x74f8f5430068; 1 drivers
L_0x74f8f54300b0 .functor BUFT 1, C4<0000000000010100>, C4<0>, C4<0>, C4<0>;
v0x5dea5980eef0_15 .net/s v0x5dea5980eef0 15, 15 0, L_0x74f8f54300b0; 1 drivers
L_0x74f8f5430140 .functor BUFT 1, C4<0000000100010100>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890 .array "w_d2", 15 0;
v0x5dea5980f890_0 .net/s v0x5dea5980f890 0, 15 0, L_0x74f8f5430140; 1 drivers
L_0x74f8f5430188 .functor BUFT 1, C4<0000000100001000>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_1 .net/s v0x5dea5980f890 1, 15 0, L_0x74f8f5430188; 1 drivers
L_0x74f8f54301d0 .functor BUFT 1, C4<0000000011101110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_2 .net/s v0x5dea5980f890 2, 15 0, L_0x74f8f54301d0; 1 drivers
L_0x74f8f5430218 .functor BUFT 1, C4<0000000011111010>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_3 .net/s v0x5dea5980f890 3, 15 0, L_0x74f8f5430218; 1 drivers
L_0x74f8f5430260 .functor BUFT 1, C4<0000000011101001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_4 .net/s v0x5dea5980f890 4, 15 0, L_0x74f8f5430260; 1 drivers
L_0x74f8f54302a8 .functor BUFT 1, C4<0000000011011101>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_5 .net/s v0x5dea5980f890 5, 15 0, L_0x74f8f54302a8; 1 drivers
L_0x74f8f54302f0 .functor BUFT 1, C4<0000000011001111>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_6 .net/s v0x5dea5980f890 6, 15 0, L_0x74f8f54302f0; 1 drivers
L_0x74f8f5430338 .functor BUFT 1, C4<0000000011011001>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_7 .net/s v0x5dea5980f890 7, 15 0, L_0x74f8f5430338; 1 drivers
L_0x74f8f5430380 .functor BUFT 1, C4<0000000011101101>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_8 .net/s v0x5dea5980f890 8, 15 0, L_0x74f8f5430380; 1 drivers
L_0x74f8f54303c8 .functor BUFT 1, C4<0000000011010110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_9 .net/s v0x5dea5980f890 9, 15 0, L_0x74f8f54303c8; 1 drivers
L_0x74f8f5430410 .functor BUFT 1, C4<0000000011100111>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_10 .net/s v0x5dea5980f890 10, 15 0, L_0x74f8f5430410; 1 drivers
L_0x74f8f5430458 .functor BUFT 1, C4<0000000011110011>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_11 .net/s v0x5dea5980f890 11, 15 0, L_0x74f8f5430458; 1 drivers
L_0x74f8f54304a0 .functor BUFT 1, C4<0000000100001110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_12 .net/s v0x5dea5980f890 12, 15 0, L_0x74f8f54304a0; 1 drivers
L_0x74f8f54304e8 .functor BUFT 1, C4<0000000011111010>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_13 .net/s v0x5dea5980f890 13, 15 0, L_0x74f8f54304e8; 1 drivers
L_0x74f8f5430530 .functor BUFT 1, C4<0000000100000100>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_14 .net/s v0x5dea5980f890 14, 15 0, L_0x74f8f5430530; 1 drivers
L_0x74f8f5430578 .functor BUFT 1, C4<0000000100000110>, C4<0>, C4<0>, C4<0>;
v0x5dea5980f890_15 .net/s v0x5dea5980f890 15, 15 0, L_0x74f8f5430578; 1 drivers
L_0x74f8f542f018 .functor BUFT 1, C4<1111111111100111>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0 .array "w_e1", 8 0;
v0x5dea598102c0_0 .net/s v0x5dea598102c0 0, 15 0, L_0x74f8f542f018; 1 drivers
L_0x74f8f542f060 .functor BUFT 1, C4<0000000000010001>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_1 .net/s v0x5dea598102c0 1, 15 0, L_0x74f8f542f060; 1 drivers
L_0x74f8f542f0a8 .functor BUFT 1, C4<0000000101100110>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_2 .net/s v0x5dea598102c0 2, 15 0, L_0x74f8f542f0a8; 1 drivers
L_0x74f8f542f0f0 .functor BUFT 1, C4<0000000010010111>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_3 .net/s v0x5dea598102c0 3, 15 0, L_0x74f8f542f0f0; 1 drivers
L_0x74f8f542f138 .functor BUFT 1, C4<0000000000111000>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_4 .net/s v0x5dea598102c0 4, 15 0, L_0x74f8f542f138; 1 drivers
L_0x74f8f542f180 .functor BUFT 1, C4<0000000001001111>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_5 .net/s v0x5dea598102c0 5, 15 0, L_0x74f8f542f180; 1 drivers
L_0x74f8f542f1c8 .functor BUFT 1, C4<0000000100001100>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_6 .net/s v0x5dea598102c0 6, 15 0, L_0x74f8f542f1c8; 1 drivers
L_0x74f8f542f210 .functor BUFT 1, C4<0000000111001110>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_7 .net/s v0x5dea598102c0 7, 15 0, L_0x74f8f542f210; 1 drivers
L_0x74f8f542f258 .functor BUFT 1, C4<0000000000101101>, C4<0>, C4<0>, C4<0>;
v0x5dea598102c0_8 .net/s v0x5dea598102c0 8, 15 0, L_0x74f8f542f258; 1 drivers
L_0x74f8f542f2e8 .functor BUFT 1, C4<1111111111010111>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360 .array "w_e2", 15 0;
v0x5dea59810360_0 .net/s v0x5dea59810360 0, 15 0, L_0x74f8f542f2e8; 1 drivers
L_0x74f8f542f330 .functor BUFT 1, C4<0000000010000010>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_1 .net/s v0x5dea59810360 1, 15 0, L_0x74f8f542f330; 1 drivers
L_0x74f8f542f378 .functor BUFT 1, C4<0000000101100110>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_2 .net/s v0x5dea59810360 2, 15 0, L_0x74f8f542f378; 1 drivers
L_0x74f8f542f3c0 .functor BUFT 1, C4<0000000001001101>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_3 .net/s v0x5dea59810360 3, 15 0, L_0x74f8f542f3c0; 1 drivers
L_0x74f8f542f408 .functor BUFT 1, C4<1111111101111000>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_4 .net/s v0x5dea59810360 4, 15 0, L_0x74f8f542f408; 1 drivers
L_0x74f8f542f450 .functor BUFT 1, C4<0000000011101111>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_5 .net/s v0x5dea59810360 5, 15 0, L_0x74f8f542f450; 1 drivers
L_0x74f8f542f498 .functor BUFT 1, C4<0000000110010011>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_6 .net/s v0x5dea59810360 6, 15 0, L_0x74f8f542f498; 1 drivers
L_0x74f8f542f4e0 .functor BUFT 1, C4<0000000100101011>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_7 .net/s v0x5dea59810360 7, 15 0, L_0x74f8f542f4e0; 1 drivers
L_0x74f8f542f528 .functor BUFT 1, C4<0000000011000110>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_8 .net/s v0x5dea59810360 8, 15 0, L_0x74f8f542f528; 1 drivers
L_0x74f8f542f570 .functor BUFT 1, C4<0000000001111000>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_9 .net/s v0x5dea59810360 9, 15 0, L_0x74f8f542f570; 1 drivers
L_0x74f8f542f5b8 .functor BUFT 1, C4<0000000101110100>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_10 .net/s v0x5dea59810360 10, 15 0, L_0x74f8f542f5b8; 1 drivers
L_0x74f8f542f600 .functor BUFT 1, C4<0000000100101011>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_11 .net/s v0x5dea59810360 11, 15 0, L_0x74f8f542f600; 1 drivers
L_0x74f8f542f648 .functor BUFT 1, C4<1111111111000011>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_12 .net/s v0x5dea59810360 12, 15 0, L_0x74f8f542f648; 1 drivers
L_0x74f8f542f690 .functor BUFT 1, C4<0000000001110111>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_13 .net/s v0x5dea59810360 13, 15 0, L_0x74f8f542f690; 1 drivers
L_0x74f8f542f6d8 .functor BUFT 1, C4<0000000101011111>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_14 .net/s v0x5dea59810360 14, 15 0, L_0x74f8f542f6d8; 1 drivers
L_0x74f8f542f720 .functor BUFT 1, C4<0000000101111111>, C4<0>, C4<0>, C4<0>;
v0x5dea59810360_15 .net/s v0x5dea59810360 15, 15 0, L_0x74f8f542f720; 1 drivers
L_0x74f8f542f7b0 .functor BUFT 1, C4<1111111111101101>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490 .array "w_e3", 15 0;
v0x5dea59810490_0 .net/s v0x5dea59810490 0, 15 0, L_0x74f8f542f7b0; 1 drivers
L_0x74f8f542f7f8 .functor BUFT 1, C4<0000000000101010>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_1 .net/s v0x5dea59810490 1, 15 0, L_0x74f8f542f7f8; 1 drivers
L_0x74f8f542f840 .functor BUFT 1, C4<0000000001100010>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_2 .net/s v0x5dea59810490 2, 15 0, L_0x74f8f542f840; 1 drivers
L_0x74f8f542f888 .functor BUFT 1, C4<0000000010011110>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_3 .net/s v0x5dea59810490 3, 15 0, L_0x74f8f542f888; 1 drivers
L_0x74f8f542f8d0 .functor BUFT 1, C4<0000001000011111>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_4 .net/s v0x5dea59810490 4, 15 0, L_0x74f8f542f8d0; 1 drivers
L_0x74f8f542f918 .functor BUFT 1, C4<0000000111110110>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_5 .net/s v0x5dea59810490 5, 15 0, L_0x74f8f542f918; 1 drivers
L_0x74f8f542f960 .functor BUFT 1, C4<0000000000010110>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_6 .net/s v0x5dea59810490 6, 15 0, L_0x74f8f542f960; 1 drivers
L_0x74f8f542f9a8 .functor BUFT 1, C4<1111111101110111>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_7 .net/s v0x5dea59810490 7, 15 0, L_0x74f8f542f9a8; 1 drivers
L_0x74f8f542f9f0 .functor BUFT 1, C4<0000001000111110>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_8 .net/s v0x5dea59810490 8, 15 0, L_0x74f8f542f9f0; 1 drivers
L_0x74f8f542fa38 .functor BUFT 1, C4<0000001010101011>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_9 .net/s v0x5dea59810490 9, 15 0, L_0x74f8f542fa38; 1 drivers
L_0x74f8f542fa80 .functor BUFT 1, C4<1111111111010110>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_10 .net/s v0x5dea59810490 10, 15 0, L_0x74f8f542fa80; 1 drivers
L_0x74f8f542fac8 .functor BUFT 1, C4<0000000010010101>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_11 .net/s v0x5dea59810490 11, 15 0, L_0x74f8f542fac8; 1 drivers
L_0x74f8f542fb10 .functor BUFT 1, C4<1111111111100011>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_12 .net/s v0x5dea59810490 12, 15 0, L_0x74f8f542fb10; 1 drivers
L_0x74f8f542fb58 .functor BUFT 1, C4<0000000010011001>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_13 .net/s v0x5dea59810490 13, 15 0, L_0x74f8f542fb58; 1 drivers
L_0x74f8f542fba0 .functor BUFT 1, C4<0000000001010000>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_14 .net/s v0x5dea59810490 14, 15 0, L_0x74f8f542fba0; 1 drivers
L_0x74f8f542fbe8 .functor BUFT 1, C4<0000000011000100>, C4<0>, C4<0>, C4<0>;
v0x5dea59810490_15 .net/s v0x5dea59810490 15, 15 0, L_0x74f8f542fbe8; 1 drivers
L_0x74f8f5430608 .functor BUFT 1, C4<0000000100001100>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0 .array "w_out", 8 0;
v0x5dea598105c0_0 .net/s v0x5dea598105c0 0, 15 0, L_0x74f8f5430608; 1 drivers
L_0x74f8f5430650 .functor BUFT 1, C4<0000000100010000>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_1 .net/s v0x5dea598105c0 1, 15 0, L_0x74f8f5430650; 1 drivers
L_0x74f8f5430698 .functor BUFT 1, C4<0000000011110100>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_2 .net/s v0x5dea598105c0 2, 15 0, L_0x74f8f5430698; 1 drivers
L_0x74f8f54306e0 .functor BUFT 1, C4<0000000010010000>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_3 .net/s v0x5dea598105c0 3, 15 0, L_0x74f8f54306e0; 1 drivers
L_0x74f8f5430728 .functor BUFT 1, C4<0000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_4 .net/s v0x5dea598105c0 4, 15 0, L_0x74f8f5430728; 1 drivers
L_0x74f8f5430770 .functor BUFT 1, C4<0000000011110000>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_5 .net/s v0x5dea598105c0 5, 15 0, L_0x74f8f5430770; 1 drivers
L_0x74f8f54307b8 .functor BUFT 1, C4<0000000001100100>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_6 .net/s v0x5dea598105c0 6, 15 0, L_0x74f8f54307b8; 1 drivers
L_0x74f8f5430800 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_7 .net/s v0x5dea598105c0 7, 15 0, L_0x74f8f5430800; 1 drivers
L_0x74f8f5430848 .functor BUFT 1, C4<0000000100101010>, C4<0>, C4<0>, C4<0>;
v0x5dea598105c0_8 .net/s v0x5dea598105c0 8, 15 0, L_0x74f8f5430848; 1 drivers
L_0x5dea59830440 .reduce/nor L_0x5dea59830030;
L_0x5dea598304e0 .concat [ 2 30 0 0], v0x5dea5980bdb0_0, L_0x74f8f54309f8;
L_0x5dea598305d0 .cmp/eq 32, L_0x5dea598304e0, L_0x74f8f5430a40;
L_0x5dea59830710 .concat [ 2 30 0 0], v0x5dea5980bdb0_0, L_0x74f8f5430a88;
L_0x5dea59830850 .cmp/eq 32, L_0x5dea59830710, L_0x74f8f5430ad0;
L_0x5dea598381c0 .reduce/nor L_0x5dea59837db0;
L_0x5dea59838260 .concat [ 2 30 0 0], v0x5dea5980c090_0, L_0x74f8f5430fe0;
L_0x5dea59838350 .cmp/eq 32, L_0x5dea59838260, L_0x74f8f5431028;
L_0x5dea598384e0 .concat [ 2 30 0 0], v0x5dea5980c090_0, L_0x74f8f5431070;
L_0x5dea59838620 .cmp/eq 32, L_0x5dea598384e0, L_0x74f8f54310b8;
L_0x5dea59840390 .reduce/nor L_0x5dea5983ff80;
L_0x5dea59840430 .concat [ 2 30 0 0], v0x5dea5980c320_0, L_0x74f8f5431610;
L_0x5dea59840590 .cmp/eq 32, L_0x5dea59840430, L_0x74f8f5431658;
L_0x5dea598406d0 .concat [ 2 30 0 0], v0x5dea5980c320_0, L_0x74f8f54316a0;
L_0x5dea59840890 .cmp/eq 32, L_0x5dea598406d0, L_0x74f8f54316e8;
S_0x5dea596db4a0 .scope module, "act1" "leaky_relu_layer" 3 38, 4 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 16 "data_out";
P_0x5dea597ca380 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v0x5dea59779a10_0 .net *"_ivl_10", 9 0, L_0x5dea59824e70;  1 drivers
v0x5dea597359c0_0 .net/s *"_ivl_12", 15 0, L_0x5dea59824fb0;  1 drivers
v0x5dea59735ac0_0 .net *"_ivl_2", 12 0, L_0x5dea59824b60;  1 drivers
v0x5dea59708130_0 .net *"_ivl_6", 11 0, L_0x5dea59824ca0;  1 drivers
v0x5dea59708230_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea594ea660_0 .net/s "data_in", 15 0, v0x5dea597ab7c0_0;  alias, 1 drivers
v0x5dea59560830_0 .var/s "data_out", 15 0;
v0x5dea595609b0_0 .net/s "neg_result", 15 0, L_0x5dea59825050;  1 drivers
v0x5dea5957b940_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea5957b750_0 .net/s "val_shift_3", 15 0, L_0x5dea59824c00;  1 drivers
v0x5dea595ab360_0 .net/s "val_shift_4", 15 0, L_0x5dea59824dd0;  1 drivers
v0x5dea59582fe0_0 .net/s "val_shift_6", 15 0, L_0x5dea59824f10;  1 drivers
v0x5dea59582ea0_0 .net "valid_in", 0 0, v0x5dea597a98d0_0;  alias, 1 drivers
v0x5dea595336c0_0 .var "valid_out", 0 0;
E_0x5dea597e8c60/0 .event negedge, v0x5dea5957b940_0;
E_0x5dea597e8c60/1 .event posedge, v0x5dea59708230_0;
E_0x5dea597e8c60 .event/or E_0x5dea597e8c60/0, E_0x5dea597e8c60/1;
L_0x5dea59824b60 .part v0x5dea597ab7c0_0, 3, 13;
L_0x5dea59824c00 .extend/s 16, L_0x5dea59824b60;
L_0x5dea59824ca0 .part v0x5dea597ab7c0_0, 4, 12;
L_0x5dea59824dd0 .extend/s 16, L_0x5dea59824ca0;
L_0x5dea59824e70 .part v0x5dea597ab7c0_0, 6, 10;
L_0x5dea59824f10 .extend/s 16, L_0x5dea59824e70;
L_0x5dea59824fb0 .arith/sum 16, L_0x5dea59824c00, L_0x5dea59824dd0;
L_0x5dea59825050 .arith/sum 16, L_0x5dea59824fb0, L_0x5dea59824f10;
S_0x5dea597e14e0 .scope module, "act2" "leaky_relu_layer" 3 42, 4 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 16 "data_out";
P_0x5dea597cd1a0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v0x5dea5972fa50_0 .net *"_ivl_10", 9 0, L_0x5dea5982a1c0;  1 drivers
v0x5dea595cefe0_0 .net/s *"_ivl_12", 15 0, L_0x5dea5982a350;  1 drivers
v0x5dea595ba850_0 .net *"_ivl_2", 12 0, L_0x5dea59829eb0;  1 drivers
v0x5dea595b3820_0 .net *"_ivl_6", 11 0, L_0x5dea59829ff0;  1 drivers
v0x5dea597e80c0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea597dba30_0 .net/s "data_in", 15 0, v0x5dea597eb1c0_0;  alias, 1 drivers
v0x5dea596d5b40_0 .var/s "data_out", 15 0;
v0x5dea59785f00_0 .net/s "neg_result", 15 0, L_0x5dea5982a490;  1 drivers
v0x5dea59786000_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea597b7190_0 .net/s "val_shift_3", 15 0, L_0x5dea59829f50;  1 drivers
v0x5dea59742430_0 .net/s "val_shift_4", 15 0, L_0x5dea5982a120;  1 drivers
v0x5dea59742530_0 .net/s "val_shift_6", 15 0, L_0x5dea5982a260;  1 drivers
v0x5dea59773670_0 .net "valid_in", 0 0, v0x5dea597ebb20_0;  alias, 1 drivers
v0x5dea597bd430_0 .var "valid_out", 0 0;
L_0x5dea59829eb0 .part v0x5dea597eb1c0_0, 3, 13;
L_0x5dea59829f50 .extend/s 16, L_0x5dea59829eb0;
L_0x5dea59829ff0 .part v0x5dea597eb1c0_0, 4, 12;
L_0x5dea5982a120 .extend/s 16, L_0x5dea59829ff0;
L_0x5dea5982a1c0 .part v0x5dea597eb1c0_0, 6, 10;
L_0x5dea5982a260 .extend/s 16, L_0x5dea5982a1c0;
L_0x5dea5982a350 .arith/sum 16, L_0x5dea59829f50, L_0x5dea5982a120;
L_0x5dea5982a490 .arith/sum 16, L_0x5dea5982a350, L_0x5dea5982a260;
S_0x5dea597e27e0 .scope module, "act3" "leaky_relu_layer" 3 46, 4 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 16 "data_out";
P_0x5dea596bcd50 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v0x5dea59776e40_0 .net *"_ivl_10", 9 0, L_0x5dea5982fae0;  1 drivers
v0x5dea597ba960_0 .net/s *"_ivl_12", 15 0, L_0x5dea5982fc70;  1 drivers
v0x5dea5974eda0_0 .net *"_ivl_2", 12 0, L_0x5dea5982f7d0;  1 drivers
v0x5dea5975bd30_0 .net *"_ivl_6", 11 0, L_0x5dea5982f910;  1 drivers
v0x5dea5975d440_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea5975eb50_0 .net/s "data_in", 15 0, v0x5dea597f8450_0;  alias, 1 drivers
v0x5dea59760260_0 .var/s "data_out", 15 0;
v0x5dea59761970_0 .net/s "neg_result", 15 0, L_0x5dea5982fdb0;  1 drivers
v0x5dea59763080_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea597504b0_0 .net/s "val_shift_3", 15 0, L_0x5dea5982f870;  1 drivers
v0x5dea59751bc0_0 .net/s "val_shift_4", 15 0, L_0x5dea5982fa40;  1 drivers
v0x5dea597532d0_0 .net/s "val_shift_6", 15 0, L_0x5dea5982fb80;  1 drivers
v0x5dea597549e0_0 .net "valid_in", 0 0, v0x5dea597f8de0_0;  alias, 1 drivers
v0x5dea597560f0_0 .var "valid_out", 0 0;
L_0x5dea5982f7d0 .part v0x5dea597f8450_0, 3, 13;
L_0x5dea5982f870 .extend/s 16, L_0x5dea5982f7d0;
L_0x5dea5982f910 .part v0x5dea597f8450_0, 4, 12;
L_0x5dea5982fa40 .extend/s 16, L_0x5dea5982f910;
L_0x5dea5982fae0 .part v0x5dea597f8450_0, 6, 10;
L_0x5dea5982fb80 .extend/s 16, L_0x5dea5982fae0;
L_0x5dea5982fc70 .arith/sum 16, L_0x5dea5982f870, L_0x5dea5982fa40;
L_0x5dea5982fdb0 .arith/sum 16, L_0x5dea5982fc70, L_0x5dea5982fb80;
S_0x5dea597e38e0 .scope module, "act_d1" "leaky_relu_layer" 3 76, 4 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 16 "data_out";
P_0x5dea59754aa0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v0x5dea59758f10_0 .net *"_ivl_10", 9 0, L_0x5dea59837860;  1 drivers
v0x5dea5975a620_0 .net/s *"_ivl_12", 15 0, L_0x5dea598379f0;  1 drivers
v0x5dea5974d720_0 .net *"_ivl_2", 12 0, L_0x5dea59837550;  1 drivers
v0x5dea59754c80_0 .net *"_ivl_6", 11 0, L_0x5dea59837720;  1 drivers
v0x5dea59756390_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea59757aa0_0 .net/s "data_in", 15 0, v0x5dea596a1e10_0;  alias, 1 drivers
v0x5dea597591b0_0 .var/s "data_out", 15 0;
v0x5dea5975a8c0_0 .net/s "neg_result", 15 0, L_0x5dea59837b30;  1 drivers
v0x5dea5974f040_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea5975bfd0_0 .net/s "val_shift_3", 15 0, L_0x5dea59837680;  1 drivers
v0x5dea5975d6e0_0 .net/s "val_shift_4", 15 0, L_0x5dea598377c0;  1 drivers
v0x5dea5975edf0_0 .net/s "val_shift_6", 15 0, L_0x5dea59837900;  1 drivers
v0x5dea59760500_0 .net "valid_in", 0 0, v0x5dea597c8d80_0;  alias, 1 drivers
v0x5dea59761c10_0 .var "valid_out", 0 0;
L_0x5dea59837550 .part v0x5dea596a1e10_0, 3, 13;
L_0x5dea59837680 .extend/s 16, L_0x5dea59837550;
L_0x5dea59837720 .part v0x5dea596a1e10_0, 4, 12;
L_0x5dea598377c0 .extend/s 16, L_0x5dea59837720;
L_0x5dea59837860 .part v0x5dea596a1e10_0, 6, 10;
L_0x5dea59837900 .extend/s 16, L_0x5dea59837860;
L_0x5dea598379f0 .arith/sum 16, L_0x5dea59837680, L_0x5dea598377c0;
L_0x5dea59837b30 .arith/sum 16, L_0x5dea598379f0, L_0x5dea59837900;
S_0x5dea5977de30 .scope module, "act_d2" "leaky_relu_layer" 3 115, 4 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 16 "data_out";
P_0x5dea597605c0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
v0x5dea59750750_0 .net *"_ivl_10", 9 0, L_0x5dea5983fa30;  1 drivers
v0x5dea59751e60_0 .net/s *"_ivl_12", 15 0, L_0x5dea5983fbc0;  1 drivers
v0x5dea59753570_0 .net *"_ivl_2", 12 0, L_0x5dea5983f6d0;  1 drivers
v0x5dea59792870_0 .net *"_ivl_6", 11 0, L_0x5dea5983f8a0;  1 drivers
v0x5dea5979f800_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea597a0f10_0 .net/s "data_in", 15 0, v0x5dea597b8a00_0;  alias, 1 drivers
v0x5dea597a2620_0 .var/s "data_out", 15 0;
v0x5dea597a3d30_0 .net/s "neg_result", 15 0, L_0x5dea5983fd00;  1 drivers
v0x5dea597a5440_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea59793f80_0 .net/s "val_shift_3", 15 0, L_0x5dea5983f800;  1 drivers
v0x5dea59795690_0 .net/s "val_shift_4", 15 0, L_0x5dea5983f940;  1 drivers
v0x5dea59796da0_0 .net/s "val_shift_6", 15 0, L_0x5dea5983fad0;  1 drivers
v0x5dea597984b0_0 .net "valid_in", 0 0, v0x5dea597761b0_0;  alias, 1 drivers
v0x5dea59799bc0_0 .var "valid_out", 0 0;
L_0x5dea5983f6d0 .part v0x5dea597b8a00_0, 3, 13;
L_0x5dea5983f800 .extend/s 16, L_0x5dea5983f6d0;
L_0x5dea5983f8a0 .part v0x5dea597b8a00_0, 4, 12;
L_0x5dea5983f940 .extend/s 16, L_0x5dea5983f8a0;
L_0x5dea5983fa30 .part v0x5dea597b8a00_0, 6, 10;
L_0x5dea5983fad0 .extend/s 16, L_0x5dea5983fa30;
L_0x5dea5983fbc0 .arith/sum 16, L_0x5dea5983f800, L_0x5dea5983f940;
L_0x5dea5983fd00 .arith/sum 16, L_0x5dea5983fbc0, L_0x5dea5983fad0;
S_0x5dea59739ff0 .scope module, "act_final" "activation_tanh" 3 153, 5 6 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 16 "data_out";
P_0x5dea597d5880 .param/l "DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x5dea597d58c0 .param/str "LUT_FILE" 0 5 8, "rtl/memory/tanh_lut.mem";
P_0x5dea597d5900 .param/l "MAX_IN" 1 5 27, +C4<0001000000000000>;
P_0x5dea597d5940 .param/l "MIN_IN" 1 5 28, +C4<1111000000000000>;
P_0x5dea597d5980 .param/l "NEG_ONE" 1 5 22, +C4<1111110000000000>;
P_0x5dea597d59c0 .param/l "ONE_VAL" 1 5 21, +C4<0000010000000000>;
v0x5dea5979c9e0_0 .net/s *"_ivl_0", 16 0, L_0x5dea59843760;  1 drivers
L_0x74f8f5431730 .functor BUFT 1, C4<11111000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5979e0f0_0 .net/2s *"_ivl_2", 16 0, L_0x74f8f5431730;  1 drivers
v0x5dea597911f0_0 .net "addr", 9 0, L_0x5dea598438f0;  1 drivers
v0x5dea59798750_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea59799e60_0 .net/s "data_in", 15 0, v0x5dea59800cb0_0;  alias, 1 drivers
v0x5dea5979b570_0 .var/s "data_out", 15 0;
v0x5dea5979cc80 .array "lut_mem", 1023 0, 15 0;
v0x5dea5979e390_0 .net/s "offset_calc", 16 0, L_0x5dea59843800;  1 drivers
v0x5dea59792b10_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea5979faa0_0 .net "valid_in", 0 0, v0x5dea59801400_0;  alias, 1 drivers
v0x5dea597a11b0_0 .var "valid_out", 0 0;
L_0x5dea59843760 .extend/s 17, v0x5dea59800cb0_0;
L_0x5dea59843800 .arith/sub 17, L_0x5dea59843760, L_0x74f8f5431730;
L_0x5dea598438f0 .part L_0x5dea59843800, 3, 10;
S_0x5dea597271a0 .scope module, "bridge_fifo1" "fifo" 3 53, 6 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 16 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x5dea597a28c0 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
P_0x5dea597a2900 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
v0x5dea597a56e0_0 .net *"_ivl_0", 31 0, L_0x5dea5982ff40;  1 drivers
L_0x74f8f5430968 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea597a6df0_0 .net *"_ivl_11", 20 0, L_0x74f8f5430968;  1 drivers
L_0x74f8f54309b0 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea59794220_0 .net/2u *"_ivl_12", 31 0, L_0x74f8f54309b0;  1 drivers
L_0x74f8f54308d8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea59795930_0 .net *"_ivl_3", 20 0, L_0x74f8f54308d8;  1 drivers
L_0x74f8f5430920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea59797040_0 .net/2u *"_ivl_4", 31 0, L_0x74f8f5430920;  1 drivers
v0x5dea596c1280_0 .net *"_ivl_8", 31 0, L_0x5dea598301c0;  1 drivers
v0x5dea596c2990_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea596c40a0_0 .var "count", 10 0;
v0x5dea596c57b0_0 .net "empty", 0 0, L_0x5dea59830030;  alias, 1 drivers
v0x5dea596c6ec0_0 .net "full", 0 0, L_0x5dea59830300;  1 drivers
v0x5dea596c85d0 .array "mem", 1023 0, 15 0;
v0x5dea596c9ce0_0 .var "rd_data", 15 0;
v0x5dea596cb3f0_0 .net "rd_en", 0 0, L_0x5dea597de300;  alias, 1 drivers
v0x5dea596bfce0_0 .var "rd_ptr", 9 0;
v0x5dea596c7160_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea596c8870_0 .net "wr_data", 15 0, v0x5dea59760260_0;  alias, 1 drivers
v0x5dea596c9f80_0 .net "wr_en", 0 0, v0x5dea597560f0_0;  alias, 1 drivers
v0x5dea596c1520_0 .var "wr_ptr", 9 0;
L_0x5dea5982ff40 .concat [ 11 21 0 0], v0x5dea596c40a0_0, L_0x74f8f54308d8;
L_0x5dea59830030 .cmp/eq 32, L_0x5dea5982ff40, L_0x74f8f5430920;
L_0x5dea598301c0 .concat [ 11 21 0 0], v0x5dea596c40a0_0, L_0x74f8f5430968;
L_0x5dea59830300 .cmp/eq 32, L_0x5dea598301c0, L_0x74f8f54309b0;
S_0x5dea596f96d0 .scope module, "bridge_fifo2" "fifo" 3 82, 6 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 16 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x5dea597a3fd0 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
P_0x5dea597a4010 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
v0x5dea596c5a50_0 .net *"_ivl_0", 31 0, L_0x5dea59837cc0;  1 drivers
L_0x74f8f5430f50 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596dd840_0 .net *"_ivl_11", 20 0, L_0x74f8f5430f50;  1 drivers
L_0x74f8f5430f98 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596ea7d0_0 .net/2u *"_ivl_12", 31 0, L_0x74f8f5430f98;  1 drivers
L_0x74f8f5430ec0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596ebee0_0 .net *"_ivl_3", 20 0, L_0x74f8f5430ec0;  1 drivers
L_0x74f8f5430f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596ed5f0_0 .net/2u *"_ivl_4", 31 0, L_0x74f8f5430f08;  1 drivers
v0x5dea596eed00_0 .net *"_ivl_8", 31 0, L_0x5dea59837f40;  1 drivers
v0x5dea596f01d0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea596f18e0_0 .var "count", 10 0;
v0x5dea596def50_0 .net "empty", 0 0, L_0x5dea59837db0;  alias, 1 drivers
v0x5dea596e0660_0 .net "full", 0 0, L_0x5dea59838080;  1 drivers
v0x5dea596e1d70 .array "mem", 1023 0, 15 0;
v0x5dea596e3480_0 .var "rd_data", 15 0;
v0x5dea596e4b90_0 .net "rd_en", 0 0, L_0x5dea59838800;  alias, 1 drivers
v0x5dea596e62a0_0 .var "rd_ptr", 9 0;
v0x5dea596e79b0_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea596e90c0_0 .net "wr_data", 15 0, v0x5dea597591b0_0;  alias, 1 drivers
v0x5dea596dc1c0_0 .net "wr_en", 0 0, v0x5dea59761c10_0;  alias, 1 drivers
v0x5dea596e4e30_0 .var "wr_ptr", 9 0;
L_0x5dea59837cc0 .concat [ 11 21 0 0], v0x5dea596f18e0_0, L_0x74f8f5430ec0;
L_0x5dea59837db0 .cmp/eq 32, L_0x5dea59837cc0, L_0x74f8f5430f08;
L_0x5dea59837f40 .concat [ 11 21 0 0], v0x5dea596f18e0_0, L_0x74f8f5430f50;
L_0x5dea59838080 .cmp/eq 32, L_0x5dea59837f40, L_0x74f8f5430f98;
S_0x5dea596cf930 .scope module, "bridge_fifo3" "fifo" 3 128, 6 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 16 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 16 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x5dea596e6540 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
P_0x5dea596e6580 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000010000000000>;
v0x5dea596ddae0_0 .net *"_ivl_0", 31 0, L_0x5dea5983fe90;  1 drivers
L_0x74f8f5431580 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596eaa70_0 .net *"_ivl_11", 20 0, L_0x74f8f5431580;  1 drivers
L_0x74f8f54315c8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596ec180_0 .net/2u *"_ivl_12", 31 0, L_0x74f8f54315c8;  1 drivers
L_0x74f8f54314f0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596ed890_0 .net *"_ivl_3", 20 0, L_0x74f8f54314f0;  1 drivers
L_0x74f8f5431538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596f0470_0 .net/2u *"_ivl_4", 31 0, L_0x74f8f5431538;  1 drivers
v0x5dea596f1b80_0 .net *"_ivl_8", 31 0, L_0x5dea59840110;  1 drivers
v0x5dea596df1f0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea596e2010_0 .var "count", 10 0;
v0x5dea5970b0d0_0 .net "empty", 0 0, L_0x5dea5983ff80;  alias, 1 drivers
v0x5dea59718060_0 .net "full", 0 0, L_0x5dea59840250;  1 drivers
v0x5dea59719770 .array "mem", 1023 0, 15 0;
v0x5dea5971ae80_0 .var "rd_data", 15 0;
v0x5dea5971c590_0 .net "rd_en", 0 0, L_0x5dea5983f100;  alias, 1 drivers
v0x5dea5971dca0_0 .var "rd_ptr", 9 0;
v0x5dea5971f3b0_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea5970def0_0 .net "wr_data", 15 0, v0x5dea597a2620_0;  alias, 1 drivers
v0x5dea5970f600_0 .net "wr_en", 0 0, v0x5dea59799bc0_0;  alias, 1 drivers
v0x5dea59712420_0 .var "wr_ptr", 9 0;
L_0x5dea5983fe90 .concat [ 11 21 0 0], v0x5dea596e2010_0, L_0x74f8f54314f0;
L_0x5dea5983ff80 .cmp/eq 32, L_0x5dea5983fe90, L_0x74f8f5431538;
L_0x5dea59840110 .concat [ 11 21 0 0], v0x5dea596e2010_0, L_0x74f8f5431580;
L_0x5dea59840250 .cmp/eq 32, L_0x5dea59840110, L_0x74f8f54315c8;
S_0x5dea597ae940 .scope module, "dec1" "trans_conv2d_padded_layer" 3 72, 7 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 16 "w0";
    .port_info 6 /INPUT 16 "w1";
    .port_info 7 /INPUT 16 "w2";
    .port_info 8 /INPUT 16 "w3";
    .port_info 9 /INPUT 16 "w4";
    .port_info 10 /INPUT 16 "w5";
    .port_info 11 /INPUT 16 "w6";
    .port_info 12 /INPUT 16 "w7";
    .port_info 13 /INPUT 16 "w8";
    .port_info 14 /INPUT 16 "w9";
    .port_info 15 /INPUT 16 "w10";
    .port_info 16 /INPUT 16 "w11";
    .port_info 17 /INPUT 16 "w12";
    .port_info 18 /INPUT 16 "w13";
    .port_info 19 /INPUT 16 "w14";
    .port_info 20 /INPUT 16 "w15";
    .port_info 21 /INPUT 16 "bias";
    .port_info 22 /OUTPUT 1 "valid_out";
    .port_info 23 /OUTPUT 16 "data_out";
P_0x5dea594ebc40 .param/l "CONV_IN_WIDTH" 1 7 53, +C4<000000000000000000000000000000000000000000000000000000000000010001>;
P_0x5dea594ebc80 .param/l "DATA_WIDTH" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x5dea594ebcc0 .param/l "IN_WIDTH" 0 7 2, +C4<00000000000000000000000000000110>;
P_0x5dea594ebd00 .param/l "PAD_BOTTOM" 0 7 5, +C4<00000000000000000000000000000011>;
P_0x5dea594ebd40 .param/l "PAD_LEFT" 0 7 6, +C4<00000000000000000000000000000010>;
P_0x5dea594ebd80 .param/l "PAD_RIGHT" 0 7 7, +C4<00000000000000000000000000000011>;
P_0x5dea594ebdc0 .param/l "PAD_TOP" 0 7 4, +C4<00000000000000000000000000000010>;
v0x5dea59760780_0 .net/s "bias", 15 0, L_0x74f8f54300f8;  alias, 1 drivers
v0x5dea5975f070_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea5975f110_0 .net/s "data_in", 15 0, v0x5dea5980bae0_0;  1 drivers
v0x5dea5975d960_0 .net/s "data_out", 15 0, v0x5dea596a1e10_0;  alias, 1 drivers
v0x5dea5975c250_0 .net/s "pad_data", 15 0, v0x5dea596cb910_0;  1 drivers
L_0x74f8f5430e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dea5975ab40_0 .net "pad_ready", 0 0, L_0x74f8f5430e78;  1 drivers
v0x5dea5975abe0_0 .net "pad_valid", 0 0, v0x5dea597a5960_0;  1 drivers
v0x5dea59759430_0 .net "ready_out", 0 0, L_0x5dea597346f0;  alias, 1 drivers
v0x5dea597594d0_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea59757d20_0 .net/s "up_data", 15 0, v0x5dea597537f0_0;  1 drivers
v0x5dea59757dc0_0 .net "up_ready", 0 0, L_0x5dea59832140;  1 drivers
v0x5dea59756610_0 .net "up_valid", 0 0, v0x5dea59761e90_0;  1 drivers
v0x5dea59754f00_0 .net "valid_in", 0 0, v0x5dea5980be90_0;  1 drivers
v0x5dea59754fa0_0 .net "valid_out", 0 0, v0x5dea597c8d80_0;  alias, 1 drivers
v0x5dea5974dbb0_0 .net/s "w0", 15 0, L_0x74f8f542fc78;  alias, 1 drivers
v0x5dea596bb480_0 .net/s "w1", 15 0, L_0x74f8f542fcc0;  alias, 1 drivers
v0x5dea596bb520_0 .net/s "w10", 15 0, L_0x74f8f542ff48;  alias, 1 drivers
v0x5dea596bac80_0 .net/s "w11", 15 0, L_0x74f8f542ff90;  alias, 1 drivers
v0x5dea596ba880_0 .net/s "w12", 15 0, L_0x74f8f542ffd8;  alias, 1 drivers
v0x5dea596ba940_0 .net/s "w13", 15 0, L_0x74f8f5430020;  alias, 1 drivers
v0x5dea596bc880_0 .net/s "w14", 15 0, L_0x74f8f5430068;  alias, 1 drivers
v0x5dea596bc480_0 .net/s "w15", 15 0, L_0x74f8f54300b0;  alias, 1 drivers
v0x5dea596bc080_0 .net/s "w2", 15 0, L_0x74f8f542fd08;  alias, 1 drivers
v0x5dea596bc140_0 .net/s "w3", 15 0, L_0x74f8f542fd50;  alias, 1 drivers
v0x5dea596bbc80_0 .net/s "w4", 15 0, L_0x74f8f542fd98;  alias, 1 drivers
v0x5dea596bb880_0 .net/s "w5", 15 0, L_0x74f8f542fde0;  alias, 1 drivers
v0x5dea596bb940_0 .net/s "w6", 15 0, L_0x74f8f542fe28;  alias, 1 drivers
v0x5dea596a56a0_0 .net/s "w7", 15 0, L_0x74f8f542fe70;  alias, 1 drivers
v0x5dea596a52a0_0 .net/s "w8", 15 0, L_0x74f8f542feb8;  alias, 1 drivers
v0x5dea596a5360_0 .net/s "w9", 15 0, L_0x74f8f542ff00;  alias, 1 drivers
S_0x5dea5976ae70 .scope module, "conv_inst" "conv2d_4x4_layer" 7 59, 8 1 0, S_0x5dea597ae940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 16 "w0";
    .port_info 5 /INPUT 16 "w1";
    .port_info 6 /INPUT 16 "w2";
    .port_info 7 /INPUT 16 "w3";
    .port_info 8 /INPUT 16 "w4";
    .port_info 9 /INPUT 16 "w5";
    .port_info 10 /INPUT 16 "w6";
    .port_info 11 /INPUT 16 "w7";
    .port_info 12 /INPUT 16 "w8";
    .port_info 13 /INPUT 16 "w9";
    .port_info 14 /INPUT 16 "w10";
    .port_info 15 /INPUT 16 "w11";
    .port_info 16 /INPUT 16 "w12";
    .port_info 17 /INPUT 16 "w13";
    .port_info 18 /INPUT 16 "w14";
    .port_info 19 /INPUT 16 "w15";
    .port_info 20 /INPUT 16 "bias";
    .port_info 21 /OUTPUT 1 "valid_out";
    .port_info 22 /OUTPUT 16 "data_out";
P_0x5dea595371e0 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x5dea59537220 .param/l "IMG_WIDTH" 0 8 2, +C4<000000000000000000000000000000000000000000000000000000000000010001>;
v0x5dea596a98b0_0 .net/s *"_ivl_34", 15 0, L_0x5dea598363c0;  1 drivers
v0x5dea596a95a0_0 .net/s *"_ivl_37", 15 0, L_0x5dea598364d0;  1 drivers
v0x5dea596a92b0_0 .net/s *"_ivl_40", 15 0, L_0x5dea598365c0;  1 drivers
v0x5dea596a8cc0_0 .net/s *"_ivl_43", 15 0, L_0x5dea598366b0;  1 drivers
v0x5dea596a44f0_0 .net/s *"_ivl_46", 15 0, L_0x5dea598367a0;  1 drivers
v0x5dea596a4200_0 .net/s *"_ivl_49", 15 0, L_0x5dea59836890;  1 drivers
v0x5dea596a3f10_0 .net/s *"_ivl_52", 15 0, L_0x5dea59836980;  1 drivers
v0x5dea596a3c20_0 .net/s *"_ivl_55", 15 0, L_0x5dea59836a70;  1 drivers
v0x5dea596a3930_0 .net/s *"_ivl_58", 15 0, L_0x5dea59836bb0;  1 drivers
v0x5dea5969be90_0 .net/s *"_ivl_61", 15 0, L_0x5dea59836ca0;  1 drivers
v0x5dea596a3640_0 .net/s *"_ivl_64", 15 0, L_0x5dea59836df0;  1 drivers
v0x5dea596a3350_0 .net/s *"_ivl_67", 15 0, L_0x5dea59836e90;  1 drivers
v0x5dea596a3060_0 .net/s *"_ivl_70", 15 0, L_0x5dea59836ff0;  1 drivers
v0x5dea596a2ce0_0 .net/s *"_ivl_73", 15 0, L_0x5dea598370e0;  1 drivers
v0x5dea596a29f0_0 .net/s *"_ivl_76", 15 0, L_0x5dea59837250;  1 drivers
v0x5dea596a2700_0 .net/s "bias", 15 0, L_0x74f8f54300f8;  alias, 1 drivers
v0x5dea596a2410_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea596a24b0_0 .net/s "data_in", 15 0, v0x5dea596cb910_0;  alias, 1 drivers
v0x5dea596a1e10_0 .var/s "data_out", 15 0;
v0x5dea596a1eb0_0 .var/i "i", 31 0;
v0x5dea5969b9c0 .array/s "line_buff_0", 16 0, 15 0;
v0x5dea5969ba60 .array/s "line_buff_1", 16 0, 15 0;
v0x5dea597cbb00 .array/s "line_buff_2", 16 0, 15 0;
v0x5dea597cbba0 .array "p", 15 0;
v0x5dea597cbba0_0 .net/s v0x5dea597cbba0 0, 15 0, L_0x5dea59832590; 1 drivers
v0x5dea597cbba0_1 .net/s v0x5dea597cbba0 1, 15 0, L_0x5dea598329a0; 1 drivers
v0x5dea597cbba0_2 .net/s v0x5dea597cbba0 2, 15 0, L_0x5dea59832db0; 1 drivers
v0x5dea597cbba0_3 .net/s v0x5dea597cbba0 3, 15 0, L_0x5dea598331c0; 1 drivers
v0x5dea597cbba0_4 .net/s v0x5dea597cbba0 4, 15 0, L_0x5dea598335d0; 1 drivers
v0x5dea597cbba0_5 .net/s v0x5dea597cbba0 5, 15 0, L_0x5dea598339e0; 1 drivers
v0x5dea597cbba0_6 .net/s v0x5dea597cbba0 6, 15 0, L_0x5dea59833df0; 1 drivers
v0x5dea597cbba0_7 .net/s v0x5dea597cbba0 7, 15 0, L_0x5dea59834200; 1 drivers
v0x5dea597cbba0_8 .net/s v0x5dea597cbba0 8, 15 0, L_0x5dea59834610; 1 drivers
v0x5dea597cbba0_9 .net/s v0x5dea597cbba0 9, 15 0, L_0x5dea59834a20; 1 drivers
v0x5dea597cbba0_10 .net/s v0x5dea597cbba0 10, 15 0, L_0x5dea59834e30; 1 drivers
v0x5dea597cbba0_11 .net/s v0x5dea597cbba0 11, 15 0, L_0x5dea59835240; 1 drivers
v0x5dea597cbba0_12 .net/s v0x5dea597cbba0 12, 15 0, L_0x5dea59835650; 1 drivers
v0x5dea597cbba0_13 .net/s v0x5dea597cbba0 13, 15 0, L_0x5dea59835a60; 1 drivers
v0x5dea597cbba0_14 .net/s v0x5dea597cbba0 14, 15 0, L_0x5dea59835e70; 1 drivers
v0x5dea597cbba0_15 .net/s v0x5dea597cbba0 15, 15 0, L_0x5dea59836280; 1 drivers
v0x5dea597ca3f0_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea597ca490_0 .net/s "sum", 15 0, L_0x5dea59837340;  1 drivers
v0x5dea597c8ce0_0 .net "valid_in", 0 0, v0x5dea597a5960_0;  alias, 1 drivers
v0x5dea597c8d80_0 .var "valid_out", 0 0;
v0x5dea597c75d0_0 .var "valid_req", 0 0;
v0x5dea597c7670_0 .net/s "w0", 15 0, L_0x74f8f542fc78;  alias, 1 drivers
v0x5dea597d1740_0 .net/s "w1", 15 0, L_0x74f8f542fcc0;  alias, 1 drivers
v0x5dea597d0030_0 .net/s "w10", 15 0, L_0x74f8f542ff48;  alias, 1 drivers
v0x5dea597ce920_0 .net/s "w11", 15 0, L_0x74f8f542ff90;  alias, 1 drivers
v0x5dea597ce9c0_0 .net/s "w12", 15 0, L_0x74f8f542ffd8;  alias, 1 drivers
v0x5dea597cd210_0 .net/s "w13", 15 0, L_0x74f8f5430020;  alias, 1 drivers
v0x5dea597c5ec0_0 .net/s "w14", 15 0, L_0x74f8f5430068;  alias, 1 drivers
v0x5dea5970fb20_0 .net/s "w15", 15 0, L_0x74f8f54300b0;  alias, 1 drivers
v0x5dea5970e410_0 .net/s "w2", 15 0, L_0x74f8f542fd08;  alias, 1 drivers
v0x5dea5970cd00_0 .net/s "w3", 15 0, L_0x74f8f542fd50;  alias, 1 drivers
v0x5dea5971f8d0_0 .net/s "w4", 15 0, L_0x74f8f542fd98;  alias, 1 drivers
v0x5dea5970b5f0_0 .net/s "w5", 15 0, L_0x74f8f542fde0;  alias, 1 drivers
v0x5dea5971e1c0_0 .net/s "w6", 15 0, L_0x74f8f542fe28;  alias, 1 drivers
v0x5dea5971cab0_0 .net/s "w7", 15 0, L_0x74f8f542fe70;  alias, 1 drivers
v0x5dea5971b3a0_0 .net/s "w8", 15 0, L_0x74f8f542feb8;  alias, 1 drivers
v0x5dea59719c90_0 .net/s "w9", 15 0, L_0x74f8f542ff00;  alias, 1 drivers
v0x5dea59718580 .array/s "win", 15 0, 15 0;
v0x5dea59716e70_0 .var "x_cnt", 9 0;
v0x5dea59716f10_0 .var "y_cnt", 9 0;
L_0x5dea598363c0 .arith/sum 16, L_0x5dea59832590, L_0x5dea598329a0;
L_0x5dea598364d0 .arith/sum 16, L_0x5dea598363c0, L_0x5dea59832db0;
L_0x5dea598365c0 .arith/sum 16, L_0x5dea598364d0, L_0x5dea598331c0;
L_0x5dea598366b0 .arith/sum 16, L_0x5dea598365c0, L_0x5dea598335d0;
L_0x5dea598367a0 .arith/sum 16, L_0x5dea598366b0, L_0x5dea598339e0;
L_0x5dea59836890 .arith/sum 16, L_0x5dea598367a0, L_0x5dea59833df0;
L_0x5dea59836980 .arith/sum 16, L_0x5dea59836890, L_0x5dea59834200;
L_0x5dea59836a70 .arith/sum 16, L_0x5dea59836980, L_0x5dea59834610;
L_0x5dea59836bb0 .arith/sum 16, L_0x5dea59836a70, L_0x5dea59834a20;
L_0x5dea59836ca0 .arith/sum 16, L_0x5dea59836bb0, L_0x5dea59834e30;
L_0x5dea59836df0 .arith/sum 16, L_0x5dea59836ca0, L_0x5dea59835240;
L_0x5dea59836e90 .arith/sum 16, L_0x5dea59836df0, L_0x5dea59835650;
L_0x5dea59836ff0 .arith/sum 16, L_0x5dea59836e90, L_0x5dea59835a60;
L_0x5dea598370e0 .arith/sum 16, L_0x5dea59836ff0, L_0x5dea59835e70;
L_0x5dea59837250 .arith/sum 16, L_0x5dea598370e0, L_0x5dea59836280;
L_0x5dea59837340 .arith/sum 16, L_0x5dea59837250, L_0x74f8f54300f8;
S_0x5dea597de070 .scope module, "m0" "qmult" 8 38, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597a6b50 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597a6b90 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59709a50_0 .net/s *"_ivl_0", 31 0, L_0x5dea598322c0;  1 drivers
v0x5dea59710fb0_0 .net/s *"_ivl_2", 31 0, L_0x5dea598323b0;  1 drivers
v0x5dea59718580_15 .array/port v0x5dea59718580, 15;
v0x5dea597126c0_0 .net/s "a", 15 0, v0x5dea59718580_15;  1 drivers
v0x5dea59713dd0_0 .net/s "b", 15 0, L_0x74f8f542fc78;  alias, 1 drivers
v0x5dea597154e0_0 .net/s "out", 15 0, L_0x5dea59832590;  alias, 1 drivers
v0x5dea59716bf0_0 .net/s "temp", 31 0, L_0x5dea59832450;  1 drivers
L_0x5dea598322c0 .extend/s 32, v0x5dea59718580_15;
L_0x5dea598323b0 .extend/s 32, L_0x74f8f542fc78;
L_0x5dea59832450 .arith/mult 32, L_0x5dea598322c0, L_0x5dea598323b0;
L_0x5dea59832590 .part L_0x5dea59832450, 10, 16;
S_0x5dea596bcff0 .scope module, "m1" "qmult" 8 39, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596e7c50 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596e7c90 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59718300_0 .net/s *"_ivl_0", 31 0, L_0x5dea598326d0;  1 drivers
v0x5dea59719a10_0 .net/s *"_ivl_2", 31 0, L_0x5dea598327c0;  1 drivers
v0x5dea59718580_14 .array/port v0x5dea59718580, 14;
v0x5dea5971b120_0 .net/s "a", 15 0, v0x5dea59718580_14;  1 drivers
v0x5dea5971c830_0 .net/s "b", 15 0, L_0x74f8f542fcc0;  alias, 1 drivers
v0x5dea5971df40_0 .net/s "out", 15 0, L_0x5dea598329a0;  alias, 1 drivers
v0x5dea5971f650_0 .net/s "temp", 31 0, L_0x5dea59832860;  1 drivers
L_0x5dea598326d0 .extend/s 32, v0x5dea59718580_14;
L_0x5dea598327c0 .extend/s 32, L_0x74f8f542fcc0;
L_0x5dea59832860 .arith/mult 32, L_0x5dea598326d0, L_0x5dea598327c0;
L_0x5dea598329a0 .part L_0x5dea59832860, 10, 16;
S_0x5dea5969bbb0 .scope module, "m10" "qmult" 8 50, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5970b370 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5970b3b0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5970e190_0 .net/s *"_ivl_0", 31 0, L_0x5dea59834b60;  1 drivers
v0x5dea5970f8a0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59834c50;  1 drivers
v0x5dea59718580_5 .array/port v0x5dea59718580, 5;
v0x5dea597c70b0_0 .net/s "a", 15 0, v0x5dea59718580_5;  1 drivers
v0x5dea597c87c0_0 .net/s "b", 15 0, L_0x74f8f542ff48;  alias, 1 drivers
v0x5dea597c9ed0_0 .net/s "out", 15 0, L_0x5dea59834e30;  alias, 1 drivers
v0x5dea597cb5e0_0 .net/s "temp", 31 0, L_0x5dea59834cf0;  1 drivers
L_0x5dea59834b60 .extend/s 32, v0x5dea59718580_5;
L_0x5dea59834c50 .extend/s 32, L_0x74f8f542ff48;
L_0x5dea59834cf0 .arith/mult 32, L_0x5dea59834b60, L_0x5dea59834c50;
L_0x5dea59834e30 .part L_0x5dea59834cf0, 10, 16;
S_0x5dea597c4130 .scope module, "m11" "qmult" 8 51, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5970ca80 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5970cac0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597ce400_0 .net/s *"_ivl_0", 31 0, L_0x5dea59834f70;  1 drivers
v0x5dea597cfb10_0 .net/s *"_ivl_2", 31 0, L_0x5dea59835060;  1 drivers
v0x5dea59718580_4 .array/port v0x5dea59718580, 4;
v0x5dea597d1220_0 .net/s "a", 15 0, v0x5dea59718580_4;  1 drivers
v0x5dea597c5b10_0 .net/s "b", 15 0, L_0x74f8f542ff90;  alias, 1 drivers
v0x5dea597ccf90_0 .net/s "out", 15 0, L_0x5dea59835240;  alias, 1 drivers
v0x5dea597ce6a0_0 .net/s "temp", 31 0, L_0x5dea59835100;  1 drivers
L_0x5dea59834f70 .extend/s 32, v0x5dea59718580_4;
L_0x5dea59835060 .extend/s 32, L_0x74f8f542ff90;
L_0x5dea59835100 .arith/mult 32, L_0x5dea59834f70, L_0x5dea59835060;
L_0x5dea59835240 .part L_0x5dea59835100, 10, 16;
S_0x5dea59780650 .scope module, "m12" "qmult" 8 53, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597cccf0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597ccd30 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597d14c0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59835380;  1 drivers
v0x5dea597c7350_0 .net/s *"_ivl_2", 31 0, L_0x5dea59835470;  1 drivers
v0x5dea59718580_3 .array/port v0x5dea59718580, 3;
v0x5dea597c8a60_0 .net/s "a", 15 0, v0x5dea59718580_3;  1 drivers
v0x5dea597ca170_0 .net/s "b", 15 0, L_0x74f8f542ffd8;  alias, 1 drivers
v0x5dea597cb880_0 .net/s "out", 15 0, L_0x5dea59835650;  alias, 1 drivers
v0x5dea596abba0_0 .net/s "temp", 31 0, L_0x5dea59835510;  1 drivers
L_0x5dea59835380 .extend/s 32, v0x5dea59718580_3;
L_0x5dea59835470 .extend/s 32, L_0x74f8f542ffd8;
L_0x5dea59835510 .arith/mult 32, L_0x5dea59835380, L_0x5dea59835470;
L_0x5dea59835650 .part L_0x5dea59835510, 10, 16;
S_0x5dea5973cb80 .scope module, "m13" "qmult" 8 54, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597cfdb0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597cfdf0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5969d140_0 .net/s *"_ivl_0", 31 0, L_0x5dea59835790;  1 drivers
v0x5dea596a4700_0 .net/s *"_ivl_2", 31 0, L_0x5dea59835880;  1 drivers
v0x5dea59718580_2 .array/port v0x5dea59718580, 2;
v0x5dea596ba4e0_0 .net/s "a", 15 0, v0x5dea59718580_2;  1 drivers
v0x5dea597051d0_0 .net/s "b", 15 0, L_0x74f8f5430020;  alias, 1 drivers
v0x5dea59732a60_0 .net/s "out", 15 0, L_0x5dea59835a60;  alias, 1 drivers
v0x5dea59771410_0 .net/s "temp", 31 0, L_0x5dea59835920;  1 drivers
L_0x5dea59835790 .extend/s 32, v0x5dea59718580_2;
L_0x5dea59835880 .extend/s 32, L_0x74f8f5430020;
L_0x5dea59835920 .arith/mult 32, L_0x5dea59835790, L_0x5dea59835880;
L_0x5dea59835a60 .part L_0x5dea59835920, 10, 16;
S_0x5dea59782700 .scope module, "m14" "qmult" 8 55, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b3040 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b3080 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59776a70_0 .net/s *"_ivl_0", 31 0, L_0x5dea59835ba0;  1 drivers
v0x5dea597b4f20_0 .net/s *"_ivl_2", 31 0, L_0x5dea59835c90;  1 drivers
v0x5dea59718580_1 .array/port v0x5dea59718580, 1;
v0x5dea597b0f60_0 .net/s "a", 15 0, v0x5dea59718580_1;  1 drivers
v0x5dea597ba590_0 .net/s "b", 15 0, L_0x74f8f5430068;  alias, 1 drivers
v0x5dea597bd830_0 .net/s "out", 15 0, L_0x5dea59835e70;  alias, 1 drivers
v0x5dea597dd800_0 .net/s "temp", 31 0, L_0x5dea59835d30;  1 drivers
L_0x5dea59835ba0 .extend/s 32, v0x5dea59718580_1;
L_0x5dea59835c90 .extend/s 32, L_0x74f8f5430068;
L_0x5dea59835d30 .arith/mult 32, L_0x5dea59835ba0, L_0x5dea59835c90;
L_0x5dea59835e70 .part L_0x5dea59835d30, 10, 16;
S_0x5dea5978c570 .scope module, "m15" "qmult" 8 56, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5976d490 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5976d4d0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59713b30_0 .net/s *"_ivl_0", 31 0, L_0x5dea59835fb0;  1 drivers
v0x5dea59716950_0 .net/s *"_ivl_2", 31 0, L_0x5dea598360a0;  1 drivers
v0x5dea59718580_0 .array/port v0x5dea59718580, 0;
v0x5dea597e0070_0 .net/s "a", 15 0, v0x5dea59718580_0;  1 drivers
v0x5dea5974c2b0_0 .net/s "b", 15 0, L_0x74f8f54300b0;  alias, 1 drivers
v0x5dea5978fd80_0 .net/s "out", 15 0, L_0x5dea59836280;  alias, 1 drivers
v0x5dea59701d70_0 .net/s "temp", 31 0, L_0x5dea59836140;  1 drivers
L_0x5dea59835fb0 .extend/s 32, v0x5dea59718580_0;
L_0x5dea598360a0 .extend/s 32, L_0x74f8f54300b0;
L_0x5dea59836140 .arith/mult 32, L_0x5dea59835fb0, L_0x5dea598360a0;
L_0x5dea59836280 .part L_0x5dea59836140, 10, 16;
S_0x5dea5978a390 .scope module, "m2" "qmult" 8 40, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5972f600 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5972f640 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596be5b0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59832ae0;  1 drivers
v0x5dea5969cf30_0 .net/s *"_ivl_2", 31 0, L_0x5dea59832bd0;  1 drivers
v0x5dea59718580_13 .array/port v0x5dea59718580, 13;
v0x5dea596bdf40_0 .net/s "a", 15 0, v0x5dea59718580_13;  1 drivers
v0x5dea596bdc50_0 .net/s "b", 15 0, L_0x74f8f542fd08;  alias, 1 drivers
v0x5dea596a1820_0 .net/s "out", 15 0, L_0x5dea59832db0;  alias, 1 drivers
v0x5dea596bd960_0 .net/s "temp", 31 0, L_0x5dea59832c70;  1 drivers
L_0x5dea59832ae0 .extend/s 32, v0x5dea59718580_13;
L_0x5dea59832bd0 .extend/s 32, L_0x74f8f542fd08;
L_0x5dea59832c70 .arith/mult 32, L_0x5dea59832ae0, L_0x5dea59832bd0;
L_0x5dea59832db0 .part L_0x5dea59832c70, 10, 16;
S_0x5dea59787f30 .scope module, "m3" "qmult" 8 41, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596be230 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596be270 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596bd360_0 .net/s *"_ivl_0", 31 0, L_0x5dea59832ef0;  1 drivers
v0x5dea596bce00_0 .net/s *"_ivl_2", 31 0, L_0x5dea59832fe0;  1 drivers
v0x5dea59718580_12 .array/port v0x5dea59718580, 12;
v0x5dea596ba2d0_0 .net/s "a", 15 0, v0x5dea59718580_12;  1 drivers
v0x5dea596b9fe0_0 .net/s "b", 15 0, L_0x74f8f542fd50;  alias, 1 drivers
v0x5dea596b9cf0_0 .net/s "out", 15 0, L_0x5dea598331c0;  alias, 1 drivers
v0x5dea5969cbb0_0 .net/s "temp", 31 0, L_0x5dea59833080;  1 drivers
L_0x5dea59832ef0 .extend/s 32, v0x5dea59718580_12;
L_0x5dea59832fe0 .extend/s 32, L_0x74f8f542fd50;
L_0x5dea59833080 .arith/mult 32, L_0x5dea59832ef0, L_0x5dea59832fe0;
L_0x5dea598331c0 .part L_0x5dea59833080, 10, 16;
S_0x5dea5973ec30 .scope module, "m4" "qmult" 8 43, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596bd650 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596bd690 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596b9710_0 .net/s *"_ivl_0", 31 0, L_0x5dea59833300;  1 drivers
v0x5dea596b9420_0 .net/s *"_ivl_2", 31 0, L_0x5dea598333f0;  1 drivers
v0x5dea59718580_11 .array/port v0x5dea59718580, 11;
v0x5dea596b9130_0 .net/s "a", 15 0, v0x5dea59718580_11;  1 drivers
v0x5dea596b8e40_0 .net/s "b", 15 0, L_0x74f8f542fd98;  alias, 1 drivers
v0x5dea596b8ac0_0 .net/s "out", 15 0, L_0x5dea598335d0;  alias, 1 drivers
v0x5dea596b87d0_0 .net/s "temp", 31 0, L_0x5dea59833490;  1 drivers
L_0x5dea59833300 .extend/s 32, v0x5dea59718580_11;
L_0x5dea598333f0 .extend/s 32, L_0x74f8f542fd98;
L_0x5dea59833490 .arith/mult 32, L_0x5dea59833300, L_0x5dea598333f0;
L_0x5dea598335d0 .part L_0x5dea59833490, 10, 16;
S_0x5dea59748aa0 .scope module, "m5" "qmult" 8 44, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b9a00 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b9a40 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596b81f0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59833710;  1 drivers
v0x5dea596b7ee0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59833800;  1 drivers
v0x5dea59718580_10 .array/port v0x5dea59718580, 10;
v0x5dea5969c8c0_0 .net/s "a", 15 0, v0x5dea59718580_10;  1 drivers
v0x5dea596b7bf0_0 .net/s "b", 15 0, L_0x74f8f542fde0;  alias, 1 drivers
v0x5dea596b7600_0 .net/s "out", 15 0, L_0x5dea598339e0;  alias, 1 drivers
v0x5dea596b2e30_0 .net/s "temp", 31 0, L_0x5dea598338a0;  1 drivers
L_0x5dea59833710 .extend/s 32, v0x5dea59718580_10;
L_0x5dea59833800 .extend/s 32, L_0x74f8f542fde0;
L_0x5dea598338a0 .arith/mult 32, L_0x5dea59833710, L_0x5dea59833800;
L_0x5dea598339e0 .part L_0x5dea598338a0, 10, 16;
S_0x5dea597468c0 .scope module, "m6" "qmult" 8 45, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b84e0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b8520 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596b2850_0 .net/s *"_ivl_0", 31 0, L_0x5dea59833b20;  1 drivers
v0x5dea596b2560_0 .net/s *"_ivl_2", 31 0, L_0x5dea59833c10;  1 drivers
v0x5dea59718580_9 .array/port v0x5dea59718580, 9;
v0x5dea596b2270_0 .net/s "a", 15 0, v0x5dea59718580_9;  1 drivers
v0x5dea596b1f80_0 .net/s "b", 15 0, L_0x74f8f542fe28;  alias, 1 drivers
v0x5dea596b1c90_0 .net/s "out", 15 0, L_0x5dea59833df0;  alias, 1 drivers
v0x5dea5969c5d0_0 .net/s "temp", 31 0, L_0x5dea59833cb0;  1 drivers
L_0x5dea59833b20 .extend/s 32, v0x5dea59718580_9;
L_0x5dea59833c10 .extend/s 32, L_0x74f8f542fe28;
L_0x5dea59833cb0 .arith/mult 32, L_0x5dea59833b20, L_0x5dea59833c10;
L_0x5dea59833df0 .part L_0x5dea59833cb0, 10, 16;
S_0x5dea59744460 .scope module, "m7" "qmult" 8 46, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b2b40 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b2b80 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596b1620_0 .net/s *"_ivl_0", 31 0, L_0x5dea59833f30;  1 drivers
v0x5dea596b1330_0 .net/s *"_ivl_2", 31 0, L_0x5dea59834020;  1 drivers
v0x5dea59718580_8 .array/port v0x5dea59718580, 8;
v0x5dea596b1040_0 .net/s "a", 15 0, v0x5dea59718580_8;  1 drivers
v0x5dea596b0d50_0 .net/s "b", 15 0, L_0x74f8f542fe70;  alias, 1 drivers
v0x5dea596b0a40_0 .net/s "out", 15 0, L_0x5dea59834200;  alias, 1 drivers
v0x5dea596b0750_0 .net/s "temp", 31 0, L_0x5dea598340c0;  1 drivers
L_0x5dea59833f30 .extend/s 32, v0x5dea59718580_8;
L_0x5dea59834020 .extend/s 32, L_0x74f8f542fe70;
L_0x5dea598340c0 .arith/mult 32, L_0x5dea59833f30, L_0x5dea59834020;
L_0x5dea59834200 .part L_0x5dea598340c0, 10, 16;
S_0x5dea597d5250 .scope module, "m8" "qmult" 8 48, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b19a0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b19e0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596ab990_0 .net/s *"_ivl_0", 31 0, L_0x5dea59834340;  1 drivers
v0x5dea5969c370_0 .net/s *"_ivl_2", 31 0, L_0x5dea59834430;  1 drivers
v0x5dea59718580_7 .array/port v0x5dea59718580, 7;
v0x5dea596ab6a0_0 .net/s "a", 15 0, v0x5dea59718580_7;  1 drivers
v0x5dea596ab3b0_0 .net/s "b", 15 0, L_0x74f8f542feb8;  alias, 1 drivers
v0x5dea596ab0c0_0 .net/s "out", 15 0, L_0x5dea59834610;  alias, 1 drivers
v0x5dea596aadd0_0 .net/s "temp", 31 0, L_0x5dea598344d0;  1 drivers
L_0x5dea59834340 .extend/s 32, v0x5dea59718580_7;
L_0x5dea59834430 .extend/s 32, L_0x74f8f542feb8;
L_0x5dea598344d0 .arith/mult 32, L_0x5dea59834340, L_0x5dea59834430;
L_0x5dea59834610 .part L_0x5dea598344d0, 10, 16;
S_0x5dea597d4c20 .scope module, "m9" "qmult" 8 49, 9 2 0, S_0x5dea5976ae70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b0160 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b01a0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596aa7f0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59834750;  1 drivers
v0x5dea596aa500_0 .net/s *"_ivl_2", 31 0, L_0x5dea59834840;  1 drivers
v0x5dea59718580_6 .array/port v0x5dea59718580, 6;
v0x5dea596aa180_0 .net/s "a", 15 0, v0x5dea59718580_6;  1 drivers
v0x5dea596a9e90_0 .net/s "b", 15 0, L_0x74f8f542ff00;  alias, 1 drivers
v0x5dea596a9ba0_0 .net/s "out", 15 0, L_0x5dea59834a20;  alias, 1 drivers
v0x5dea5969c0f0_0 .net/s "temp", 31 0, L_0x5dea598348e0;  1 drivers
L_0x5dea59834750 .extend/s 32, v0x5dea59718580_6;
L_0x5dea59834840 .extend/s 32, L_0x74f8f542ff00;
L_0x5dea598348e0 .arith/mult 32, L_0x5dea59834750, L_0x5dea59834840;
L_0x5dea59834a20 .part L_0x5dea598348e0, 10, 16;
S_0x5dea597d45f0 .scope module, "pad_inst" "zero_pad_layer" 7 46, 10 1 0, S_0x5dea597ae940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "ready_in";
    .port_info 5 /INPUT 1 "ready_out";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 16 "data_out";
P_0x5dea59532f60 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5dea59532fa0 .param/l "FLUSH_CYCLES" 1 10 29, +C4<00000000000000000000010000000000>;
P_0x5dea59532fe0 .param/l "IMG_HEIGHT" 0 10 4, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
P_0x5dea59533020 .param/l "IMG_WIDTH" 0 10 3, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
P_0x5dea59533060 .param/l "PAD_BOTTOM" 0 10 6, +C4<00000000000000000000000000000011>;
P_0x5dea595330a0 .param/l "PAD_LEFT" 0 10 7, +C4<00000000000000000000000000000010>;
P_0x5dea595330e0 .param/l "PAD_RIGHT" 0 10 8, +C4<00000000000000000000000000000011>;
P_0x5dea59533120 .param/l "PAD_TOP" 0 10 5, +C4<00000000000000000000000000000010>;
P_0x5dea59533160 .param/l "TOTAL_HEIGHT" 1 10 21, +C4<000000000000000000000000000000000000000000000000000000000000010001>;
P_0x5dea595331a0 .param/l "TOTAL_WIDTH" 1 10 20, +C4<000000000000000000000000000000000000000000000000000000000000010001>;
L_0x5dea59706e60 .functor AND 1, L_0x5dea59831140, L_0x5dea59831410, C4<1>, C4<1>;
L_0x5dea598298e0 .functor AND 1, L_0x5dea598316e0, L_0x5dea59831960, C4<1>, C4<1>;
L_0x5dea59831b90 .functor AND 1, L_0x5dea59706e60, L_0x5dea598298e0, C4<1>, C4<1>;
L_0x5dea59831f20 .functor AND 1, L_0x5dea59831ca0, L_0x5dea59831de0, C4<1>, C4<1>;
L_0x5dea59832030 .functor AND 1, L_0x5dea59831f20, L_0x5dea59831b90, C4<1>, C4<1>;
L_0x5dea59832140 .functor AND 1, L_0x5dea59832030, L_0x74f8f5430e78, C4<1>, C4<1>;
L_0x5dea59832250 .functor AND 1, v0x5dea597a5960_0, L_0x74f8f5430e78, C4<1>, C4<1>;
v0x5dea59714050_0 .net *"_ivl_0", 31 0, L_0x5dea59831050;  1 drivers
L_0x74f8f5430c38 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea597140f0_0 .net *"_ivl_11", 47 0, L_0x74f8f5430c38;  1 drivers
L_0x74f8f5430c80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x5dea59712940_0 .net/2u *"_ivl_12", 63 0, L_0x74f8f5430c80;  1 drivers
v0x5dea59711230_0 .net *"_ivl_14", 0 0, L_0x5dea59831410;  1 drivers
v0x5dea59709ee0_0 .net *"_ivl_18", 31 0, L_0x5dea598315f0;  1 drivers
L_0x74f8f5430cc8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596e2290_0 .net *"_ivl_21", 15 0, L_0x74f8f5430cc8;  1 drivers
L_0x74f8f5430d10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5dea596e0b80_0 .net/2u *"_ivl_22", 31 0, L_0x74f8f5430d10;  1 drivers
v0x5dea596df470_0 .net *"_ivl_24", 0 0, L_0x5dea598316e0;  1 drivers
v0x5dea596f1e00_0 .net *"_ivl_26", 63 0, L_0x5dea59831820;  1 drivers
L_0x74f8f5430d58 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596ddd60_0 .net *"_ivl_29", 47 0, L_0x74f8f5430d58;  1 drivers
L_0x74f8f5430ba8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596f06f0_0 .net *"_ivl_3", 15 0, L_0x74f8f5430ba8;  1 drivers
L_0x74f8f5430da0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x5dea596edb10_0 .net/2u *"_ivl_30", 63 0, L_0x74f8f5430da0;  1 drivers
v0x5dea596ec400_0 .net *"_ivl_32", 0 0, L_0x5dea59831960;  1 drivers
v0x5dea596eacf0_0 .net *"_ivl_39", 0 0, L_0x5dea59831ca0;  1 drivers
L_0x74f8f5430bf0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5dea596e95e0_0 .net/2u *"_ivl_4", 31 0, L_0x74f8f5430bf0;  1 drivers
v0x5dea596e7ed0_0 .net *"_ivl_40", 31 0, L_0x5dea59831d40;  1 drivers
L_0x74f8f5430de8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596e67c0_0 .net *"_ivl_43", 19 0, L_0x74f8f5430de8;  1 drivers
L_0x74f8f5430e30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea596e50b0_0 .net/2u *"_ivl_44", 31 0, L_0x74f8f5430e30;  1 drivers
v0x5dea596e39a0_0 .net *"_ivl_46", 0 0, L_0x5dea59831de0;  1 drivers
v0x5dea596dc650_0 .net *"_ivl_49", 0 0, L_0x5dea59831f20;  1 drivers
v0x5dea596c5cd0_0 .net *"_ivl_51", 0 0, L_0x5dea59832030;  1 drivers
v0x5dea596c45c0_0 .net *"_ivl_6", 0 0, L_0x5dea59831140;  1 drivers
v0x5dea596c2eb0_0 .net *"_ivl_8", 63 0, L_0x5dea59831280;  1 drivers
v0x5dea596c17a0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea596c1840_0 .net/s "data_in", 15 0, v0x5dea597537f0_0;  alias, 1 drivers
v0x5dea596cb910_0 .var/s "data_out", 15 0;
v0x5dea596cb9b0_0 .net "fire_out", 0 0, L_0x5dea59832250;  1 drivers
v0x5dea596ca200_0 .var "flush_cnt", 11 0;
v0x5dea596c8af0_0 .var "frame_done", 0 0;
v0x5dea596c73e0_0 .net "inside_content", 0 0, L_0x5dea59831b90;  1 drivers
v0x5dea596c0090_0 .var "out_x", 15 0;
v0x5dea597972c0_0 .var "out_y", 15 0;
v0x5dea59795bb0_0 .net "ready_in", 0 0, L_0x5dea59832140;  alias, 1 drivers
v0x5dea59795c50_0 .net "ready_out", 0 0, L_0x74f8f5430e78;  alias, 1 drivers
v0x5dea597944a0_0 .net "region_active_x", 0 0, L_0x5dea59706e60;  1 drivers
v0x5dea597a7070_0 .net "region_active_y", 0 0, L_0x5dea598298e0;  1 drivers
v0x5dea59792d90_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea59792e30_0 .net "valid_in", 0 0, v0x5dea59761e90_0;  alias, 1 drivers
v0x5dea597a5960_0 .var "valid_out", 0 0;
E_0x5dea5975a9a0 .event edge, v0x5dea596c8af0_0, v0x5dea596c73e0_0, v0x5dea59792e30_0, v0x5dea596c1840_0;
L_0x5dea59831050 .concat [ 16 16 0 0], v0x5dea596c0090_0, L_0x74f8f5430ba8;
L_0x5dea59831140 .cmp/ge 32, L_0x5dea59831050, L_0x74f8f5430bf0;
L_0x5dea59831280 .concat [ 16 48 0 0], v0x5dea596c0090_0, L_0x74f8f5430c38;
L_0x5dea59831410 .cmp/gt 64, L_0x74f8f5430c80, L_0x5dea59831280;
L_0x5dea598315f0 .concat [ 16 16 0 0], v0x5dea597972c0_0, L_0x74f8f5430cc8;
L_0x5dea598316e0 .cmp/ge 32, L_0x5dea598315f0, L_0x74f8f5430d10;
L_0x5dea59831820 .concat [ 16 48 0 0], v0x5dea597972c0_0, L_0x74f8f5430d58;
L_0x5dea59831960 .cmp/gt 64, L_0x74f8f5430da0, L_0x5dea59831820;
L_0x5dea59831ca0 .reduce/nor v0x5dea596c8af0_0;
L_0x5dea59831d40 .concat [ 12 20 0 0], v0x5dea596ca200_0, L_0x74f8f5430de8;
L_0x5dea59831de0 .cmp/eq 32, L_0x5dea59831d40, L_0x74f8f5430e30;
S_0x5dea597d3fc0 .scope module, "upsample_inst" "upsample_layer_2d" 7 30, 11 1 0, S_0x5dea597ae940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "ready_in";
    .port_info 5 /INPUT 1 "ready_out";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 16 "data_out";
P_0x5dea597d3990 .param/l "DATA_WIDTH" 0 11 3, +C4<00000000000000000000000000010000>;
P_0x5dea597d39d0 .param/l "IN_WIDTH" 0 11 2, +C4<00000000000000000000000000000110>;
P_0x5dea597d3a10 .param/l "OUT_WIDTH" 1 11 13, +C4<0000000000000000000000000000000000000000000000000000000000001100>;
P_0x5dea597d3a50 .param/l "S_EMIT_H_ZERO" 1 11 15, +C4<00000000000000000000000000000001>;
P_0x5dea597d3a90 .param/l "S_EMIT_V_ROW" 1 11 16, +C4<00000000000000000000000000000010>;
P_0x5dea597d3ad0 .param/l "S_READ_PIXEL" 1 11 14, +C4<00000000000000000000000000000000>;
L_0x5dea597bc160 .functor AND 1, L_0x5dea59830c60, L_0x5dea59832140, C4<1>, C4<1>;
L_0x5dea59778640 .functor OR 1, L_0x5dea59830df0, L_0x5dea59832140, C4<0>, C4<0>;
L_0x5dea597346f0 .functor AND 1, L_0x5dea597bc160, L_0x5dea59778640, C4<1>, C4<1>;
v0x5dea597a2b40_0 .net *"_ivl_0", 31 0, L_0x5dea59830b70;  1 drivers
v0x5dea597a1430_0 .net *"_ivl_11", 0 0, L_0x5dea59830df0;  1 drivers
v0x5dea5979fd20_0 .net *"_ivl_13", 0 0, L_0x5dea59778640;  1 drivers
L_0x74f8f5430b18 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5979e610_0 .net *"_ivl_3", 29 0, L_0x74f8f5430b18;  1 drivers
L_0x74f8f5430b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5979cf00_0 .net/2u *"_ivl_4", 31 0, L_0x74f8f5430b60;  1 drivers
v0x5dea5979b7f0_0 .net *"_ivl_6", 0 0, L_0x5dea59830c60;  1 drivers
v0x5dea5979a0e0_0 .net *"_ivl_9", 0 0, L_0x5dea597bc160;  1 drivers
v0x5dea597989d0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea59798a70_0 .var "col_cnt", 15 0;
v0x5dea59791680_0 .net/s "data_in", 15 0, v0x5dea5980bae0_0;  alias, 1 drivers
v0x5dea597537f0_0 .var/s "data_out", 15 0;
v0x5dea597520e0_0 .net "ready_in", 0 0, L_0x5dea597346f0;  alias, 1 drivers
v0x5dea59752180_0 .net "ready_out", 0 0, L_0x5dea59832140;  alias, 1 drivers
v0x5dea597509d0_0 .var "row_cnt", 15 0;
v0x5dea597635a0_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea59763640_0 .var "state", 1 0;
v0x5dea5974f2c0_0 .net "valid_in", 0 0, v0x5dea5980be90_0;  alias, 1 drivers
v0x5dea59761e90_0 .var "valid_out", 0 0;
L_0x5dea59830b70 .concat [ 2 30 0 0], v0x5dea59763640_0, L_0x74f8f5430b18;
L_0x5dea59830c60 .cmp/eq 32, L_0x5dea59830b70, L_0x74f8f5430b60;
L_0x5dea59830df0 .reduce/nor v0x5dea59761e90_0;
S_0x5dea597d3360 .scope module, "dec2" "trans_conv2d_padded_layer" 3 111, 7 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /INPUT 16 "w0";
    .port_info 6 /INPUT 16 "w1";
    .port_info 7 /INPUT 16 "w2";
    .port_info 8 /INPUT 16 "w3";
    .port_info 9 /INPUT 16 "w4";
    .port_info 10 /INPUT 16 "w5";
    .port_info 11 /INPUT 16 "w6";
    .port_info 12 /INPUT 16 "w7";
    .port_info 13 /INPUT 16 "w8";
    .port_info 14 /INPUT 16 "w9";
    .port_info 15 /INPUT 16 "w10";
    .port_info 16 /INPUT 16 "w11";
    .port_info 17 /INPUT 16 "w12";
    .port_info 18 /INPUT 16 "w13";
    .port_info 19 /INPUT 16 "w14";
    .port_info 20 /INPUT 16 "w15";
    .port_info 21 /INPUT 16 "bias";
    .port_info 22 /OUTPUT 1 "valid_out";
    .port_info 23 /OUTPUT 16 "data_out";
P_0x5dea594eb9d0 .param/l "CONV_IN_WIDTH" 1 7 53, +C4<000000000000000000000000000000000000000000000000000000000000100001>;
P_0x5dea594eba10 .param/l "DATA_WIDTH" 0 7 3, +C4<00000000000000000000000000010000>;
P_0x5dea594eba50 .param/l "IN_WIDTH" 0 7 2, +C4<00000000000000000000000000001110>;
P_0x5dea594eba90 .param/l "PAD_BOTTOM" 0 7 5, +C4<00000000000000000000000000000011>;
P_0x5dea594ebad0 .param/l "PAD_LEFT" 0 7 6, +C4<00000000000000000000000000000010>;
P_0x5dea594ebb10 .param/l "PAD_RIGHT" 0 7 7, +C4<00000000000000000000000000000011>;
P_0x5dea594ebb50 .param/l "PAD_TOP" 0 7 4, +C4<00000000000000000000000000000010>;
v0x5dea59721b00_0 .net/s "bias", 15 0, L_0x74f8f54305c0;  alias, 1 drivers
v0x5dea59721c10_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea596e0900_0 .net/s "data_in", 15 0, v0x5dea5980bf80_0;  1 drivers
v0x5dea59715fe0_0 .net/s "data_out", 15 0, v0x5dea597b8a00_0;  alias, 1 drivers
v0x5dea59716080_0 .net/s "pad_data", 15 0, v0x5dea5978ca20_0;  1 drivers
L_0x74f8f5431460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5dea597148d0_0 .net "pad_ready", 0 0, L_0x74f8f5431460;  1 drivers
v0x5dea59714970_0 .net "pad_valid", 0 0, v0x5dea596a9010_0;  1 drivers
v0x5dea597131c0_0 .net "ready_out", 0 0, L_0x5dea59838e40;  alias, 1 drivers
v0x5dea59713260_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea5970c7e0_0 .net/s "up_data", 15 0, v0x5dea597369d0_0;  1 drivers
v0x5dea59711ab0_0 .net "up_ready", 0 0, L_0x5dea597f89e0;  1 drivers
v0x5dea59711ba0_0 .net "up_valid", 0 0, v0x5dea59722130_0;  1 drivers
v0x5dea597103a0_0 .net "valid_in", 0 0, v0x5dea5980c170_0;  1 drivers
v0x5dea59710440_0 .net "valid_out", 0 0, v0x5dea597761b0_0;  alias, 1 drivers
v0x5dea5970ec90_0 .net/s "w0", 15 0, L_0x74f8f5430140;  alias, 1 drivers
v0x5dea5970ed80_0 .net/s "w1", 15 0, L_0x74f8f5430188;  alias, 1 drivers
v0x5dea5970d580_0 .net/s "w10", 15 0, L_0x74f8f5430410;  alias, 1 drivers
v0x5dea5970be70_0 .net/s "w11", 15 0, L_0x74f8f5430458;  alias, 1 drivers
v0x5dea5970bf60_0 .net/s "w12", 15 0, L_0x74f8f54304a0;  alias, 1 drivers
v0x5dea5971ea40_0 .net/s "w13", 15 0, L_0x74f8f54304e8;  alias, 1 drivers
v0x5dea5971eb30_0 .net/s "w14", 15 0, L_0x74f8f5430530;  alias, 1 drivers
v0x5dea5971d330_0 .net/s "w15", 15 0, L_0x74f8f5430578;  alias, 1 drivers
v0x5dea5971d440_0 .net/s "w2", 15 0, L_0x74f8f54301d0;  alias, 1 drivers
v0x5dea5971bc20_0 .net/s "w3", 15 0, L_0x74f8f5430218;  alias, 1 drivers
v0x5dea5971bd30_0 .net/s "w4", 15 0, L_0x74f8f5430260;  alias, 1 drivers
v0x5dea5971a510_0 .net/s "w5", 15 0, L_0x74f8f54302a8;  alias, 1 drivers
v0x5dea5971a620_0 .net/s "w6", 15 0, L_0x74f8f54302f0;  alias, 1 drivers
v0x5dea59718e00_0 .net/s "w7", 15 0, L_0x74f8f5430338;  alias, 1 drivers
v0x5dea59718f10_0 .net/s "w8", 15 0, L_0x74f8f5430380;  alias, 1 drivers
v0x5dea597176f0_0 .net/s "w9", 15 0, L_0x74f8f54303c8;  alias, 1 drivers
S_0x5dea597d2d30 .scope module, "conv_inst" "conv2d_4x4_layer" 7 59, 8 1 0, S_0x5dea597d3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 16 "w0";
    .port_info 5 /INPUT 16 "w1";
    .port_info 6 /INPUT 16 "w2";
    .port_info 7 /INPUT 16 "w3";
    .port_info 8 /INPUT 16 "w4";
    .port_info 9 /INPUT 16 "w5";
    .port_info 10 /INPUT 16 "w6";
    .port_info 11 /INPUT 16 "w7";
    .port_info 12 /INPUT 16 "w8";
    .port_info 13 /INPUT 16 "w9";
    .port_info 14 /INPUT 16 "w10";
    .port_info 15 /INPUT 16 "w11";
    .port_info 16 /INPUT 16 "w12";
    .port_info 17 /INPUT 16 "w13";
    .port_info 18 /INPUT 16 "w14";
    .port_info 19 /INPUT 16 "w15";
    .port_info 20 /INPUT 16 "bias";
    .port_info 21 /OUTPUT 1 "valid_out";
    .port_info 22 /OUTPUT 16 "data_out";
P_0x5dea59533240 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x5dea59533280 .param/l "IMG_WIDTH" 0 8 2, +C4<000000000000000000000000000000000000000000000000000000000000100001>;
v0x5dea597dd1c0_0 .net/s *"_ivl_34", 15 0, L_0x5dea5983e540;  1 drivers
v0x5dea597dd280_0 .net/s *"_ivl_37", 15 0, L_0x5dea5983e650;  1 drivers
v0x5dea597dcea0_0 .net/s *"_ivl_40", 15 0, L_0x5dea5983e740;  1 drivers
v0x5dea597dcf60_0 .net/s *"_ivl_43", 15 0, L_0x5dea5983e830;  1 drivers
v0x5dea597dcb80_0 .net/s *"_ivl_46", 15 0, L_0x5dea5983e920;  1 drivers
v0x5dea597dc7d0_0 .net/s *"_ivl_49", 15 0, L_0x5dea5983ea10;  1 drivers
v0x5dea597dc4b0_0 .net/s *"_ivl_52", 15 0, L_0x5dea5983eb00;  1 drivers
v0x5dea597dc220_0 .net/s *"_ivl_55", 15 0, L_0x5dea5983ebf0;  1 drivers
v0x5dea597dbf90_0 .net/s *"_ivl_58", 15 0, L_0x5dea5983ed30;  1 drivers
v0x5dea597ba270_0 .net/s *"_ivl_61", 15 0, L_0x5dea5983ee20;  1 drivers
v0x5dea597b9f50_0 .net/s *"_ivl_64", 15 0, L_0x5dea5983ef70;  1 drivers
v0x5dea597b9c30_0 .net/s *"_ivl_67", 15 0, L_0x5dea5983f010;  1 drivers
v0x5dea597b9910_0 .net/s *"_ivl_70", 15 0, L_0x5dea5983f170;  1 drivers
v0x5dea597b9680_0 .net/s *"_ivl_73", 15 0, L_0x5dea5983f260;  1 drivers
v0x5dea597b9360_0 .net/s *"_ivl_76", 15 0, L_0x5dea5983f3d0;  1 drivers
v0x5dea597b9040_0 .net/s "bias", 15 0, L_0x74f8f54305c0;  alias, 1 drivers
v0x5dea597b8d20_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea597b8dc0_0 .net/s "data_in", 15 0, v0x5dea5978ca20_0;  alias, 1 drivers
v0x5dea597b8a00_0 .var/s "data_out", 15 0;
v0x5dea597b8ac0_0 .var/i "i", 31 0;
v0x5dea597b86e0 .array/s "line_buff_0", 32 0, 15 0;
v0x5dea597b8780 .array/s "line_buff_1", 32 0, 15 0;
v0x5dea59776750 .array/s "line_buff_2", 32 0, 15 0;
v0x5dea59776810 .array "p", 15 0;
v0x5dea59776810_0 .net/s v0x5dea59776810 0, 15 0, L_0x5dea5983a710; 1 drivers
v0x5dea59776810_1 .net/s v0x5dea59776810 1, 15 0, L_0x5dea5983ab20; 1 drivers
v0x5dea59776810_2 .net/s v0x5dea59776810 2, 15 0, L_0x5dea5983af30; 1 drivers
v0x5dea59776810_3 .net/s v0x5dea59776810 3, 15 0, L_0x5dea5983b340; 1 drivers
v0x5dea59776810_4 .net/s v0x5dea59776810 4, 15 0, L_0x5dea5983b750; 1 drivers
v0x5dea59776810_5 .net/s v0x5dea59776810 5, 15 0, L_0x5dea5983bb60; 1 drivers
v0x5dea59776810_6 .net/s v0x5dea59776810 6, 15 0, L_0x5dea5983bf70; 1 drivers
v0x5dea59776810_7 .net/s v0x5dea59776810 7, 15 0, L_0x5dea5983c380; 1 drivers
v0x5dea59776810_8 .net/s v0x5dea59776810 8, 15 0, L_0x5dea5983c790; 1 drivers
v0x5dea59776810_9 .net/s v0x5dea59776810 9, 15 0, L_0x5dea5983cba0; 1 drivers
v0x5dea59776810_10 .net/s v0x5dea59776810 10, 15 0, L_0x5dea5983cfb0; 1 drivers
v0x5dea59776810_11 .net/s v0x5dea59776810 11, 15 0, L_0x5dea5983d3c0; 1 drivers
v0x5dea59776810_12 .net/s v0x5dea59776810 12, 15 0, L_0x5dea5983d7d0; 1 drivers
v0x5dea59776810_13 .net/s v0x5dea59776810 13, 15 0, L_0x5dea5983dbe0; 1 drivers
v0x5dea59776810_14 .net/s v0x5dea59776810 14, 15 0, L_0x5dea5983dff0; 1 drivers
v0x5dea59776810_15 .net/s v0x5dea59776810 15, 15 0, L_0x5dea5983e400; 1 drivers
v0x5dea59776430_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea597764d0_0 .net/s "sum", 15 0, L_0x5dea5983f4c0;  1 drivers
v0x5dea59776110_0 .net "valid_in", 0 0, v0x5dea596a9010_0;  alias, 1 drivers
v0x5dea597761b0_0 .var "valid_out", 0 0;
v0x5dea59775df0_0 .var "valid_req", 0 0;
v0x5dea59775e90_0 .net/s "w0", 15 0, L_0x74f8f5430140;  alias, 1 drivers
v0x5dea59775b60_0 .net/s "w1", 15 0, L_0x74f8f5430188;  alias, 1 drivers
v0x5dea59775c00_0 .net/s "w10", 15 0, L_0x74f8f5430410;  alias, 1 drivers
v0x5dea59775840_0 .net/s "w11", 15 0, L_0x74f8f5430458;  alias, 1 drivers
v0x5dea597758e0_0 .net/s "w12", 15 0, L_0x74f8f54304a0;  alias, 1 drivers
v0x5dea59775520_0 .net/s "w13", 15 0, L_0x74f8f54304e8;  alias, 1 drivers
v0x5dea597755c0_0 .net/s "w14", 15 0, L_0x74f8f5430530;  alias, 1 drivers
v0x5dea59775200_0 .net/s "w15", 15 0, L_0x74f8f5430578;  alias, 1 drivers
v0x5dea597752a0_0 .net/s "w2", 15 0, L_0x74f8f54301d0;  alias, 1 drivers
v0x5dea59774ee0_0 .net/s "w3", 15 0, L_0x74f8f5430218;  alias, 1 drivers
v0x5dea59774bc0_0 .net/s "w4", 15 0, L_0x74f8f5430260;  alias, 1 drivers
v0x5dea59732740_0 .net/s "w5", 15 0, L_0x74f8f54302a8;  alias, 1 drivers
v0x5dea59732420_0 .net/s "w6", 15 0, L_0x74f8f54302f0;  alias, 1 drivers
v0x5dea59732100_0 .net/s "w7", 15 0, L_0x74f8f5430338;  alias, 1 drivers
v0x5dea59731e70_0 .net/s "w8", 15 0, L_0x74f8f5430380;  alias, 1 drivers
v0x5dea59731b50_0 .net/s "w9", 15 0, L_0x74f8f54303c8;  alias, 1 drivers
v0x5dea59731830 .array/s "win", 15 0, 15 0;
v0x5dea59731510_0 .var "x_cnt", 9 0;
v0x5dea597315b0_0 .var "y_cnt", 9 0;
L_0x5dea5983e540 .arith/sum 16, L_0x5dea5983a710, L_0x5dea5983ab20;
L_0x5dea5983e650 .arith/sum 16, L_0x5dea5983e540, L_0x5dea5983af30;
L_0x5dea5983e740 .arith/sum 16, L_0x5dea5983e650, L_0x5dea5983b340;
L_0x5dea5983e830 .arith/sum 16, L_0x5dea5983e740, L_0x5dea5983b750;
L_0x5dea5983e920 .arith/sum 16, L_0x5dea5983e830, L_0x5dea5983bb60;
L_0x5dea5983ea10 .arith/sum 16, L_0x5dea5983e920, L_0x5dea5983bf70;
L_0x5dea5983eb00 .arith/sum 16, L_0x5dea5983ea10, L_0x5dea5983c380;
L_0x5dea5983ebf0 .arith/sum 16, L_0x5dea5983eb00, L_0x5dea5983c790;
L_0x5dea5983ed30 .arith/sum 16, L_0x5dea5983ebf0, L_0x5dea5983cba0;
L_0x5dea5983ee20 .arith/sum 16, L_0x5dea5983ed30, L_0x5dea5983cfb0;
L_0x5dea5983ef70 .arith/sum 16, L_0x5dea5983ee20, L_0x5dea5983d3c0;
L_0x5dea5983f010 .arith/sum 16, L_0x5dea5983ef70, L_0x5dea5983d7d0;
L_0x5dea5983f170 .arith/sum 16, L_0x5dea5983f010, L_0x5dea5983dbe0;
L_0x5dea5983f260 .arith/sum 16, L_0x5dea5983f170, L_0x5dea5983dff0;
L_0x5dea5983f3d0 .arith/sum 16, L_0x5dea5983f260, L_0x5dea5983e400;
L_0x5dea5983f4c0 .arith/sum 16, L_0x5dea5983f3d0, L_0x74f8f54305c0;
S_0x5dea597d08b0 .scope module, "m0" "qmult" 8 38, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596a82a0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596a82e0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596a7aa0_0 .net/s *"_ivl_0", 31 0, L_0x5dea597eb6e0;  1 drivers
v0x5dea596a76a0_0 .net/s *"_ivl_2", 31 0, L_0x5dea597eb7d0;  1 drivers
v0x5dea59731830_15 .array/port v0x5dea59731830, 15;
v0x5dea596a72a0_0 .net/s "a", 15 0, v0x5dea59731830_15;  1 drivers
v0x5dea596a7360_0 .net/s "b", 15 0, L_0x74f8f5430140;  alias, 1 drivers
v0x5dea596a6ea0_0 .net/s "out", 15 0, L_0x5dea5983a710;  alias, 1 drivers
v0x5dea596a4aa0_0 .net/s "temp", 31 0, L_0x5dea5983a5d0;  1 drivers
L_0x5dea597eb6e0 .extend/s 32, v0x5dea59731830_15;
L_0x5dea597eb7d0 .extend/s 32, L_0x74f8f5430140;
L_0x5dea5983a5d0 .arith/mult 32, L_0x5dea597eb6e0, L_0x5dea597eb7d0;
L_0x5dea5983a710 .part L_0x5dea5983a5d0, 10, 16;
S_0x5dea597cf1a0 .scope module, "m1" "qmult" 8 39, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596a7ea0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596a7ee0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596a66a0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983a850;  1 drivers
v0x5dea596a62a0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983a940;  1 drivers
v0x5dea59731830_14 .array/port v0x5dea59731830, 14;
v0x5dea596a5ea0_0 .net/s "a", 15 0, v0x5dea59731830_14;  1 drivers
v0x5dea596a5f60_0 .net/s "b", 15 0, L_0x74f8f5430188;  alias, 1 drivers
v0x5dea596a5aa0_0 .net/s "out", 15 0, L_0x5dea5983ab20;  alias, 1 drivers
v0x5dea5969e0e0_0 .net/s "temp", 31 0, L_0x5dea5983a9e0;  1 drivers
L_0x5dea5983a850 .extend/s 32, v0x5dea59731830_14;
L_0x5dea5983a940 .extend/s 32, L_0x74f8f5430188;
L_0x5dea5983a9e0 .arith/mult 32, L_0x5dea5983a850, L_0x5dea5983a940;
L_0x5dea5983ab20 .part L_0x5dea5983a9e0, 10, 16;
S_0x5dea597cda90 .scope module, "m10" "qmult" 8 50, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596a6aa0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596a6ae0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5969d8e0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983cce0;  1 drivers
v0x5dea596a10e0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983cdd0;  1 drivers
v0x5dea59731830_5 .array/port v0x5dea59731830, 5;
v0x5dea596a0ce0_0 .net/s "a", 15 0, v0x5dea59731830_5;  1 drivers
v0x5dea596a0da0_0 .net/s "b", 15 0, L_0x74f8f5430410;  alias, 1 drivers
v0x5dea596a08e0_0 .net/s "out", 15 0, L_0x5dea5983cfb0;  alias, 1 drivers
v0x5dea596a04e0_0 .net/s "temp", 31 0, L_0x5dea5983ce70;  1 drivers
L_0x5dea5983cce0 .extend/s 32, v0x5dea59731830_5;
L_0x5dea5983cdd0 .extend/s 32, L_0x74f8f5430410;
L_0x5dea5983ce70 .arith/mult 32, L_0x5dea5983cce0, L_0x5dea5983cdd0;
L_0x5dea5983cfb0 .part L_0x5dea5983ce70, 10, 16;
S_0x5dea597cc380 .scope module, "m11" "qmult" 8 51, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5969dce0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5969dd20 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5969fce0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983d0f0;  1 drivers
v0x5dea5969f8e0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983d1e0;  1 drivers
v0x5dea59731830_4 .array/port v0x5dea59731830, 4;
v0x5dea5969d4e0_0 .net/s "a", 15 0, v0x5dea59731830_4;  1 drivers
v0x5dea5969d5a0_0 .net/s "b", 15 0, L_0x74f8f5430458;  alias, 1 drivers
v0x5dea5969f4e0_0 .net/s "out", 15 0, L_0x5dea5983d3c0;  alias, 1 drivers
v0x5dea5969f0e0_0 .net/s "temp", 31 0, L_0x5dea5983d280;  1 drivers
L_0x5dea5983d0f0 .extend/s 32, v0x5dea59731830_4;
L_0x5dea5983d1e0 .extend/s 32, L_0x74f8f5430458;
L_0x5dea5983d280 .arith/mult 32, L_0x5dea5983d0f0, L_0x5dea5983d1e0;
L_0x5dea5983d3c0 .part L_0x5dea5983d280, 10, 16;
S_0x5dea597cac70 .scope module, "m12" "qmult" 8 53, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596a00e0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596a0120 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5969e8e0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983d500;  1 drivers
v0x5dea5969e4e0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983d5f0;  1 drivers
v0x5dea59731830_3 .array/port v0x5dea59731830, 3;
v0x5dea5969a040_0 .net/s "a", 15 0, v0x5dea59731830_3;  1 drivers
v0x5dea5969a100_0 .net/s "b", 15 0, L_0x74f8f54304a0;  alias, 1 drivers
v0x5dea59699c90_0 .net/s "out", 15 0, L_0x5dea5983d7d0;  alias, 1 drivers
v0x5dea59699930_0 .net/s "temp", 31 0, L_0x5dea5983d690;  1 drivers
L_0x5dea5983d500 .extend/s 32, v0x5dea59731830_3;
L_0x5dea5983d5f0 .extend/s 32, L_0x74f8f54304a0;
L_0x5dea5983d690 .arith/mult 32, L_0x5dea5983d500, L_0x5dea5983d5f0;
L_0x5dea5983d7d0 .part L_0x5dea5983d690, 10, 16;
S_0x5dea597c9560 .scope module, "m13" "qmult" 8 54, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5969ece0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5969ed20 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5969b440_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983d910;  1 drivers
v0x5dea5969b040_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983da00;  1 drivers
v0x5dea59731830_2 .array/port v0x5dea59731830, 2;
v0x5dea5969ac40_0 .net/s "a", 15 0, v0x5dea59731830_2;  1 drivers
v0x5dea5969ad00_0 .net/s "b", 15 0, L_0x74f8f54304e8;  alias, 1 drivers
v0x5dea5969a840_0 .net/s "out", 15 0, L_0x5dea5983dbe0;  alias, 1 drivers
v0x5dea5969a440_0 .net/s "temp", 31 0, L_0x5dea5983daa0;  1 drivers
L_0x5dea5983d910 .extend/s 32, v0x5dea59731830_2;
L_0x5dea5983da00 .extend/s 32, L_0x74f8f54304e8;
L_0x5dea5983daa0 .arith/mult 32, L_0x5dea5983d910, L_0x5dea5983da00;
L_0x5dea5983dbe0 .part L_0x5dea5983daa0, 10, 16;
S_0x5dea597c7e50 .scope module, "m14" "qmult" 8 55, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596995d0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59699610 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596b3fe0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983dd20;  1 drivers
v0x5dea596b3be0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983de10;  1 drivers
v0x5dea59731830_1 .array/port v0x5dea59731830, 1;
v0x5dea596b37e0_0 .net/s "a", 15 0, v0x5dea59731830_1;  1 drivers
v0x5dea596b38a0_0 .net/s "b", 15 0, L_0x74f8f5430530;  alias, 1 drivers
v0x5dea596b6fe0_0 .net/s "out", 15 0, L_0x5dea5983dff0;  alias, 1 drivers
v0x5dea596b6be0_0 .net/s "temp", 31 0, L_0x5dea5983deb0;  1 drivers
L_0x5dea5983dd20 .extend/s 32, v0x5dea59731830_1;
L_0x5dea5983de10 .extend/s 32, L_0x74f8f5430530;
L_0x5dea5983deb0 .arith/mult 32, L_0x5dea5983dd20, L_0x5dea5983de10;
L_0x5dea5983dff0 .part L_0x5dea5983deb0, 10, 16;
S_0x5dea597c6740 .scope module, "m15" "qmult" 8 56, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59699270 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596992b0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596b63e0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983e130;  1 drivers
v0x5dea596b5fe0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983e220;  1 drivers
v0x5dea59731830_0 .array/port v0x5dea59731830, 0;
v0x5dea596b5be0_0 .net/s "a", 15 0, v0x5dea59731830_0;  1 drivers
v0x5dea596b5ca0_0 .net/s "b", 15 0, L_0x74f8f5430578;  alias, 1 drivers
v0x5dea596b57e0_0 .net/s "out", 15 0, L_0x5dea5983e400;  alias, 1 drivers
v0x5dea596b33e0_0 .net/s "temp", 31 0, L_0x5dea5983e2c0;  1 drivers
L_0x5dea5983e130 .extend/s 32, v0x5dea59731830_0;
L_0x5dea5983e220 .extend/s 32, L_0x74f8f5430578;
L_0x5dea5983e2c0 .arith/mult 32, L_0x5dea5983e130, L_0x5dea5983e220;
L_0x5dea5983e400 .part L_0x5dea5983e2c0, 10, 16;
S_0x5dea597c4db0 .scope module, "m2" "qmult" 8 40, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b53e0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b5420 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596b4be0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983ac60;  1 drivers
v0x5dea596b47e0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983ad50;  1 drivers
v0x5dea59731830_13 .array/port v0x5dea59731830, 13;
v0x5dea596b43e0_0 .net/s "a", 15 0, v0x5dea59731830_13;  1 drivers
v0x5dea596b44a0_0 .net/s "b", 15 0, L_0x74f8f54301d0;  alias, 1 drivers
v0x5dea596acb40_0 .net/s "out", 15 0, L_0x5dea5983af30;  alias, 1 drivers
v0x5dea596ac740_0 .net/s "temp", 31 0, L_0x5dea5983adf0;  1 drivers
L_0x5dea5983ac60 .extend/s 32, v0x5dea59731830_13;
L_0x5dea5983ad50 .extend/s 32, L_0x74f8f54301d0;
L_0x5dea5983adf0 .arith/mult 32, L_0x5dea5983ac60, L_0x5dea5983ad50;
L_0x5dea5983af30 .part L_0x5dea5983adf0, 10, 16;
S_0x5dea59726b70 .scope module, "m3" "qmult" 8 41, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596b4fe0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596b5020 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596afb40_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983b070;  1 drivers
v0x5dea596af740_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983b160;  1 drivers
v0x5dea59731830_12 .array/port v0x5dea59731830, 12;
v0x5dea596af340_0 .net/s "a", 15 0, v0x5dea59731830_12;  1 drivers
v0x5dea596af400_0 .net/s "b", 15 0, L_0x74f8f5430218;  alias, 1 drivers
v0x5dea596aef40_0 .net/s "out", 15 0, L_0x5dea5983b340;  alias, 1 drivers
v0x5dea596aeb40_0 .net/s "temp", 31 0, L_0x5dea5983b200;  1 drivers
L_0x5dea5983b070 .extend/s 32, v0x5dea59731830_12;
L_0x5dea5983b160 .extend/s 32, L_0x74f8f5430218;
L_0x5dea5983b200 .arith/mult 32, L_0x5dea5983b070, L_0x5dea5983b160;
L_0x5dea5983b340 .part L_0x5dea5983b200, 10, 16;
S_0x5dea59726540 .scope module, "m4" "qmult" 8 43, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596ac340 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596ac380 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596ae340_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983b480;  1 drivers
v0x5dea596abf40_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983b570;  1 drivers
v0x5dea59731830_11 .array/port v0x5dea59731830, 11;
v0x5dea596adf40_0 .net/s "a", 15 0, v0x5dea59731830_11;  1 drivers
v0x5dea596ae000_0 .net/s "b", 15 0, L_0x74f8f5430260;  alias, 1 drivers
v0x5dea596adb40_0 .net/s "out", 15 0, L_0x5dea5983b750;  alias, 1 drivers
v0x5dea596ad740_0 .net/s "temp", 31 0, L_0x5dea5983b610;  1 drivers
L_0x5dea5983b480 .extend/s 32, v0x5dea59731830_11;
L_0x5dea5983b570 .extend/s 32, L_0x74f8f5430260;
L_0x5dea5983b610 .arith/mult 32, L_0x5dea5983b480, L_0x5dea5983b570;
L_0x5dea5983b750 .part L_0x5dea5983b610, 10, 16;
S_0x5dea59725f10 .scope module, "m5" "qmult" 8 44, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596ae740 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596ae780 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596acf40_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983b890;  1 drivers
v0x5dea597de930_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983b980;  1 drivers
v0x5dea59731830_10 .array/port v0x5dea59731830, 10;
v0x5dea597bb860_0 .net/s "a", 15 0, v0x5dea59731830_10;  1 drivers
v0x5dea597bb920_0 .net/s "b", 15 0, L_0x74f8f54302a8;  alias, 1 drivers
v0x5dea597bb090_0 .net/s "out", 15 0, L_0x5dea5983bb60;  alias, 1 drivers
v0x5dea597bc2c0_0 .net/s "temp", 31 0, L_0x5dea5983ba20;  1 drivers
L_0x5dea5983b890 .extend/s 32, v0x5dea59731830_10;
L_0x5dea5983b980 .extend/s 32, L_0x74f8f54302a8;
L_0x5dea5983ba20 .arith/mult 32, L_0x5dea5983b890, L_0x5dea5983b980;
L_0x5dea5983bb60 .part L_0x5dea5983ba20, 10, 16;
S_0x5dea597258e0 .scope module, "m6" "qmult" 8 45, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596ad340 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596ad380 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59777570_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983bca0;  1 drivers
v0x5dea597787a0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983bd90;  1 drivers
v0x5dea59731830_9 .array/port v0x5dea59731830, 9;
v0x5dea59733df0_0 .net/s "a", 15 0, v0x5dea59731830_9;  1 drivers
v0x5dea59733eb0_0 .net/s "b", 15 0, L_0x74f8f54302f0;  alias, 1 drivers
v0x5dea59733620_0 .net/s "out", 15 0, L_0x5dea5983bf70;  alias, 1 drivers
v0x5dea59734850_0 .net/s "temp", 31 0, L_0x5dea5983be30;  1 drivers
L_0x5dea5983bca0 .extend/s 32, v0x5dea59731830_9;
L_0x5dea5983bd90 .extend/s 32, L_0x74f8f54302f0;
L_0x5dea5983be30 .arith/mult 32, L_0x5dea5983bca0, L_0x5dea5983bd90;
L_0x5dea5983bf70 .part L_0x5dea5983be30, 10, 16;
S_0x5dea597252b0 .scope module, "m7" "qmult" 8 46, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59777d40 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59777d80 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59703960_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983c0b0;  1 drivers
v0x5dea59703640_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983c1a0;  1 drivers
v0x5dea59731830_8 .array/port v0x5dea59731830, 8;
v0x5dea59703320_0 .net/s "a", 15 0, v0x5dea59731830_8;  1 drivers
v0x5dea597033e0_0 .net/s "b", 15 0, L_0x74f8f5430338;  alias, 1 drivers
v0x5dea59703000_0 .net/s "out", 15 0, L_0x5dea5983c380;  alias, 1 drivers
v0x5dea59702c50_0 .net/s "temp", 31 0, L_0x5dea5983c240;  1 drivers
L_0x5dea5983c0b0 .extend/s 32, v0x5dea59731830_8;
L_0x5dea5983c1a0 .extend/s 32, L_0x74f8f5430338;
L_0x5dea5983c240 .arith/mult 32, L_0x5dea5983c0b0, L_0x5dea5983c1a0;
L_0x5dea5983c380 .part L_0x5dea5983c240, 10, 16;
S_0x5dea59724c80 .scope module, "m8" "qmult" 8 48, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59706560 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597065a0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59702610_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983c4c0;  1 drivers
v0x5dea597022f0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983c5b0;  1 drivers
v0x5dea59731830_7 .array/port v0x5dea59731830, 7;
v0x5dea596d75f0_0 .net/s "a", 15 0, v0x5dea59731830_7;  1 drivers
v0x5dea596d76b0_0 .net/s "b", 15 0, L_0x74f8f5430380;  alias, 1 drivers
v0x5dea596d72d0_0 .net/s "out", 15 0, L_0x5dea5983c790;  alias, 1 drivers
v0x5dea596d6fb0_0 .net/s "temp", 31 0, L_0x5dea5983c650;  1 drivers
L_0x5dea5983c4c0 .extend/s 32, v0x5dea59731830_7;
L_0x5dea5983c5b0 .extend/s 32, L_0x74f8f5430380;
L_0x5dea5983c650 .arith/mult 32, L_0x5dea5983c4c0, L_0x5dea5983c5b0;
L_0x5dea5983c790 .part L_0x5dea5983c650, 10, 16;
S_0x5dea59724650 .scope module, "m9" "qmult" 8 49, 9 2 0, S_0x5dea597d2d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59702930 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59702970 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596d68e0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5983c8d0;  1 drivers
v0x5dea596d65c0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5983c9c0;  1 drivers
v0x5dea59731830_6 .array/port v0x5dea59731830, 6;
v0x5dea596d6330_0 .net/s "a", 15 0, v0x5dea59731830_6;  1 drivers
v0x5dea596d63f0_0 .net/s "b", 15 0, L_0x74f8f54303c8;  alias, 1 drivers
v0x5dea596d60a0_0 .net/s "out", 15 0, L_0x5dea5983cba0;  alias, 1 drivers
v0x5dea597dd4e0_0 .net/s "temp", 31 0, L_0x5dea5983ca60;  1 drivers
L_0x5dea5983c8d0 .extend/s 32, v0x5dea59731830_6;
L_0x5dea5983c9c0 .extend/s 32, L_0x74f8f54303c8;
L_0x5dea5983ca60 .arith/mult 32, L_0x5dea5983c8d0, L_0x5dea5983c9c0;
L_0x5dea5983cba0 .part L_0x5dea5983ca60, 10, 16;
S_0x5dea59724020 .scope module, "pad_inst" "zero_pad_layer" 7 46, 10 1 0, S_0x5dea597d3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "ready_in";
    .port_info 5 /INPUT 1 "ready_out";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 16 "data_out";
P_0x5dea59546710 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5dea59546750 .param/l "FLUSH_CYCLES" 1 10 29, +C4<00000000000000000000010000000000>;
P_0x5dea59546790 .param/l "IMG_HEIGHT" 0 10 4, +C4<0000000000000000000000000000000000000000000000000000000000011100>;
P_0x5dea595467d0 .param/l "IMG_WIDTH" 0 10 3, +C4<0000000000000000000000000000000000000000000000000000000000011100>;
P_0x5dea59546810 .param/l "PAD_BOTTOM" 0 10 6, +C4<00000000000000000000000000000011>;
P_0x5dea59546850 .param/l "PAD_LEFT" 0 10 7, +C4<00000000000000000000000000000010>;
P_0x5dea59546890 .param/l "PAD_RIGHT" 0 10 8, +C4<00000000000000000000000000000011>;
P_0x5dea595468d0 .param/l "PAD_TOP" 0 10 5, +C4<00000000000000000000000000000010>;
P_0x5dea59546910 .param/l "TOTAL_HEIGHT" 1 10 21, +C4<000000000000000000000000000000000000000000000000000000000000100001>;
P_0x5dea59546950 .param/l "TOTAL_WIDTH" 1 10 20, +C4<000000000000000000000000000000000000000000000000000000000000100001>;
L_0x5dea598393f0 .functor AND 1, L_0x5dea59839030, L_0x5dea598392b0, C4<1>, C4<1>;
L_0x5dea59839a00 .functor AND 1, L_0x5dea598395f0, L_0x5dea59839870, C4<1>, C4<1>;
L_0x5dea59839b10 .functor AND 1, L_0x5dea598393f0, L_0x5dea59839a00, C4<1>, C4<1>;
L_0x5dea596ea870 .functor AND 1, L_0x5dea59839c20, L_0x5dea597aac20, C4<1>, C4<1>;
L_0x5dea597f88d0 .functor AND 1, L_0x5dea596ea870, L_0x5dea59839b10, C4<1>, C4<1>;
L_0x5dea597f89e0 .functor AND 1, L_0x5dea597f88d0, L_0x74f8f5431460, C4<1>, C4<1>;
L_0x5dea597eb670 .functor AND 1, v0x5dea596a9010_0, L_0x74f8f5431460, C4<1>, C4<1>;
v0x5dea59730ed0_0 .net *"_ivl_0", 31 0, L_0x5dea59838f40;  1 drivers
L_0x74f8f5431220 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea59730f70_0 .net *"_ivl_11", 47 0, L_0x74f8f5431220;  1 drivers
L_0x74f8f5431268 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000011110>, C4<0>, C4<0>, C4<0>;
v0x5dea59730bb0_0 .net/2u *"_ivl_12", 63 0, L_0x74f8f5431268;  1 drivers
v0x5dea59730c50_0 .net *"_ivl_14", 0 0, L_0x5dea598392b0;  1 drivers
v0x5dea59730890_0 .net *"_ivl_18", 31 0, L_0x5dea59839500;  1 drivers
L_0x74f8f54312b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea597304e0_0 .net *"_ivl_21", 15 0, L_0x74f8f54312b0;  1 drivers
L_0x74f8f54312f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5dea59730580_0 .net/2u *"_ivl_22", 31 0, L_0x74f8f54312f8;  1 drivers
v0x5dea597301c0_0 .net *"_ivl_24", 0 0, L_0x5dea598395f0;  1 drivers
v0x5dea59730260_0 .net *"_ivl_26", 63 0, L_0x5dea59839730;  1 drivers
L_0x74f8f5431340 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5972fea0_0 .net *"_ivl_29", 47 0, L_0x74f8f5431340;  1 drivers
L_0x74f8f5431190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea5972ff60_0 .net *"_ivl_3", 15 0, L_0x74f8f5431190;  1 drivers
L_0x74f8f5431388 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000011110>, C4<0>, C4<0>, C4<0>;
v0x5dea5972fb80_0 .net/2u *"_ivl_30", 63 0, L_0x74f8f5431388;  1 drivers
v0x5dea59704eb0_0 .net *"_ivl_32", 0 0, L_0x5dea59839870;  1 drivers
v0x5dea59704f70_0 .net *"_ivl_39", 0 0, L_0x5dea59839c20;  1 drivers
L_0x74f8f54311d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5dea59704b90_0 .net/2u *"_ivl_4", 31 0, L_0x74f8f54311d8;  1 drivers
v0x5dea59704c50_0 .net *"_ivl_40", 31 0, L_0x5dea59839cc0;  1 drivers
L_0x74f8f54313d0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea59704870_0 .net *"_ivl_43", 19 0, L_0x74f8f54313d0;  1 drivers
L_0x74f8f5431418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea597045e0_0 .net/2u *"_ivl_44", 31 0, L_0x74f8f5431418;  1 drivers
v0x5dea597042c0_0 .net *"_ivl_46", 0 0, L_0x5dea597aac20;  1 drivers
v0x5dea59704380_0 .net *"_ivl_49", 0 0, L_0x5dea596ea870;  1 drivers
v0x5dea59703fa0_0 .net *"_ivl_51", 0 0, L_0x5dea597f88d0;  1 drivers
v0x5dea59704060_0 .net *"_ivl_6", 0 0, L_0x5dea59839030;  1 drivers
v0x5dea59703c80_0 .net *"_ivl_8", 63 0, L_0x5dea59839170;  1 drivers
v0x5dea597c1cf0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea597c1d90_0 .net/s "data_in", 15 0, v0x5dea597369d0_0;  alias, 1 drivers
v0x5dea5978ca20_0 .var/s "data_out", 15 0;
v0x5dea5978cae0_0 .net "fire_out", 0 0, L_0x5dea597eb670;  1 drivers
v0x5dea5978a7c0_0 .var "flush_cnt", 11 0;
v0x5dea5978a880_0 .var "frame_done", 0 0;
v0x5dea59748f50_0 .net "inside_content", 0 0, L_0x5dea59839b10;  1 drivers
v0x5dea59749010_0 .var "out_x", 15 0;
v0x5dea59746cf0_0 .var "out_y", 15 0;
v0x5dea59746db0_0 .net "ready_in", 0 0, L_0x5dea597f89e0;  alias, 1 drivers
v0x5dea596b78b0_0 .net "ready_out", 0 0, L_0x74f8f5431460;  alias, 1 drivers
v0x5dea596b7970_0 .net "region_active_x", 0 0, L_0x5dea598393f0;  1 drivers
v0x5dea596b0410_0 .net "region_active_y", 0 0, L_0x5dea59839a00;  1 drivers
v0x5dea596b04d0_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea596a8f70_0 .net "valid_in", 0 0, v0x5dea59722130_0;  alias, 1 drivers
v0x5dea596a9010_0 .var "valid_out", 0 0;
E_0x5dea597d53e0 .event edge, v0x5dea5978a880_0, v0x5dea59748f50_0, v0x5dea596a8f70_0, v0x5dea597c1d90_0;
L_0x5dea59838f40 .concat [ 16 16 0 0], v0x5dea59749010_0, L_0x74f8f5431190;
L_0x5dea59839030 .cmp/ge 32, L_0x5dea59838f40, L_0x74f8f54311d8;
L_0x5dea59839170 .concat [ 16 48 0 0], v0x5dea59749010_0, L_0x74f8f5431220;
L_0x5dea598392b0 .cmp/gt 64, L_0x74f8f5431268, L_0x5dea59839170;
L_0x5dea59839500 .concat [ 16 16 0 0], v0x5dea59746cf0_0, L_0x74f8f54312b0;
L_0x5dea598395f0 .cmp/ge 32, L_0x5dea59839500, L_0x74f8f54312f8;
L_0x5dea59839730 .concat [ 16 48 0 0], v0x5dea59746cf0_0, L_0x74f8f5431340;
L_0x5dea59839870 .cmp/gt 64, L_0x74f8f5431388, L_0x5dea59839730;
L_0x5dea59839c20 .reduce/nor v0x5dea5978a880_0;
L_0x5dea59839cc0 .concat [ 12 20 0 0], v0x5dea5978a7c0_0, L_0x74f8f54313d0;
L_0x5dea597aac20 .cmp/eq 32, L_0x5dea59839cc0, L_0x74f8f5431418;
S_0x5dea597239f0 .scope module, "upsample_inst" "upsample_layer_2d" 7 30, 11 1 0, S_0x5dea597d3360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 1 "ready_in";
    .port_info 5 /INPUT 1 "ready_out";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 16 "data_out";
P_0x5dea597233c0 .param/l "DATA_WIDTH" 0 11 3, +C4<00000000000000000000000000010000>;
P_0x5dea59723400 .param/l "IN_WIDTH" 0 11 2, +C4<00000000000000000000000000001110>;
P_0x5dea59723440 .param/l "OUT_WIDTH" 1 11 13, +C4<0000000000000000000000000000000000000000000000000000000000011100>;
P_0x5dea59723480 .param/l "S_EMIT_H_ZERO" 1 11 15, +C4<00000000000000000000000000000001>;
P_0x5dea597234c0 .param/l "S_EMIT_V_ROW" 1 11 16, +C4<00000000000000000000000000000010>;
P_0x5dea59723500 .param/l "S_READ_PIXEL" 1 11 14, +C4<00000000000000000000000000000000>;
L_0x5dea59838b90 .functor AND 1, L_0x5dea59838a50, L_0x5dea597f89e0, C4<1>, C4<1>;
L_0x5dea59838cf0 .functor OR 1, L_0x5dea59838c50, L_0x5dea597f89e0, C4<0>, C4<0>;
L_0x5dea59838e40 .functor AND 1, L_0x5dea59838b90, L_0x5dea59838cf0, C4<1>, C4<1>;
v0x5dea596a1ba0_0 .net *"_ivl_0", 31 0, L_0x5dea59838960;  1 drivers
v0x5dea597be700_0 .net *"_ivl_11", 0 0, L_0x5dea59838c50;  1 drivers
v0x5dea597be7c0_0 .net *"_ivl_13", 0 0, L_0x5dea59838cf0;  1 drivers
L_0x74f8f5431100 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea597bf5e0_0 .net *"_ivl_3", 29 0, L_0x74f8f5431100;  1 drivers
L_0x74f8f5431148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dea597bf6a0_0 .net/2u *"_ivl_4", 31 0, L_0x74f8f5431148;  1 drivers
v0x5dea5977a840_0 .net *"_ivl_6", 0 0, L_0x5dea59838a50;  1 drivers
v0x5dea5977a900_0 .net *"_ivl_9", 0 0, L_0x5dea59838b90;  1 drivers
v0x5dea5977b720_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea5977b7c0_0 .var "col_cnt", 15 0;
v0x5dea597368f0_0 .net/s "data_in", 15 0, v0x5dea5980bf80_0;  alias, 1 drivers
v0x5dea597369d0_0 .var/s "data_out", 15 0;
v0x5dea597377d0_0 .net "ready_in", 0 0, L_0x5dea59838e40;  alias, 1 drivers
v0x5dea59737870_0 .net "ready_out", 0 0, L_0x5dea597f89e0;  alias, 1 drivers
v0x5dea59722d90_0 .var "row_cnt", 15 0;
v0x5dea59722e50_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea59722760_0 .var "state", 1 0;
v0x5dea59722840_0 .net "valid_in", 0 0, v0x5dea5980c170_0;  alias, 1 drivers
v0x5dea59722130_0 .var "valid_out", 0 0;
L_0x5dea59838960 .concat [ 2 30 0 0], v0x5dea59722760_0, L_0x74f8f5431100;
L_0x5dea59838a50 .cmp/eq 32, L_0x5dea59838960, L_0x74f8f5431148;
L_0x5dea59838c50 .reduce/nor v0x5dea59722130_0;
S_0x5dea596f90a0 .scope module, "enc1" "conv2d_3x3_layer" 3 37, 12 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 16 "w0";
    .port_info 5 /INPUT 16 "w1";
    .port_info 6 /INPUT 16 "w2";
    .port_info 7 /INPUT 16 "w3";
    .port_info 8 /INPUT 16 "w4";
    .port_info 9 /INPUT 16 "w5";
    .port_info 10 /INPUT 16 "w6";
    .port_info 11 /INPUT 16 "w7";
    .port_info 12 /INPUT 16 "w8";
    .port_info 13 /INPUT 16 "bias";
    .port_info 14 /OUTPUT 1 "valid_out";
    .port_info 15 /OUTPUT 16 "data_out";
P_0x5dea59731c20 .param/l "DATA_WIDTH" 0 12 3, +C4<00000000000000000000000000010000>;
P_0x5dea59731c60 .param/l "IMG_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v0x5dea597add40_0 .net/s *"_ivl_20", 15 0, L_0x5dea59824530;  1 drivers
v0x5dea597ad6b0_0 .net/s *"_ivl_23", 15 0, L_0x5dea598245d0;  1 drivers
v0x5dea597ad790_0 .net/s *"_ivl_26", 15 0, L_0x5dea59824670;  1 drivers
v0x5dea597ad080_0 .net/s *"_ivl_29", 15 0, L_0x5dea59824710;  1 drivers
v0x5dea597ad160_0 .net/s *"_ivl_32", 15 0, L_0x5dea598247b0;  1 drivers
v0x5dea597aca50_0 .net/s *"_ivl_35", 15 0, L_0x5dea59824850;  1 drivers
v0x5dea597acb30_0 .net/s *"_ivl_38", 15 0, L_0x5dea598248f0;  1 drivers
v0x5dea597ac420_0 .net/s *"_ivl_41", 15 0, L_0x5dea59824990;  1 drivers
v0x5dea597ac500_0 .net/s "bias", 15 0, L_0x74f8f542f2a0;  alias, 1 drivers
v0x5dea597abdf0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea597abe90_0 .net/s "data_in", 15 0, v0x5dea59810700_0;  alias, 1 drivers
v0x5dea597ab7c0_0 .var/s "data_out", 15 0;
v0x5dea597ab880_0 .var/i "i", 31 0;
v0x5dea597ab190 .array/s "line_buff_0", 31 0, 15 0;
v0x5dea597ab250 .array/s "line_buff_1", 31 0, 15 0;
v0x5dea597aab60 .array "p", 8 0;
v0x5dea597aab60_0 .net/s v0x5dea597aab60 0, 15 0, L_0x5dea59823090; 1 drivers
v0x5dea597aab60_1 .net/s v0x5dea597aab60 1, 15 0, L_0x5dea59823310; 1 drivers
v0x5dea597aab60_2 .net/s v0x5dea597aab60 2, 15 0, L_0x5dea59823590; 1 drivers
v0x5dea597aab60_3 .net/s v0x5dea597aab60 3, 15 0, L_0x5dea59823810; 1 drivers
v0x5dea597aab60_4 .net/s v0x5dea597aab60 4, 15 0, L_0x5dea59823a90; 1 drivers
v0x5dea597aab60_5 .net/s v0x5dea597aab60 5, 15 0, L_0x5dea59823d10; 1 drivers
v0x5dea597aab60_6 .net/s v0x5dea597aab60 6, 15 0, L_0x5dea59823f90; 1 drivers
v0x5dea597aab60_7 .net/s v0x5dea597aab60 7, 15 0, L_0x5dea59824210; 1 drivers
v0x5dea597aab60_8 .net/s v0x5dea597aab60 8, 15 0, L_0x5dea59824490; 1 drivers
v0x5dea597aa530_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea597a9f00_0 .net/s "sum", 15 0, L_0x5dea59824a30;  1 drivers
v0x5dea597a9fa0_0 .net "valid_in", 0 0, v0x5dea59810d30_0;  alias, 1 drivers
v0x5dea597a98d0_0 .var "valid_out", 0 0;
v0x5dea597a99a0_0 .var "valid_req", 0 0;
v0x5dea597a92a0_0 .net/s "w0", 15 0, L_0x74f8f542f018;  alias, 1 drivers
v0x5dea597a9370_0 .net/s "w1", 15 0, L_0x74f8f542f060;  alias, 1 drivers
v0x5dea5979d780_0 .net/s "w2", 15 0, L_0x74f8f542f0a8;  alias, 1 drivers
v0x5dea5979d820_0 .net/s "w3", 15 0, L_0x74f8f542f0f0;  alias, 1 drivers
v0x5dea5979c070_0 .net/s "w4", 15 0, L_0x74f8f542f138;  alias, 1 drivers
v0x5dea5979c140_0 .net/s "w5", 15 0, L_0x74f8f542f180;  alias, 1 drivers
v0x5dea5979a960_0 .net/s "w6", 15 0, L_0x74f8f542f1c8;  alias, 1 drivers
v0x5dea5979aa00_0 .net/s "w7", 15 0, L_0x74f8f542f210;  alias, 1 drivers
v0x5dea59799250_0 .net/s "w8", 15 0, L_0x74f8f542f258;  alias, 1 drivers
v0x5dea59799320 .array/s "win", 8 0, 15 0;
v0x5dea59797b40_0 .var "x_cnt", 9 0;
v0x5dea59797be0_0 .var "y_cnt", 9 0;
L_0x5dea59824530 .arith/sum 16, L_0x5dea59823090, L_0x5dea59823310;
L_0x5dea598245d0 .arith/sum 16, L_0x5dea59824530, L_0x5dea59823590;
L_0x5dea59824670 .arith/sum 16, L_0x5dea598245d0, L_0x5dea59823810;
L_0x5dea59824710 .arith/sum 16, L_0x5dea59824670, L_0x5dea59823a90;
L_0x5dea598247b0 .arith/sum 16, L_0x5dea59824710, L_0x5dea59823d10;
L_0x5dea59824850 .arith/sum 16, L_0x5dea598247b0, L_0x5dea59823f90;
L_0x5dea598248f0 .arith/sum 16, L_0x5dea59824850, L_0x5dea59824210;
L_0x5dea59824990 .arith/sum 16, L_0x5dea598248f0, L_0x5dea59824490;
L_0x5dea59824a30 .arith/sum 16, L_0x5dea59824990, L_0x74f8f542f2a0;
S_0x5dea596f8440 .scope module, "m0" "qmult" 12 37, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597321d0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59732210 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59717800_0 .net/s *"_ivl_0", 31 0, L_0x5dea59822eb0;  1 drivers
v0x5dea596f7e10_0 .net/s *"_ivl_2", 31 0, L_0x5dea59822f50;  1 drivers
v0x5dea59799320_8 .array/port v0x5dea59799320, 8;
v0x5dea596f7ef0_0 .net/s "a", 15 0, v0x5dea59799320_8;  1 drivers
v0x5dea596f77e0_0 .net/s "b", 15 0, L_0x74f8f542f018;  alias, 1 drivers
v0x5dea596f78c0_0 .net/s "out", 15 0, L_0x5dea59823090;  alias, 1 drivers
v0x5dea596f71b0_0 .net/s "temp", 31 0, L_0x5dea59822ff0;  1 drivers
L_0x5dea59822eb0 .extend/s 32, v0x5dea59799320_8;
L_0x5dea59822f50 .extend/s 32, L_0x74f8f542f018;
L_0x5dea59822ff0 .arith/mult 32, L_0x5dea59822eb0, L_0x5dea59822f50;
L_0x5dea59823090 .part L_0x5dea59822ff0, 10, 16;
S_0x5dea596f6b80 .scope module, "m1" "qmult" 12 38, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597324f0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59732530 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596f6550_0 .net/s *"_ivl_0", 31 0, L_0x5dea59823130;  1 drivers
v0x5dea596f6650_0 .net/s *"_ivl_2", 31 0, L_0x5dea598231d0;  1 drivers
v0x5dea59799320_7 .array/port v0x5dea59799320, 7;
v0x5dea596f5f20_0 .net/s "a", 15 0, v0x5dea59799320_7;  1 drivers
v0x5dea596f6000_0 .net/s "b", 15 0, L_0x74f8f542f060;  alias, 1 drivers
v0x5dea596f58f0_0 .net/s "out", 15 0, L_0x5dea59823310;  alias, 1 drivers
v0x5dea596f5a20_0 .net/s "temp", 31 0, L_0x5dea59823270;  1 drivers
L_0x5dea59823130 .extend/s 32, v0x5dea59799320_7;
L_0x5dea598231d0 .extend/s 32, L_0x74f8f542f060;
L_0x5dea59823270 .arith/mult 32, L_0x5dea59823130, L_0x5dea598231d0;
L_0x5dea59823310 .part L_0x5dea59823270, 10, 16;
S_0x5dea596f52c0 .scope module, "m2" "qmult" 12 39, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59732810 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59732850 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596f4ce0_0 .net/s *"_ivl_0", 31 0, L_0x5dea598233b0;  1 drivers
v0x5dea596f4dc0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59823450;  1 drivers
v0x5dea59799320_6 .array/port v0x5dea59799320, 6;
v0x5dea596f4660_0 .net/s "a", 15 0, v0x5dea59799320_6;  1 drivers
v0x5dea596f4720_0 .net/s "b", 15 0, L_0x74f8f542f0a8;  alias, 1 drivers
v0x5dea596f4030_0 .net/s "out", 15 0, L_0x5dea59823590;  alias, 1 drivers
v0x5dea596f4160_0 .net/s "temp", 31 0, L_0x5dea598234f0;  1 drivers
L_0x5dea598233b0 .extend/s 32, v0x5dea59799320_6;
L_0x5dea59823450 .extend/s 32, L_0x74f8f542f0a8;
L_0x5dea598234f0 .arith/mult 32, L_0x5dea598233b0, L_0x5dea59823450;
L_0x5dea59823590 .part L_0x5dea598234f0, 10, 16;
S_0x5dea596e8750 .scope module, "m3" "qmult" 12 40, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59774c90 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59774cd0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596e5930_0 .net/s *"_ivl_0", 31 0, L_0x5dea59823630;  1 drivers
v0x5dea596e5a10_0 .net/s *"_ivl_2", 31 0, L_0x5dea598236d0;  1 drivers
v0x5dea59799320_5 .array/port v0x5dea59799320, 5;
v0x5dea596e4220_0 .net/s "a", 15 0, v0x5dea59799320_5;  1 drivers
v0x5dea596e42e0_0 .net/s "b", 15 0, L_0x74f8f542f0f0;  alias, 1 drivers
v0x5dea596e2b10_0 .net/s "out", 15 0, L_0x5dea59823810;  alias, 1 drivers
v0x5dea596e2c40_0 .net/s "temp", 31 0, L_0x5dea59823770;  1 drivers
L_0x5dea59823630 .extend/s 32, v0x5dea59799320_5;
L_0x5dea598236d0 .extend/s 32, L_0x74f8f542f0f0;
L_0x5dea59823770 .arith/mult 32, L_0x5dea59823630, L_0x5dea598236d0;
L_0x5dea59823810 .part L_0x5dea59823770, 10, 16;
S_0x5dea596e1400 .scope module, "m4" "qmult" 12 41, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596e70e0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596e7120 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596de630_0 .net/s *"_ivl_0", 31 0, L_0x5dea598238b0;  1 drivers
v0x5dea596de710_0 .net/s *"_ivl_2", 31 0, L_0x5dea59823950;  1 drivers
v0x5dea59799320_4 .array/port v0x5dea59799320, 4;
v0x5dea596f0f70_0 .net/s "a", 15 0, v0x5dea59799320_4;  1 drivers
v0x5dea596f1030_0 .net/s "b", 15 0, L_0x74f8f542f138;  alias, 1 drivers
v0x5dea596ef860_0 .net/s "out", 15 0, L_0x5dea59823a90;  alias, 1 drivers
v0x5dea596ef990_0 .net/s "temp", 31 0, L_0x5dea598239f0;  1 drivers
L_0x5dea598238b0 .extend/s 32, v0x5dea59799320_4;
L_0x5dea59823950 .extend/s 32, L_0x74f8f542f138;
L_0x5dea598239f0 .arith/mult 32, L_0x5dea598238b0, L_0x5dea59823950;
L_0x5dea59823a90 .part L_0x5dea598239f0, 10, 16;
S_0x5dea596ee390 .scope module, "m5" "qmult" 12 42, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596dfde0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596dfe20 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596eb570_0 .net/s *"_ivl_0", 31 0, L_0x5dea59823b30;  1 drivers
v0x5dea596eb650_0 .net/s *"_ivl_2", 31 0, L_0x5dea59823bd0;  1 drivers
v0x5dea59799320_3 .array/port v0x5dea59799320, 3;
v0x5dea596e9e60_0 .net/s "a", 15 0, v0x5dea59799320_3;  1 drivers
v0x5dea596e9f20_0 .net/s "b", 15 0, L_0x74f8f542f180;  alias, 1 drivers
v0x5dea596dced0_0 .net/s "out", 15 0, L_0x5dea59823d10;  alias, 1 drivers
v0x5dea596dd000_0 .net/s "temp", 31 0, L_0x5dea59823c70;  1 drivers
L_0x5dea59823b30 .extend/s 32, v0x5dea59799320_3;
L_0x5dea59823bd0 .extend/s 32, L_0x74f8f542f180;
L_0x5dea59823c70 .arith/mult 32, L_0x5dea59823b30, L_0x5dea59823bd0;
L_0x5dea59823d10 .part L_0x5dea59823c70, 10, 16;
S_0x5dea596cecd0 .scope module, "m6" "qmult" 12 43, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596ecd20 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596ecd60 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596ce740_0 .net/s *"_ivl_0", 31 0, L_0x5dea59823db0;  1 drivers
v0x5dea596cdb60_0 .net/s *"_ivl_2", 31 0, L_0x5dea59823e50;  1 drivers
v0x5dea59799320_2 .array/port v0x5dea59799320, 2;
v0x5dea596cdc40_0 .net/s "a", 15 0, v0x5dea59799320_2;  1 drivers
v0x5dea596cd530_0 .net/s "b", 15 0, L_0x74f8f542f1c8;  alias, 1 drivers
v0x5dea596cd610_0 .net/s "out", 15 0, L_0x5dea59823f90;  alias, 1 drivers
v0x5dea596ccf00_0 .net/s "temp", 31 0, L_0x5dea59823ef0;  1 drivers
L_0x5dea59823db0 .extend/s 32, v0x5dea59799320_2;
L_0x5dea59823e50 .extend/s 32, L_0x74f8f542f1c8;
L_0x5dea59823ef0 .arith/mult 32, L_0x5dea59823db0, L_0x5dea59823e50;
L_0x5dea59823f90 .part L_0x5dea59823ef0, 10, 16;
S_0x5dea596caa80 .scope module, "m7" "qmult" 12 44, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596cf400 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596cf440 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596c7c60_0 .net/s *"_ivl_0", 31 0, L_0x5dea59824030;  1 drivers
v0x5dea596c7d40_0 .net/s *"_ivl_2", 31 0, L_0x5dea598240d0;  1 drivers
v0x5dea59799320_1 .array/port v0x5dea59799320, 1;
v0x5dea596c6550_0 .net/s "a", 15 0, v0x5dea59799320_1;  1 drivers
v0x5dea596c6610_0 .net/s "b", 15 0, L_0x74f8f542f210;  alias, 1 drivers
v0x5dea596c4e40_0 .net/s "out", 15 0, L_0x5dea59824210;  alias, 1 drivers
v0x5dea596c4f20_0 .net/s "temp", 31 0, L_0x5dea59824170;  1 drivers
L_0x5dea59824030 .extend/s 32, v0x5dea59799320_1;
L_0x5dea598240d0 .extend/s 32, L_0x74f8f542f210;
L_0x5dea59824170 .arith/mult 32, L_0x5dea59824030, L_0x5dea598240d0;
L_0x5dea59824210 .part L_0x5dea59824170, 10, 16;
S_0x5dea596c3730 .scope module, "m8" "qmult" 12 45, 9 2 0, S_0x5dea596f90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea596c2070 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea596c20b0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea596c2150_0 .net/s *"_ivl_0", 31 0, L_0x5dea598242b0;  1 drivers
v0x5dea596c0a30_0 .net/s *"_ivl_2", 31 0, L_0x5dea59824350;  1 drivers
v0x5dea59799320_0 .array/port v0x5dea59799320, 0;
v0x5dea596bef80_0 .net/s "a", 15 0, v0x5dea59799320_0;  1 drivers
v0x5dea596bf040_0 .net/s "b", 15 0, L_0x74f8f542f258;  alias, 1 drivers
v0x5dea597ae310_0 .net/s "out", 15 0, L_0x5dea59824490;  alias, 1 drivers
v0x5dea597ae440_0 .net/s "temp", 31 0, L_0x5dea598243f0;  1 drivers
L_0x5dea598242b0 .extend/s 32, v0x5dea59799320_0;
L_0x5dea59824350 .extend/s 32, L_0x74f8f542f258;
L_0x5dea598243f0 .arith/mult 32, L_0x5dea598242b0, L_0x5dea59824350;
L_0x5dea59824490 .part L_0x5dea598243f0, 10, 16;
S_0x5dea59796430 .scope module, "enc2" "conv2d_4x4_stride2_layer" 3 41, 13 5 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 16 "w0";
    .port_info 5 /INPUT 16 "w1";
    .port_info 6 /INPUT 16 "w2";
    .port_info 7 /INPUT 16 "w3";
    .port_info 8 /INPUT 16 "w4";
    .port_info 9 /INPUT 16 "w5";
    .port_info 10 /INPUT 16 "w6";
    .port_info 11 /INPUT 16 "w7";
    .port_info 12 /INPUT 16 "w8";
    .port_info 13 /INPUT 16 "w9";
    .port_info 14 /INPUT 16 "w10";
    .port_info 15 /INPUT 16 "w11";
    .port_info 16 /INPUT 16 "w12";
    .port_info 17 /INPUT 16 "w13";
    .port_info 18 /INPUT 16 "w14";
    .port_info 19 /INPUT 16 "w15";
    .port_info 20 /INPUT 16 "bias";
    .port_info 21 /OUTPUT 1 "valid_out";
    .port_info 22 /OUTPUT 16 "data_out";
P_0x5dea59731f40 .param/l "DATA_WIDTH" 0 13 7, +C4<00000000000000000000000000010000>;
P_0x5dea59731f80 .param/l "IMG_WIDTH" 0 13 6, +C4<00000000000000000000000000011110>;
v0x5dea597ea230_0 .net/s *"_ivl_34", 15 0, L_0x5dea59828d90;  1 drivers
v0x5dea597ea310_0 .net/s *"_ivl_37", 15 0, L_0x5dea59828e30;  1 drivers
v0x5dea597ea3f0_0 .net/s *"_ivl_40", 15 0, L_0x5dea59828f20;  1 drivers
v0x5dea597ea4b0_0 .net/s *"_ivl_43", 15 0, L_0x5dea59829010;  1 drivers
v0x5dea597ea590_0 .net/s *"_ivl_46", 15 0, L_0x5dea59829100;  1 drivers
v0x5dea597ea6c0_0 .net/s *"_ivl_49", 15 0, L_0x5dea598291f0;  1 drivers
v0x5dea597ea7a0_0 .net/s *"_ivl_52", 15 0, L_0x5dea598292e0;  1 drivers
v0x5dea597ea880_0 .net/s *"_ivl_55", 15 0, L_0x5dea598293d0;  1 drivers
v0x5dea597ea960_0 .net/s *"_ivl_58", 15 0, L_0x5dea59829510;  1 drivers
v0x5dea597eaa40_0 .net/s *"_ivl_61", 15 0, L_0x5dea59829600;  1 drivers
v0x5dea597eab20_0 .net/s *"_ivl_64", 15 0, L_0x5dea59829750;  1 drivers
v0x5dea597eac00_0 .net/s *"_ivl_67", 15 0, L_0x5dea598297f0;  1 drivers
v0x5dea597eace0_0 .net/s *"_ivl_70", 15 0, L_0x5dea59829950;  1 drivers
v0x5dea597eadc0_0 .net/s *"_ivl_73", 15 0, L_0x5dea59829a40;  1 drivers
v0x5dea597eaea0_0 .net/s *"_ivl_76", 15 0, L_0x5dea59829bb0;  1 drivers
v0x5dea597eaf80_0 .net/s "bias", 15 0, L_0x74f8f542f768;  alias, 1 drivers
v0x5dea597eb060_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea597eb100_0 .net/s "data_in", 15 0, v0x5dea59560830_0;  alias, 1 drivers
v0x5dea597eb1c0_0 .var/s "data_out", 15 0;
v0x5dea597eb290_0 .var/i "i", 31 0;
v0x5dea597eb370 .array/s "line_buff_0", 29 0, 15 0;
v0x5dea597eb430 .array/s "line_buff_1", 29 0, 15 0;
v0x5dea597eb4f0 .array/s "line_buff_2", 29 0, 15 0;
v0x5dea597eb5b0 .array "p", 15 0;
v0x5dea597eb5b0_0 .net/s v0x5dea597eb5b0 0, 15 0, L_0x5dea598252d0; 1 drivers
v0x5dea597eb5b0_1 .net/s v0x5dea597eb5b0 1, 15 0, L_0x5dea59825550; 1 drivers
v0x5dea597eb5b0_2 .net/s v0x5dea597eb5b0 2, 15 0, L_0x5dea598257d0; 1 drivers
v0x5dea597eb5b0_3 .net/s v0x5dea597eb5b0 3, 15 0, L_0x5dea59825b90; 1 drivers
v0x5dea597eb5b0_4 .net/s v0x5dea597eb5b0 4, 15 0, L_0x5dea59825fa0; 1 drivers
v0x5dea597eb5b0_5 .net/s v0x5dea597eb5b0 5, 15 0, L_0x5dea598263b0; 1 drivers
v0x5dea597eb5b0_6 .net/s v0x5dea597eb5b0 6, 15 0, L_0x5dea598267c0; 1 drivers
v0x5dea597eb5b0_7 .net/s v0x5dea597eb5b0 7, 15 0, L_0x5dea59826bd0; 1 drivers
v0x5dea597eb5b0_8 .net/s v0x5dea597eb5b0 8, 15 0, L_0x5dea59826fe0; 1 drivers
v0x5dea597eb5b0_9 .net/s v0x5dea597eb5b0 9, 15 0, L_0x5dea598273f0; 1 drivers
v0x5dea597eb5b0_10 .net/s v0x5dea597eb5b0 10, 15 0, L_0x5dea59827800; 1 drivers
v0x5dea597eb5b0_11 .net/s v0x5dea597eb5b0 11, 15 0, L_0x5dea59827c10; 1 drivers
v0x5dea597eb5b0_12 .net/s v0x5dea597eb5b0 12, 15 0, L_0x5dea59828020; 1 drivers
v0x5dea597eb5b0_13 .net/s v0x5dea597eb5b0 13, 15 0, L_0x5dea59828430; 1 drivers
v0x5dea597eb5b0_14 .net/s v0x5dea597eb5b0 14, 15 0, L_0x5dea59828840; 1 drivers
v0x5dea597eb5b0_15 .net/s v0x5dea597eb5b0 15, 15 0, L_0x5dea59828c50; 1 drivers
v0x5dea597eb910_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea597eb9b0_0 .net/s "sum", 15 0, L_0x5dea59829ca0;  1 drivers
v0x5dea597eba50_0 .net "valid_in", 0 0, v0x5dea595336c0_0;  alias, 1 drivers
v0x5dea597ebb20_0 .var "valid_out", 0 0;
v0x5dea597ebbf0_0 .var "valid_req", 0 0;
v0x5dea597ebc90_0 .net/s "w0", 15 0, L_0x74f8f542f2e8;  alias, 1 drivers
v0x5dea597ebd30_0 .net/s "w1", 15 0, L_0x74f8f542f330;  alias, 1 drivers
v0x5dea597ebe00_0 .net/s "w10", 15 0, L_0x74f8f542f5b8;  alias, 1 drivers
v0x5dea597ebed0_0 .net/s "w11", 15 0, L_0x74f8f542f600;  alias, 1 drivers
v0x5dea597ec1b0_0 .net/s "w12", 15 0, L_0x74f8f542f648;  alias, 1 drivers
v0x5dea597ec280_0 .net/s "w13", 15 0, L_0x74f8f542f690;  alias, 1 drivers
v0x5dea597ec350_0 .net/s "w14", 15 0, L_0x74f8f542f6d8;  alias, 1 drivers
v0x5dea597ec420_0 .net/s "w15", 15 0, L_0x74f8f542f720;  alias, 1 drivers
v0x5dea597ec4f0_0 .net/s "w2", 15 0, L_0x74f8f542f378;  alias, 1 drivers
v0x5dea597ec5c0_0 .net/s "w3", 15 0, L_0x74f8f542f3c0;  alias, 1 drivers
v0x5dea597ec690_0 .net/s "w4", 15 0, L_0x74f8f542f408;  alias, 1 drivers
v0x5dea597ec760_0 .net/s "w5", 15 0, L_0x74f8f542f450;  alias, 1 drivers
v0x5dea597ec830_0 .net/s "w6", 15 0, L_0x74f8f542f498;  alias, 1 drivers
v0x5dea597ec900_0 .net/s "w7", 15 0, L_0x74f8f542f4e0;  alias, 1 drivers
v0x5dea597ec9d0_0 .net/s "w8", 15 0, L_0x74f8f542f528;  alias, 1 drivers
v0x5dea597ecaa0_0 .net/s "w9", 15 0, L_0x74f8f542f570;  alias, 1 drivers
v0x5dea597ecb70 .array/s "win", 15 0, 15 0;
v0x5dea597ecfa0_0 .var "x_cnt", 9 0;
v0x5dea597ed040_0 .var "y_cnt", 9 0;
L_0x5dea59828d90 .arith/sum 16, L_0x5dea598252d0, L_0x5dea59825550;
L_0x5dea59828e30 .arith/sum 16, L_0x5dea59828d90, L_0x5dea598257d0;
L_0x5dea59828f20 .arith/sum 16, L_0x5dea59828e30, L_0x5dea59825b90;
L_0x5dea59829010 .arith/sum 16, L_0x5dea59828f20, L_0x5dea59825fa0;
L_0x5dea59829100 .arith/sum 16, L_0x5dea59829010, L_0x5dea598263b0;
L_0x5dea598291f0 .arith/sum 16, L_0x5dea59829100, L_0x5dea598267c0;
L_0x5dea598292e0 .arith/sum 16, L_0x5dea598291f0, L_0x5dea59826bd0;
L_0x5dea598293d0 .arith/sum 16, L_0x5dea598292e0, L_0x5dea59826fe0;
L_0x5dea59829510 .arith/sum 16, L_0x5dea598293d0, L_0x5dea598273f0;
L_0x5dea59829600 .arith/sum 16, L_0x5dea59829510, L_0x5dea59827800;
L_0x5dea59829750 .arith/sum 16, L_0x5dea59829600, L_0x5dea59827c10;
L_0x5dea598297f0 .arith/sum 16, L_0x5dea59829750, L_0x5dea59828020;
L_0x5dea59829950 .arith/sum 16, L_0x5dea598297f0, L_0x5dea59828430;
L_0x5dea59829a40 .arith/sum 16, L_0x5dea59829950, L_0x5dea59828840;
L_0x5dea59829bb0 .arith/sum 16, L_0x5dea59829a40, L_0x5dea59828c50;
L_0x5dea59829ca0 .arith/sum 16, L_0x5dea59829bb0, L_0x74f8f542f768;
S_0x5dea59560460 .scope module, "m0" "qmult" 13 42, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59797c80 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59797cc0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59793610_0 .net/s *"_ivl_0", 31 0, L_0x5dea598250f0;  1 drivers
v0x5dea59793710_0 .net/s *"_ivl_2", 31 0, L_0x5dea59825190;  1 drivers
v0x5dea597ecb70_15 .array/port v0x5dea597ecb70, 15;
v0x5dea597a61e0_0 .net/s "a", 15 0, v0x5dea597ecb70_15;  1 drivers
v0x5dea597a62f0_0 .net/s "b", 15 0, L_0x74f8f542f2e8;  alias, 1 drivers
v0x5dea597a4ad0_0 .net/s "out", 15 0, L_0x5dea598252d0;  alias, 1 drivers
v0x5dea597a4c00_0 .net/s "temp", 31 0, L_0x5dea59825230;  1 drivers
L_0x5dea598250f0 .extend/s 32, v0x5dea597ecb70_15;
L_0x5dea59825190 .extend/s 32, L_0x74f8f542f2e8;
L_0x5dea59825230 .arith/mult 32, L_0x5dea598250f0, L_0x5dea59825190;
L_0x5dea598252d0 .part L_0x5dea59825230, 10, 16;
S_0x5dea597a1cb0 .scope module, "m1" "qmult" 13 43, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59560660 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea595606a0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597a0640_0 .net/s *"_ivl_0", 31 0, L_0x5dea59825370;  1 drivers
v0x5dea5979ee90_0 .net/s *"_ivl_2", 31 0, L_0x5dea59825410;  1 drivers
v0x5dea597ecb70_14 .array/port v0x5dea597ecb70, 14;
v0x5dea5979ef70_0 .net/s "a", 15 0, v0x5dea597ecb70_14;  1 drivers
v0x5dea59791f00_0 .net/s "b", 15 0, L_0x74f8f542f330;  alias, 1 drivers
v0x5dea59791fe0_0 .net/s "out", 15 0, L_0x5dea59825550;  alias, 1 drivers
v0x5dea59790490_0 .net/s "temp", 31 0, L_0x5dea598254b0;  1 drivers
L_0x5dea59825370 .extend/s 32, v0x5dea597ecb70_14;
L_0x5dea59825410 .extend/s 32, L_0x74f8f542f330;
L_0x5dea598254b0 .arith/mult 32, L_0x5dea59825370, L_0x5dea59825410;
L_0x5dea59825550 .part L_0x5dea598254b0, 10, 16;
S_0x5dea5976a840 .scope module, "m10" "qmult" 13 54, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597a34e0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597a3520 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59769c30_0 .net/s *"_ivl_0", 31 0, L_0x5dea59827530;  1 drivers
v0x5dea59769cf0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59827620;  1 drivers
v0x5dea597ecb70_5 .array/port v0x5dea597ecb70, 5;
v0x5dea597695b0_0 .net/s "a", 15 0, v0x5dea597ecb70_5;  1 drivers
v0x5dea59769680_0 .net/s "b", 15 0, L_0x74f8f542f5b8;  alias, 1 drivers
v0x5dea59768f80_0 .net/s "out", 15 0, L_0x5dea59827800;  alias, 1 drivers
v0x5dea59769090_0 .net/s "temp", 31 0, L_0x5dea598276c0;  1 drivers
L_0x5dea59827530 .extend/s 32, v0x5dea597ecb70_5;
L_0x5dea59827620 .extend/s 32, L_0x74f8f542f5b8;
L_0x5dea598276c0 .arith/mult 32, L_0x5dea59827530, L_0x5dea59827620;
L_0x5dea59827800 .part L_0x5dea598276c0, 10, 16;
S_0x5dea59768320 .scope module, "m11" "qmult" 13 55, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5976a260 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5976a2a0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59767dc0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59827940;  1 drivers
v0x5dea597676c0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59827a30;  1 drivers
v0x5dea597ecb70_4 .array/port v0x5dea597ecb70, 4;
v0x5dea597677a0_0 .net/s "a", 15 0, v0x5dea597ecb70_4;  1 drivers
v0x5dea59767090_0 .net/s "b", 15 0, L_0x74f8f542f600;  alias, 1 drivers
v0x5dea59767150_0 .net/s "out", 15 0, L_0x5dea59827c10;  alias, 1 drivers
v0x5dea59766a60_0 .net/s "temp", 31 0, L_0x5dea59827ad0;  1 drivers
L_0x5dea59827940 .extend/s 32, v0x5dea597ecb70_4;
L_0x5dea59827a30 .extend/s 32, L_0x74f8f542f600;
L_0x5dea59827ad0 .arith/mult 32, L_0x5dea59827940, L_0x5dea59827a30;
L_0x5dea59827c10 .part L_0x5dea59827ad0, 10, 16;
S_0x5dea59766430 .scope module, "m12" "qmult" 13 57, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59768a50 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59768a90 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597657d0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59827d50;  1 drivers
v0x5dea597658b0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59827e40;  1 drivers
v0x5dea597ecb70_3 .array/port v0x5dea597ecb70, 3;
v0x5dea59759cb0_0 .net/s "a", 15 0, v0x5dea597ecb70_3;  1 drivers
v0x5dea59759da0_0 .net/s "b", 15 0, L_0x74f8f542f648;  alias, 1 drivers
v0x5dea597585a0_0 .net/s "out", 15 0, L_0x5dea59828020;  alias, 1 drivers
v0x5dea597586d0_0 .net/s "temp", 31 0, L_0x5dea59827ee0;  1 drivers
L_0x5dea59827d50 .extend/s 32, v0x5dea597ecb70_3;
L_0x5dea59827e40 .extend/s 32, L_0x74f8f542f648;
L_0x5dea59827ee0 .arith/mult 32, L_0x5dea59827d50, L_0x5dea59827e40;
L_0x5dea59828020 .part L_0x5dea59827ee0, 10, 16;
S_0x5dea59755780 .scope module, "m13" "qmult" 13 58, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59765ea0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59765ee0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59754140_0 .net/s *"_ivl_0", 31 0, L_0x5dea59828160;  1 drivers
v0x5dea59752960_0 .net/s *"_ivl_2", 31 0, L_0x5dea59828250;  1 drivers
v0x5dea597ecb70_2 .array/port v0x5dea597ecb70, 2;
v0x5dea59752a20_0 .net/s "a", 15 0, v0x5dea597ecb70_2;  1 drivers
v0x5dea59751250_0 .net/s "b", 15 0, L_0x74f8f542f690;  alias, 1 drivers
v0x5dea59751310_0 .net/s "out", 15 0, L_0x5dea59828430;  alias, 1 drivers
v0x5dea5974fb40_0 .net/s "temp", 31 0, L_0x5dea598282f0;  1 drivers
L_0x5dea59828160 .extend/s 32, v0x5dea597ecb70_2;
L_0x5dea59828250 .extend/s 32, L_0x74f8f542f690;
L_0x5dea598282f0 .arith/mult 32, L_0x5dea59828160, L_0x5dea59828250;
L_0x5dea59828430 .part L_0x5dea598282f0, 10, 16;
S_0x5dea59762710 .scope module, "m14" "qmult" 13 59, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59756fb0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59756ff0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5975f8f0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59828570;  1 drivers
v0x5dea5975f9d0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59828660;  1 drivers
v0x5dea597ecb70_1 .array/port v0x5dea597ecb70, 1;
v0x5dea5975e1e0_0 .net/s "a", 15 0, v0x5dea597ecb70_1;  1 drivers
v0x5dea5975e2d0_0 .net/s "b", 15 0, L_0x74f8f542f6d8;  alias, 1 drivers
v0x5dea5975cad0_0 .net/s "out", 15 0, L_0x5dea59828840;  alias, 1 drivers
v0x5dea5975cc00_0 .net/s "temp", 31 0, L_0x5dea59828700;  1 drivers
L_0x5dea59828570 .extend/s 32, v0x5dea597ecb70_1;
L_0x5dea59828660 .extend/s 32, L_0x74f8f542f6d8;
L_0x5dea59828700 .arith/mult 32, L_0x5dea59828570, L_0x5dea59828660;
L_0x5dea59828840 .part L_0x5dea59828700, 10, 16;
S_0x5dea5975b400 .scope module, "m15" "qmult" 13 60, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59761050 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59761090 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5974ca10_0 .net/s *"_ivl_0", 31 0, L_0x5dea59828980;  1 drivers
v0x5dea5974caf0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59828a70;  1 drivers
v0x5dea597ecb70_0 .array/port v0x5dea597ecb70, 0;
v0x5dea5957b190_0 .net/s "a", 15 0, v0x5dea597ecb70_0;  1 drivers
v0x5dea5957b280_0 .net/s "b", 15 0, L_0x74f8f542f720;  alias, 1 drivers
v0x5dea5957b360_0 .net/s "out", 15 0, L_0x5dea59828c50;  alias, 1 drivers
v0x5dea5957b490_0 .net/s "temp", 31 0, L_0x5dea59828b10;  1 drivers
L_0x5dea59828980 .extend/s 32, v0x5dea597ecb70_0;
L_0x5dea59828a70 .extend/s 32, L_0x74f8f542f720;
L_0x5dea59828b10 .arith/mult 32, L_0x5dea59828980, L_0x5dea59828a70;
L_0x5dea59828c50 .part L_0x5dea59828b10, 10, 16;
S_0x5dea595828c0 .scope module, "m2" "qmult" 13 44, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59582aa0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59582ae0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59582c90_0 .net/s *"_ivl_0", 31 0, L_0x5dea598255f0;  1 drivers
v0x5dea595b1e60_0 .net/s *"_ivl_2", 31 0, L_0x5dea59825690;  1 drivers
v0x5dea597ecb70_13 .array/port v0x5dea597ecb70, 13;
v0x5dea595b1f40_0 .net/s "a", 15 0, v0x5dea597ecb70_13;  1 drivers
v0x5dea595b2030_0 .net/s "b", 15 0, L_0x74f8f542f378;  alias, 1 drivers
v0x5dea595b2110_0 .net/s "out", 15 0, L_0x5dea598257d0;  alias, 1 drivers
v0x5dea595b2240_0 .net/s "temp", 31 0, L_0x5dea59825730;  1 drivers
L_0x5dea598255f0 .extend/s 32, v0x5dea597ecb70_13;
L_0x5dea59825690 .extend/s 32, L_0x74f8f542f378;
L_0x5dea59825730 .arith/mult 32, L_0x5dea598255f0, L_0x5dea59825690;
L_0x5dea598257d0 .part L_0x5dea59825730, 10, 16;
S_0x5dea594e9d70 .scope module, "m3" "qmult" 13 45, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea59582b80 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea59582bc0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea594ea100_0 .net/s *"_ivl_0", 31 0, L_0x5dea598258c0;  1 drivers
v0x5dea595b7b90_0 .net/s *"_ivl_2", 31 0, L_0x5dea598259b0;  1 drivers
v0x5dea597ecb70_12 .array/port v0x5dea597ecb70, 12;
v0x5dea595b7c70_0 .net/s "a", 15 0, v0x5dea597ecb70_12;  1 drivers
v0x5dea595b7d60_0 .net/s "b", 15 0, L_0x74f8f542f3c0;  alias, 1 drivers
v0x5dea595b7e40_0 .net/s "out", 15 0, L_0x5dea59825b90;  alias, 1 drivers
v0x5dea595ba0e0_0 .net/s "temp", 31 0, L_0x5dea59825a50;  1 drivers
L_0x5dea598258c0 .extend/s 32, v0x5dea597ecb70_12;
L_0x5dea598259b0 .extend/s 32, L_0x74f8f542f3c0;
L_0x5dea59825a50 .arith/mult 32, L_0x5dea598258c0, L_0x5dea598259b0;
L_0x5dea59825b90 .part L_0x5dea59825a50, 10, 16;
S_0x5dea595ba240 .scope module, "m4" "qmult" 13 47, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea594e9fa0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea594e9fe0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea595c45b0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59825cd0;  1 drivers
v0x5dea595c4690_0 .net/s *"_ivl_2", 31 0, L_0x5dea59825dc0;  1 drivers
v0x5dea597ecb70_11 .array/port v0x5dea597ecb70, 11;
v0x5dea595c4770_0 .net/s "a", 15 0, v0x5dea597ecb70_11;  1 drivers
v0x5dea595c4830_0 .net/s "b", 15 0, L_0x74f8f542f408;  alias, 1 drivers
v0x5dea595c4910_0 .net/s "out", 15 0, L_0x5dea59825fa0;  alias, 1 drivers
v0x5dea595d97d0_0 .net/s "temp", 31 0, L_0x5dea59825e60;  1 drivers
L_0x5dea59825cd0 .extend/s 32, v0x5dea597ecb70_11;
L_0x5dea59825dc0 .extend/s 32, L_0x74f8f542f408;
L_0x5dea59825e60 .arith/mult 32, L_0x5dea59825cd0, L_0x5dea59825dc0;
L_0x5dea59825fa0 .part L_0x5dea59825e60, 10, 16;
S_0x5dea595d9930 .scope module, "m5" "qmult" 13 48, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea595ba470 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea595ba4b0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea595e2170_0 .net/s *"_ivl_0", 31 0, L_0x5dea598260e0;  1 drivers
v0x5dea595e2270_0 .net/s *"_ivl_2", 31 0, L_0x5dea598261d0;  1 drivers
v0x5dea597ecb70_10 .array/port v0x5dea597ecb70, 10;
v0x5dea595e2350_0 .net/s "a", 15 0, v0x5dea597ecb70_10;  1 drivers
v0x5dea595e2440_0 .net/s "b", 15 0, L_0x74f8f542f450;  alias, 1 drivers
v0x5dea595e2520_0 .net/s "out", 15 0, L_0x5dea598263b0;  alias, 1 drivers
v0x5dea595eaac0_0 .net/s "temp", 31 0, L_0x5dea59826270;  1 drivers
L_0x5dea598260e0 .extend/s 32, v0x5dea597ecb70_10;
L_0x5dea598261d0 .extend/s 32, L_0x74f8f542f450;
L_0x5dea59826270 .arith/mult 32, L_0x5dea598260e0, L_0x5dea598261d0;
L_0x5dea598263b0 .part L_0x5dea59826270, 10, 16;
S_0x5dea595eac20 .scope module, "m6" "qmult" 13 49, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea595d9b60 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea595d9ba0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea595eff20_0 .net/s *"_ivl_0", 31 0, L_0x5dea598264f0;  1 drivers
v0x5dea595f0020_0 .net/s *"_ivl_2", 31 0, L_0x5dea598265e0;  1 drivers
v0x5dea597ecb70_9 .array/port v0x5dea597ecb70, 9;
v0x5dea595f0100_0 .net/s "a", 15 0, v0x5dea597ecb70_9;  1 drivers
v0x5dea595f01f0_0 .net/s "b", 15 0, L_0x74f8f542f498;  alias, 1 drivers
v0x5dea595f02d0_0 .net/s "out", 15 0, L_0x5dea598267c0;  alias, 1 drivers
v0x5dea595f87e0_0 .net/s "temp", 31 0, L_0x5dea59826680;  1 drivers
L_0x5dea598264f0 .extend/s 32, v0x5dea597ecb70_9;
L_0x5dea598265e0 .extend/s 32, L_0x74f8f542f498;
L_0x5dea59826680 .arith/mult 32, L_0x5dea598264f0, L_0x5dea598265e0;
L_0x5dea598267c0 .part L_0x5dea59826680, 10, 16;
S_0x5dea595f8940 .scope module, "m7" "qmult" 13 50, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea595eae50 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea595eae90 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea59601140_0 .net/s *"_ivl_0", 31 0, L_0x5dea59826900;  1 drivers
v0x5dea59601240_0 .net/s *"_ivl_2", 31 0, L_0x5dea598269f0;  1 drivers
v0x5dea597ecb70_8 .array/port v0x5dea597ecb70, 8;
v0x5dea59601320_0 .net/s "a", 15 0, v0x5dea597ecb70_8;  1 drivers
v0x5dea59601410_0 .net/s "b", 15 0, L_0x74f8f542f4e0;  alias, 1 drivers
v0x5dea595ce6d0_0 .net/s "out", 15 0, L_0x5dea59826bd0;  alias, 1 drivers
v0x5dea595ce800_0 .net/s "temp", 31 0, L_0x5dea59826a90;  1 drivers
L_0x5dea59826900 .extend/s 32, v0x5dea597ecb70_8;
L_0x5dea598269f0 .extend/s 32, L_0x74f8f542f4e0;
L_0x5dea59826a90 .arith/mult 32, L_0x5dea59826900, L_0x5dea598269f0;
L_0x5dea59826bd0 .part L_0x5dea59826a90, 10, 16;
S_0x5dea595ce960 .scope module, "m8" "qmult" 13 52, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea595f8b70 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea595f8bb0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea5952c440_0 .net/s *"_ivl_0", 31 0, L_0x5dea59826d10;  1 drivers
v0x5dea5952c540_0 .net/s *"_ivl_2", 31 0, L_0x5dea59826e00;  1 drivers
v0x5dea597ecb70_7 .array/port v0x5dea597ecb70, 7;
v0x5dea5952c620_0 .net/s "a", 15 0, v0x5dea597ecb70_7;  1 drivers
v0x5dea597e95e0_0 .net/s "b", 15 0, L_0x74f8f542f528;  alias, 1 drivers
v0x5dea597e9680_0 .net/s "out", 15 0, L_0x5dea59826fe0;  alias, 1 drivers
v0x5dea597e9720_0 .net/s "temp", 31 0, L_0x5dea59826ea0;  1 drivers
L_0x5dea59826d10 .extend/s 32, v0x5dea597ecb70_7;
L_0x5dea59826e00 .extend/s 32, L_0x74f8f542f528;
L_0x5dea59826ea0 .arith/mult 32, L_0x5dea59826d10, L_0x5dea59826e00;
L_0x5dea59826fe0 .part L_0x5dea59826ea0, 10, 16;
S_0x5dea597e9860 .scope module, "m9" "qmult" 13 53, 9 2 0, S_0x5dea59796430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea5952c2e0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea5952c320 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597e9bf0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59827120;  1 drivers
v0x5dea597e9cf0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59827210;  1 drivers
v0x5dea597ecb70_6 .array/port v0x5dea597ecb70, 6;
v0x5dea597e9dd0_0 .net/s "a", 15 0, v0x5dea597ecb70_6;  1 drivers
v0x5dea597e9ec0_0 .net/s "b", 15 0, L_0x74f8f542f570;  alias, 1 drivers
v0x5dea597e9fa0_0 .net/s "out", 15 0, L_0x5dea598273f0;  alias, 1 drivers
v0x5dea597ea0d0_0 .net/s "temp", 31 0, L_0x5dea598272b0;  1 drivers
L_0x5dea59827120 .extend/s 32, v0x5dea597ecb70_6;
L_0x5dea59827210 .extend/s 32, L_0x74f8f542f570;
L_0x5dea598272b0 .arith/mult 32, L_0x5dea59827120, L_0x5dea59827210;
L_0x5dea598273f0 .part L_0x5dea598272b0, 10, 16;
S_0x5dea597ed1a0 .scope module, "enc3" "conv2d_4x4_stride2_layer" 3 45, 13 5 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 16 "w0";
    .port_info 5 /INPUT 16 "w1";
    .port_info 6 /INPUT 16 "w2";
    .port_info 7 /INPUT 16 "w3";
    .port_info 8 /INPUT 16 "w4";
    .port_info 9 /INPUT 16 "w5";
    .port_info 10 /INPUT 16 "w6";
    .port_info 11 /INPUT 16 "w7";
    .port_info 12 /INPUT 16 "w8";
    .port_info 13 /INPUT 16 "w9";
    .port_info 14 /INPUT 16 "w10";
    .port_info 15 /INPUT 16 "w11";
    .port_info 16 /INPUT 16 "w12";
    .port_info 17 /INPUT 16 "w13";
    .port_info 18 /INPUT 16 "w14";
    .port_info 19 /INPUT 16 "w15";
    .port_info 20 /INPUT 16 "bias";
    .port_info 21 /OUTPUT 1 "valid_out";
    .port_info 22 /OUTPUT 16 "data_out";
P_0x5dea597ed330 .param/l "DATA_WIDTH" 0 13 7, +C4<00000000000000000000000000010000>;
P_0x5dea597ed370 .param/l "IMG_WIDTH" 0 13 6, +C4<00000000000000000000000000001110>;
v0x5dea597f7490_0 .net/s *"_ivl_34", 15 0, L_0x5dea5982e720;  1 drivers
v0x5dea597f7570_0 .net/s *"_ivl_37", 15 0, L_0x5dea5982e7c0;  1 drivers
v0x5dea597f7650_0 .net/s *"_ivl_40", 15 0, L_0x5dea5982e8b0;  1 drivers
v0x5dea597f7740_0 .net/s *"_ivl_43", 15 0, L_0x5dea5982e9a0;  1 drivers
v0x5dea597f7820_0 .net/s *"_ivl_46", 15 0, L_0x5dea5982ea90;  1 drivers
v0x5dea597f7950_0 .net/s *"_ivl_49", 15 0, L_0x5dea5982eb80;  1 drivers
v0x5dea597f7a30_0 .net/s *"_ivl_52", 15 0, L_0x5dea5982ec70;  1 drivers
v0x5dea597f7b10_0 .net/s *"_ivl_55", 15 0, L_0x5dea5982ed60;  1 drivers
v0x5dea597f7bf0_0 .net/s *"_ivl_58", 15 0, L_0x5dea5982eea0;  1 drivers
v0x5dea597f7cd0_0 .net/s *"_ivl_61", 15 0, L_0x5dea5982ef90;  1 drivers
v0x5dea597f7db0_0 .net/s *"_ivl_64", 15 0, L_0x5dea5982f0e0;  1 drivers
v0x5dea597f7e90_0 .net/s *"_ivl_67", 15 0, L_0x5dea5982f180;  1 drivers
v0x5dea597f7f70_0 .net/s *"_ivl_70", 15 0, L_0x5dea5982f270;  1 drivers
v0x5dea597f8050_0 .net/s *"_ivl_73", 15 0, L_0x5dea5982f360;  1 drivers
v0x5dea597f8130_0 .net/s *"_ivl_76", 15 0, L_0x5dea5982f4d0;  1 drivers
v0x5dea597f8210_0 .net/s "bias", 15 0, L_0x74f8f542fc30;  alias, 1 drivers
v0x5dea597f82f0_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea597f8390_0 .net/s "data_in", 15 0, v0x5dea596d5b40_0;  alias, 1 drivers
v0x5dea597f8450_0 .var/s "data_out", 15 0;
v0x5dea597f8510_0 .var/i "i", 31 0;
v0x5dea597f85d0 .array/s "line_buff_0", 13 0, 15 0;
v0x5dea597f8690 .array/s "line_buff_1", 13 0, 15 0;
v0x5dea597f8750 .array/s "line_buff_2", 13 0, 15 0;
v0x5dea597f8810 .array "p", 15 0;
v0x5dea597f8810_0 .net/s v0x5dea597f8810 0, 15 0, L_0x5dea5982a8f0; 1 drivers
v0x5dea597f8810_1 .net/s v0x5dea597f8810 1, 15 0, L_0x5dea5982ad00; 1 drivers
v0x5dea597f8810_2 .net/s v0x5dea597f8810 2, 15 0, L_0x5dea5982b110; 1 drivers
v0x5dea597f8810_3 .net/s v0x5dea597f8810 3, 15 0, L_0x5dea5982b520; 1 drivers
v0x5dea597f8810_4 .net/s v0x5dea597f8810 4, 15 0, L_0x5dea5982b930; 1 drivers
v0x5dea597f8810_5 .net/s v0x5dea597f8810 5, 15 0, L_0x5dea5982bd40; 1 drivers
v0x5dea597f8810_6 .net/s v0x5dea597f8810 6, 15 0, L_0x5dea5982c150; 1 drivers
v0x5dea597f8810_7 .net/s v0x5dea597f8810 7, 15 0, L_0x5dea5982c560; 1 drivers
v0x5dea597f8810_8 .net/s v0x5dea597f8810 8, 15 0, L_0x5dea5982c970; 1 drivers
v0x5dea597f8810_9 .net/s v0x5dea597f8810 9, 15 0, L_0x5dea5982cd80; 1 drivers
v0x5dea597f8810_10 .net/s v0x5dea597f8810 10, 15 0, L_0x5dea5982d190; 1 drivers
v0x5dea597f8810_11 .net/s v0x5dea597f8810 11, 15 0, L_0x5dea5982d5a0; 1 drivers
v0x5dea597f8810_12 .net/s v0x5dea597f8810 12, 15 0, L_0x5dea5982d9b0; 1 drivers
v0x5dea597f8810_13 .net/s v0x5dea597f8810 13, 15 0, L_0x5dea5982ddc0; 1 drivers
v0x5dea597f8810_14 .net/s v0x5dea597f8810 14, 15 0, L_0x5dea5982e1d0; 1 drivers
v0x5dea597f8810_15 .net/s v0x5dea597f8810 15, 15 0, L_0x5dea5982e5e0; 1 drivers
v0x5dea597f8bd0_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea597f8c70_0 .net/s "sum", 15 0, L_0x5dea5982f5c0;  1 drivers
v0x5dea597f8d10_0 .net "valid_in", 0 0, v0x5dea597bd430_0;  alias, 1 drivers
v0x5dea597f8de0_0 .var "valid_out", 0 0;
v0x5dea597f8e80_0 .var "valid_req", 0 0;
v0x5dea597f8f20_0 .net/s "w0", 15 0, L_0x74f8f542f7b0;  alias, 1 drivers
v0x5dea597f8ff0_0 .net/s "w1", 15 0, L_0x74f8f542f7f8;  alias, 1 drivers
v0x5dea597f90c0_0 .net/s "w10", 15 0, L_0x74f8f542fa80;  alias, 1 drivers
v0x5dea597f9190_0 .net/s "w11", 15 0, L_0x74f8f542fac8;  alias, 1 drivers
v0x5dea597f9470_0 .net/s "w12", 15 0, L_0x74f8f542fb10;  alias, 1 drivers
v0x5dea597f9540_0 .net/s "w13", 15 0, L_0x74f8f542fb58;  alias, 1 drivers
v0x5dea597f9610_0 .net/s "w14", 15 0, L_0x74f8f542fba0;  alias, 1 drivers
v0x5dea597f96e0_0 .net/s "w15", 15 0, L_0x74f8f542fbe8;  alias, 1 drivers
v0x5dea597f97b0_0 .net/s "w2", 15 0, L_0x74f8f542f840;  alias, 1 drivers
v0x5dea597f9880_0 .net/s "w3", 15 0, L_0x74f8f542f888;  alias, 1 drivers
v0x5dea597f9950_0 .net/s "w4", 15 0, L_0x74f8f542f8d0;  alias, 1 drivers
v0x5dea597f9a20_0 .net/s "w5", 15 0, L_0x74f8f542f918;  alias, 1 drivers
v0x5dea597f9af0_0 .net/s "w6", 15 0, L_0x74f8f542f960;  alias, 1 drivers
v0x5dea597f9bc0_0 .net/s "w7", 15 0, L_0x74f8f542f9a8;  alias, 1 drivers
v0x5dea597f9c90_0 .net/s "w8", 15 0, L_0x74f8f542f9f0;  alias, 1 drivers
v0x5dea597f9d60_0 .net/s "w9", 15 0, L_0x74f8f542fa38;  alias, 1 drivers
v0x5dea597f9e30 .array/s "win", 15 0, 15 0;
v0x5dea597fa260_0 .var "x_cnt", 9 0;
v0x5dea597fa300_0 .var "y_cnt", 9 0;
L_0x5dea5982e720 .arith/sum 16, L_0x5dea5982a8f0, L_0x5dea5982ad00;
L_0x5dea5982e7c0 .arith/sum 16, L_0x5dea5982e720, L_0x5dea5982b110;
L_0x5dea5982e8b0 .arith/sum 16, L_0x5dea5982e7c0, L_0x5dea5982b520;
L_0x5dea5982e9a0 .arith/sum 16, L_0x5dea5982e8b0, L_0x5dea5982b930;
L_0x5dea5982ea90 .arith/sum 16, L_0x5dea5982e9a0, L_0x5dea5982bd40;
L_0x5dea5982eb80 .arith/sum 16, L_0x5dea5982ea90, L_0x5dea5982c150;
L_0x5dea5982ec70 .arith/sum 16, L_0x5dea5982eb80, L_0x5dea5982c560;
L_0x5dea5982ed60 .arith/sum 16, L_0x5dea5982ec70, L_0x5dea5982c970;
L_0x5dea5982eea0 .arith/sum 16, L_0x5dea5982ed60, L_0x5dea5982cd80;
L_0x5dea5982ef90 .arith/sum 16, L_0x5dea5982eea0, L_0x5dea5982d190;
L_0x5dea5982f0e0 .arith/sum 16, L_0x5dea5982ef90, L_0x5dea5982d5a0;
L_0x5dea5982f180 .arith/sum 16, L_0x5dea5982f0e0, L_0x5dea5982d9b0;
L_0x5dea5982f270 .arith/sum 16, L_0x5dea5982f180, L_0x5dea5982ddc0;
L_0x5dea5982f360 .arith/sum 16, L_0x5dea5982f270, L_0x5dea5982e1d0;
L_0x5dea5982f4d0 .arith/sum 16, L_0x5dea5982f360, L_0x5dea5982e5e0;
L_0x5dea5982f5c0 .arith/sum 16, L_0x5dea5982f4d0, L_0x74f8f542fc30;
S_0x5dea597ed780 .scope module, "m0" "qmult" 13 42, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597ed410 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597ed450 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597edb60_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982a620;  1 drivers
v0x5dea597edc60_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982a710;  1 drivers
v0x5dea597f9e30_15 .array/port v0x5dea597f9e30, 15;
v0x5dea597edd40_0 .net/s "a", 15 0, v0x5dea597f9e30_15;  1 drivers
v0x5dea597ede30_0 .net/s "b", 15 0, L_0x74f8f542f7b0;  alias, 1 drivers
v0x5dea597edf10_0 .net/s "out", 15 0, L_0x5dea5982a8f0;  alias, 1 drivers
v0x5dea597ee040_0 .net/s "temp", 31 0, L_0x5dea5982a7b0;  1 drivers
L_0x5dea5982a620 .extend/s 32, v0x5dea597f9e30_15;
L_0x5dea5982a710 .extend/s 32, L_0x74f8f542f7b0;
L_0x5dea5982a7b0 .arith/mult 32, L_0x5dea5982a620, L_0x5dea5982a710;
L_0x5dea5982a8f0 .part L_0x5dea5982a7b0, 10, 16;
S_0x5dea597ee1a0 .scope module, "m1" "qmult" 13 43, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597ed9b0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597ed9f0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597ee530_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982aa30;  1 drivers
v0x5dea597ee630_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982ab20;  1 drivers
v0x5dea597f9e30_14 .array/port v0x5dea597f9e30, 14;
v0x5dea597ee710_0 .net/s "a", 15 0, v0x5dea597f9e30_14;  1 drivers
v0x5dea597ee800_0 .net/s "b", 15 0, L_0x74f8f542f7f8;  alias, 1 drivers
v0x5dea597ee8e0_0 .net/s "out", 15 0, L_0x5dea5982ad00;  alias, 1 drivers
v0x5dea597eea10_0 .net/s "temp", 31 0, L_0x5dea5982abc0;  1 drivers
L_0x5dea5982aa30 .extend/s 32, v0x5dea597f9e30_14;
L_0x5dea5982ab20 .extend/s 32, L_0x74f8f542f7f8;
L_0x5dea5982abc0 .arith/mult 32, L_0x5dea5982aa30, L_0x5dea5982ab20;
L_0x5dea5982ad00 .part L_0x5dea5982abc0, 10, 16;
S_0x5dea597eeb70 .scope module, "m10" "qmult" 13 54, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597ee3d0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597ee410 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597eef30_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982cec0;  1 drivers
v0x5dea597ef010_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982cfb0;  1 drivers
v0x5dea597f9e30_5 .array/port v0x5dea597f9e30, 5;
v0x5dea597ef0f0_0 .net/s "a", 15 0, v0x5dea597f9e30_5;  1 drivers
v0x5dea597ef1e0_0 .net/s "b", 15 0, L_0x74f8f542fa80;  alias, 1 drivers
v0x5dea597ef2c0_0 .net/s "out", 15 0, L_0x5dea5982d190;  alias, 1 drivers
v0x5dea597ef3f0_0 .net/s "temp", 31 0, L_0x5dea5982d050;  1 drivers
L_0x5dea5982cec0 .extend/s 32, v0x5dea597f9e30_5;
L_0x5dea5982cfb0 .extend/s 32, L_0x74f8f542fa80;
L_0x5dea5982d050 .arith/mult 32, L_0x5dea5982cec0, L_0x5dea5982cfb0;
L_0x5dea5982d190 .part L_0x5dea5982d050, 10, 16;
S_0x5dea597ef550 .scope module, "m11" "qmult" 13 55, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597eeda0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597eede0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597ef8e0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982d2d0;  1 drivers
v0x5dea597ef9e0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982d3c0;  1 drivers
v0x5dea597f9e30_4 .array/port v0x5dea597f9e30, 4;
v0x5dea597efac0_0 .net/s "a", 15 0, v0x5dea597f9e30_4;  1 drivers
v0x5dea597efbb0_0 .net/s "b", 15 0, L_0x74f8f542fac8;  alias, 1 drivers
v0x5dea597efc90_0 .net/s "out", 15 0, L_0x5dea5982d5a0;  alias, 1 drivers
v0x5dea597efdc0_0 .net/s "temp", 31 0, L_0x5dea5982d460;  1 drivers
L_0x5dea5982d2d0 .extend/s 32, v0x5dea597f9e30_4;
L_0x5dea5982d3c0 .extend/s 32, L_0x74f8f542fac8;
L_0x5dea5982d460 .arith/mult 32, L_0x5dea5982d2d0, L_0x5dea5982d3c0;
L_0x5dea5982d5a0 .part L_0x5dea5982d460, 10, 16;
S_0x5dea597eff20 .scope module, "m12" "qmult" 13 57, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597ef780 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597ef7c0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f02d0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982d6e0;  1 drivers
v0x5dea597f03d0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982d7d0;  1 drivers
v0x5dea597f9e30_3 .array/port v0x5dea597f9e30, 3;
v0x5dea597f04b0_0 .net/s "a", 15 0, v0x5dea597f9e30_3;  1 drivers
v0x5dea597f05a0_0 .net/s "b", 15 0, L_0x74f8f542fb10;  alias, 1 drivers
v0x5dea597f0680_0 .net/s "out", 15 0, L_0x5dea5982d9b0;  alias, 1 drivers
v0x5dea597f07b0_0 .net/s "temp", 31 0, L_0x5dea5982d870;  1 drivers
L_0x5dea5982d6e0 .extend/s 32, v0x5dea597f9e30_3;
L_0x5dea5982d7d0 .extend/s 32, L_0x74f8f542fb10;
L_0x5dea5982d870 .arith/mult 32, L_0x5dea5982d6e0, L_0x5dea5982d7d0;
L_0x5dea5982d9b0 .part L_0x5dea5982d870, 10, 16;
S_0x5dea597f0910 .scope module, "m13" "qmult" 13 58, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f01a0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f01e0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f0ca0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982daf0;  1 drivers
v0x5dea597f0da0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982dbe0;  1 drivers
v0x5dea597f9e30_2 .array/port v0x5dea597f9e30, 2;
v0x5dea597f0e80_0 .net/s "a", 15 0, v0x5dea597f9e30_2;  1 drivers
v0x5dea597f0f70_0 .net/s "b", 15 0, L_0x74f8f542fb58;  alias, 1 drivers
v0x5dea597f1050_0 .net/s "out", 15 0, L_0x5dea5982ddc0;  alias, 1 drivers
v0x5dea597f1180_0 .net/s "temp", 31 0, L_0x5dea5982dc80;  1 drivers
L_0x5dea5982daf0 .extend/s 32, v0x5dea597f9e30_2;
L_0x5dea5982dbe0 .extend/s 32, L_0x74f8f542fb58;
L_0x5dea5982dc80 .arith/mult 32, L_0x5dea5982daf0, L_0x5dea5982dbe0;
L_0x5dea5982ddc0 .part L_0x5dea5982dc80, 10, 16;
S_0x5dea597f12e0 .scope module, "m14" "qmult" 13 59, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f0b40 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f0b80 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f1670_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982df00;  1 drivers
v0x5dea597f1770_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982dff0;  1 drivers
v0x5dea597f9e30_1 .array/port v0x5dea597f9e30, 1;
v0x5dea597f1850_0 .net/s "a", 15 0, v0x5dea597f9e30_1;  1 drivers
v0x5dea597f1940_0 .net/s "b", 15 0, L_0x74f8f542fba0;  alias, 1 drivers
v0x5dea597f1a20_0 .net/s "out", 15 0, L_0x5dea5982e1d0;  alias, 1 drivers
v0x5dea597f1b50_0 .net/s "temp", 31 0, L_0x5dea5982e090;  1 drivers
L_0x5dea5982df00 .extend/s 32, v0x5dea597f9e30_1;
L_0x5dea5982dff0 .extend/s 32, L_0x74f8f542fba0;
L_0x5dea5982e090 .arith/mult 32, L_0x5dea5982df00, L_0x5dea5982dff0;
L_0x5dea5982e1d0 .part L_0x5dea5982e090, 10, 16;
S_0x5dea597f1cb0 .scope module, "m15" "qmult" 13 60, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f1510 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f1550 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f2040_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982e310;  1 drivers
v0x5dea597f2140_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982e400;  1 drivers
v0x5dea597f9e30_0 .array/port v0x5dea597f9e30, 0;
v0x5dea597f2220_0 .net/s "a", 15 0, v0x5dea597f9e30_0;  1 drivers
v0x5dea597f2310_0 .net/s "b", 15 0, L_0x74f8f542fbe8;  alias, 1 drivers
v0x5dea597f23f0_0 .net/s "out", 15 0, L_0x5dea5982e5e0;  alias, 1 drivers
v0x5dea597f2520_0 .net/s "temp", 31 0, L_0x5dea5982e4a0;  1 drivers
L_0x5dea5982e310 .extend/s 32, v0x5dea597f9e30_0;
L_0x5dea5982e400 .extend/s 32, L_0x74f8f542fbe8;
L_0x5dea5982e4a0 .arith/mult 32, L_0x5dea5982e310, L_0x5dea5982e400;
L_0x5dea5982e5e0 .part L_0x5dea5982e4a0, 10, 16;
S_0x5dea597f2680 .scope module, "m2" "qmult" 13 44, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f2860 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f28a0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f2a50_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982ae40;  1 drivers
v0x5dea597f2b50_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982af30;  1 drivers
v0x5dea597f9e30_13 .array/port v0x5dea597f9e30, 13;
v0x5dea597f2c30_0 .net/s "a", 15 0, v0x5dea597f9e30_13;  1 drivers
v0x5dea597f2d20_0 .net/s "b", 15 0, L_0x74f8f542f840;  alias, 1 drivers
v0x5dea597f2e00_0 .net/s "out", 15 0, L_0x5dea5982b110;  alias, 1 drivers
v0x5dea597f2f30_0 .net/s "temp", 31 0, L_0x5dea5982afd0;  1 drivers
L_0x5dea5982ae40 .extend/s 32, v0x5dea597f9e30_13;
L_0x5dea5982af30 .extend/s 32, L_0x74f8f542f840;
L_0x5dea5982afd0 .arith/mult 32, L_0x5dea5982ae40, L_0x5dea5982af30;
L_0x5dea5982b110 .part L_0x5dea5982afd0, 10, 16;
S_0x5dea597f3090 .scope module, "m3" "qmult" 13 45, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f2940 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f2980 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f3420_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982b250;  1 drivers
v0x5dea597f3520_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982b340;  1 drivers
v0x5dea597f9e30_12 .array/port v0x5dea597f9e30, 12;
v0x5dea597f3600_0 .net/s "a", 15 0, v0x5dea597f9e30_12;  1 drivers
v0x5dea597f36f0_0 .net/s "b", 15 0, L_0x74f8f542f888;  alias, 1 drivers
v0x5dea597f37d0_0 .net/s "out", 15 0, L_0x5dea5982b520;  alias, 1 drivers
v0x5dea597f3900_0 .net/s "temp", 31 0, L_0x5dea5982b3e0;  1 drivers
L_0x5dea5982b250 .extend/s 32, v0x5dea597f9e30_12;
L_0x5dea5982b340 .extend/s 32, L_0x74f8f542f888;
L_0x5dea5982b3e0 .arith/mult 32, L_0x5dea5982b250, L_0x5dea5982b340;
L_0x5dea5982b520 .part L_0x5dea5982b3e0, 10, 16;
S_0x5dea597f3a60 .scope module, "m4" "qmult" 13 47, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f32c0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f3300 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f3df0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982b660;  1 drivers
v0x5dea597f3ef0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982b750;  1 drivers
v0x5dea597f9e30_11 .array/port v0x5dea597f9e30, 11;
v0x5dea597f3fd0_0 .net/s "a", 15 0, v0x5dea597f9e30_11;  1 drivers
v0x5dea597f40c0_0 .net/s "b", 15 0, L_0x74f8f542f8d0;  alias, 1 drivers
v0x5dea597f41a0_0 .net/s "out", 15 0, L_0x5dea5982b930;  alias, 1 drivers
v0x5dea597f42d0_0 .net/s "temp", 31 0, L_0x5dea5982b7f0;  1 drivers
L_0x5dea5982b660 .extend/s 32, v0x5dea597f9e30_11;
L_0x5dea5982b750 .extend/s 32, L_0x74f8f542f8d0;
L_0x5dea5982b7f0 .arith/mult 32, L_0x5dea5982b660, L_0x5dea5982b750;
L_0x5dea5982b930 .part L_0x5dea5982b7f0, 10, 16;
S_0x5dea597f4430 .scope module, "m5" "qmult" 13 48, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f3c90 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f3cd0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f47c0_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982ba70;  1 drivers
v0x5dea597f48c0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982bb60;  1 drivers
v0x5dea597f9e30_10 .array/port v0x5dea597f9e30, 10;
v0x5dea597f49a0_0 .net/s "a", 15 0, v0x5dea597f9e30_10;  1 drivers
v0x5dea597f4a90_0 .net/s "b", 15 0, L_0x74f8f542f918;  alias, 1 drivers
v0x5dea597f4b70_0 .net/s "out", 15 0, L_0x5dea5982bd40;  alias, 1 drivers
v0x5dea597f4ca0_0 .net/s "temp", 31 0, L_0x5dea5982bc00;  1 drivers
L_0x5dea5982ba70 .extend/s 32, v0x5dea597f9e30_10;
L_0x5dea5982bb60 .extend/s 32, L_0x74f8f542f918;
L_0x5dea5982bc00 .arith/mult 32, L_0x5dea5982ba70, L_0x5dea5982bb60;
L_0x5dea5982bd40 .part L_0x5dea5982bc00, 10, 16;
S_0x5dea597f4e00 .scope module, "m6" "qmult" 13 49, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f4660 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f46a0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f5190_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982be80;  1 drivers
v0x5dea597f5290_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982bf70;  1 drivers
v0x5dea597f9e30_9 .array/port v0x5dea597f9e30, 9;
v0x5dea597f5370_0 .net/s "a", 15 0, v0x5dea597f9e30_9;  1 drivers
v0x5dea597f5460_0 .net/s "b", 15 0, L_0x74f8f542f960;  alias, 1 drivers
v0x5dea597f5540_0 .net/s "out", 15 0, L_0x5dea5982c150;  alias, 1 drivers
v0x5dea597f5670_0 .net/s "temp", 31 0, L_0x5dea5982c010;  1 drivers
L_0x5dea5982be80 .extend/s 32, v0x5dea597f9e30_9;
L_0x5dea5982bf70 .extend/s 32, L_0x74f8f542f960;
L_0x5dea5982c010 .arith/mult 32, L_0x5dea5982be80, L_0x5dea5982bf70;
L_0x5dea5982c150 .part L_0x5dea5982c010, 10, 16;
S_0x5dea597f57d0 .scope module, "m7" "qmult" 13 50, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f5030 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f5070 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f5b60_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982c290;  1 drivers
v0x5dea597f5c60_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982c380;  1 drivers
v0x5dea597f9e30_8 .array/port v0x5dea597f9e30, 8;
v0x5dea597f5d40_0 .net/s "a", 15 0, v0x5dea597f9e30_8;  1 drivers
v0x5dea597f5e30_0 .net/s "b", 15 0, L_0x74f8f542f9a8;  alias, 1 drivers
v0x5dea597f5f10_0 .net/s "out", 15 0, L_0x5dea5982c560;  alias, 1 drivers
v0x5dea597f6040_0 .net/s "temp", 31 0, L_0x5dea5982c420;  1 drivers
L_0x5dea5982c290 .extend/s 32, v0x5dea597f9e30_8;
L_0x5dea5982c380 .extend/s 32, L_0x74f8f542f9a8;
L_0x5dea5982c420 .arith/mult 32, L_0x5dea5982c290, L_0x5dea5982c380;
L_0x5dea5982c560 .part L_0x5dea5982c420, 10, 16;
S_0x5dea597f61a0 .scope module, "m8" "qmult" 13 52, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f5a00 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f5a40 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f6530_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982c6a0;  1 drivers
v0x5dea597f6630_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982c790;  1 drivers
v0x5dea597f9e30_7 .array/port v0x5dea597f9e30, 7;
v0x5dea597f6710_0 .net/s "a", 15 0, v0x5dea597f9e30_7;  1 drivers
v0x5dea597f6800_0 .net/s "b", 15 0, L_0x74f8f542f9f0;  alias, 1 drivers
v0x5dea597f68e0_0 .net/s "out", 15 0, L_0x5dea5982c970;  alias, 1 drivers
v0x5dea597f6a10_0 .net/s "temp", 31 0, L_0x5dea5982c830;  1 drivers
L_0x5dea5982c6a0 .extend/s 32, v0x5dea597f9e30_7;
L_0x5dea5982c790 .extend/s 32, L_0x74f8f542f9f0;
L_0x5dea5982c830 .arith/mult 32, L_0x5dea5982c6a0, L_0x5dea5982c790;
L_0x5dea5982c970 .part L_0x5dea5982c830, 10, 16;
S_0x5dea597f6b70 .scope module, "m9" "qmult" 13 53, 9 2 0, S_0x5dea597ed1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597f63d0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597f6410 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597f6f00_0 .net/s *"_ivl_0", 31 0, L_0x5dea5982cab0;  1 drivers
v0x5dea597f6fe0_0 .net/s *"_ivl_2", 31 0, L_0x5dea5982cba0;  1 drivers
v0x5dea597f9e30_6 .array/port v0x5dea597f9e30, 6;
v0x5dea597f7080_0 .net/s "a", 15 0, v0x5dea597f9e30_6;  1 drivers
v0x5dea597f7120_0 .net/s "b", 15 0, L_0x74f8f542fa38;  alias, 1 drivers
v0x5dea597f7200_0 .net/s "out", 15 0, L_0x5dea5982cd80;  alias, 1 drivers
v0x5dea597f7330_0 .net/s "temp", 31 0, L_0x5dea5982cc40;  1 drivers
L_0x5dea5982cab0 .extend/s 32, v0x5dea597f9e30_6;
L_0x5dea5982cba0 .extend/s 32, L_0x74f8f542fa38;
L_0x5dea5982cc40 .arith/mult 32, L_0x5dea5982cab0, L_0x5dea5982cba0;
L_0x5dea5982cd80 .part L_0x5dea5982cc40, 10, 16;
S_0x5dea597fa460 .scope module, "out_layer" "conv2d_3x3_layer" 3 147, 12 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /INPUT 16 "w0";
    .port_info 5 /INPUT 16 "w1";
    .port_info 6 /INPUT 16 "w2";
    .port_info 7 /INPUT 16 "w3";
    .port_info 8 /INPUT 16 "w4";
    .port_info 9 /INPUT 16 "w5";
    .port_info 10 /INPUT 16 "w6";
    .port_info 11 /INPUT 16 "w7";
    .port_info 12 /INPUT 16 "w8";
    .port_info 13 /INPUT 16 "bias";
    .port_info 14 /OUTPUT 1 "valid_out";
    .port_info 15 /OUTPUT 16 "data_out";
P_0x5dea597fa5f0 .param/l "DATA_WIDTH" 0 12 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fa630 .param/l "IMG_WIDTH" 0 12 2, +C4<00000000000000000000000000011110>;
v0x5dea59800320_0 .net/s *"_ivl_20", 15 0, L_0x5dea59842e60;  1 drivers
v0x5dea59800400_0 .net/s *"_ivl_23", 15 0, L_0x5dea59842f00;  1 drivers
v0x5dea598004e0_0 .net/s *"_ivl_26", 15 0, L_0x5dea59842ff0;  1 drivers
v0x5dea598005a0_0 .net/s *"_ivl_29", 15 0, L_0x5dea598430e0;  1 drivers
v0x5dea59800680_0 .net/s *"_ivl_32", 15 0, L_0x5dea598431d0;  1 drivers
v0x5dea598007b0_0 .net/s *"_ivl_35", 15 0, L_0x5dea598432c0;  1 drivers
v0x5dea59800890_0 .net/s *"_ivl_38", 15 0, L_0x5dea598433b0;  1 drivers
v0x5dea59800970_0 .net/s *"_ivl_41", 15 0, L_0x5dea598434a0;  1 drivers
v0x5dea59800a50_0 .net/s "bias", 15 0, L_0x74f8f5430890;  alias, 1 drivers
v0x5dea59800b30_0 .net "clk", 0 0, v0x5dea59810660_0;  alias, 1 drivers
v0x5dea59800bd0_0 .net/s "data_in", 15 0, v0x5dea5980c260_0;  1 drivers
v0x5dea59800cb0_0 .var/s "data_out", 15 0;
v0x5dea59800d70_0 .var/i "i", 31 0;
v0x5dea59800e30 .array/s "line_buff_0", 29 0, 15 0;
v0x5dea59800ef0 .array/s "line_buff_1", 29 0, 15 0;
v0x5dea59800fb0 .array "p", 8 0;
v0x5dea59800fb0_0 .net/s v0x5dea59800fb0 0, 15 0, L_0x5dea59840e80; 1 drivers
v0x5dea59800fb0_1 .net/s v0x5dea59800fb0 1, 15 0, L_0x5dea598411a0; 1 drivers
v0x5dea59800fb0_2 .net/s v0x5dea59800fb0 2, 15 0, L_0x5dea598414c0; 1 drivers
v0x5dea59800fb0_3 .net/s v0x5dea59800fb0 3, 15 0, L_0x5dea598418d0; 1 drivers
v0x5dea59800fb0_4 .net/s v0x5dea59800fb0 4, 15 0, L_0x5dea59841ce0; 1 drivers
v0x5dea59800fb0_5 .net/s v0x5dea59800fb0 5, 15 0, L_0x5dea598420f0; 1 drivers
v0x5dea59800fb0_6 .net/s v0x5dea59800fb0 6, 15 0, L_0x5dea59842500; 1 drivers
v0x5dea59800fb0_7 .net/s v0x5dea59800fb0 7, 15 0, L_0x5dea59842910; 1 drivers
v0x5dea59800fb0_8 .net/s v0x5dea59800fb0 8, 15 0, L_0x5dea59842d20; 1 drivers
v0x5dea59801220_0 .net "rst_n", 0 0, v0x5dea59810ac0_0;  alias, 1 drivers
v0x5dea598012c0_0 .net/s "sum", 15 0, L_0x5dea598435e0;  1 drivers
v0x5dea59801360_0 .net "valid_in", 0 0, v0x5dea5980c3e0_0;  1 drivers
v0x5dea59801400_0 .var "valid_out", 0 0;
v0x5dea598014d0_0 .var "valid_req", 0 0;
v0x5dea59801570_0 .net/s "w0", 15 0, L_0x74f8f5430608;  alias, 1 drivers
v0x5dea59801640_0 .net/s "w1", 15 0, L_0x74f8f5430650;  alias, 1 drivers
v0x5dea59801710_0 .net/s "w2", 15 0, L_0x74f8f5430698;  alias, 1 drivers
v0x5dea598017e0_0 .net/s "w3", 15 0, L_0x74f8f54306e0;  alias, 1 drivers
v0x5dea598018b0_0 .net/s "w4", 15 0, L_0x74f8f5430728;  alias, 1 drivers
v0x5dea59801980_0 .net/s "w5", 15 0, L_0x74f8f5430770;  alias, 1 drivers
v0x5dea59801a50_0 .net/s "w6", 15 0, L_0x74f8f54307b8;  alias, 1 drivers
v0x5dea59801b20_0 .net/s "w7", 15 0, L_0x74f8f5430800;  alias, 1 drivers
v0x5dea59801bf0_0 .net/s "w8", 15 0, L_0x74f8f5430848;  alias, 1 drivers
v0x5dea59801cc0 .array/s "win", 8 0, 15 0;
v0x5dea59801f60_0 .var "x_cnt", 9 0;
v0x5dea59802000_0 .var "y_cnt", 9 0;
L_0x5dea59842e60 .arith/sum 16, L_0x5dea59840e80, L_0x5dea598411a0;
L_0x5dea59842f00 .arith/sum 16, L_0x5dea59842e60, L_0x5dea598414c0;
L_0x5dea59842ff0 .arith/sum 16, L_0x5dea59842f00, L_0x5dea598418d0;
L_0x5dea598430e0 .arith/sum 16, L_0x5dea59842ff0, L_0x5dea59841ce0;
L_0x5dea598431d0 .arith/sum 16, L_0x5dea598430e0, L_0x5dea598420f0;
L_0x5dea598432c0 .arith/sum 16, L_0x5dea598431d0, L_0x5dea59842500;
L_0x5dea598433b0 .arith/sum 16, L_0x5dea598432c0, L_0x5dea59842910;
L_0x5dea598434a0 .arith/sum 16, L_0x5dea598433b0, L_0x5dea59842d20;
L_0x5dea598435e0 .arith/sum 16, L_0x5dea598434a0, L_0x74f8f5430890;
S_0x5dea597fa9a0 .scope module, "m0" "qmult" 12 37, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fab80 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fabc0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597fadf0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59840bb0;  1 drivers
v0x5dea597faef0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59840ca0;  1 drivers
v0x5dea59801cc0_8 .array/port v0x5dea59801cc0, 8;
v0x5dea597fafd0_0 .net/s "a", 15 0, v0x5dea59801cc0_8;  1 drivers
v0x5dea597fb0c0_0 .net/s "b", 15 0, L_0x74f8f5430608;  alias, 1 drivers
v0x5dea597fb1a0_0 .net/s "out", 15 0, L_0x5dea59840e80;  alias, 1 drivers
v0x5dea597fb2d0_0 .net/s "temp", 31 0, L_0x5dea59840d40;  1 drivers
L_0x5dea59840bb0 .extend/s 32, v0x5dea59801cc0_8;
L_0x5dea59840ca0 .extend/s 32, L_0x74f8f5430608;
L_0x5dea59840d40 .arith/mult 32, L_0x5dea59840bb0, L_0x5dea59840ca0;
L_0x5dea59840e80 .part L_0x5dea59840d40, 10, 16;
S_0x5dea597fb430 .scope module, "m1" "qmult" 12 38, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fac60 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597faca0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597fb7c0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59840fc0;  1 drivers
v0x5dea597fb8c0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59841060;  1 drivers
v0x5dea59801cc0_7 .array/port v0x5dea59801cc0, 7;
v0x5dea597fb9a0_0 .net/s "a", 15 0, v0x5dea59801cc0_7;  1 drivers
v0x5dea597fba90_0 .net/s "b", 15 0, L_0x74f8f5430650;  alias, 1 drivers
v0x5dea597fbb70_0 .net/s "out", 15 0, L_0x5dea598411a0;  alias, 1 drivers
v0x5dea597fbca0_0 .net/s "temp", 31 0, L_0x5dea59841100;  1 drivers
L_0x5dea59840fc0 .extend/s 32, v0x5dea59801cc0_7;
L_0x5dea59841060 .extend/s 32, L_0x74f8f5430650;
L_0x5dea59841100 .arith/mult 32, L_0x5dea59840fc0, L_0x5dea59841060;
L_0x5dea598411a0 .part L_0x5dea59841100, 10, 16;
S_0x5dea597fbe00 .scope module, "m2" "qmult" 12 39, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fb660 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fb6a0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597fc1c0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59841240;  1 drivers
v0x5dea597fc2a0_0 .net/s *"_ivl_2", 31 0, L_0x5dea598412e0;  1 drivers
v0x5dea59801cc0_6 .array/port v0x5dea59801cc0, 6;
v0x5dea597fc380_0 .net/s "a", 15 0, v0x5dea59801cc0_6;  1 drivers
v0x5dea597fc470_0 .net/s "b", 15 0, L_0x74f8f5430698;  alias, 1 drivers
v0x5dea597fc550_0 .net/s "out", 15 0, L_0x5dea598414c0;  alias, 1 drivers
v0x5dea597fc680_0 .net/s "temp", 31 0, L_0x5dea59841380;  1 drivers
L_0x5dea59841240 .extend/s 32, v0x5dea59801cc0_6;
L_0x5dea598412e0 .extend/s 32, L_0x74f8f5430698;
L_0x5dea59841380 .arith/mult 32, L_0x5dea59841240, L_0x5dea598412e0;
L_0x5dea598414c0 .part L_0x5dea59841380, 10, 16;
S_0x5dea597fc7e0 .scope module, "m3" "qmult" 12 40, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fc030 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fc070 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597fcb70_0 .net/s *"_ivl_0", 31 0, L_0x5dea59841600;  1 drivers
v0x5dea597fcc70_0 .net/s *"_ivl_2", 31 0, L_0x5dea598416f0;  1 drivers
v0x5dea59801cc0_5 .array/port v0x5dea59801cc0, 5;
v0x5dea597fcd50_0 .net/s "a", 15 0, v0x5dea59801cc0_5;  1 drivers
v0x5dea597fce40_0 .net/s "b", 15 0, L_0x74f8f54306e0;  alias, 1 drivers
v0x5dea597fcf20_0 .net/s "out", 15 0, L_0x5dea598418d0;  alias, 1 drivers
v0x5dea597fd050_0 .net/s "temp", 31 0, L_0x5dea59841790;  1 drivers
L_0x5dea59841600 .extend/s 32, v0x5dea59801cc0_5;
L_0x5dea598416f0 .extend/s 32, L_0x74f8f54306e0;
L_0x5dea59841790 .arith/mult 32, L_0x5dea59841600, L_0x5dea598416f0;
L_0x5dea598418d0 .part L_0x5dea59841790, 10, 16;
S_0x5dea597fd1b0 .scope module, "m4" "qmult" 12 41, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fca10 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fca50 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597fd560_0 .net/s *"_ivl_0", 31 0, L_0x5dea59841a10;  1 drivers
v0x5dea597fd660_0 .net/s *"_ivl_2", 31 0, L_0x5dea59841b00;  1 drivers
v0x5dea59801cc0_4 .array/port v0x5dea59801cc0, 4;
v0x5dea597fd740_0 .net/s "a", 15 0, v0x5dea59801cc0_4;  1 drivers
v0x5dea597fd830_0 .net/s "b", 15 0, L_0x74f8f5430728;  alias, 1 drivers
v0x5dea597fd910_0 .net/s "out", 15 0, L_0x5dea59841ce0;  alias, 1 drivers
v0x5dea597fda40_0 .net/s "temp", 31 0, L_0x5dea59841ba0;  1 drivers
L_0x5dea59841a10 .extend/s 32, v0x5dea59801cc0_4;
L_0x5dea59841b00 .extend/s 32, L_0x74f8f5430728;
L_0x5dea59841ba0 .arith/mult 32, L_0x5dea59841a10, L_0x5dea59841b00;
L_0x5dea59841ce0 .part L_0x5dea59841ba0, 10, 16;
S_0x5dea597fdba0 .scope module, "m5" "qmult" 12 42, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fd430 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fd470 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597fdf30_0 .net/s *"_ivl_0", 31 0, L_0x5dea59841e20;  1 drivers
v0x5dea597fe030_0 .net/s *"_ivl_2", 31 0, L_0x5dea59841f10;  1 drivers
v0x5dea59801cc0_3 .array/port v0x5dea59801cc0, 3;
v0x5dea597fe110_0 .net/s "a", 15 0, v0x5dea59801cc0_3;  1 drivers
v0x5dea597fe200_0 .net/s "b", 15 0, L_0x74f8f5430770;  alias, 1 drivers
v0x5dea597fe2e0_0 .net/s "out", 15 0, L_0x5dea598420f0;  alias, 1 drivers
v0x5dea597fe410_0 .net/s "temp", 31 0, L_0x5dea59841fb0;  1 drivers
L_0x5dea59841e20 .extend/s 32, v0x5dea59801cc0_3;
L_0x5dea59841f10 .extend/s 32, L_0x74f8f5430770;
L_0x5dea59841fb0 .arith/mult 32, L_0x5dea59841e20, L_0x5dea59841f10;
L_0x5dea598420f0 .part L_0x5dea59841fb0, 10, 16;
S_0x5dea597fe570 .scope module, "m6" "qmult" 12 43, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fddd0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fde10 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597fe900_0 .net/s *"_ivl_0", 31 0, L_0x5dea59842230;  1 drivers
v0x5dea597fea00_0 .net/s *"_ivl_2", 31 0, L_0x5dea59842320;  1 drivers
v0x5dea59801cc0_2 .array/port v0x5dea59801cc0, 2;
v0x5dea597feae0_0 .net/s "a", 15 0, v0x5dea59801cc0_2;  1 drivers
v0x5dea597febd0_0 .net/s "b", 15 0, L_0x74f8f54307b8;  alias, 1 drivers
v0x5dea597fecb0_0 .net/s "out", 15 0, L_0x5dea59842500;  alias, 1 drivers
v0x5dea597fede0_0 .net/s "temp", 31 0, L_0x5dea598423c0;  1 drivers
L_0x5dea59842230 .extend/s 32, v0x5dea59801cc0_2;
L_0x5dea59842320 .extend/s 32, L_0x74f8f54307b8;
L_0x5dea598423c0 .arith/mult 32, L_0x5dea59842230, L_0x5dea59842320;
L_0x5dea59842500 .part L_0x5dea598423c0, 10, 16;
S_0x5dea597fef40 .scope module, "m7" "qmult" 12 44, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597fe7a0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597fe7e0 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597ff2d0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59842640;  1 drivers
v0x5dea597ff3d0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59842730;  1 drivers
v0x5dea59801cc0_1 .array/port v0x5dea59801cc0, 1;
v0x5dea597ff4b0_0 .net/s "a", 15 0, v0x5dea59801cc0_1;  1 drivers
v0x5dea597ff5a0_0 .net/s "b", 15 0, L_0x74f8f5430800;  alias, 1 drivers
v0x5dea597ff680_0 .net/s "out", 15 0, L_0x5dea59842910;  alias, 1 drivers
v0x5dea597ff7b0_0 .net/s "temp", 31 0, L_0x5dea598427d0;  1 drivers
L_0x5dea59842640 .extend/s 32, v0x5dea59801cc0_1;
L_0x5dea59842730 .extend/s 32, L_0x74f8f5430800;
L_0x5dea598427d0 .arith/mult 32, L_0x5dea59842640, L_0x5dea59842730;
L_0x5dea59842910 .part L_0x5dea598427d0, 10, 16;
S_0x5dea597ff910 .scope module, "m8" "qmult" 12 45, 9 2 0, S_0x5dea597fa460;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x5dea597ffaf0 .param/l "N" 0 9 3, +C4<00000000000000000000000000010000>;
P_0x5dea597ffb30 .param/l "Q" 0 9 4, +C4<00000000000000000000000000001010>;
v0x5dea597ffce0_0 .net/s *"_ivl_0", 31 0, L_0x5dea59842a50;  1 drivers
v0x5dea597ffde0_0 .net/s *"_ivl_2", 31 0, L_0x5dea59842b40;  1 drivers
v0x5dea59801cc0_0 .array/port v0x5dea59801cc0, 0;
v0x5dea597ffec0_0 .net/s "a", 15 0, v0x5dea59801cc0_0;  1 drivers
v0x5dea597fffb0_0 .net/s "b", 15 0, L_0x74f8f5430848;  alias, 1 drivers
v0x5dea59800090_0 .net/s "out", 15 0, L_0x5dea59842d20;  alias, 1 drivers
v0x5dea598001c0_0 .net/s "temp", 31 0, L_0x5dea59842be0;  1 drivers
L_0x5dea59842a50 .extend/s 32, v0x5dea59801cc0_0;
L_0x5dea59842b40 .extend/s 32, L_0x74f8f5430848;
L_0x5dea59842be0 .arith/mult 32, L_0x5dea59842a50, L_0x5dea59842b40;
L_0x5dea59842d20 .part L_0x5dea59842be0, 10, 16;
S_0x5dea59802370 .scope module, "w_d1_inst" "w_dec1" 3 24, 14 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "w0";
    .port_info 1 /OUTPUT 16 "w1";
    .port_info 2 /OUTPUT 16 "w2";
    .port_info 3 /OUTPUT 16 "w3";
    .port_info 4 /OUTPUT 16 "w4";
    .port_info 5 /OUTPUT 16 "w5";
    .port_info 6 /OUTPUT 16 "w6";
    .port_info 7 /OUTPUT 16 "w7";
    .port_info 8 /OUTPUT 16 "w8";
    .port_info 9 /OUTPUT 16 "w9";
    .port_info 10 /OUTPUT 16 "w10";
    .port_info 11 /OUTPUT 16 "w11";
    .port_info 12 /OUTPUT 16 "w12";
    .port_info 13 /OUTPUT 16 "w13";
    .port_info 14 /OUTPUT 16 "w14";
    .port_info 15 /OUTPUT 16 "w15";
    .port_info 16 /OUTPUT 16 "bias";
P_0x5dea59802550 .param/l "DATA_WIDTH" 0 14 1, +C4<00000000000000000000000000010000>;
v0x5dea598027c0_0 .net/s "bias", 15 0, L_0x74f8f54300f8;  alias, 1 drivers
v0x5dea598028f0_0 .net/s "w0", 15 0, L_0x74f8f542fc78;  alias, 1 drivers
v0x5dea598029b0_0 .net/s "w1", 15 0, L_0x74f8f542fcc0;  alias, 1 drivers
v0x5dea59802a50_0 .net/s "w10", 15 0, L_0x74f8f542ff48;  alias, 1 drivers
v0x5dea59802b10_0 .net/s "w11", 15 0, L_0x74f8f542ff90;  alias, 1 drivers
v0x5dea59802c20_0 .net/s "w12", 15 0, L_0x74f8f542ffd8;  alias, 1 drivers
v0x5dea59802ce0_0 .net/s "w13", 15 0, L_0x74f8f5430020;  alias, 1 drivers
v0x5dea59802da0_0 .net/s "w14", 15 0, L_0x74f8f5430068;  alias, 1 drivers
v0x5dea59802e60_0 .net/s "w15", 15 0, L_0x74f8f54300b0;  alias, 1 drivers
v0x5dea59802fb0_0 .net/s "w2", 15 0, L_0x74f8f542fd08;  alias, 1 drivers
v0x5dea59803070_0 .net/s "w3", 15 0, L_0x74f8f542fd50;  alias, 1 drivers
v0x5dea59803130_0 .net/s "w4", 15 0, L_0x74f8f542fd98;  alias, 1 drivers
v0x5dea598031f0_0 .net/s "w5", 15 0, L_0x74f8f542fde0;  alias, 1 drivers
v0x5dea598032b0_0 .net/s "w6", 15 0, L_0x74f8f542fe28;  alias, 1 drivers
v0x5dea59803370_0 .net/s "w7", 15 0, L_0x74f8f542fe70;  alias, 1 drivers
v0x5dea59803430_0 .net/s "w8", 15 0, L_0x74f8f542feb8;  alias, 1 drivers
v0x5dea598034f0_0 .net/s "w9", 15 0, L_0x74f8f542ff00;  alias, 1 drivers
S_0x5dea598037d0 .scope module, "w_d2_inst" "w_dec2" 3 27, 15 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "w0";
    .port_info 1 /OUTPUT 16 "w1";
    .port_info 2 /OUTPUT 16 "w2";
    .port_info 3 /OUTPUT 16 "w3";
    .port_info 4 /OUTPUT 16 "w4";
    .port_info 5 /OUTPUT 16 "w5";
    .port_info 6 /OUTPUT 16 "w6";
    .port_info 7 /OUTPUT 16 "w7";
    .port_info 8 /OUTPUT 16 "w8";
    .port_info 9 /OUTPUT 16 "w9";
    .port_info 10 /OUTPUT 16 "w10";
    .port_info 11 /OUTPUT 16 "w11";
    .port_info 12 /OUTPUT 16 "w12";
    .port_info 13 /OUTPUT 16 "w13";
    .port_info 14 /OUTPUT 16 "w14";
    .port_info 15 /OUTPUT 16 "w15";
    .port_info 16 /OUTPUT 16 "bias";
P_0x5dea59803a70 .param/l "DATA_WIDTH" 0 15 1, +C4<00000000000000000000000000010000>;
v0x5dea59803cb0_0 .net/s "bias", 15 0, L_0x74f8f54305c0;  alias, 1 drivers
v0x5dea59803de0_0 .net/s "w0", 15 0, L_0x74f8f5430140;  alias, 1 drivers
v0x5dea59803ea0_0 .net/s "w1", 15 0, L_0x74f8f5430188;  alias, 1 drivers
v0x5dea59803f40_0 .net/s "w10", 15 0, L_0x74f8f5430410;  alias, 1 drivers
v0x5dea59804000_0 .net/s "w11", 15 0, L_0x74f8f5430458;  alias, 1 drivers
v0x5dea59804110_0 .net/s "w12", 15 0, L_0x74f8f54304a0;  alias, 1 drivers
v0x5dea598041d0_0 .net/s "w13", 15 0, L_0x74f8f54304e8;  alias, 1 drivers
v0x5dea59804290_0 .net/s "w14", 15 0, L_0x74f8f5430530;  alias, 1 drivers
v0x5dea59804350_0 .net/s "w15", 15 0, L_0x74f8f5430578;  alias, 1 drivers
v0x5dea59804410_0 .net/s "w2", 15 0, L_0x74f8f54301d0;  alias, 1 drivers
v0x5dea598044d0_0 .net/s "w3", 15 0, L_0x74f8f5430218;  alias, 1 drivers
v0x5dea59804590_0 .net/s "w4", 15 0, L_0x74f8f5430260;  alias, 1 drivers
v0x5dea59804650_0 .net/s "w5", 15 0, L_0x74f8f54302a8;  alias, 1 drivers
v0x5dea59804710_0 .net/s "w6", 15 0, L_0x74f8f54302f0;  alias, 1 drivers
v0x5dea598047d0_0 .net/s "w7", 15 0, L_0x74f8f5430338;  alias, 1 drivers
v0x5dea59804890_0 .net/s "w8", 15 0, L_0x74f8f5430380;  alias, 1 drivers
v0x5dea59804950_0 .net/s "w9", 15 0, L_0x74f8f54303c8;  alias, 1 drivers
S_0x5dea59804d40 .scope module, "w_e1_inst" "w_enc1" 3 15, 16 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "w0";
    .port_info 1 /OUTPUT 16 "w1";
    .port_info 2 /OUTPUT 16 "w2";
    .port_info 3 /OUTPUT 16 "w3";
    .port_info 4 /OUTPUT 16 "w4";
    .port_info 5 /OUTPUT 16 "w5";
    .port_info 6 /OUTPUT 16 "w6";
    .port_info 7 /OUTPUT 16 "w7";
    .port_info 8 /OUTPUT 16 "w8";
    .port_info 9 /OUTPUT 16 "bias";
P_0x5dea59804ed0 .param/l "DATA_WIDTH" 0 16 1, +C4<00000000000000000000000000010000>;
v0x5dea59805070_0 .net/s "bias", 15 0, L_0x74f8f542f2a0;  alias, 1 drivers
v0x5dea59805180_0 .net/s "w0", 15 0, L_0x74f8f542f018;  alias, 1 drivers
v0x5dea59805290_0 .net/s "w1", 15 0, L_0x74f8f542f060;  alias, 1 drivers
v0x5dea59805380_0 .net/s "w2", 15 0, L_0x74f8f542f0a8;  alias, 1 drivers
v0x5dea59805490_0 .net/s "w3", 15 0, L_0x74f8f542f0f0;  alias, 1 drivers
v0x5dea598055f0_0 .net/s "w4", 15 0, L_0x74f8f542f138;  alias, 1 drivers
v0x5dea59805700_0 .net/s "w5", 15 0, L_0x74f8f542f180;  alias, 1 drivers
v0x5dea59805810_0 .net/s "w6", 15 0, L_0x74f8f542f1c8;  alias, 1 drivers
v0x5dea59805920_0 .net/s "w7", 15 0, L_0x74f8f542f210;  alias, 1 drivers
v0x5dea598059e0_0 .net/s "w8", 15 0, L_0x74f8f542f258;  alias, 1 drivers
S_0x5dea59805c30 .scope module, "w_e2_inst" "w_enc2" 3 18, 17 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "w0";
    .port_info 1 /OUTPUT 16 "w1";
    .port_info 2 /OUTPUT 16 "w2";
    .port_info 3 /OUTPUT 16 "w3";
    .port_info 4 /OUTPUT 16 "w4";
    .port_info 5 /OUTPUT 16 "w5";
    .port_info 6 /OUTPUT 16 "w6";
    .port_info 7 /OUTPUT 16 "w7";
    .port_info 8 /OUTPUT 16 "w8";
    .port_info 9 /OUTPUT 16 "w9";
    .port_info 10 /OUTPUT 16 "w10";
    .port_info 11 /OUTPUT 16 "w11";
    .port_info 12 /OUTPUT 16 "w12";
    .port_info 13 /OUTPUT 16 "w13";
    .port_info 14 /OUTPUT 16 "w14";
    .port_info 15 /OUTPUT 16 "w15";
    .port_info 16 /OUTPUT 16 "bias";
P_0x5dea59805e10 .param/l "DATA_WIDTH" 0 17 1, +C4<00000000000000000000000000010000>;
v0x5dea598060e0_0 .net/s "bias", 15 0, L_0x74f8f542f768;  alias, 1 drivers
v0x5dea598061c0_0 .net/s "w0", 15 0, L_0x74f8f542f2e8;  alias, 1 drivers
v0x5dea598062b0_0 .net/s "w1", 15 0, L_0x74f8f542f330;  alias, 1 drivers
v0x5dea598063a0_0 .net/s "w10", 15 0, L_0x74f8f542f5b8;  alias, 1 drivers
v0x5dea598064b0_0 .net/s "w11", 15 0, L_0x74f8f542f600;  alias, 1 drivers
v0x5dea59806610_0 .net/s "w12", 15 0, L_0x74f8f542f648;  alias, 1 drivers
v0x5dea59806720_0 .net/s "w13", 15 0, L_0x74f8f542f690;  alias, 1 drivers
v0x5dea59806830_0 .net/s "w14", 15 0, L_0x74f8f542f6d8;  alias, 1 drivers
v0x5dea59806940_0 .net/s "w15", 15 0, L_0x74f8f542f720;  alias, 1 drivers
v0x5dea59806a90_0 .net/s "w2", 15 0, L_0x74f8f542f378;  alias, 1 drivers
v0x5dea59806ba0_0 .net/s "w3", 15 0, L_0x74f8f542f3c0;  alias, 1 drivers
v0x5dea59806cb0_0 .net/s "w4", 15 0, L_0x74f8f542f408;  alias, 1 drivers
v0x5dea59806dc0_0 .net/s "w5", 15 0, L_0x74f8f542f450;  alias, 1 drivers
v0x5dea59806ed0_0 .net/s "w6", 15 0, L_0x74f8f542f498;  alias, 1 drivers
v0x5dea59806fe0_0 .net/s "w7", 15 0, L_0x74f8f542f4e0;  alias, 1 drivers
v0x5dea598070f0_0 .net/s "w8", 15 0, L_0x74f8f542f528;  alias, 1 drivers
v0x5dea59807200_0 .net/s "w9", 15 0, L_0x74f8f542f570;  alias, 1 drivers
S_0x5dea59807640 .scope module, "w_e3_inst" "w_enc3" 3 21, 18 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "w0";
    .port_info 1 /OUTPUT 16 "w1";
    .port_info 2 /OUTPUT 16 "w2";
    .port_info 3 /OUTPUT 16 "w3";
    .port_info 4 /OUTPUT 16 "w4";
    .port_info 5 /OUTPUT 16 "w5";
    .port_info 6 /OUTPUT 16 "w6";
    .port_info 7 /OUTPUT 16 "w7";
    .port_info 8 /OUTPUT 16 "w8";
    .port_info 9 /OUTPUT 16 "w9";
    .port_info 10 /OUTPUT 16 "w10";
    .port_info 11 /OUTPUT 16 "w11";
    .port_info 12 /OUTPUT 16 "w12";
    .port_info 13 /OUTPUT 16 "w13";
    .port_info 14 /OUTPUT 16 "w14";
    .port_info 15 /OUTPUT 16 "w15";
    .port_info 16 /OUTPUT 16 "bias";
P_0x5dea59807820 .param/l "DATA_WIDTH" 0 18 1, +C4<00000000000000000000000000010000>;
v0x5dea59807a60_0 .net/s "bias", 15 0, L_0x74f8f542fc30;  alias, 1 drivers
v0x5dea59807b40_0 .net/s "w0", 15 0, L_0x74f8f542f7b0;  alias, 1 drivers
v0x5dea59807c30_0 .net/s "w1", 15 0, L_0x74f8f542f7f8;  alias, 1 drivers
v0x5dea59807d20_0 .net/s "w10", 15 0, L_0x74f8f542fa80;  alias, 1 drivers
v0x5dea59807e30_0 .net/s "w11", 15 0, L_0x74f8f542fac8;  alias, 1 drivers
v0x5dea59807f90_0 .net/s "w12", 15 0, L_0x74f8f542fb10;  alias, 1 drivers
v0x5dea598080a0_0 .net/s "w13", 15 0, L_0x74f8f542fb58;  alias, 1 drivers
v0x5dea598081b0_0 .net/s "w14", 15 0, L_0x74f8f542fba0;  alias, 1 drivers
v0x5dea598082c0_0 .net/s "w15", 15 0, L_0x74f8f542fbe8;  alias, 1 drivers
v0x5dea59808410_0 .net/s "w2", 15 0, L_0x74f8f542f840;  alias, 1 drivers
v0x5dea59808520_0 .net/s "w3", 15 0, L_0x74f8f542f888;  alias, 1 drivers
v0x5dea59808630_0 .net/s "w4", 15 0, L_0x74f8f542f8d0;  alias, 1 drivers
v0x5dea59808740_0 .net/s "w5", 15 0, L_0x74f8f542f918;  alias, 1 drivers
v0x5dea59808850_0 .net/s "w6", 15 0, L_0x74f8f542f960;  alias, 1 drivers
v0x5dea59808960_0 .net/s "w7", 15 0, L_0x74f8f542f9a8;  alias, 1 drivers
v0x5dea59808a70_0 .net/s "w8", 15 0, L_0x74f8f542f9f0;  alias, 1 drivers
v0x5dea59808b80_0 .net/s "w9", 15 0, L_0x74f8f542fa38;  alias, 1 drivers
S_0x5dea59808fc0 .scope module, "w_out_inst" "w_out" 3 30, 19 1 0, S_0x5dea596ce0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "w0";
    .port_info 1 /OUTPUT 16 "w1";
    .port_info 2 /OUTPUT 16 "w2";
    .port_info 3 /OUTPUT 16 "w3";
    .port_info 4 /OUTPUT 16 "w4";
    .port_info 5 /OUTPUT 16 "w5";
    .port_info 6 /OUTPUT 16 "w6";
    .port_info 7 /OUTPUT 16 "w7";
    .port_info 8 /OUTPUT 16 "w8";
    .port_info 9 /OUTPUT 16 "bias";
P_0x5dea598091a0 .param/l "DATA_WIDTH" 0 19 1, +C4<00000000000000000000000000010000>;
v0x5dea59809340_0 .net/s "bias", 15 0, L_0x74f8f5430890;  alias, 1 drivers
v0x5dea59809420_0 .net/s "w0", 15 0, L_0x74f8f5430608;  alias, 1 drivers
v0x5dea59809510_0 .net/s "w1", 15 0, L_0x74f8f5430650;  alias, 1 drivers
v0x5dea59809600_0 .net/s "w2", 15 0, L_0x74f8f5430698;  alias, 1 drivers
v0x5dea59809710_0 .net/s "w3", 15 0, L_0x74f8f54306e0;  alias, 1 drivers
v0x5dea59809870_0 .net/s "w4", 15 0, L_0x74f8f5430728;  alias, 1 drivers
v0x5dea59809980_0 .net/s "w5", 15 0, L_0x74f8f5430770;  alias, 1 drivers
v0x5dea59809a90_0 .net/s "w6", 15 0, L_0x74f8f54307b8;  alias, 1 drivers
v0x5dea59809ba0_0 .net/s "w7", 15 0, L_0x74f8f5430800;  alias, 1 drivers
v0x5dea59809c60_0 .net/s "w8", 15 0, L_0x74f8f5430848;  alias, 1 drivers
    .scope S_0x5dea596f90a0;
T_0 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea597aa530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59797b40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59797be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597a99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597a98d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597ab7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597ab880_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5dea597ab880_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597ab880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ab190, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597ab880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ab250, 0, 4;
    %load/vec4 v0x5dea597ab880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597ab880_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597ab880_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5dea597ab880_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597ab880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %load/vec4 v0x5dea597ab880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597ab880_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5dea597a9fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5dea597abe90_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ab190, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ab190, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ab250, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5dea597ab880_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x5dea597ab880_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v0x5dea597ab880_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597ab190, 4;
    %ix/getv/s 3, v0x5dea597ab880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ab190, 0, 4;
    %load/vec4 v0x5dea597ab880_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597ab250, 4;
    %ix/getv/s 3, v0x5dea597ab880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ab250, 0, 4;
    %load/vec4 v0x5dea597ab880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597ab880_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %load/vec4 v0x5dea597abe90_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59799320, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59799320, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ab190, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59799320, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59799320, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ab250, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59799320, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59799320, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59799320, 0, 4;
    %load/vec4 v0x5dea59797b40_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59797b40_0, 0;
    %load/vec4 v0x5dea59797be0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea59797be0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x5dea59797b40_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea59797b40_0, 0;
T_0.11 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5dea59797be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5dea59797b40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea597a99a0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597a99a0_0, 0;
T_0.13 ;
    %load/vec4 v0x5dea597a99a0_0;
    %assign/vec4 v0x5dea597a98d0_0, 0;
    %load/vec4 v0x5dea597a9f00_0;
    %assign/vec4 v0x5dea597ab7c0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5dea597a99a0_0;
    %assign/vec4 v0x5dea597a98d0_0, 0;
    %load/vec4 v0x5dea597a9f00_0;
    %assign/vec4 v0x5dea597ab7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597a99a0_0, 0;
T_0.7 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5dea596db4a0;
T_1 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea5957b940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea595336c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59560830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5dea59582ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea595336c0_0, 0;
    %load/vec4 v0x5dea594ea660_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x5dea594ea660_0;
    %assign/vec4 v0x5dea59560830_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5dea595609b0_0;
    %assign/vec4 v0x5dea59560830_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea595336c0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5dea59796430;
T_2 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea597eb910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597ebbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597ebb20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597eb1c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea597ecfa0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea597ed040_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597eb290_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5dea597eb290_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597eb290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb370, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597eb290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb430, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597eb290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb4f0, 0, 4;
    %load/vec4 v0x5dea597eb290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597eb290_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597eb290_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x5dea597eb290_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597eb290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %load/vec4 v0x5dea597eb290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597eb290_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5dea597eba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5dea597eb100_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb370, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597eb370, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb430, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597eb430, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb4f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5dea597eb290_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x5dea597eb290_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_2.9, 5;
    %load/vec4 v0x5dea597eb290_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597eb370, 4;
    %ix/getv/s 3, v0x5dea597eb290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb370, 0, 4;
    %load/vec4 v0x5dea597eb290_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597eb430, 4;
    %ix/getv/s 3, v0x5dea597eb290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb430, 0, 4;
    %load/vec4 v0x5dea597eb290_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597eb4f0, 4;
    %ix/getv/s 3, v0x5dea597eb290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597eb4f0, 0, 4;
    %load/vec4 v0x5dea597eb290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597eb290_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v0x5dea597eb100_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597eb370, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597eb430, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597eb4f0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597ecb70, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597ecb70, 0, 4;
    %load/vec4 v0x5dea597ecfa0_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea597ecfa0_0, 0;
    %load/vec4 v0x5dea597ed040_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea597ed040_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5dea597ecfa0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea597ecfa0_0, 0;
T_2.11 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea597ed040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea597ecfa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x5dea597ecfa0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dea597ed040_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea597ebbf0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597ebbf0_0, 0;
T_2.15 ;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597ebbf0_0, 0;
T_2.13 ;
    %load/vec4 v0x5dea597ebbf0_0;
    %assign/vec4 v0x5dea597ebb20_0, 0;
    %load/vec4 v0x5dea597eb9b0_0;
    %assign/vec4 v0x5dea597eb1c0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5dea597ebbf0_0;
    %assign/vec4 v0x5dea597ebb20_0, 0;
    %load/vec4 v0x5dea597eb9b0_0;
    %assign/vec4 v0x5dea597eb1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597ebbf0_0, 0;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5dea597e14e0;
T_3 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea59786000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597bd430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea596d5b40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5dea59773670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea597bd430_0, 0;
    %load/vec4 v0x5dea597dba30_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x5dea597dba30_0;
    %assign/vec4 v0x5dea596d5b40_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5dea59785f00_0;
    %assign/vec4 v0x5dea596d5b40_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597bd430_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5dea597ed1a0;
T_4 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea597f8bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597f8e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597f8de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597f8450_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea597fa260_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea597fa300_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597f8510_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5dea597f8510_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597f8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f85d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597f8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f8690, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597f8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f8750, 0, 4;
    %load/vec4 v0x5dea597f8510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597f8510_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597f8510_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x5dea597f8510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597f8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %load/vec4 v0x5dea597f8510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597f8510_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5dea597f8d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5dea597f8390_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f85d0, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f85d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f8690, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f8690, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f8750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5dea597f8510_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x5dea597f8510_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x5dea597f8510_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597f85d0, 4;
    %ix/getv/s 3, v0x5dea597f8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f85d0, 0, 4;
    %load/vec4 v0x5dea597f8510_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597f8690, 4;
    %ix/getv/s 3, v0x5dea597f8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f8690, 0, 4;
    %load/vec4 v0x5dea597f8510_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597f8750, 4;
    %ix/getv/s 3, v0x5dea597f8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f8750, 0, 4;
    %load/vec4 v0x5dea597f8510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597f8510_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %load/vec4 v0x5dea597f8390_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f85d0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f8690, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f8750, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597f9e30, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597f9e30, 0, 4;
    %load/vec4 v0x5dea597fa260_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea597fa260_0, 0;
    %load/vec4 v0x5dea597fa300_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea597fa300_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x5dea597fa260_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea597fa260_0, 0;
T_4.11 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea597fa300_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea597fa260_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x5dea597fa260_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dea597fa300_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea597f8e80_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597f8e80_0, 0;
T_4.15 ;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597f8e80_0, 0;
T_4.13 ;
    %load/vec4 v0x5dea597f8e80_0;
    %assign/vec4 v0x5dea597f8de0_0, 0;
    %load/vec4 v0x5dea597f8c70_0;
    %assign/vec4 v0x5dea597f8450_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5dea597f8e80_0;
    %assign/vec4 v0x5dea597f8de0_0, 0;
    %load/vec4 v0x5dea597f8c70_0;
    %assign/vec4 v0x5dea597f8450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597f8e80_0, 0;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5dea597e27e0;
T_5 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea59763080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597560f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59760260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5dea597549e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea597560f0_0, 0;
    %load/vec4 v0x5dea5975eb50_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x5dea5975eb50_0;
    %assign/vec4 v0x5dea59760260_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5dea59761970_0;
    %assign/vec4 v0x5dea59760260_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597560f0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5dea597271a0;
T_6 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea596c7160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea596c1520_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea596bfce0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5dea596c40a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea596c9ce0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5dea596c9f80_0;
    %load/vec4 v0x5dea596c6ec0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5dea596c8870_0;
    %load/vec4 v0x5dea596c1520_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea596c85d0, 0, 4;
    %load/vec4 v0x5dea596c1520_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x5dea596c1520_0;
    %addi 1, 0, 10;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0x5dea596c1520_0, 0;
T_6.2 ;
    %load/vec4 v0x5dea596cb3f0_0;
    %load/vec4 v0x5dea596c57b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5dea596bfce0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5dea596c85d0, 4;
    %assign/vec4 v0x5dea596c9ce0_0, 0;
    %load/vec4 v0x5dea596bfce0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0x5dea596bfce0_0;
    %addi 1, 0, 10;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x5dea596bfce0_0, 0;
T_6.6 ;
    %load/vec4 v0x5dea596c9f80_0;
    %load/vec4 v0x5dea596c6ec0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5dea596cb3f0_0;
    %load/vec4 v0x5dea596c57b0_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5dea596c40a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5dea596c40a0_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x5dea596cb3f0_0;
    %load/vec4 v0x5dea596c57b0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5dea596c9f80_0;
    %load/vec4 v0x5dea596c6ec0_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x5dea596c40a0_0;
    %subi 1, 0, 11;
    %assign/vec4 v0x5dea596c40a0_0, 0;
T_6.12 ;
T_6.11 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5dea597d3fc0;
T_7 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea597635a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea59763640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59761e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597537f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59798a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597509d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5dea59761e90_0;
    %load/vec4 v0x5dea59752180_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59761e90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59761e90_0, 0;
    %load/vec4 v0x5dea59763640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x5dea5974f2c0_0;
    %load/vec4 v0x5dea59752180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59761e90_0, 0;
    %load/vec4 v0x5dea59791680_0;
    %assign/vec4 v0x5dea597537f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea59763640_0, 0;
T_7.8 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5dea59752180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59761e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597537f0_0, 0;
    %load/vec4 v0x5dea59798a70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59798a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5dea59763640_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x5dea59798a70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea59798a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea59763640_0, 0;
T_7.13 ;
T_7.10 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5dea59752180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59761e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597537f0_0, 0;
    %load/vec4 v0x5dea597509d0_0;
    %pad/u 64;
    %cmpi/e 11, 0, 64;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597509d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea59763640_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x5dea597509d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea597509d0_0, 0;
T_7.17 ;
T_7.14 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5dea597d45f0;
T_8 ;
    %wait E_0x5dea5975a9a0;
    %load/vec4 v0x5dea596c8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dea597a5960_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dea596cb910_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5dea596c73e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5dea59792e30_0;
    %store/vec4 v0x5dea597a5960_0, 0, 1;
    %load/vec4 v0x5dea596c1840_0;
    %store/vec4 v0x5dea596cb910_0, 0, 16;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dea597a5960_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dea596cb910_0, 0, 16;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5dea597d45f0;
T_9 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea59792d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea596c0090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597972c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea596c8af0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5dea596ca200_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5dea596ca200_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.2, 5;
    %load/vec4 v0x5dea596cb9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5dea596ca200_0;
    %pad/u 32;
    %cmpi/e 1024, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea596c8af0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5dea596ca200_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5dea596ca200_0, 0;
T_9.7 ;
T_9.4 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5dea596cb9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x5dea596c0090_0;
    %pad/u 66;
    %cmpi/e 16, 0, 66;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea596c0090_0, 0;
    %load/vec4 v0x5dea597972c0_0;
    %pad/u 66;
    %cmpi/e 16, 0, 66;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0x5dea596ca200_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x5dea597972c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea597972c0_0, 0;
T_9.13 ;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x5dea596c0090_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea596c0090_0, 0;
T_9.11 ;
T_9.8 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5dea5976ae70;
T_10 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea597ca3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597c75d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597c8d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea596a1e10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59716e70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59716f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea596a1eb0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x5dea596a1eb0_0;
    %pad/s 66;
    %cmpi/s 17, 0, 66;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea596a1eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea5969b9c0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea596a1eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea5969ba60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea596a1eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597cbb00, 0, 4;
    %load/vec4 v0x5dea596a1eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea596a1eb0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea596a1eb0_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x5dea596a1eb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_10.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea596a1eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %load/vec4 v0x5dea596a1eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea596a1eb0_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5dea597c8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5dea596a24b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea5969b9c0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea5969b9c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea5969ba60, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea5969ba60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597cbb00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5dea596a1eb0_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x5dea596a1eb0_0;
    %pad/s 66;
    %cmpi/s 17, 0, 66;
    %jmp/0xz T_10.9, 5;
    %load/vec4 v0x5dea596a1eb0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea5969b9c0, 4;
    %ix/getv/s 3, v0x5dea596a1eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea5969b9c0, 0, 4;
    %load/vec4 v0x5dea596a1eb0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea5969ba60, 4;
    %ix/getv/s 3, v0x5dea596a1eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea5969ba60, 0, 4;
    %load/vec4 v0x5dea596a1eb0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597cbb00, 4;
    %ix/getv/s 3, v0x5dea596a1eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597cbb00, 0, 4;
    %load/vec4 v0x5dea596a1eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea596a1eb0_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %load/vec4 v0x5dea596a24b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea5969b9c0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea5969ba60, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597cbb00, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59718580, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59718580, 0, 4;
    %load/vec4 v0x5dea59716e70_0;
    %pad/u 66;
    %cmpi/e 16, 0, 66;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59716e70_0, 0;
    %load/vec4 v0x5dea59716f10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea59716f10_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x5dea59716e70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea59716e70_0, 0;
T_10.11 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea59716f10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea59716e70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea597c75d0_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597c75d0_0, 0;
T_10.13 ;
    %load/vec4 v0x5dea597c75d0_0;
    %assign/vec4 v0x5dea597c8d80_0, 0;
    %load/vec4 v0x5dea597ca490_0;
    %assign/vec4 v0x5dea596a1e10_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5dea597c75d0_0;
    %assign/vec4 v0x5dea597c8d80_0, 0;
    %load/vec4 v0x5dea597ca490_0;
    %assign/vec4 v0x5dea596a1e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597c75d0_0, 0;
T_10.7 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5dea597e38e0;
T_11 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea5974f040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59761c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597591b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5dea59760500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59761c10_0, 0;
    %load/vec4 v0x5dea59757aa0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x5dea59757aa0_0;
    %assign/vec4 v0x5dea597591b0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5dea5975a8c0_0;
    %assign/vec4 v0x5dea597591b0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59761c10_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5dea596f96d0;
T_12 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea596e79b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea596e4e30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea596e62a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5dea596f18e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea596e3480_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5dea596dc1c0_0;
    %load/vec4 v0x5dea596e0660_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5dea596e90c0_0;
    %load/vec4 v0x5dea596e4e30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea596e1d70, 0, 4;
    %load/vec4 v0x5dea596e4e30_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %load/vec4 v0x5dea596e4e30_0;
    %addi 1, 0, 10;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %assign/vec4 v0x5dea596e4e30_0, 0;
T_12.2 ;
    %load/vec4 v0x5dea596e4b90_0;
    %load/vec4 v0x5dea596def50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x5dea596e62a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5dea596e1d70, 4;
    %assign/vec4 v0x5dea596e3480_0, 0;
    %load/vec4 v0x5dea596e62a0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.8, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_12.9, 8;
T_12.8 ; End of true expr.
    %load/vec4 v0x5dea596e62a0_0;
    %addi 1, 0, 10;
    %jmp/0 T_12.9, 8;
 ; End of false expr.
    %blend;
T_12.9;
    %assign/vec4 v0x5dea596e62a0_0, 0;
T_12.6 ;
    %load/vec4 v0x5dea596dc1c0_0;
    %load/vec4 v0x5dea596e0660_0;
    %nor/r;
    %and;
    %load/vec4 v0x5dea596e4b90_0;
    %load/vec4 v0x5dea596def50_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x5dea596f18e0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5dea596f18e0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x5dea596e4b90_0;
    %load/vec4 v0x5dea596def50_0;
    %nor/r;
    %and;
    %load/vec4 v0x5dea596dc1c0_0;
    %load/vec4 v0x5dea596e0660_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x5dea596f18e0_0;
    %subi 1, 0, 11;
    %assign/vec4 v0x5dea596f18e0_0, 0;
T_12.12 ;
T_12.11 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5dea597239f0;
T_13 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea59722e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea59722760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59722130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597369d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea5977b7c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59722d90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5dea59722130_0;
    %load/vec4 v0x5dea59737870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59722130_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59722130_0, 0;
    %load/vec4 v0x5dea59722760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x5dea59722840_0;
    %load/vec4 v0x5dea59737870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59722130_0, 0;
    %load/vec4 v0x5dea597368f0_0;
    %assign/vec4 v0x5dea597369d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea59722760_0, 0;
T_13.8 ;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x5dea59737870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59722130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597369d0_0, 0;
    %load/vec4 v0x5dea5977b7c0_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea5977b7c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5dea59722760_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x5dea5977b7c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea5977b7c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea59722760_0, 0;
T_13.13 ;
T_13.10 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x5dea59737870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59722130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597369d0_0, 0;
    %load/vec4 v0x5dea59722d90_0;
    %pad/u 64;
    %cmpi/e 27, 0, 64;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59722d90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea59722760_0, 0;
    %jmp T_13.17;
T_13.16 ;
    %load/vec4 v0x5dea59722d90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea59722d90_0, 0;
T_13.17 ;
T_13.14 ;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5dea59724020;
T_14 ;
    %wait E_0x5dea597d53e0;
    %load/vec4 v0x5dea5978a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dea596a9010_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dea5978ca20_0, 0, 16;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5dea59748f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5dea596a8f70_0;
    %store/vec4 v0x5dea596a9010_0, 0, 1;
    %load/vec4 v0x5dea597c1d90_0;
    %store/vec4 v0x5dea5978ca20_0, 0, 16;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dea596a9010_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dea5978ca20_0, 0, 16;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5dea59724020;
T_15 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea596b04d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59749010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59746cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea5978a880_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5dea5978a7c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5dea5978a7c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v0x5dea5978cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5dea5978a7c0_0;
    %pad/u 32;
    %cmpi/e 1024, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea5978a880_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5dea5978a7c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5dea5978a7c0_0, 0;
T_15.7 ;
T_15.4 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5dea5978cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x5dea59749010_0;
    %pad/u 66;
    %cmpi/e 32, 0, 66;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59749010_0, 0;
    %load/vec4 v0x5dea59746cf0_0;
    %pad/u 66;
    %cmpi/e 32, 0, 66;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0x5dea5978a7c0_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x5dea59746cf0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea59746cf0_0, 0;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x5dea59749010_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5dea59749010_0, 0;
T_15.11 ;
T_15.8 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5dea597d2d30;
T_16 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea59776430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59775df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597761b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597b8a00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59731510_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea597315b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597b8ac0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5dea597b8ac0_0;
    %pad/s 66;
    %cmpi/s 33, 0, 66;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597b86e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597b8780, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59776750, 0, 4;
    %load/vec4 v0x5dea597b8ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597b8ac0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea597b8ac0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x5dea597b8ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea597b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %load/vec4 v0x5dea597b8ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597b8ac0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5dea59776110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x5dea597b8dc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597b86e0, 0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597b86e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597b8780, 0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597b8780, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59776750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5dea597b8ac0_0, 0, 32;
T_16.8 ;
    %load/vec4 v0x5dea597b8ac0_0;
    %pad/s 66;
    %cmpi/s 33, 0, 66;
    %jmp/0xz T_16.9, 5;
    %load/vec4 v0x5dea597b8ac0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597b86e0, 4;
    %ix/getv/s 3, v0x5dea597b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597b86e0, 0, 4;
    %load/vec4 v0x5dea597b8ac0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea597b8780, 4;
    %ix/getv/s 3, v0x5dea597b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea597b8780, 0, 4;
    %load/vec4 v0x5dea597b8ac0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea59776750, 4;
    %ix/getv/s 3, v0x5dea597b8ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59776750, 0, 4;
    %load/vec4 v0x5dea597b8ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea597b8ac0_0, 0, 32;
    %jmp T_16.8;
T_16.9 ;
    %load/vec4 v0x5dea597b8dc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597b86e0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea597b8780, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59776750, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59731830, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59731830, 0, 4;
    %load/vec4 v0x5dea59731510_0;
    %pad/u 66;
    %cmpi/e 32, 0, 66;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59731510_0, 0;
    %load/vec4 v0x5dea597315b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea597315b0_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x5dea59731510_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea59731510_0, 0;
T_16.11 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea597315b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5dea59731510_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59775df0_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59775df0_0, 0;
T_16.13 ;
    %load/vec4 v0x5dea59775df0_0;
    %assign/vec4 v0x5dea597761b0_0, 0;
    %load/vec4 v0x5dea597764d0_0;
    %assign/vec4 v0x5dea597b8a00_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x5dea59775df0_0;
    %assign/vec4 v0x5dea597761b0_0, 0;
    %load/vec4 v0x5dea597764d0_0;
    %assign/vec4 v0x5dea597b8a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59775df0_0, 0;
T_16.7 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5dea5977de30;
T_17 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea597a5440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59799bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea597a2620_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5dea597984b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59799bc0_0, 0;
    %load/vec4 v0x5dea597a0f10_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.4, 5;
    %load/vec4 v0x5dea597a0f10_0;
    %assign/vec4 v0x5dea597a2620_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5dea597a3d30_0;
    %assign/vec4 v0x5dea597a2620_0, 0;
T_17.5 ;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59799bc0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5dea596cf930;
T_18 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea5971f3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59712420_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea5971dca0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5dea596e2010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea5971ae80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5dea5970f600_0;
    %load/vec4 v0x5dea59718060_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5dea5970def0_0;
    %load/vec4 v0x5dea59712420_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59719770, 0, 4;
    %load/vec4 v0x5dea59712420_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v0x5dea59712420_0;
    %addi 1, 0, 10;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %assign/vec4 v0x5dea59712420_0, 0;
T_18.2 ;
    %load/vec4 v0x5dea5971c590_0;
    %load/vec4 v0x5dea5970b0d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x5dea5971dca0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5dea59719770, 4;
    %assign/vec4 v0x5dea5971ae80_0, 0;
    %load/vec4 v0x5dea5971dca0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.8, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %load/vec4 v0x5dea5971dca0_0;
    %addi 1, 0, 10;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %assign/vec4 v0x5dea5971dca0_0, 0;
T_18.6 ;
    %load/vec4 v0x5dea5970f600_0;
    %load/vec4 v0x5dea59718060_0;
    %nor/r;
    %and;
    %load/vec4 v0x5dea5971c590_0;
    %load/vec4 v0x5dea5970b0d0_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x5dea596e2010_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5dea596e2010_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x5dea5971c590_0;
    %load/vec4 v0x5dea5970b0d0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5dea5970f600_0;
    %load/vec4 v0x5dea59718060_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x5dea596e2010_0;
    %subi 1, 0, 11;
    %assign/vec4 v0x5dea596e2010_0, 0;
T_18.12 ;
T_18.11 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5dea597fa460;
T_19 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea59801220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59801f60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59802000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea598014d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59801400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea59800cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea59800d70_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x5dea59800d70_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea59800d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59800e30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea59800d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59800ef0, 0, 4;
    %load/vec4 v0x5dea59800d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea59800d70_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea59800d70_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x5dea59800d70_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5dea59800d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %load/vec4 v0x5dea59800d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea59800d70_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5dea59801360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x5dea59800bd0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59800e30, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59800e30, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59800ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5dea59800d70_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x5dea59800d70_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_19.9, 5;
    %load/vec4 v0x5dea59800d70_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea59800e30, 4;
    %ix/getv/s 3, v0x5dea59800d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59800e30, 0, 4;
    %load/vec4 v0x5dea59800d70_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5dea59800ef0, 4;
    %ix/getv/s 3, v0x5dea59800d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59800ef0, 0, 4;
    %load/vec4 v0x5dea59800d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea59800d70_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %load/vec4 v0x5dea59800bd0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59801cc0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59801cc0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59800e30, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59801cc0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59801cc0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59800ef0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59801cc0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5dea59801cc0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dea59801cc0, 0, 4;
    %load/vec4 v0x5dea59801f60_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_19.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5dea59801f60_0, 0;
    %load/vec4 v0x5dea59802000_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea59802000_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x5dea59801f60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5dea59801f60_0, 0;
T_19.11 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5dea59802000_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x5dea59801f60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea598014d0_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea598014d0_0, 0;
T_19.13 ;
    %load/vec4 v0x5dea598014d0_0;
    %assign/vec4 v0x5dea59801400_0, 0;
    %load/vec4 v0x5dea598012c0_0;
    %assign/vec4 v0x5dea59800cb0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x5dea598014d0_0;
    %assign/vec4 v0x5dea59801400_0, 0;
    %load/vec4 v0x5dea598012c0_0;
    %assign/vec4 v0x5dea59800cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea598014d0_0, 0;
T_19.7 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5dea59739ff0;
T_20 ;
    %vpi_call 5 34 "$readmemh", P_0x5dea597d58c0, v0x5dea5979cc80 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x5dea59739ff0;
T_21 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea59792b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597a11b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5dea5979b570_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5dea5979faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea597a11b0_0, 0;
    %load/vec4 v0x5dea59799e60_0;
    %cmpi/s 4096, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.4, 5;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0x5dea5979b570_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x5dea59799e60_0;
    %cmpi/s 61440, 0, 16;
    %flag_or 5, 4;
    %jmp/0xz  T_21.6, 5;
    %pushi/vec4 64512, 0, 16;
    %assign/vec4 v0x5dea5979b570_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x5dea597911f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5dea5979cc80, 4;
    %assign/vec4 v0x5dea5979b570_0, 0;
T_21.7 ;
T_21.5 ;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea597a11b0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5dea596ce0b0;
T_22 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea5980e360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea5980be90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea5980bdb0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5dea5980bdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea5980be90_0, 0;
    %load/vec4 v0x5dea5980d910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea5980bdb0_0, 0;
T_22.5 ;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x5dea5980d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea5980be90_0, 0;
    %load/vec4 v0x5dea5980d9b0_0;
    %assign/vec4 v0x5dea5980bae0_0, 0;
    %load/vec4 v0x5dea5980d910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea5980bdb0_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea5980bdb0_0, 0;
T_22.10 ;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea5980be90_0, 0;
T_22.8 ;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5dea596ce0b0;
T_23 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea5980e360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea5980c170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea5980c090_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5dea5980c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea5980c170_0, 0;
    %load/vec4 v0x5dea5980df00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea5980c090_0, 0;
T_23.5 ;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x5dea5980d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea5980c170_0, 0;
    %load/vec4 v0x5dea5980dfa0_0;
    %assign/vec4 v0x5dea5980bf80_0, 0;
    %load/vec4 v0x5dea5980df00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea5980c090_0, 0;
    %jmp T_23.10;
T_23.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea5980c090_0, 0;
T_23.10 ;
    %jmp T_23.8;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea5980c170_0, 0;
T_23.8 ;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5dea596ce0b0;
T_24 ;
    %wait E_0x5dea597e8c60;
    %load/vec4 v0x5dea5980e360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea5980c3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea5980c320_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5dea5980c320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea5980c3e0_0, 0;
    %load/vec4 v0x5dea5980e0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea5980c320_0, 0;
T_24.5 ;
    %jmp T_24.4;
T_24.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea5980c3e0_0, 0;
    %load/vec4 v0x5dea5980e180_0;
    %assign/vec4 v0x5dea5980c260_0, 0;
    %load/vec4 v0x5dea5980e0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5dea5980c320_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dea5980c320_0, 0;
T_24.8 ;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5dea59708d30;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dea59810660_0, 0, 1;
T_25.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5dea59810660_0;
    %inv;
    %store/vec4 v0x5dea59810660_0, 0, 1;
    %jmp T_25.0;
    %end;
    .thread T_25;
    .scope S_0x5dea59708d30;
T_26 ;
    %vpi_func 2 34 "$fopen" 32, P_0x5dea597c5900, "r" {0 0 0};
    %store/vec4 v0x5dea59810840_0, 0, 32;
    %vpi_func 2 35 "$fopen" 32, P_0x5dea597c5940, "w" {0 0 0};
    %store/vec4 v0x5dea598108e0_0, 0, 32;
    %load/vec4 v0x5dea59810840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call 2 37 "$display", "Error opening input file" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dea59810ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dea59810d30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5dea59810700_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea59810980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea59810a20_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dea59810ac0_0, 0, 1;
    %delay 20000, 0;
T_26.2 ;
    %vpi_func 2 44 "$feof" 32, v0x5dea59810840_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_26.3, 8;
    %vpi_func 2 45 "$fscanf" 32, v0x5dea59810840_0, "%d\012", v0x5dea59810c90_0 {0 0 0};
    %store/vec4 v0x5dea59810b60_0, 0, 32;
    %load/vec4 v0x5dea59810b60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %wait E_0x5dea5950dd30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59810d30_0, 0;
    %load/vec4 v0x5dea59810c90_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x5dea59810700_0, 0;
    %load/vec4 v0x5dea59810980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea59810980_0, 0, 32;
    %load/vec4 v0x5dea59810980_0;
    %pad/s 64;
    %cmpi/e 1024, 0, 64;
    %jmp/0xz  T_26.6, 4;
    %wait E_0x5dea5950dd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59810d30_0, 0;
    %pushi/vec4 35000, 0, 32;
T_26.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_26.9, 5;
    %jmp/1 T_26.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dea5950dd30;
    %jmp T_26.8;
T_26.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dea59810ac0_0, 0;
    %pushi/vec4 100, 0, 32;
T_26.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_26.11, 5;
    %jmp/1 T_26.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dea5950dd30;
    %jmp T_26.10;
T_26.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5dea59810ac0_0, 0;
    %pushi/vec4 100, 0, 32;
T_26.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_26.13, 5;
    %jmp/1 T_26.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dea5950dd30;
    %jmp T_26.12;
T_26.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea59810980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dea59810a20_0, 0, 32;
T_26.6 ;
T_26.4 ;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 5000, 0, 32;
T_26.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_26.15, 5;
    %jmp/1 T_26.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5dea5950dd30;
    %jmp T_26.14;
T_26.15 ;
    %pop/vec4 1;
    %vpi_call 2 74 "$fclose", v0x5dea59810840_0 {0 0 0};
    %vpi_call 2 74 "$fclose", v0x5dea598108e0_0 {0 0 0};
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5dea59708d30;
T_27 ;
    %wait E_0x5dea5950dd30;
    %load/vec4 v0x5dea59810dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5dea59810a20_0;
    %pad/s 64;
    %cmpi/s 784, 0, 64;
    %jmp/0xz  T_27.2, 5;
    %vpi_call 2 84 "$fwrite", v0x5dea598108e0_0, "%d\012", v0x5dea598107a0_0 {0 0 0};
    %load/vec4 v0x5dea59810a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dea59810a20_0, 0, 32;
T_27.2 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "simulation/tb_master.v";
    "rtl/generator_v3.v";
    "rtl/leaky_relu_layer.v";
    "rtl/activation_tanh.v";
    "rtl/fifo.v";
    "rtl/trans_conv2d_padded_layer.v";
    "rtl/conv2d_4x4_layer.v";
    "rtl/qmult.v";
    "rtl/zero_pad_layer.v";
    "rtl/upsample_layer_2d.v";
    "rtl/conv2d_3x3_layer.v";
    "rtl/conv2d_4x4_stride2_layer.v";
    "rtl/weights/w_dec1.v";
    "rtl/weights/w_dec2.v";
    "rtl/weights/w_enc1.v";
    "rtl/weights/w_enc2.v";
    "rtl/weights/w_enc3.v";
    "rtl/weights/w_out.v";
