# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../Lab02/hdl/counter_rc_mod.sv" \
"../../../../Lab02.srcs/sim_1/new/counter_rc_mod.tb" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
