$date
	Sat Oct 22 19:25:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#840860
b10011 !
1"
#840862
b10011 &
b10011 %
1$
#840863
0"
#840866
b111010 &
b111010 %
#840870
b11101 &
b11101 %
#840874
b1011000 &
b1011000 %
#840878
b101100 &
b101100 %
#840882
b10110 &
b10110 %
#840886
b1011 &
b1011 %
#840890
b100010 &
b100010 %
#840894
b10001 &
b10001 %
#840898
b110100 &
b110100 %
#840902
b11010 &
b11010 %
#840906
b1101 &
b1101 %
#840910
b101000 &
b101000 %
#840914
b10100 &
b10100 %
#840918
b1010 &
b1010 %
#840922
b101 &
b101 %
#840926
b10000 &
b10000 %
#840930
b1000 &
b1000 %
#840934
b100 &
b100 %
#840938
b10 &
b10 %
#840942
b1 &
1#
b1 %
#840946
b0 &
b0 %
0#
0$
#1755254
b101 &
b101 %
1$
b101 !
1"
#1755255
0"
#1755258
b10000 &
b10000 %
#1755262
b1000 &
b1000 %
#1755266
b100 &
b100 %
#1755270
b10 &
b10 %
#1755274
b1 &
b1 %
1#
#1755278
b0 &
0#
b0 %
0$
#2807854
b10 &
b10 %
1$
b10 !
1"
#2807855
0"
#2807858
b1 &
b1 %
1#
#2807862
b0 &
0#
b0 %
0$
#4500012
