
W5500Example.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000008c  00800100  00005fc8  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00005fc8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000c9  0080018c  0080018c  000060e8  2**0
                  ALLOC
  3 .debug_aranges 000001e0  00000000  00000000  000060e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000767  00000000  00000000  000062c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003a89  00000000  00000000  00006a2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001750  00000000  00000000  0000a4b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002b91  00000000  00000000  0000bc08  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000610  00000000  00000000  0000e79c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000dce  00000000  00000000  0000edac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007ce  00000000  00000000  0000fb7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00010348  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 52 00 	jmp	0xa4	; 0xa4 <__ctors_end>
       4:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
       8:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
       c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      10:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      14:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      18:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      1c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      20:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      24:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      28:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      2c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      30:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      34:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      38:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      3c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      40:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      44:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      48:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      4c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      50:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      54:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      58:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      5c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      60:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      64:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      68:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      6c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      70:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      74:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      78:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      7c:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      80:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      84:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>
      88:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__bad_interrupt>

0000008c <network_info>:
      8c:	00 08 dc ff ff ff c0 a8 00 c9 ff ff ff 00 c0 a8     ................
      9c:	00 01 00 00 00 00 00 00                             ........

000000a4 <__ctors_end>:
      a4:	11 24       	eor	r1, r1
      a6:	1f be       	out	0x3f, r1	; 63
      a8:	cf ef       	ldi	r28, 0xFF	; 255
      aa:	d0 e1       	ldi	r29, 0x10	; 16
      ac:	de bf       	out	0x3e, r29	; 62
      ae:	cd bf       	out	0x3d, r28	; 61

000000b0 <__do_copy_data>:
      b0:	11 e0       	ldi	r17, 0x01	; 1
      b2:	a0 e0       	ldi	r26, 0x00	; 0
      b4:	b1 e0       	ldi	r27, 0x01	; 1
      b6:	e8 ec       	ldi	r30, 0xC8	; 200
      b8:	ff e5       	ldi	r31, 0x5F	; 95
      ba:	00 e0       	ldi	r16, 0x00	; 0
      bc:	0b bf       	out	0x3b, r16	; 59
      be:	02 c0       	rjmp	.+4      	; 0xc4 <__do_copy_data+0x14>
      c0:	07 90       	elpm	r0, Z+
      c2:	0d 92       	st	X+, r0
      c4:	ac 38       	cpi	r26, 0x8C	; 140
      c6:	b1 07       	cpc	r27, r17
      c8:	d9 f7       	brne	.-10     	; 0xc0 <__do_copy_data+0x10>

000000ca <__do_clear_bss>:
      ca:	12 e0       	ldi	r17, 0x02	; 2
      cc:	ac e8       	ldi	r26, 0x8C	; 140
      ce:	b1 e0       	ldi	r27, 0x01	; 1
      d0:	01 c0       	rjmp	.+2      	; 0xd4 <.do_clear_bss_start>

000000d2 <.do_clear_bss_loop>:
      d2:	1d 92       	st	X+, r1

000000d4 <.do_clear_bss_start>:
      d4:	a5 35       	cpi	r26, 0x55	; 85
      d6:	b1 07       	cpc	r27, r17
      d8:	e1 f7       	brne	.-8      	; 0xd2 <.do_clear_bss_loop>
      da:	0e 94 81 1d 	call	0x3b02	; 0x3b02 <main>
      de:	0c 94 e2 2f 	jmp	0x5fc4	; 0x5fc4 <_exit>

000000e2 <__bad_interrupt>:
      e2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000e6 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
      e6:	df 93       	push	r29
      e8:	cf 93       	push	r28
      ea:	cd b7       	in	r28, 0x3d	; 61
      ec:	de b7       	in	r29, 0x3e	; 62
      ee:	2e 97       	sbiw	r28, 0x0e	; 14
      f0:	0f b6       	in	r0, 0x3f	; 63
      f2:	f8 94       	cli
      f4:	de bf       	out	0x3e, r29	; 62
      f6:	0f be       	out	0x3f, r0	; 63
      f8:	cd bf       	out	0x3d, r28	; 61
      fa:	8d 83       	std	Y+5, r24	; 0x05
      fc:	6e 83       	std	Y+6, r22	; 0x06
      fe:	58 87       	std	Y+8, r21	; 0x08
     100:	4f 83       	std	Y+7, r20	; 0x07
     102:	29 87       	std	Y+9, r18	; 0x09
	CHECK_SOCKNUM();
     104:	8d 81       	ldd	r24, Y+5	; 0x05
     106:	89 30       	cpi	r24, 0x09	; 9
     108:	18 f0       	brcs	.+6      	; 0x110 <socket+0x2a>
     10a:	2f ef       	ldi	r18, 0xFF	; 255
     10c:	2e 87       	std	Y+14, r18	; 0x0e
     10e:	90 c1       	rjmp	.+800    	; 0x430 <socket+0x34a>
	switch(protocol)
     110:	8e 81       	ldd	r24, Y+6	; 0x06
     112:	48 2f       	mov	r20, r24
     114:	50 e0       	ldi	r21, 0x00	; 0
     116:	5d 87       	std	Y+13, r21	; 0x0d
     118:	4c 87       	std	Y+12, r20	; 0x0c
     11a:	8c 85       	ldd	r24, Y+12	; 0x0c
     11c:	9d 85       	ldd	r25, Y+13	; 0x0d
     11e:	82 30       	cpi	r24, 0x02	; 2
     120:	91 05       	cpc	r25, r1
     122:	09 f1       	breq	.+66     	; 0x166 <socket+0x80>
     124:	2c 85       	ldd	r18, Y+12	; 0x0c
     126:	3d 85       	ldd	r19, Y+13	; 0x0d
     128:	24 30       	cpi	r18, 0x04	; 4
     12a:	31 05       	cpc	r19, r1
     12c:	e1 f0       	breq	.+56     	; 0x166 <socket+0x80>
     12e:	4c 85       	ldd	r20, Y+12	; 0x0c
     130:	5d 85       	ldd	r21, Y+13	; 0x0d
     132:	41 30       	cpi	r20, 0x01	; 1
     134:	51 05       	cpc	r21, r1
     136:	f9 f4       	brne	.+62     	; 0x176 <socket+0x90>
		    /*
            uint8_t taddr[4];
            getSIPR(taddr);
            */
            uint32_t taddr;
            getSIPR((uint8_t*)&taddr);
     138:	9e 01       	movw	r18, r28
     13a:	2f 5f       	subi	r18, 0xFF	; 255
     13c:	3f 4f       	sbci	r19, 0xFF	; 255
     13e:	60 e0       	ldi	r22, 0x00	; 0
     140:	7f e0       	ldi	r23, 0x0F	; 15
     142:	80 e0       	ldi	r24, 0x00	; 0
     144:	90 e0       	ldi	r25, 0x00	; 0
     146:	a9 01       	movw	r20, r18
     148:	24 e0       	ldi	r18, 0x04	; 4
     14a:	30 e0       	ldi	r19, 0x00	; 0
     14c:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
     150:	89 81       	ldd	r24, Y+1	; 0x01
     152:	9a 81       	ldd	r25, Y+2	; 0x02
     154:	ab 81       	ldd	r26, Y+3	; 0x03
     156:	bc 81       	ldd	r27, Y+4	; 0x04
     158:	00 97       	sbiw	r24, 0x00	; 0
     15a:	a1 05       	cpc	r26, r1
     15c:	b1 05       	cpc	r27, r1
     15e:	19 f4       	brne	.+6      	; 0x166 <socket+0x80>
     160:	5d ef       	ldi	r21, 0xFD	; 253
     162:	5e 87       	std	Y+14, r21	; 0x0e
     164:	65 c1       	rjmp	.+714    	; 0x430 <socket+0x34a>
      default :
         return SOCKERR_SOCKMODE;
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
     166:	89 85       	ldd	r24, Y+9	; 0x09
     168:	88 2f       	mov	r24, r24
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	84 70       	andi	r24, 0x04	; 4
     16e:	90 70       	andi	r25, 0x00	; 0
     170:	00 97       	sbiw	r24, 0x00	; 0
     172:	21 f4       	brne	.+8      	; 0x17c <socket+0x96>
     174:	06 c0       	rjmp	.+12     	; 0x182 <socket+0x9c>
      case Sn_MR_IPRAW :
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
     176:	8b ef       	ldi	r24, 0xFB	; 251
     178:	8e 87       	std	Y+14, r24	; 0x0e
     17a:	5a c1       	rjmp	.+692    	; 0x430 <socket+0x34a>
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
     17c:	9a ef       	ldi	r25, 0xFA	; 250
     17e:	9e 87       	std	Y+14, r25	; 0x0e
     180:	57 c1       	rjmp	.+686    	; 0x430 <socket+0x34a>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
     182:	89 85       	ldd	r24, Y+9	; 0x09
     184:	88 23       	and	r24, r24
     186:	a1 f1       	breq	.+104    	; 0x1f0 <socket+0x10a>
	{
   	switch(protocol)
     188:	8e 81       	ldd	r24, Y+6	; 0x06
     18a:	28 2f       	mov	r18, r24
     18c:	30 e0       	ldi	r19, 0x00	; 0
     18e:	3b 87       	std	Y+11, r19	; 0x0b
     190:	2a 87       	std	Y+10, r18	; 0x0a
     192:	4a 85       	ldd	r20, Y+10	; 0x0a
     194:	5b 85       	ldd	r21, Y+11	; 0x0b
     196:	41 30       	cpi	r20, 0x01	; 1
     198:	51 05       	cpc	r21, r1
     19a:	31 f0       	breq	.+12     	; 0x1a8 <socket+0xc2>
     19c:	8a 85       	ldd	r24, Y+10	; 0x0a
     19e:	9b 85       	ldd	r25, Y+11	; 0x0b
     1a0:	82 30       	cpi	r24, 0x02	; 2
     1a2:	91 05       	cpc	r25, r1
     1a4:	59 f0       	breq	.+22     	; 0x1bc <socket+0xd6>
     1a6:	24 c0       	rjmp	.+72     	; 0x1f0 <socket+0x10a>
   	   case Sn_MR_TCP:
   		  //M20150601 :  For SF_TCP_ALIGN & W5300
          #if _WIZCHIP_ == 5300
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK|SF_TCP_ALIGN))==0) return SOCKERR_SOCKFLAG;
          #else
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
     1a8:	89 85       	ldd	r24, Y+9	; 0x09
     1aa:	88 2f       	mov	r24, r24
     1ac:	90 e0       	ldi	r25, 0x00	; 0
     1ae:	81 72       	andi	r24, 0x21	; 33
     1b0:	90 70       	andi	r25, 0x00	; 0
     1b2:	00 97       	sbiw	r24, 0x00	; 0
     1b4:	e9 f4       	brne	.+58     	; 0x1f0 <socket+0x10a>
     1b6:	9a ef       	ldi	r25, 0xFA	; 250
     1b8:	9e 87       	std	Y+14, r25	; 0x0e
     1ba:	3a c1       	rjmp	.+628    	; 0x430 <socket+0x34a>
          #endif

   	      break;
   	   case Sn_MR_UDP:
   	      if(flag & SF_IGMP_VER2)
     1bc:	89 85       	ldd	r24, Y+9	; 0x09
     1be:	88 2f       	mov	r24, r24
     1c0:	90 e0       	ldi	r25, 0x00	; 0
     1c2:	80 72       	andi	r24, 0x20	; 32
     1c4:	90 70       	andi	r25, 0x00	; 0
     1c6:	00 97       	sbiw	r24, 0x00	; 0
     1c8:	31 f0       	breq	.+12     	; 0x1d6 <socket+0xf0>
   	      {
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
     1ca:	89 85       	ldd	r24, Y+9	; 0x09
     1cc:	88 23       	and	r24, r24
     1ce:	1c f0       	brlt	.+6      	; 0x1d6 <socket+0xf0>
     1d0:	2a ef       	ldi	r18, 0xFA	; 250
     1d2:	2e 87       	std	Y+14, r18	; 0x0e
     1d4:	2d c1       	rjmp	.+602    	; 0x430 <socket+0x34a>
   	      }
   	      #if _WIZCHIP_ == 5500
      	      if(flag & SF_UNI_BLOCK)
     1d6:	89 85       	ldd	r24, Y+9	; 0x09
     1d8:	88 2f       	mov	r24, r24
     1da:	90 e0       	ldi	r25, 0x00	; 0
     1dc:	80 71       	andi	r24, 0x10	; 16
     1de:	90 70       	andi	r25, 0x00	; 0
     1e0:	00 97       	sbiw	r24, 0x00	; 0
     1e2:	31 f0       	breq	.+12     	; 0x1f0 <socket+0x10a>
      	      {
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
     1e4:	89 85       	ldd	r24, Y+9	; 0x09
     1e6:	88 23       	and	r24, r24
     1e8:	1c f0       	brlt	.+6      	; 0x1f0 <socket+0x10a>
     1ea:	3a ef       	ldi	r19, 0xFA	; 250
     1ec:	3e 87       	std	Y+14, r19	; 0x0e
     1ee:	20 c1       	rjmp	.+576    	; 0x430 <socket+0x34a>
   	      break;
   	   default:
   	      break;
   	}
   }
	close(sn);
     1f0:	8d 81       	ldd	r24, Y+5	; 0x05
     1f2:	0e 94 22 02 	call	0x444	; 0x444 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
     1f6:	8d 81       	ldd	r24, Y+5	; 0x05
     1f8:	88 2f       	mov	r24, r24
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	88 0f       	add	r24, r24
     1fe:	99 1f       	adc	r25, r25
     200:	88 0f       	add	r24, r24
     202:	99 1f       	adc	r25, r25
     204:	01 96       	adiw	r24, 0x01	; 1
     206:	88 0f       	add	r24, r24
     208:	99 1f       	adc	r25, r25
     20a:	88 0f       	add	r24, r24
     20c:	99 1f       	adc	r25, r25
     20e:	88 0f       	add	r24, r24
     210:	99 1f       	adc	r25, r25
     212:	9c 01       	movw	r18, r24
     214:	44 27       	eor	r20, r20
     216:	37 fd       	sbrc	r19, 7
     218:	40 95       	com	r20
     21a:	54 2f       	mov	r21, r20
     21c:	89 85       	ldd	r24, Y+9	; 0x09
     21e:	98 2f       	mov	r25, r24
     220:	90 7f       	andi	r25, 0xF0	; 240
     222:	8e 81       	ldd	r24, Y+6	; 0x06
     224:	89 2b       	or	r24, r25
     226:	e8 2f       	mov	r30, r24
     228:	ca 01       	movw	r24, r20
     22a:	b9 01       	movw	r22, r18
     22c:	4e 2f       	mov	r20, r30
     22e:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    #endif
	if(!port)
     232:	8f 81       	ldd	r24, Y+7	; 0x07
     234:	98 85       	ldd	r25, Y+8	; 0x08
     236:	00 97       	sbiw	r24, 0x00	; 0
     238:	c9 f4       	brne	.+50     	; 0x26c <socket+0x186>
	{
	   port = sock_any_port++;
     23a:	80 91 00 01 	lds	r24, 0x0100
     23e:	90 91 01 01 	lds	r25, 0x0101
     242:	98 87       	std	Y+8, r25	; 0x08
     244:	8f 83       	std	Y+7, r24	; 0x07
     246:	01 96       	adiw	r24, 0x01	; 1
     248:	90 93 01 01 	sts	0x0101, r25
     24c:	80 93 00 01 	sts	0x0100, r24
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
     250:	80 91 00 01 	lds	r24, 0x0100
     254:	90 91 01 01 	lds	r25, 0x0101
     258:	4f ef       	ldi	r20, 0xFF	; 255
     25a:	80 3f       	cpi	r24, 0xF0	; 240
     25c:	94 07       	cpc	r25, r20
     25e:	31 f4       	brne	.+12     	; 0x26c <socket+0x186>
     260:	80 e0       	ldi	r24, 0x00	; 0
     262:	90 ec       	ldi	r25, 0xC0	; 192
     264:	90 93 01 01 	sts	0x0101, r25
     268:	80 93 00 01 	sts	0x0100, r24
	}
   setSn_PORT(sn,port);	
     26c:	8d 81       	ldd	r24, Y+5	; 0x05
     26e:	88 2f       	mov	r24, r24
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	88 0f       	add	r24, r24
     274:	99 1f       	adc	r25, r25
     276:	88 0f       	add	r24, r24
     278:	99 1f       	adc	r25, r25
     27a:	01 96       	adiw	r24, 0x01	; 1
     27c:	88 0f       	add	r24, r24
     27e:	99 1f       	adc	r25, r25
     280:	88 0f       	add	r24, r24
     282:	99 1f       	adc	r25, r25
     284:	88 0f       	add	r24, r24
     286:	99 1f       	adc	r25, r25
     288:	80 50       	subi	r24, 0x00	; 0
     28a:	9c 4f       	sbci	r25, 0xFC	; 252
     28c:	9c 01       	movw	r18, r24
     28e:	44 27       	eor	r20, r20
     290:	37 fd       	sbrc	r19, 7
     292:	40 95       	com	r20
     294:	54 2f       	mov	r21, r20
     296:	8f 81       	ldd	r24, Y+7	; 0x07
     298:	98 85       	ldd	r25, Y+8	; 0x08
     29a:	89 2f       	mov	r24, r25
     29c:	99 27       	eor	r25, r25
     29e:	e8 2f       	mov	r30, r24
     2a0:	ca 01       	movw	r24, r20
     2a2:	b9 01       	movw	r22, r18
     2a4:	4e 2f       	mov	r20, r30
     2a6:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
     2aa:	8d 81       	ldd	r24, Y+5	; 0x05
     2ac:	88 2f       	mov	r24, r24
     2ae:	90 e0       	ldi	r25, 0x00	; 0
     2b0:	88 0f       	add	r24, r24
     2b2:	99 1f       	adc	r25, r25
     2b4:	88 0f       	add	r24, r24
     2b6:	99 1f       	adc	r25, r25
     2b8:	01 96       	adiw	r24, 0x01	; 1
     2ba:	88 0f       	add	r24, r24
     2bc:	99 1f       	adc	r25, r25
     2be:	88 0f       	add	r24, r24
     2c0:	99 1f       	adc	r25, r25
     2c2:	88 0f       	add	r24, r24
     2c4:	99 1f       	adc	r25, r25
     2c6:	80 50       	subi	r24, 0x00	; 0
     2c8:	9b 4f       	sbci	r25, 0xFB	; 251
     2ca:	aa 27       	eor	r26, r26
     2cc:	97 fd       	sbrc	r25, 7
     2ce:	a0 95       	com	r26
     2d0:	ba 2f       	mov	r27, r26
     2d2:	2f 81       	ldd	r18, Y+7	; 0x07
     2d4:	bc 01       	movw	r22, r24
     2d6:	cd 01       	movw	r24, r26
     2d8:	42 2f       	mov	r20, r18
     2da:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
     2de:	8d 81       	ldd	r24, Y+5	; 0x05
     2e0:	88 2f       	mov	r24, r24
     2e2:	90 e0       	ldi	r25, 0x00	; 0
     2e4:	88 0f       	add	r24, r24
     2e6:	99 1f       	adc	r25, r25
     2e8:	88 0f       	add	r24, r24
     2ea:	99 1f       	adc	r25, r25
     2ec:	01 96       	adiw	r24, 0x01	; 1
     2ee:	88 0f       	add	r24, r24
     2f0:	99 1f       	adc	r25, r25
     2f2:	88 0f       	add	r24, r24
     2f4:	99 1f       	adc	r25, r25
     2f6:	88 0f       	add	r24, r24
     2f8:	99 1f       	adc	r25, r25
     2fa:	80 50       	subi	r24, 0x00	; 0
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	aa 27       	eor	r26, r26
     300:	97 fd       	sbrc	r25, 7
     302:	a0 95       	com	r26
     304:	ba 2f       	mov	r27, r26
     306:	bc 01       	movw	r22, r24
     308:	cd 01       	movw	r24, r26
     30a:	41 e0       	ldi	r20, 0x01	; 1
     30c:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
     310:	8d 81       	ldd	r24, Y+5	; 0x05
     312:	88 2f       	mov	r24, r24
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	88 0f       	add	r24, r24
     318:	99 1f       	adc	r25, r25
     31a:	88 0f       	add	r24, r24
     31c:	99 1f       	adc	r25, r25
     31e:	01 96       	adiw	r24, 0x01	; 1
     320:	88 0f       	add	r24, r24
     322:	99 1f       	adc	r25, r25
     324:	88 0f       	add	r24, r24
     326:	99 1f       	adc	r25, r25
     328:	88 0f       	add	r24, r24
     32a:	99 1f       	adc	r25, r25
     32c:	80 50       	subi	r24, 0x00	; 0
     32e:	9f 4f       	sbci	r25, 0xFF	; 255
     330:	aa 27       	eor	r26, r26
     332:	97 fd       	sbrc	r25, 7
     334:	a0 95       	com	r26
     336:	ba 2f       	mov	r27, r26
     338:	bc 01       	movw	r22, r24
     33a:	cd 01       	movw	r24, r26
     33c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     340:	88 23       	and	r24, r24
     342:	31 f7       	brne	.-52     	; 0x310 <socket+0x22a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
     344:	8d 81       	ldd	r24, Y+5	; 0x05
     346:	28 2f       	mov	r18, r24
     348:	30 e0       	ldi	r19, 0x00	; 0
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	90 e0       	ldi	r25, 0x00	; 0
     34e:	02 c0       	rjmp	.+4      	; 0x354 <socket+0x26e>
     350:	88 0f       	add	r24, r24
     352:	99 1f       	adc	r25, r25
     354:	2a 95       	dec	r18
     356:	e2 f7       	brpl	.-8      	; 0x350 <socket+0x26a>
     358:	80 95       	com	r24
     35a:	90 95       	com	r25
     35c:	9c 01       	movw	r18, r24
     35e:	80 91 94 01 	lds	r24, 0x0194
     362:	90 91 95 01 	lds	r25, 0x0195
     366:	82 23       	and	r24, r18
     368:	93 23       	and	r25, r19
     36a:	90 93 95 01 	sts	0x0195, r25
     36e:	80 93 94 01 	sts	0x0194, r24
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
     372:	89 85       	ldd	r24, Y+9	; 0x09
     374:	88 2f       	mov	r24, r24
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	9c 01       	movw	r18, r24
     37a:	21 70       	andi	r18, 0x01	; 1
     37c:	30 70       	andi	r19, 0x00	; 0
     37e:	8d 81       	ldd	r24, Y+5	; 0x05
     380:	88 2f       	mov	r24, r24
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	a9 01       	movw	r20, r18
     386:	02 c0       	rjmp	.+4      	; 0x38c <socket+0x2a6>
     388:	44 0f       	add	r20, r20
     38a:	55 1f       	adc	r21, r21
     38c:	8a 95       	dec	r24
     38e:	e2 f7       	brpl	.-8      	; 0x388 <socket+0x2a2>
     390:	ca 01       	movw	r24, r20
     392:	9c 01       	movw	r18, r24
     394:	80 91 94 01 	lds	r24, 0x0194
     398:	90 91 95 01 	lds	r25, 0x0195
     39c:	82 2b       	or	r24, r18
     39e:	93 2b       	or	r25, r19
     3a0:	90 93 95 01 	sts	0x0195, r25
     3a4:	80 93 94 01 	sts	0x0194, r24
   sock_is_sending &= ~(1<<sn);
     3a8:	8d 81       	ldd	r24, Y+5	; 0x05
     3aa:	28 2f       	mov	r18, r24
     3ac:	30 e0       	ldi	r19, 0x00	; 0
     3ae:	81 e0       	ldi	r24, 0x01	; 1
     3b0:	90 e0       	ldi	r25, 0x00	; 0
     3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <socket+0x2d2>
     3b4:	88 0f       	add	r24, r24
     3b6:	99 1f       	adc	r25, r25
     3b8:	2a 95       	dec	r18
     3ba:	e2 f7       	brpl	.-8      	; 0x3b4 <socket+0x2ce>
     3bc:	80 95       	com	r24
     3be:	90 95       	com	r25
     3c0:	9c 01       	movw	r18, r24
     3c2:	80 91 96 01 	lds	r24, 0x0196
     3c6:	90 91 97 01 	lds	r25, 0x0197
     3ca:	82 23       	and	r24, r18
     3cc:	93 23       	and	r25, r19
     3ce:	90 93 97 01 	sts	0x0197, r25
     3d2:	80 93 96 01 	sts	0x0196, r24
   sock_remained_size[sn] = 0;
     3d6:	8d 81       	ldd	r24, Y+5	; 0x05
     3d8:	88 2f       	mov	r24, r24
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	88 0f       	add	r24, r24
     3de:	99 1f       	adc	r25, r25
     3e0:	fc 01       	movw	r30, r24
     3e2:	e8 56       	subi	r30, 0x68	; 104
     3e4:	fe 4f       	sbci	r31, 0xFE	; 254
     3e6:	11 82       	std	Z+1, r1	; 0x01
     3e8:	10 82       	st	Z, r1
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
     3ea:	8d 81       	ldd	r24, Y+5	; 0x05
     3ec:	88 2f       	mov	r24, r24
     3ee:	90 e0       	ldi	r25, 0x00	; 0
     3f0:	fc 01       	movw	r30, r24
     3f2:	e4 57       	subi	r30, 0x74	; 116
     3f4:	fe 4f       	sbci	r31, 0xFE	; 254
     3f6:	10 82       	st	Z, r1
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
     3f8:	8d 81       	ldd	r24, Y+5	; 0x05
     3fa:	88 2f       	mov	r24, r24
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	88 0f       	add	r24, r24
     400:	99 1f       	adc	r25, r25
     402:	88 0f       	add	r24, r24
     404:	99 1f       	adc	r25, r25
     406:	01 96       	adiw	r24, 0x01	; 1
     408:	88 0f       	add	r24, r24
     40a:	99 1f       	adc	r25, r25
     40c:	88 0f       	add	r24, r24
     40e:	99 1f       	adc	r25, r25
     410:	88 0f       	add	r24, r24
     412:	99 1f       	adc	r25, r25
     414:	80 50       	subi	r24, 0x00	; 0
     416:	9d 4f       	sbci	r25, 0xFD	; 253
     418:	aa 27       	eor	r26, r26
     41a:	97 fd       	sbrc	r25, 7
     41c:	a0 95       	com	r26
     41e:	ba 2f       	mov	r27, r26
     420:	bc 01       	movw	r22, r24
     422:	cd 01       	movw	r24, r26
     424:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     428:	88 23       	and	r24, r24
     42a:	31 f3       	breq	.-52     	; 0x3f8 <socket+0x312>
   return (int8_t)sn;
     42c:	5d 81       	ldd	r21, Y+5	; 0x05
     42e:	5e 87       	std	Y+14, r21	; 0x0e
     430:	8e 85       	ldd	r24, Y+14	; 0x0e
}	   
     432:	2e 96       	adiw	r28, 0x0e	; 14
     434:	0f b6       	in	r0, 0x3f	; 63
     436:	f8 94       	cli
     438:	de bf       	out	0x3e, r29	; 62
     43a:	0f be       	out	0x3f, r0	; 63
     43c:	cd bf       	out	0x3d, r28	; 61
     43e:	cf 91       	pop	r28
     440:	df 91       	pop	r29
     442:	08 95       	ret

00000444 <close>:

int8_t close(uint8_t sn)
{
     444:	df 93       	push	r29
     446:	cf 93       	push	r28
     448:	00 d0       	rcall	.+0      	; 0x44a <close+0x6>
     44a:	cd b7       	in	r28, 0x3d	; 61
     44c:	de b7       	in	r29, 0x3e	; 62
     44e:	89 83       	std	Y+1, r24	; 0x01
	CHECK_SOCKNUM();
     450:	89 81       	ldd	r24, Y+1	; 0x01
     452:	89 30       	cpi	r24, 0x09	; 9
     454:	18 f0       	brcs	.+6      	; 0x45c <close+0x18>
     456:	8f ef       	ldi	r24, 0xFF	; 255
     458:	8a 83       	std	Y+2, r24	; 0x02
     45a:	a7 c0       	rjmp	.+334    	; 0x5aa <close+0x166>
	
	setSn_CR(sn,Sn_CR_CLOSE);
     45c:	89 81       	ldd	r24, Y+1	; 0x01
     45e:	88 2f       	mov	r24, r24
     460:	90 e0       	ldi	r25, 0x00	; 0
     462:	88 0f       	add	r24, r24
     464:	99 1f       	adc	r25, r25
     466:	88 0f       	add	r24, r24
     468:	99 1f       	adc	r25, r25
     46a:	01 96       	adiw	r24, 0x01	; 1
     46c:	88 0f       	add	r24, r24
     46e:	99 1f       	adc	r25, r25
     470:	88 0f       	add	r24, r24
     472:	99 1f       	adc	r25, r25
     474:	88 0f       	add	r24, r24
     476:	99 1f       	adc	r25, r25
     478:	80 50       	subi	r24, 0x00	; 0
     47a:	9f 4f       	sbci	r25, 0xFF	; 255
     47c:	aa 27       	eor	r26, r26
     47e:	97 fd       	sbrc	r25, 7
     480:	a0 95       	com	r26
     482:	ba 2f       	mov	r27, r26
     484:	bc 01       	movw	r22, r24
     486:	cd 01       	movw	r24, r26
     488:	40 e1       	ldi	r20, 0x10	; 16
     48a:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
     48e:	89 81       	ldd	r24, Y+1	; 0x01
     490:	88 2f       	mov	r24, r24
     492:	90 e0       	ldi	r25, 0x00	; 0
     494:	88 0f       	add	r24, r24
     496:	99 1f       	adc	r25, r25
     498:	88 0f       	add	r24, r24
     49a:	99 1f       	adc	r25, r25
     49c:	01 96       	adiw	r24, 0x01	; 1
     49e:	88 0f       	add	r24, r24
     4a0:	99 1f       	adc	r25, r25
     4a2:	88 0f       	add	r24, r24
     4a4:	99 1f       	adc	r25, r25
     4a6:	88 0f       	add	r24, r24
     4a8:	99 1f       	adc	r25, r25
     4aa:	80 50       	subi	r24, 0x00	; 0
     4ac:	9f 4f       	sbci	r25, 0xFF	; 255
     4ae:	aa 27       	eor	r26, r26
     4b0:	97 fd       	sbrc	r25, 7
     4b2:	a0 95       	com	r26
     4b4:	ba 2f       	mov	r27, r26
     4b6:	bc 01       	movw	r22, r24
     4b8:	cd 01       	movw	r24, r26
     4ba:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     4be:	88 23       	and	r24, r24
     4c0:	31 f7       	brne	.-52     	; 0x48e <close+0x4a>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
     4c2:	89 81       	ldd	r24, Y+1	; 0x01
     4c4:	88 2f       	mov	r24, r24
     4c6:	90 e0       	ldi	r25, 0x00	; 0
     4c8:	88 0f       	add	r24, r24
     4ca:	99 1f       	adc	r25, r25
     4cc:	88 0f       	add	r24, r24
     4ce:	99 1f       	adc	r25, r25
     4d0:	01 96       	adiw	r24, 0x01	; 1
     4d2:	88 0f       	add	r24, r24
     4d4:	99 1f       	adc	r25, r25
     4d6:	88 0f       	add	r24, r24
     4d8:	99 1f       	adc	r25, r25
     4da:	88 0f       	add	r24, r24
     4dc:	99 1f       	adc	r25, r25
     4de:	80 50       	subi	r24, 0x00	; 0
     4e0:	9e 4f       	sbci	r25, 0xFE	; 254
     4e2:	aa 27       	eor	r26, r26
     4e4:	97 fd       	sbrc	r25, 7
     4e6:	a0 95       	com	r26
     4e8:	ba 2f       	mov	r27, r26
     4ea:	bc 01       	movw	r22, r24
     4ec:	cd 01       	movw	r24, r26
     4ee:	4f e1       	ldi	r20, 0x1F	; 31
     4f0:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
     4f4:	89 81       	ldd	r24, Y+1	; 0x01
     4f6:	28 2f       	mov	r18, r24
     4f8:	30 e0       	ldi	r19, 0x00	; 0
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	02 c0       	rjmp	.+4      	; 0x504 <close+0xc0>
     500:	88 0f       	add	r24, r24
     502:	99 1f       	adc	r25, r25
     504:	2a 95       	dec	r18
     506:	e2 f7       	brpl	.-8      	; 0x500 <close+0xbc>
     508:	80 95       	com	r24
     50a:	90 95       	com	r25
     50c:	9c 01       	movw	r18, r24
     50e:	80 91 94 01 	lds	r24, 0x0194
     512:	90 91 95 01 	lds	r25, 0x0195
     516:	82 23       	and	r24, r18
     518:	93 23       	and	r25, r19
     51a:	90 93 95 01 	sts	0x0195, r25
     51e:	80 93 94 01 	sts	0x0194, r24
	//
	sock_is_sending &= ~(1<<sn);
     522:	89 81       	ldd	r24, Y+1	; 0x01
     524:	28 2f       	mov	r18, r24
     526:	30 e0       	ldi	r19, 0x00	; 0
     528:	81 e0       	ldi	r24, 0x01	; 1
     52a:	90 e0       	ldi	r25, 0x00	; 0
     52c:	02 c0       	rjmp	.+4      	; 0x532 <close+0xee>
     52e:	88 0f       	add	r24, r24
     530:	99 1f       	adc	r25, r25
     532:	2a 95       	dec	r18
     534:	e2 f7       	brpl	.-8      	; 0x52e <close+0xea>
     536:	80 95       	com	r24
     538:	90 95       	com	r25
     53a:	9c 01       	movw	r18, r24
     53c:	80 91 96 01 	lds	r24, 0x0196
     540:	90 91 97 01 	lds	r25, 0x0197
     544:	82 23       	and	r24, r18
     546:	93 23       	and	r25, r19
     548:	90 93 97 01 	sts	0x0197, r25
     54c:	80 93 96 01 	sts	0x0196, r24
	sock_remained_size[sn] = 0;
     550:	89 81       	ldd	r24, Y+1	; 0x01
     552:	88 2f       	mov	r24, r24
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	88 0f       	add	r24, r24
     558:	99 1f       	adc	r25, r25
     55a:	fc 01       	movw	r30, r24
     55c:	e8 56       	subi	r30, 0x68	; 104
     55e:	fe 4f       	sbci	r31, 0xFE	; 254
     560:	11 82       	std	Z+1, r1	; 0x01
     562:	10 82       	st	Z, r1
	sock_pack_info[sn] = 0;
     564:	89 81       	ldd	r24, Y+1	; 0x01
     566:	88 2f       	mov	r24, r24
     568:	90 e0       	ldi	r25, 0x00	; 0
     56a:	fc 01       	movw	r30, r24
     56c:	e4 57       	subi	r30, 0x74	; 116
     56e:	fe 4f       	sbci	r31, 0xFE	; 254
     570:	10 82       	st	Z, r1
	while(getSn_SR(sn) != SOCK_CLOSED);
     572:	89 81       	ldd	r24, Y+1	; 0x01
     574:	88 2f       	mov	r24, r24
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	88 0f       	add	r24, r24
     57a:	99 1f       	adc	r25, r25
     57c:	88 0f       	add	r24, r24
     57e:	99 1f       	adc	r25, r25
     580:	01 96       	adiw	r24, 0x01	; 1
     582:	88 0f       	add	r24, r24
     584:	99 1f       	adc	r25, r25
     586:	88 0f       	add	r24, r24
     588:	99 1f       	adc	r25, r25
     58a:	88 0f       	add	r24, r24
     58c:	99 1f       	adc	r25, r25
     58e:	80 50       	subi	r24, 0x00	; 0
     590:	9d 4f       	sbci	r25, 0xFD	; 253
     592:	aa 27       	eor	r26, r26
     594:	97 fd       	sbrc	r25, 7
     596:	a0 95       	com	r26
     598:	ba 2f       	mov	r27, r26
     59a:	bc 01       	movw	r22, r24
     59c:	cd 01       	movw	r24, r26
     59e:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     5a2:	88 23       	and	r24, r24
     5a4:	31 f7       	brne	.-52     	; 0x572 <close+0x12e>
	return SOCK_OK;
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	8a 83       	std	Y+2, r24	; 0x02
     5aa:	8a 81       	ldd	r24, Y+2	; 0x02
}
     5ac:	0f 90       	pop	r0
     5ae:	0f 90       	pop	r0
     5b0:	cf 91       	pop	r28
     5b2:	df 91       	pop	r29
     5b4:	08 95       	ret

000005b6 <listen>:

int8_t listen(uint8_t sn)
{
     5b6:	df 93       	push	r29
     5b8:	cf 93       	push	r28
     5ba:	00 d0       	rcall	.+0      	; 0x5bc <listen+0x6>
     5bc:	cd b7       	in	r28, 0x3d	; 61
     5be:	de b7       	in	r29, 0x3e	; 62
     5c0:	89 83       	std	Y+1, r24	; 0x01
	CHECK_SOCKNUM();
     5c2:	89 81       	ldd	r24, Y+1	; 0x01
     5c4:	89 30       	cpi	r24, 0x09	; 9
     5c6:	18 f0       	brcs	.+6      	; 0x5ce <listen+0x18>
     5c8:	8f ef       	ldi	r24, 0xFF	; 255
     5ca:	8a 83       	std	Y+2, r24	; 0x02
     5cc:	ad c0       	rjmp	.+346    	; 0x728 <listen+0x172>
   CHECK_SOCKMODE(Sn_MR_TCP);
     5ce:	89 81       	ldd	r24, Y+1	; 0x01
     5d0:	88 2f       	mov	r24, r24
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	88 0f       	add	r24, r24
     5d6:	99 1f       	adc	r25, r25
     5d8:	88 0f       	add	r24, r24
     5da:	99 1f       	adc	r25, r25
     5dc:	01 96       	adiw	r24, 0x01	; 1
     5de:	88 0f       	add	r24, r24
     5e0:	99 1f       	adc	r25, r25
     5e2:	88 0f       	add	r24, r24
     5e4:	99 1f       	adc	r25, r25
     5e6:	88 0f       	add	r24, r24
     5e8:	99 1f       	adc	r25, r25
     5ea:	aa 27       	eor	r26, r26
     5ec:	97 fd       	sbrc	r25, 7
     5ee:	a0 95       	com	r26
     5f0:	ba 2f       	mov	r27, r26
     5f2:	bc 01       	movw	r22, r24
     5f4:	cd 01       	movw	r24, r26
     5f6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     5fa:	88 2f       	mov	r24, r24
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	8f 70       	andi	r24, 0x0F	; 15
     600:	90 70       	andi	r25, 0x00	; 0
     602:	81 30       	cpi	r24, 0x01	; 1
     604:	91 05       	cpc	r25, r1
     606:	19 f0       	breq	.+6      	; 0x60e <listen+0x58>
     608:	8b ef       	ldi	r24, 0xFB	; 251
     60a:	8a 83       	std	Y+2, r24	; 0x02
     60c:	8d c0       	rjmp	.+282    	; 0x728 <listen+0x172>
	CHECK_SOCKINIT();
     60e:	89 81       	ldd	r24, Y+1	; 0x01
     610:	88 2f       	mov	r24, r24
     612:	90 e0       	ldi	r25, 0x00	; 0
     614:	88 0f       	add	r24, r24
     616:	99 1f       	adc	r25, r25
     618:	88 0f       	add	r24, r24
     61a:	99 1f       	adc	r25, r25
     61c:	01 96       	adiw	r24, 0x01	; 1
     61e:	88 0f       	add	r24, r24
     620:	99 1f       	adc	r25, r25
     622:	88 0f       	add	r24, r24
     624:	99 1f       	adc	r25, r25
     626:	88 0f       	add	r24, r24
     628:	99 1f       	adc	r25, r25
     62a:	80 50       	subi	r24, 0x00	; 0
     62c:	9d 4f       	sbci	r25, 0xFD	; 253
     62e:	aa 27       	eor	r26, r26
     630:	97 fd       	sbrc	r25, 7
     632:	a0 95       	com	r26
     634:	ba 2f       	mov	r27, r26
     636:	bc 01       	movw	r22, r24
     638:	cd 01       	movw	r24, r26
     63a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     63e:	83 31       	cpi	r24, 0x13	; 19
     640:	19 f0       	breq	.+6      	; 0x648 <listen+0x92>
     642:	8d ef       	ldi	r24, 0xFD	; 253
     644:	8a 83       	std	Y+2, r24	; 0x02
     646:	70 c0       	rjmp	.+224    	; 0x728 <listen+0x172>
	setSn_CR(sn,Sn_CR_LISTEN);
     648:	89 81       	ldd	r24, Y+1	; 0x01
     64a:	88 2f       	mov	r24, r24
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	88 0f       	add	r24, r24
     650:	99 1f       	adc	r25, r25
     652:	88 0f       	add	r24, r24
     654:	99 1f       	adc	r25, r25
     656:	01 96       	adiw	r24, 0x01	; 1
     658:	88 0f       	add	r24, r24
     65a:	99 1f       	adc	r25, r25
     65c:	88 0f       	add	r24, r24
     65e:	99 1f       	adc	r25, r25
     660:	88 0f       	add	r24, r24
     662:	99 1f       	adc	r25, r25
     664:	80 50       	subi	r24, 0x00	; 0
     666:	9f 4f       	sbci	r25, 0xFF	; 255
     668:	aa 27       	eor	r26, r26
     66a:	97 fd       	sbrc	r25, 7
     66c:	a0 95       	com	r26
     66e:	ba 2f       	mov	r27, r26
     670:	bc 01       	movw	r22, r24
     672:	cd 01       	movw	r24, r26
     674:	42 e0       	ldi	r20, 0x02	; 2
     676:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
     67a:	89 81       	ldd	r24, Y+1	; 0x01
     67c:	88 2f       	mov	r24, r24
     67e:	90 e0       	ldi	r25, 0x00	; 0
     680:	88 0f       	add	r24, r24
     682:	99 1f       	adc	r25, r25
     684:	88 0f       	add	r24, r24
     686:	99 1f       	adc	r25, r25
     688:	01 96       	adiw	r24, 0x01	; 1
     68a:	88 0f       	add	r24, r24
     68c:	99 1f       	adc	r25, r25
     68e:	88 0f       	add	r24, r24
     690:	99 1f       	adc	r25, r25
     692:	88 0f       	add	r24, r24
     694:	99 1f       	adc	r25, r25
     696:	80 50       	subi	r24, 0x00	; 0
     698:	9f 4f       	sbci	r25, 0xFF	; 255
     69a:	aa 27       	eor	r26, r26
     69c:	97 fd       	sbrc	r25, 7
     69e:	a0 95       	com	r26
     6a0:	ba 2f       	mov	r27, r26
     6a2:	bc 01       	movw	r22, r24
     6a4:	cd 01       	movw	r24, r26
     6a6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     6aa:	88 23       	and	r24, r24
     6ac:	31 f7       	brne	.-52     	; 0x67a <listen+0xc4>
     6ae:	20 c0       	rjmp	.+64     	; 0x6f0 <listen+0x13a>
   while(getSn_SR(sn) != SOCK_LISTEN)
   {
      if(getSn_CR(sn) == SOCK_CLOSED)
     6b0:	89 81       	ldd	r24, Y+1	; 0x01
     6b2:	88 2f       	mov	r24, r24
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	88 0f       	add	r24, r24
     6b8:	99 1f       	adc	r25, r25
     6ba:	88 0f       	add	r24, r24
     6bc:	99 1f       	adc	r25, r25
     6be:	01 96       	adiw	r24, 0x01	; 1
     6c0:	88 0f       	add	r24, r24
     6c2:	99 1f       	adc	r25, r25
     6c4:	88 0f       	add	r24, r24
     6c6:	99 1f       	adc	r25, r25
     6c8:	88 0f       	add	r24, r24
     6ca:	99 1f       	adc	r25, r25
     6cc:	80 50       	subi	r24, 0x00	; 0
     6ce:	9f 4f       	sbci	r25, 0xFF	; 255
     6d0:	aa 27       	eor	r26, r26
     6d2:	97 fd       	sbrc	r25, 7
     6d4:	a0 95       	com	r26
     6d6:	ba 2f       	mov	r27, r26
     6d8:	bc 01       	movw	r22, r24
     6da:	cd 01       	movw	r24, r26
     6dc:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     6e0:	88 23       	and	r24, r24
     6e2:	31 f4       	brne	.+12     	; 0x6f0 <listen+0x13a>
      {
         close(sn);
     6e4:	89 81       	ldd	r24, Y+1	; 0x01
     6e6:	0e 94 22 02 	call	0x444	; 0x444 <close>
         return SOCKERR_SOCKCLOSED;
     6ea:	8c ef       	ldi	r24, 0xFC	; 252
     6ec:	8a 83       	std	Y+2, r24	; 0x02
     6ee:	1c c0       	rjmp	.+56     	; 0x728 <listen+0x172>
	CHECK_SOCKNUM();
   CHECK_SOCKMODE(Sn_MR_TCP);
	CHECK_SOCKINIT();
	setSn_CR(sn,Sn_CR_LISTEN);
	while(getSn_CR(sn));
   while(getSn_SR(sn) != SOCK_LISTEN)
     6f0:	89 81       	ldd	r24, Y+1	; 0x01
     6f2:	88 2f       	mov	r24, r24
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	88 0f       	add	r24, r24
     6f8:	99 1f       	adc	r25, r25
     6fa:	88 0f       	add	r24, r24
     6fc:	99 1f       	adc	r25, r25
     6fe:	01 96       	adiw	r24, 0x01	; 1
     700:	88 0f       	add	r24, r24
     702:	99 1f       	adc	r25, r25
     704:	88 0f       	add	r24, r24
     706:	99 1f       	adc	r25, r25
     708:	88 0f       	add	r24, r24
     70a:	99 1f       	adc	r25, r25
     70c:	80 50       	subi	r24, 0x00	; 0
     70e:	9d 4f       	sbci	r25, 0xFD	; 253
     710:	aa 27       	eor	r26, r26
     712:	97 fd       	sbrc	r25, 7
     714:	a0 95       	com	r26
     716:	ba 2f       	mov	r27, r26
     718:	bc 01       	movw	r22, r24
     71a:	cd 01       	movw	r24, r26
     71c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     720:	84 31       	cpi	r24, 0x14	; 20
     722:	31 f6       	brne	.-116    	; 0x6b0 <listen+0xfa>
      {
         close(sn);
         return SOCKERR_SOCKCLOSED;
      }
   }
   return SOCK_OK;
     724:	81 e0       	ldi	r24, 0x01	; 1
     726:	8a 83       	std	Y+2, r24	; 0x02
     728:	8a 81       	ldd	r24, Y+2	; 0x02
}
     72a:	0f 90       	pop	r0
     72c:	0f 90       	pop	r0
     72e:	cf 91       	pop	r28
     730:	df 91       	pop	r29
     732:	08 95       	ret

00000734 <connect>:


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
     734:	df 93       	push	r29
     736:	cf 93       	push	r28
     738:	cd b7       	in	r28, 0x3d	; 61
     73a:	de b7       	in	r29, 0x3e	; 62
     73c:	2a 97       	sbiw	r28, 0x0a	; 10
     73e:	0f b6       	in	r0, 0x3f	; 63
     740:	f8 94       	cli
     742:	de bf       	out	0x3e, r29	; 62
     744:	0f be       	out	0x3f, r0	; 63
     746:	cd bf       	out	0x3d, r28	; 61
     748:	8d 83       	std	Y+5, r24	; 0x05
     74a:	7f 83       	std	Y+7, r23	; 0x07
     74c:	6e 83       	std	Y+6, r22	; 0x06
     74e:	59 87       	std	Y+9, r21	; 0x09
     750:	48 87       	std	Y+8, r20	; 0x08
   CHECK_SOCKNUM();
     752:	8d 81       	ldd	r24, Y+5	; 0x05
     754:	89 30       	cpi	r24, 0x09	; 9
     756:	18 f0       	brcs	.+6      	; 0x75e <connect+0x2a>
     758:	2f ef       	ldi	r18, 0xFF	; 255
     75a:	2a 87       	std	Y+10, r18	; 0x0a
     75c:	c4 c1       	rjmp	.+904    	; 0xae6 <connect+0x3b2>
   CHECK_SOCKMODE(Sn_MR_TCP);
     75e:	8d 81       	ldd	r24, Y+5	; 0x05
     760:	88 2f       	mov	r24, r24
     762:	90 e0       	ldi	r25, 0x00	; 0
     764:	88 0f       	add	r24, r24
     766:	99 1f       	adc	r25, r25
     768:	88 0f       	add	r24, r24
     76a:	99 1f       	adc	r25, r25
     76c:	01 96       	adiw	r24, 0x01	; 1
     76e:	88 0f       	add	r24, r24
     770:	99 1f       	adc	r25, r25
     772:	88 0f       	add	r24, r24
     774:	99 1f       	adc	r25, r25
     776:	88 0f       	add	r24, r24
     778:	99 1f       	adc	r25, r25
     77a:	aa 27       	eor	r26, r26
     77c:	97 fd       	sbrc	r25, 7
     77e:	a0 95       	com	r26
     780:	ba 2f       	mov	r27, r26
     782:	bc 01       	movw	r22, r24
     784:	cd 01       	movw	r24, r26
     786:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     78a:	88 2f       	mov	r24, r24
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	8f 70       	andi	r24, 0x0F	; 15
     790:	90 70       	andi	r25, 0x00	; 0
     792:	81 30       	cpi	r24, 0x01	; 1
     794:	91 05       	cpc	r25, r1
     796:	19 f0       	breq	.+6      	; 0x79e <connect+0x6a>
     798:	8b ef       	ldi	r24, 0xFB	; 251
     79a:	8a 87       	std	Y+10, r24	; 0x0a
     79c:	a4 c1       	rjmp	.+840    	; 0xae6 <connect+0x3b2>
   CHECK_SOCKINIT();
     79e:	8d 81       	ldd	r24, Y+5	; 0x05
     7a0:	88 2f       	mov	r24, r24
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	88 0f       	add	r24, r24
     7a6:	99 1f       	adc	r25, r25
     7a8:	88 0f       	add	r24, r24
     7aa:	99 1f       	adc	r25, r25
     7ac:	01 96       	adiw	r24, 0x01	; 1
     7ae:	88 0f       	add	r24, r24
     7b0:	99 1f       	adc	r25, r25
     7b2:	88 0f       	add	r24, r24
     7b4:	99 1f       	adc	r25, r25
     7b6:	88 0f       	add	r24, r24
     7b8:	99 1f       	adc	r25, r25
     7ba:	80 50       	subi	r24, 0x00	; 0
     7bc:	9d 4f       	sbci	r25, 0xFD	; 253
     7be:	aa 27       	eor	r26, r26
     7c0:	97 fd       	sbrc	r25, 7
     7c2:	a0 95       	com	r26
     7c4:	ba 2f       	mov	r27, r26
     7c6:	bc 01       	movw	r22, r24
     7c8:	cd 01       	movw	r24, r26
     7ca:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     7ce:	83 31       	cpi	r24, 0x13	; 19
     7d0:	19 f0       	breq	.+6      	; 0x7d8 <connect+0xa4>
     7d2:	2d ef       	ldi	r18, 0xFD	; 253
     7d4:	2a 87       	std	Y+10, r18	; 0x0a
     7d6:	87 c1       	rjmp	.+782    	; 0xae6 <connect+0x3b2>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
     7d8:	ee 81       	ldd	r30, Y+6	; 0x06
     7da:	ff 81       	ldd	r31, Y+7	; 0x07
     7dc:	80 81       	ld	r24, Z
     7de:	88 2f       	mov	r24, r24
     7e0:	90 e0       	ldi	r25, 0x00	; 0
     7e2:	a0 e0       	ldi	r26, 0x00	; 0
     7e4:	b0 e0       	ldi	r27, 0x00	; 0
     7e6:	89 83       	std	Y+1, r24	; 0x01
     7e8:	9a 83       	std	Y+2, r25	; 0x02
     7ea:	ab 83       	std	Y+3, r26	; 0x03
     7ec:	bc 83       	std	Y+4, r27	; 0x04
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
     7ee:	89 81       	ldd	r24, Y+1	; 0x01
     7f0:	9a 81       	ldd	r25, Y+2	; 0x02
     7f2:	ab 81       	ldd	r26, Y+3	; 0x03
     7f4:	bc 81       	ldd	r27, Y+4	; 0x04
     7f6:	22 27       	eor	r18, r18
     7f8:	38 2f       	mov	r19, r24
     7fa:	49 2f       	mov	r20, r25
     7fc:	5a 2f       	mov	r21, r26
     7fe:	8e 81       	ldd	r24, Y+6	; 0x06
     800:	9f 81       	ldd	r25, Y+7	; 0x07
     802:	fc 01       	movw	r30, r24
     804:	31 96       	adiw	r30, 0x01	; 1
     806:	80 81       	ld	r24, Z
     808:	88 2f       	mov	r24, r24
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	a0 e0       	ldi	r26, 0x00	; 0
     80e:	b0 e0       	ldi	r27, 0x00	; 0
     810:	82 0f       	add	r24, r18
     812:	93 1f       	adc	r25, r19
     814:	a4 1f       	adc	r26, r20
     816:	b5 1f       	adc	r27, r21
     818:	89 83       	std	Y+1, r24	; 0x01
     81a:	9a 83       	std	Y+2, r25	; 0x02
     81c:	ab 83       	std	Y+3, r26	; 0x03
     81e:	bc 83       	std	Y+4, r27	; 0x04
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
     820:	89 81       	ldd	r24, Y+1	; 0x01
     822:	9a 81       	ldd	r25, Y+2	; 0x02
     824:	ab 81       	ldd	r26, Y+3	; 0x03
     826:	bc 81       	ldd	r27, Y+4	; 0x04
     828:	22 27       	eor	r18, r18
     82a:	38 2f       	mov	r19, r24
     82c:	49 2f       	mov	r20, r25
     82e:	5a 2f       	mov	r21, r26
     830:	8e 81       	ldd	r24, Y+6	; 0x06
     832:	9f 81       	ldd	r25, Y+7	; 0x07
     834:	fc 01       	movw	r30, r24
     836:	32 96       	adiw	r30, 0x02	; 2
     838:	80 81       	ld	r24, Z
     83a:	88 2f       	mov	r24, r24
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	a0 e0       	ldi	r26, 0x00	; 0
     840:	b0 e0       	ldi	r27, 0x00	; 0
     842:	82 0f       	add	r24, r18
     844:	93 1f       	adc	r25, r19
     846:	a4 1f       	adc	r26, r20
     848:	b5 1f       	adc	r27, r21
     84a:	89 83       	std	Y+1, r24	; 0x01
     84c:	9a 83       	std	Y+2, r25	; 0x02
     84e:	ab 83       	std	Y+3, r26	; 0x03
     850:	bc 83       	std	Y+4, r27	; 0x04
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
     852:	89 81       	ldd	r24, Y+1	; 0x01
     854:	9a 81       	ldd	r25, Y+2	; 0x02
     856:	ab 81       	ldd	r26, Y+3	; 0x03
     858:	bc 81       	ldd	r27, Y+4	; 0x04
     85a:	22 27       	eor	r18, r18
     85c:	38 2f       	mov	r19, r24
     85e:	49 2f       	mov	r20, r25
     860:	5a 2f       	mov	r21, r26
     862:	8e 81       	ldd	r24, Y+6	; 0x06
     864:	9f 81       	ldd	r25, Y+7	; 0x07
     866:	fc 01       	movw	r30, r24
     868:	33 96       	adiw	r30, 0x03	; 3
     86a:	80 81       	ld	r24, Z
     86c:	88 2f       	mov	r24, r24
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	a0 e0       	ldi	r26, 0x00	; 0
     872:	b0 e0       	ldi	r27, 0x00	; 0
     874:	82 0f       	add	r24, r18
     876:	93 1f       	adc	r25, r19
     878:	a4 1f       	adc	r26, r20
     87a:	b5 1f       	adc	r27, r21
     87c:	89 83       	std	Y+1, r24	; 0x01
     87e:	9a 83       	std	Y+2, r25	; 0x02
     880:	ab 83       	std	Y+3, r26	; 0x03
     882:	bc 83       	std	Y+4, r27	; 0x04
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
     884:	89 81       	ldd	r24, Y+1	; 0x01
     886:	9a 81       	ldd	r25, Y+2	; 0x02
     888:	ab 81       	ldd	r26, Y+3	; 0x03
     88a:	bc 81       	ldd	r27, Y+4	; 0x04
     88c:	8f 3f       	cpi	r24, 0xFF	; 255
     88e:	2f ef       	ldi	r18, 0xFF	; 255
     890:	92 07       	cpc	r25, r18
     892:	2f ef       	ldi	r18, 0xFF	; 255
     894:	a2 07       	cpc	r26, r18
     896:	2f ef       	ldi	r18, 0xFF	; 255
     898:	b2 07       	cpc	r27, r18
     89a:	41 f0       	breq	.+16     	; 0x8ac <connect+0x178>
     89c:	89 81       	ldd	r24, Y+1	; 0x01
     89e:	9a 81       	ldd	r25, Y+2	; 0x02
     8a0:	ab 81       	ldd	r26, Y+3	; 0x03
     8a2:	bc 81       	ldd	r27, Y+4	; 0x04
     8a4:	00 97       	sbiw	r24, 0x00	; 0
     8a6:	a1 05       	cpc	r26, r1
     8a8:	b1 05       	cpc	r27, r1
     8aa:	19 f4       	brne	.+6      	; 0x8b2 <connect+0x17e>
     8ac:	84 ef       	ldi	r24, 0xF4	; 244
     8ae:	8a 87       	std	Y+10, r24	; 0x0a
     8b0:	1a c1       	rjmp	.+564    	; 0xae6 <connect+0x3b2>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
     8b2:	88 85       	ldd	r24, Y+8	; 0x08
     8b4:	99 85       	ldd	r25, Y+9	; 0x09
     8b6:	00 97       	sbiw	r24, 0x00	; 0
     8b8:	19 f4       	brne	.+6      	; 0x8c0 <connect+0x18c>
     8ba:	25 ef       	ldi	r18, 0xF5	; 245
     8bc:	2a 87       	std	Y+10, r18	; 0x0a
     8be:	13 c1       	rjmp	.+550    	; 0xae6 <connect+0x3b2>
	setSn_DIPR(sn,addr);
     8c0:	8d 81       	ldd	r24, Y+5	; 0x05
     8c2:	88 2f       	mov	r24, r24
     8c4:	90 e0       	ldi	r25, 0x00	; 0
     8c6:	88 0f       	add	r24, r24
     8c8:	99 1f       	adc	r25, r25
     8ca:	88 0f       	add	r24, r24
     8cc:	99 1f       	adc	r25, r25
     8ce:	01 96       	adiw	r24, 0x01	; 1
     8d0:	88 0f       	add	r24, r24
     8d2:	99 1f       	adc	r25, r25
     8d4:	88 0f       	add	r24, r24
     8d6:	99 1f       	adc	r25, r25
     8d8:	88 0f       	add	r24, r24
     8da:	99 1f       	adc	r25, r25
     8dc:	80 50       	subi	r24, 0x00	; 0
     8de:	94 4f       	sbci	r25, 0xF4	; 244
     8e0:	aa 27       	eor	r26, r26
     8e2:	97 fd       	sbrc	r25, 7
     8e4:	a0 95       	com	r26
     8e6:	ba 2f       	mov	r27, r26
     8e8:	2e 81       	ldd	r18, Y+6	; 0x06
     8ea:	3f 81       	ldd	r19, Y+7	; 0x07
     8ec:	bc 01       	movw	r22, r24
     8ee:	cd 01       	movw	r24, r26
     8f0:	a9 01       	movw	r20, r18
     8f2:	24 e0       	ldi	r18, 0x04	; 4
     8f4:	30 e0       	ldi	r19, 0x00	; 0
     8f6:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
     8fa:	8d 81       	ldd	r24, Y+5	; 0x05
     8fc:	88 2f       	mov	r24, r24
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	88 0f       	add	r24, r24
     902:	99 1f       	adc	r25, r25
     904:	88 0f       	add	r24, r24
     906:	99 1f       	adc	r25, r25
     908:	01 96       	adiw	r24, 0x01	; 1
     90a:	88 0f       	add	r24, r24
     90c:	99 1f       	adc	r25, r25
     90e:	88 0f       	add	r24, r24
     910:	99 1f       	adc	r25, r25
     912:	88 0f       	add	r24, r24
     914:	99 1f       	adc	r25, r25
     916:	80 50       	subi	r24, 0x00	; 0
     918:	90 4f       	sbci	r25, 0xF0	; 240
     91a:	9c 01       	movw	r18, r24
     91c:	44 27       	eor	r20, r20
     91e:	37 fd       	sbrc	r19, 7
     920:	40 95       	com	r20
     922:	54 2f       	mov	r21, r20
     924:	88 85       	ldd	r24, Y+8	; 0x08
     926:	99 85       	ldd	r25, Y+9	; 0x09
     928:	89 2f       	mov	r24, r25
     92a:	99 27       	eor	r25, r25
     92c:	e8 2f       	mov	r30, r24
     92e:	ca 01       	movw	r24, r20
     930:	b9 01       	movw	r22, r18
     932:	4e 2f       	mov	r20, r30
     934:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
     938:	8d 81       	ldd	r24, Y+5	; 0x05
     93a:	88 2f       	mov	r24, r24
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	88 0f       	add	r24, r24
     940:	99 1f       	adc	r25, r25
     942:	88 0f       	add	r24, r24
     944:	99 1f       	adc	r25, r25
     946:	01 96       	adiw	r24, 0x01	; 1
     948:	88 0f       	add	r24, r24
     94a:	99 1f       	adc	r25, r25
     94c:	88 0f       	add	r24, r24
     94e:	99 1f       	adc	r25, r25
     950:	88 0f       	add	r24, r24
     952:	99 1f       	adc	r25, r25
     954:	80 50       	subi	r24, 0x00	; 0
     956:	9f 4e       	sbci	r25, 0xEF	; 239
     958:	aa 27       	eor	r26, r26
     95a:	97 fd       	sbrc	r25, 7
     95c:	a0 95       	com	r26
     95e:	ba 2f       	mov	r27, r26
     960:	28 85       	ldd	r18, Y+8	; 0x08
     962:	bc 01       	movw	r22, r24
     964:	cd 01       	movw	r24, r26
     966:	42 2f       	mov	r20, r18
     968:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
     96c:	8d 81       	ldd	r24, Y+5	; 0x05
     96e:	88 2f       	mov	r24, r24
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	88 0f       	add	r24, r24
     974:	99 1f       	adc	r25, r25
     976:	88 0f       	add	r24, r24
     978:	99 1f       	adc	r25, r25
     97a:	01 96       	adiw	r24, 0x01	; 1
     97c:	88 0f       	add	r24, r24
     97e:	99 1f       	adc	r25, r25
     980:	88 0f       	add	r24, r24
     982:	99 1f       	adc	r25, r25
     984:	88 0f       	add	r24, r24
     986:	99 1f       	adc	r25, r25
     988:	80 50       	subi	r24, 0x00	; 0
     98a:	9f 4f       	sbci	r25, 0xFF	; 255
     98c:	aa 27       	eor	r26, r26
     98e:	97 fd       	sbrc	r25, 7
     990:	a0 95       	com	r26
     992:	ba 2f       	mov	r27, r26
     994:	bc 01       	movw	r22, r24
     996:	cd 01       	movw	r24, r26
     998:	44 e0       	ldi	r20, 0x04	; 4
     99a:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
     99e:	8d 81       	ldd	r24, Y+5	; 0x05
     9a0:	88 2f       	mov	r24, r24
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	88 0f       	add	r24, r24
     9a6:	99 1f       	adc	r25, r25
     9a8:	88 0f       	add	r24, r24
     9aa:	99 1f       	adc	r25, r25
     9ac:	01 96       	adiw	r24, 0x01	; 1
     9ae:	88 0f       	add	r24, r24
     9b0:	99 1f       	adc	r25, r25
     9b2:	88 0f       	add	r24, r24
     9b4:	99 1f       	adc	r25, r25
     9b6:	88 0f       	add	r24, r24
     9b8:	99 1f       	adc	r25, r25
     9ba:	80 50       	subi	r24, 0x00	; 0
     9bc:	9f 4f       	sbci	r25, 0xFF	; 255
     9be:	aa 27       	eor	r26, r26
     9c0:	97 fd       	sbrc	r25, 7
     9c2:	a0 95       	com	r26
     9c4:	ba 2f       	mov	r27, r26
     9c6:	bc 01       	movw	r22, r24
     9c8:	cd 01       	movw	r24, r26
     9ca:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     9ce:	88 23       	and	r24, r24
     9d0:	31 f7       	brne	.-52     	; 0x99e <connect+0x26a>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
     9d2:	8d 81       	ldd	r24, Y+5	; 0x05
     9d4:	28 2f       	mov	r18, r24
     9d6:	30 e0       	ldi	r19, 0x00	; 0
     9d8:	81 e0       	ldi	r24, 0x01	; 1
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	02 c0       	rjmp	.+4      	; 0x9e2 <connect+0x2ae>
     9de:	88 0f       	add	r24, r24
     9e0:	99 1f       	adc	r25, r25
     9e2:	2a 95       	dec	r18
     9e4:	e2 f7       	brpl	.-8      	; 0x9de <connect+0x2aa>
     9e6:	9c 01       	movw	r18, r24
     9e8:	80 91 94 01 	lds	r24, 0x0194
     9ec:	90 91 95 01 	lds	r25, 0x0195
     9f0:	82 23       	and	r24, r18
     9f2:	93 23       	and	r25, r19
     9f4:	00 97       	sbiw	r24, 0x00	; 0
     9f6:	09 f4       	brne	.+2      	; 0x9fa <connect+0x2c6>
     9f8:	59 c0       	rjmp	.+178    	; 0xaac <connect+0x378>
     9fa:	1a 86       	std	Y+10, r1	; 0x0a
     9fc:	74 c0       	rjmp	.+232    	; 0xae6 <connect+0x3b2>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
     9fe:	8d 81       	ldd	r24, Y+5	; 0x05
     a00:	88 2f       	mov	r24, r24
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	88 0f       	add	r24, r24
     a06:	99 1f       	adc	r25, r25
     a08:	88 0f       	add	r24, r24
     a0a:	99 1f       	adc	r25, r25
     a0c:	01 96       	adiw	r24, 0x01	; 1
     a0e:	88 0f       	add	r24, r24
     a10:	99 1f       	adc	r25, r25
     a12:	88 0f       	add	r24, r24
     a14:	99 1f       	adc	r25, r25
     a16:	88 0f       	add	r24, r24
     a18:	99 1f       	adc	r25, r25
     a1a:	80 50       	subi	r24, 0x00	; 0
     a1c:	9e 4f       	sbci	r25, 0xFE	; 254
     a1e:	aa 27       	eor	r26, r26
     a20:	97 fd       	sbrc	r25, 7
     a22:	a0 95       	com	r26
     a24:	ba 2f       	mov	r27, r26
     a26:	bc 01       	movw	r22, r24
     a28:	cd 01       	movw	r24, r26
     a2a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     a2e:	88 2f       	mov	r24, r24
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	88 70       	andi	r24, 0x08	; 8
     a34:	90 70       	andi	r25, 0x00	; 0
     a36:	00 97       	sbiw	r24, 0x00	; 0
     a38:	e1 f0       	breq	.+56     	; 0xa72 <connect+0x33e>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
     a3a:	8d 81       	ldd	r24, Y+5	; 0x05
     a3c:	88 2f       	mov	r24, r24
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	88 0f       	add	r24, r24
     a42:	99 1f       	adc	r25, r25
     a44:	88 0f       	add	r24, r24
     a46:	99 1f       	adc	r25, r25
     a48:	01 96       	adiw	r24, 0x01	; 1
     a4a:	88 0f       	add	r24, r24
     a4c:	99 1f       	adc	r25, r25
     a4e:	88 0f       	add	r24, r24
     a50:	99 1f       	adc	r25, r25
     a52:	88 0f       	add	r24, r24
     a54:	99 1f       	adc	r25, r25
     a56:	80 50       	subi	r24, 0x00	; 0
     a58:	9e 4f       	sbci	r25, 0xFE	; 254
     a5a:	aa 27       	eor	r26, r26
     a5c:	97 fd       	sbrc	r25, 7
     a5e:	a0 95       	com	r26
     a60:	ba 2f       	mov	r27, r26
     a62:	bc 01       	movw	r22, r24
     a64:	cd 01       	movw	r24, r26
     a66:	48 e0       	ldi	r20, 0x08	; 8
     a68:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
     a6c:	83 ef       	ldi	r24, 0xF3	; 243
     a6e:	8a 87       	std	Y+10, r24	; 0x0a
     a70:	3a c0       	rjmp	.+116    	; 0xae6 <connect+0x3b2>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
     a72:	8d 81       	ldd	r24, Y+5	; 0x05
     a74:	88 2f       	mov	r24, r24
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	88 0f       	add	r24, r24
     a7a:	99 1f       	adc	r25, r25
     a7c:	88 0f       	add	r24, r24
     a7e:	99 1f       	adc	r25, r25
     a80:	01 96       	adiw	r24, 0x01	; 1
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	88 0f       	add	r24, r24
     a88:	99 1f       	adc	r25, r25
     a8a:	88 0f       	add	r24, r24
     a8c:	99 1f       	adc	r25, r25
     a8e:	80 50       	subi	r24, 0x00	; 0
     a90:	9d 4f       	sbci	r25, 0xFD	; 253
     a92:	aa 27       	eor	r26, r26
     a94:	97 fd       	sbrc	r25, 7
     a96:	a0 95       	com	r26
     a98:	ba 2f       	mov	r27, r26
     a9a:	bc 01       	movw	r22, r24
     a9c:	cd 01       	movw	r24, r26
     a9e:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     aa2:	88 23       	and	r24, r24
     aa4:	19 f4       	brne	.+6      	; 0xaac <connect+0x378>
		{
			return SOCKERR_SOCKCLOSED;
     aa6:	2c ef       	ldi	r18, 0xFC	; 252
     aa8:	2a 87       	std	Y+10, r18	; 0x0a
     aaa:	1d c0       	rjmp	.+58     	; 0xae6 <connect+0x3b2>
	setSn_DIPR(sn,addr);
	setSn_DPORT(sn,port);
	setSn_CR(sn,Sn_CR_CONNECT);
   while(getSn_CR(sn));
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
     aac:	8d 81       	ldd	r24, Y+5	; 0x05
     aae:	88 2f       	mov	r24, r24
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	88 0f       	add	r24, r24
     ab4:	99 1f       	adc	r25, r25
     ab6:	88 0f       	add	r24, r24
     ab8:	99 1f       	adc	r25, r25
     aba:	01 96       	adiw	r24, 0x01	; 1
     abc:	88 0f       	add	r24, r24
     abe:	99 1f       	adc	r25, r25
     ac0:	88 0f       	add	r24, r24
     ac2:	99 1f       	adc	r25, r25
     ac4:	88 0f       	add	r24, r24
     ac6:	99 1f       	adc	r25, r25
     ac8:	80 50       	subi	r24, 0x00	; 0
     aca:	9d 4f       	sbci	r25, 0xFD	; 253
     acc:	aa 27       	eor	r26, r26
     ace:	97 fd       	sbrc	r25, 7
     ad0:	a0 95       	com	r26
     ad2:	ba 2f       	mov	r27, r26
     ad4:	bc 01       	movw	r22, r24
     ad6:	cd 01       	movw	r24, r26
     ad8:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     adc:	87 31       	cpi	r24, 0x17	; 23
     ade:	09 f0       	breq	.+2      	; 0xae2 <connect+0x3ae>
     ae0:	8e cf       	rjmp	.-228    	; 0x9fe <connect+0x2ca>
		{
			return SOCKERR_SOCKCLOSED;
		}
	}
   
   return SOCK_OK;
     ae2:	81 e0       	ldi	r24, 0x01	; 1
     ae4:	8a 87       	std	Y+10, r24	; 0x0a
     ae6:	8a 85       	ldd	r24, Y+10	; 0x0a
}
     ae8:	2a 96       	adiw	r28, 0x0a	; 10
     aea:	0f b6       	in	r0, 0x3f	; 63
     aec:	f8 94       	cli
     aee:	de bf       	out	0x3e, r29	; 62
     af0:	0f be       	out	0x3f, r0	; 63
     af2:	cd bf       	out	0x3d, r28	; 61
     af4:	cf 91       	pop	r28
     af6:	df 91       	pop	r29
     af8:	08 95       	ret

00000afa <disconnect>:

int8_t disconnect(uint8_t sn)
{
     afa:	df 93       	push	r29
     afc:	cf 93       	push	r28
     afe:	00 d0       	rcall	.+0      	; 0xb00 <disconnect+0x6>
     b00:	cd b7       	in	r28, 0x3d	; 61
     b02:	de b7       	in	r29, 0x3e	; 62
     b04:	89 83       	std	Y+1, r24	; 0x01
   CHECK_SOCKNUM();
     b06:	89 81       	ldd	r24, Y+1	; 0x01
     b08:	89 30       	cpi	r24, 0x09	; 9
     b0a:	18 f0       	brcs	.+6      	; 0xb12 <disconnect+0x18>
     b0c:	8f ef       	ldi	r24, 0xFF	; 255
     b0e:	8a 83       	std	Y+2, r24	; 0x02
     b10:	bf c0       	rjmp	.+382    	; 0xc90 <disconnect+0x196>
   CHECK_SOCKMODE(Sn_MR_TCP);
     b12:	89 81       	ldd	r24, Y+1	; 0x01
     b14:	88 2f       	mov	r24, r24
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	88 0f       	add	r24, r24
     b1a:	99 1f       	adc	r25, r25
     b1c:	88 0f       	add	r24, r24
     b1e:	99 1f       	adc	r25, r25
     b20:	01 96       	adiw	r24, 0x01	; 1
     b22:	88 0f       	add	r24, r24
     b24:	99 1f       	adc	r25, r25
     b26:	88 0f       	add	r24, r24
     b28:	99 1f       	adc	r25, r25
     b2a:	88 0f       	add	r24, r24
     b2c:	99 1f       	adc	r25, r25
     b2e:	aa 27       	eor	r26, r26
     b30:	97 fd       	sbrc	r25, 7
     b32:	a0 95       	com	r26
     b34:	ba 2f       	mov	r27, r26
     b36:	bc 01       	movw	r22, r24
     b38:	cd 01       	movw	r24, r26
     b3a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     b3e:	88 2f       	mov	r24, r24
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	8f 70       	andi	r24, 0x0F	; 15
     b44:	90 70       	andi	r25, 0x00	; 0
     b46:	81 30       	cpi	r24, 0x01	; 1
     b48:	91 05       	cpc	r25, r1
     b4a:	19 f0       	breq	.+6      	; 0xb52 <disconnect+0x58>
     b4c:	8b ef       	ldi	r24, 0xFB	; 251
     b4e:	8a 83       	std	Y+2, r24	; 0x02
     b50:	9f c0       	rjmp	.+318    	; 0xc90 <disconnect+0x196>
	setSn_CR(sn,Sn_CR_DISCON);
     b52:	89 81       	ldd	r24, Y+1	; 0x01
     b54:	88 2f       	mov	r24, r24
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	88 0f       	add	r24, r24
     b5a:	99 1f       	adc	r25, r25
     b5c:	88 0f       	add	r24, r24
     b5e:	99 1f       	adc	r25, r25
     b60:	01 96       	adiw	r24, 0x01	; 1
     b62:	88 0f       	add	r24, r24
     b64:	99 1f       	adc	r25, r25
     b66:	88 0f       	add	r24, r24
     b68:	99 1f       	adc	r25, r25
     b6a:	88 0f       	add	r24, r24
     b6c:	99 1f       	adc	r25, r25
     b6e:	80 50       	subi	r24, 0x00	; 0
     b70:	9f 4f       	sbci	r25, 0xFF	; 255
     b72:	aa 27       	eor	r26, r26
     b74:	97 fd       	sbrc	r25, 7
     b76:	a0 95       	com	r26
     b78:	ba 2f       	mov	r27, r26
     b7a:	bc 01       	movw	r22, r24
     b7c:	cd 01       	movw	r24, r26
     b7e:	48 e0       	ldi	r20, 0x08	; 8
     b80:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
     b84:	89 81       	ldd	r24, Y+1	; 0x01
     b86:	88 2f       	mov	r24, r24
     b88:	90 e0       	ldi	r25, 0x00	; 0
     b8a:	88 0f       	add	r24, r24
     b8c:	99 1f       	adc	r25, r25
     b8e:	88 0f       	add	r24, r24
     b90:	99 1f       	adc	r25, r25
     b92:	01 96       	adiw	r24, 0x01	; 1
     b94:	88 0f       	add	r24, r24
     b96:	99 1f       	adc	r25, r25
     b98:	88 0f       	add	r24, r24
     b9a:	99 1f       	adc	r25, r25
     b9c:	88 0f       	add	r24, r24
     b9e:	99 1f       	adc	r25, r25
     ba0:	80 50       	subi	r24, 0x00	; 0
     ba2:	9f 4f       	sbci	r25, 0xFF	; 255
     ba4:	aa 27       	eor	r26, r26
     ba6:	97 fd       	sbrc	r25, 7
     ba8:	a0 95       	com	r26
     baa:	ba 2f       	mov	r27, r26
     bac:	bc 01       	movw	r22, r24
     bae:	cd 01       	movw	r24, r26
     bb0:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     bb4:	88 23       	and	r24, r24
     bb6:	31 f7       	brne	.-52     	; 0xb84 <disconnect+0x8a>
	sock_is_sending &= ~(1<<sn);
     bb8:	89 81       	ldd	r24, Y+1	; 0x01
     bba:	28 2f       	mov	r18, r24
     bbc:	30 e0       	ldi	r19, 0x00	; 0
     bbe:	81 e0       	ldi	r24, 0x01	; 1
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	02 c0       	rjmp	.+4      	; 0xbc8 <disconnect+0xce>
     bc4:	88 0f       	add	r24, r24
     bc6:	99 1f       	adc	r25, r25
     bc8:	2a 95       	dec	r18
     bca:	e2 f7       	brpl	.-8      	; 0xbc4 <disconnect+0xca>
     bcc:	80 95       	com	r24
     bce:	90 95       	com	r25
     bd0:	9c 01       	movw	r18, r24
     bd2:	80 91 96 01 	lds	r24, 0x0196
     bd6:	90 91 97 01 	lds	r25, 0x0197
     bda:	82 23       	and	r24, r18
     bdc:	93 23       	and	r25, r19
     bde:	90 93 97 01 	sts	0x0197, r25
     be2:	80 93 96 01 	sts	0x0196, r24
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
     be6:	89 81       	ldd	r24, Y+1	; 0x01
     be8:	28 2f       	mov	r18, r24
     bea:	30 e0       	ldi	r19, 0x00	; 0
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	02 c0       	rjmp	.+4      	; 0xbf6 <disconnect+0xfc>
     bf2:	88 0f       	add	r24, r24
     bf4:	99 1f       	adc	r25, r25
     bf6:	2a 95       	dec	r18
     bf8:	e2 f7       	brpl	.-8      	; 0xbf2 <disconnect+0xf8>
     bfa:	9c 01       	movw	r18, r24
     bfc:	80 91 94 01 	lds	r24, 0x0194
     c00:	90 91 95 01 	lds	r25, 0x0195
     c04:	82 23       	and	r24, r18
     c06:	93 23       	and	r25, r19
     c08:	00 97       	sbiw	r24, 0x00	; 0
     c0a:	31 f1       	breq	.+76     	; 0xc58 <disconnect+0x15e>
     c0c:	1a 82       	std	Y+2, r1	; 0x02
     c0e:	40 c0       	rjmp	.+128    	; 0xc90 <disconnect+0x196>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
     c10:	89 81       	ldd	r24, Y+1	; 0x01
     c12:	88 2f       	mov	r24, r24
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	88 0f       	add	r24, r24
     c18:	99 1f       	adc	r25, r25
     c1a:	88 0f       	add	r24, r24
     c1c:	99 1f       	adc	r25, r25
     c1e:	01 96       	adiw	r24, 0x01	; 1
     c20:	88 0f       	add	r24, r24
     c22:	99 1f       	adc	r25, r25
     c24:	88 0f       	add	r24, r24
     c26:	99 1f       	adc	r25, r25
     c28:	88 0f       	add	r24, r24
     c2a:	99 1f       	adc	r25, r25
     c2c:	80 50       	subi	r24, 0x00	; 0
     c2e:	9e 4f       	sbci	r25, 0xFE	; 254
     c30:	aa 27       	eor	r26, r26
     c32:	97 fd       	sbrc	r25, 7
     c34:	a0 95       	com	r26
     c36:	ba 2f       	mov	r27, r26
     c38:	bc 01       	movw	r22, r24
     c3a:	cd 01       	movw	r24, r26
     c3c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     c40:	88 2f       	mov	r24, r24
     c42:	90 e0       	ldi	r25, 0x00	; 0
     c44:	88 70       	andi	r24, 0x08	; 8
     c46:	90 70       	andi	r25, 0x00	; 0
     c48:	00 97       	sbiw	r24, 0x00	; 0
     c4a:	31 f0       	breq	.+12     	; 0xc58 <disconnect+0x15e>
	   {
	      close(sn);
     c4c:	89 81       	ldd	r24, Y+1	; 0x01
     c4e:	0e 94 22 02 	call	0x444	; 0x444 <close>
	      return SOCKERR_TIMEOUT;
     c52:	83 ef       	ldi	r24, 0xF3	; 243
     c54:	8a 83       	std	Y+2, r24	; 0x02
     c56:	1c c0       	rjmp	.+56     	; 0xc90 <disconnect+0x196>
	setSn_CR(sn,Sn_CR_DISCON);
	/* wait to process the command... */
	while(getSn_CR(sn));
	sock_is_sending &= ~(1<<sn);
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
	while(getSn_SR(sn) != SOCK_CLOSED)
     c58:	89 81       	ldd	r24, Y+1	; 0x01
     c5a:	88 2f       	mov	r24, r24
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	88 0f       	add	r24, r24
     c60:	99 1f       	adc	r25, r25
     c62:	88 0f       	add	r24, r24
     c64:	99 1f       	adc	r25, r25
     c66:	01 96       	adiw	r24, 0x01	; 1
     c68:	88 0f       	add	r24, r24
     c6a:	99 1f       	adc	r25, r25
     c6c:	88 0f       	add	r24, r24
     c6e:	99 1f       	adc	r25, r25
     c70:	88 0f       	add	r24, r24
     c72:	99 1f       	adc	r25, r25
     c74:	80 50       	subi	r24, 0x00	; 0
     c76:	9d 4f       	sbci	r25, 0xFD	; 253
     c78:	aa 27       	eor	r26, r26
     c7a:	97 fd       	sbrc	r25, 7
     c7c:	a0 95       	com	r26
     c7e:	ba 2f       	mov	r27, r26
     c80:	bc 01       	movw	r22, r24
     c82:	cd 01       	movw	r24, r26
     c84:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     c88:	88 23       	and	r24, r24
     c8a:	11 f6       	brne	.-124    	; 0xc10 <disconnect+0x116>
	   {
	      close(sn);
	      return SOCKERR_TIMEOUT;
	   }
	}
	return SOCK_OK;
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	8a 83       	std	Y+2, r24	; 0x02
     c90:	8a 81       	ldd	r24, Y+2	; 0x02
}
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	cf 91       	pop	r28
     c98:	df 91       	pop	r29
     c9a:	08 95       	ret

00000c9c <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
     c9c:	df 93       	push	r29
     c9e:	cf 93       	push	r28
     ca0:	cd b7       	in	r28, 0x3d	; 61
     ca2:	de b7       	in	r29, 0x3e	; 62
     ca4:	2c 97       	sbiw	r28, 0x0c	; 12
     ca6:	0f b6       	in	r0, 0x3f	; 63
     ca8:	f8 94       	cli
     caa:	de bf       	out	0x3e, r29	; 62
     cac:	0f be       	out	0x3f, r0	; 63
     cae:	cd bf       	out	0x3d, r28	; 61
     cb0:	8c 83       	std	Y+4, r24	; 0x04
     cb2:	7e 83       	std	Y+6, r23	; 0x06
     cb4:	6d 83       	std	Y+5, r22	; 0x05
     cb6:	58 87       	std	Y+8, r21	; 0x08
     cb8:	4f 83       	std	Y+7, r20	; 0x07
   uint8_t tmp=0;
     cba:	1b 82       	std	Y+3, r1	; 0x03
   uint16_t freesize=0;
     cbc:	1a 82       	std	Y+2, r1	; 0x02
     cbe:	19 82       	std	Y+1, r1	; 0x01
   
   CHECK_SOCKNUM();
     cc0:	8c 81       	ldd	r24, Y+4	; 0x04
     cc2:	89 30       	cpi	r24, 0x09	; 9
     cc4:	48 f0       	brcs	.+18     	; 0xcd8 <send+0x3c>
     cc6:	2f ef       	ldi	r18, 0xFF	; 255
     cc8:	3f ef       	ldi	r19, 0xFF	; 255
     cca:	4f ef       	ldi	r20, 0xFF	; 255
     ccc:	5f ef       	ldi	r21, 0xFF	; 255
     cce:	29 87       	std	Y+9, r18	; 0x09
     cd0:	3a 87       	std	Y+10, r19	; 0x0a
     cd2:	4b 87       	std	Y+11, r20	; 0x0b
     cd4:	5c 87       	std	Y+12, r21	; 0x0c
     cd6:	b4 c1       	rjmp	.+872    	; 0x1040 <send+0x3a4>
   CHECK_SOCKMODE(Sn_MR_TCP);
     cd8:	8c 81       	ldd	r24, Y+4	; 0x04
     cda:	88 2f       	mov	r24, r24
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	88 0f       	add	r24, r24
     ce0:	99 1f       	adc	r25, r25
     ce2:	88 0f       	add	r24, r24
     ce4:	99 1f       	adc	r25, r25
     ce6:	01 96       	adiw	r24, 0x01	; 1
     ce8:	88 0f       	add	r24, r24
     cea:	99 1f       	adc	r25, r25
     cec:	88 0f       	add	r24, r24
     cee:	99 1f       	adc	r25, r25
     cf0:	88 0f       	add	r24, r24
     cf2:	99 1f       	adc	r25, r25
     cf4:	aa 27       	eor	r26, r26
     cf6:	97 fd       	sbrc	r25, 7
     cf8:	a0 95       	com	r26
     cfa:	ba 2f       	mov	r27, r26
     cfc:	bc 01       	movw	r22, r24
     cfe:	cd 01       	movw	r24, r26
     d00:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     d04:	88 2f       	mov	r24, r24
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	8f 70       	andi	r24, 0x0F	; 15
     d0a:	90 70       	andi	r25, 0x00	; 0
     d0c:	81 30       	cpi	r24, 0x01	; 1
     d0e:	91 05       	cpc	r25, r1
     d10:	49 f0       	breq	.+18     	; 0xd24 <send+0x88>
     d12:	8b ef       	ldi	r24, 0xFB	; 251
     d14:	9f ef       	ldi	r25, 0xFF	; 255
     d16:	af ef       	ldi	r26, 0xFF	; 255
     d18:	bf ef       	ldi	r27, 0xFF	; 255
     d1a:	89 87       	std	Y+9, r24	; 0x09
     d1c:	9a 87       	std	Y+10, r25	; 0x0a
     d1e:	ab 87       	std	Y+11, r26	; 0x0b
     d20:	bc 87       	std	Y+12, r27	; 0x0c
     d22:	8e c1       	rjmp	.+796    	; 0x1040 <send+0x3a4>
   CHECK_SOCKDATA();
     d24:	8f 81       	ldd	r24, Y+7	; 0x07
     d26:	98 85       	ldd	r25, Y+8	; 0x08
     d28:	00 97       	sbiw	r24, 0x00	; 0
     d2a:	49 f4       	brne	.+18     	; 0xd3e <send+0xa2>
     d2c:	22 ef       	ldi	r18, 0xF2	; 242
     d2e:	3f ef       	ldi	r19, 0xFF	; 255
     d30:	4f ef       	ldi	r20, 0xFF	; 255
     d32:	5f ef       	ldi	r21, 0xFF	; 255
     d34:	29 87       	std	Y+9, r18	; 0x09
     d36:	3a 87       	std	Y+10, r19	; 0x0a
     d38:	4b 87       	std	Y+11, r20	; 0x0b
     d3a:	5c 87       	std	Y+12, r21	; 0x0c
     d3c:	81 c1       	rjmp	.+770    	; 0x1040 <send+0x3a4>
   tmp = getSn_SR(sn);
     d3e:	8c 81       	ldd	r24, Y+4	; 0x04
     d40:	88 2f       	mov	r24, r24
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	88 0f       	add	r24, r24
     d46:	99 1f       	adc	r25, r25
     d48:	88 0f       	add	r24, r24
     d4a:	99 1f       	adc	r25, r25
     d4c:	01 96       	adiw	r24, 0x01	; 1
     d4e:	88 0f       	add	r24, r24
     d50:	99 1f       	adc	r25, r25
     d52:	88 0f       	add	r24, r24
     d54:	99 1f       	adc	r25, r25
     d56:	88 0f       	add	r24, r24
     d58:	99 1f       	adc	r25, r25
     d5a:	80 50       	subi	r24, 0x00	; 0
     d5c:	9d 4f       	sbci	r25, 0xFD	; 253
     d5e:	aa 27       	eor	r26, r26
     d60:	97 fd       	sbrc	r25, 7
     d62:	a0 95       	com	r26
     d64:	ba 2f       	mov	r27, r26
     d66:	bc 01       	movw	r22, r24
     d68:	cd 01       	movw	r24, r26
     d6a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     d6e:	8b 83       	std	Y+3, r24	; 0x03
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
     d70:	8b 81       	ldd	r24, Y+3	; 0x03
     d72:	87 31       	cpi	r24, 0x17	; 23
     d74:	61 f0       	breq	.+24     	; 0xd8e <send+0xf2>
     d76:	8b 81       	ldd	r24, Y+3	; 0x03
     d78:	8c 31       	cpi	r24, 0x1C	; 28
     d7a:	49 f0       	breq	.+18     	; 0xd8e <send+0xf2>
     d7c:	89 ef       	ldi	r24, 0xF9	; 249
     d7e:	9f ef       	ldi	r25, 0xFF	; 255
     d80:	af ef       	ldi	r26, 0xFF	; 255
     d82:	bf ef       	ldi	r27, 0xFF	; 255
     d84:	89 87       	std	Y+9, r24	; 0x09
     d86:	9a 87       	std	Y+10, r25	; 0x0a
     d88:	ab 87       	std	Y+11, r26	; 0x0b
     d8a:	bc 87       	std	Y+12, r27	; 0x0c
     d8c:	59 c1       	rjmp	.+690    	; 0x1040 <send+0x3a4>
   if( sock_is_sending & (1<<sn) )
     d8e:	8c 81       	ldd	r24, Y+4	; 0x04
     d90:	28 2f       	mov	r18, r24
     d92:	30 e0       	ldi	r19, 0x00	; 0
     d94:	81 e0       	ldi	r24, 0x01	; 1
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	02 c0       	rjmp	.+4      	; 0xd9e <send+0x102>
     d9a:	88 0f       	add	r24, r24
     d9c:	99 1f       	adc	r25, r25
     d9e:	2a 95       	dec	r18
     da0:	e2 f7       	brpl	.-8      	; 0xd9a <send+0xfe>
     da2:	9c 01       	movw	r18, r24
     da4:	80 91 96 01 	lds	r24, 0x0196
     da8:	90 91 97 01 	lds	r25, 0x0197
     dac:	82 23       	and	r24, r18
     dae:	93 23       	and	r25, r19
     db0:	00 97       	sbiw	r24, 0x00	; 0
     db2:	09 f4       	brne	.+2      	; 0xdb6 <send+0x11a>
     db4:	6a c0       	rjmp	.+212    	; 0xe8a <send+0x1ee>
   {
      tmp = getSn_IR(sn);
     db6:	8c 81       	ldd	r24, Y+4	; 0x04
     db8:	88 2f       	mov	r24, r24
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	88 0f       	add	r24, r24
     dbe:	99 1f       	adc	r25, r25
     dc0:	88 0f       	add	r24, r24
     dc2:	99 1f       	adc	r25, r25
     dc4:	01 96       	adiw	r24, 0x01	; 1
     dc6:	88 0f       	add	r24, r24
     dc8:	99 1f       	adc	r25, r25
     dca:	88 0f       	add	r24, r24
     dcc:	99 1f       	adc	r25, r25
     dce:	88 0f       	add	r24, r24
     dd0:	99 1f       	adc	r25, r25
     dd2:	80 50       	subi	r24, 0x00	; 0
     dd4:	9e 4f       	sbci	r25, 0xFE	; 254
     dd6:	aa 27       	eor	r26, r26
     dd8:	97 fd       	sbrc	r25, 7
     dda:	a0 95       	com	r26
     ddc:	ba 2f       	mov	r27, r26
     dde:	bc 01       	movw	r22, r24
     de0:	cd 01       	movw	r24, r26
     de2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     de6:	8f 71       	andi	r24, 0x1F	; 31
     de8:	8b 83       	std	Y+3, r24	; 0x03
      if(tmp & Sn_IR_SENDOK)
     dea:	8b 81       	ldd	r24, Y+3	; 0x03
     dec:	88 2f       	mov	r24, r24
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	80 71       	andi	r24, 0x10	; 16
     df2:	90 70       	andi	r25, 0x00	; 0
     df4:	00 97       	sbiw	r24, 0x00	; 0
     df6:	89 f1       	breq	.+98     	; 0xe5a <send+0x1be>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
     df8:	8c 81       	ldd	r24, Y+4	; 0x04
     dfa:	88 2f       	mov	r24, r24
     dfc:	90 e0       	ldi	r25, 0x00	; 0
     dfe:	88 0f       	add	r24, r24
     e00:	99 1f       	adc	r25, r25
     e02:	88 0f       	add	r24, r24
     e04:	99 1f       	adc	r25, r25
     e06:	01 96       	adiw	r24, 0x01	; 1
     e08:	88 0f       	add	r24, r24
     e0a:	99 1f       	adc	r25, r25
     e0c:	88 0f       	add	r24, r24
     e0e:	99 1f       	adc	r25, r25
     e10:	88 0f       	add	r24, r24
     e12:	99 1f       	adc	r25, r25
     e14:	80 50       	subi	r24, 0x00	; 0
     e16:	9e 4f       	sbci	r25, 0xFE	; 254
     e18:	aa 27       	eor	r26, r26
     e1a:	97 fd       	sbrc	r25, 7
     e1c:	a0 95       	com	r26
     e1e:	ba 2f       	mov	r27, r26
     e20:	bc 01       	movw	r22, r24
     e22:	cd 01       	movw	r24, r26
     e24:	40 e1       	ldi	r20, 0x10	; 16
     e26:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
     e2a:	8c 81       	ldd	r24, Y+4	; 0x04
     e2c:	28 2f       	mov	r18, r24
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	02 c0       	rjmp	.+4      	; 0xe3a <send+0x19e>
     e36:	88 0f       	add	r24, r24
     e38:	99 1f       	adc	r25, r25
     e3a:	2a 95       	dec	r18
     e3c:	e2 f7       	brpl	.-8      	; 0xe36 <send+0x19a>
     e3e:	80 95       	com	r24
     e40:	90 95       	com	r25
     e42:	9c 01       	movw	r18, r24
     e44:	80 91 96 01 	lds	r24, 0x0196
     e48:	90 91 97 01 	lds	r25, 0x0197
     e4c:	82 23       	and	r24, r18
     e4e:	93 23       	and	r25, r19
     e50:	90 93 97 01 	sts	0x0197, r25
     e54:	80 93 96 01 	sts	0x0196, r24
     e58:	18 c0       	rjmp	.+48     	; 0xe8a <send+0x1ee>
      }
      else if(tmp & Sn_IR_TIMEOUT)
     e5a:	8b 81       	ldd	r24, Y+3	; 0x03
     e5c:	88 2f       	mov	r24, r24
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	88 70       	andi	r24, 0x08	; 8
     e62:	90 70       	andi	r25, 0x00	; 0
     e64:	00 97       	sbiw	r24, 0x00	; 0
     e66:	61 f0       	breq	.+24     	; 0xe80 <send+0x1e4>
      {
         close(sn);
     e68:	8c 81       	ldd	r24, Y+4	; 0x04
     e6a:	0e 94 22 02 	call	0x444	; 0x444 <close>
         return SOCKERR_TIMEOUT;
     e6e:	23 ef       	ldi	r18, 0xF3	; 243
     e70:	3f ef       	ldi	r19, 0xFF	; 255
     e72:	4f ef       	ldi	r20, 0xFF	; 255
     e74:	5f ef       	ldi	r21, 0xFF	; 255
     e76:	29 87       	std	Y+9, r18	; 0x09
     e78:	3a 87       	std	Y+10, r19	; 0x0a
     e7a:	4b 87       	std	Y+11, r20	; 0x0b
     e7c:	5c 87       	std	Y+12, r21	; 0x0c
     e7e:	e0 c0       	rjmp	.+448    	; 0x1040 <send+0x3a4>
      }
      else return SOCK_BUSY;
     e80:	19 86       	std	Y+9, r1	; 0x09
     e82:	1a 86       	std	Y+10, r1	; 0x0a
     e84:	1b 86       	std	Y+11, r1	; 0x0b
     e86:	1c 86       	std	Y+12, r1	; 0x0c
     e88:	db c0       	rjmp	.+438    	; 0x1040 <send+0x3a4>
   }
   freesize = getSn_TxMAX(sn);
     e8a:	8c 81       	ldd	r24, Y+4	; 0x04
     e8c:	88 2f       	mov	r24, r24
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	88 0f       	add	r24, r24
     e92:	99 1f       	adc	r25, r25
     e94:	88 0f       	add	r24, r24
     e96:	99 1f       	adc	r25, r25
     e98:	01 96       	adiw	r24, 0x01	; 1
     e9a:	88 0f       	add	r24, r24
     e9c:	99 1f       	adc	r25, r25
     e9e:	88 0f       	add	r24, r24
     ea0:	99 1f       	adc	r25, r25
     ea2:	88 0f       	add	r24, r24
     ea4:	99 1f       	adc	r25, r25
     ea6:	80 50       	subi	r24, 0x00	; 0
     ea8:	91 4e       	sbci	r25, 0xE1	; 225
     eaa:	aa 27       	eor	r26, r26
     eac:	97 fd       	sbrc	r25, 7
     eae:	a0 95       	com	r26
     eb0:	ba 2f       	mov	r27, r26
     eb2:	bc 01       	movw	r22, r24
     eb4:	cd 01       	movw	r24, r26
     eb6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     eba:	88 2f       	mov	r24, r24
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	98 2f       	mov	r25, r24
     ec0:	88 27       	eor	r24, r24
     ec2:	99 0f       	add	r25, r25
     ec4:	99 0f       	add	r25, r25
     ec6:	9a 83       	std	Y+2, r25	; 0x02
     ec8:	89 83       	std	Y+1, r24	; 0x01
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
     eca:	2f 81       	ldd	r18, Y+7	; 0x07
     ecc:	38 85       	ldd	r19, Y+8	; 0x08
     ece:	89 81       	ldd	r24, Y+1	; 0x01
     ed0:	9a 81       	ldd	r25, Y+2	; 0x02
     ed2:	82 17       	cp	r24, r18
     ed4:	93 07       	cpc	r25, r19
     ed6:	20 f4       	brcc	.+8      	; 0xee0 <send+0x244>
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
     eda:	9a 81       	ldd	r25, Y+2	; 0x02
     edc:	98 87       	std	Y+8, r25	; 0x08
     ede:	8f 83       	std	Y+7, r24	; 0x07
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
     ee0:	8c 81       	ldd	r24, Y+4	; 0x04
     ee2:	0e 94 5b 17 	call	0x2eb6	; 0x2eb6 <getSn_TX_FSR>
     ee6:	9a 83       	std	Y+2, r25	; 0x02
     ee8:	89 83       	std	Y+1, r24	; 0x01
      tmp = getSn_SR(sn);
     eea:	8c 81       	ldd	r24, Y+4	; 0x04
     eec:	88 2f       	mov	r24, r24
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	88 0f       	add	r24, r24
     ef2:	99 1f       	adc	r25, r25
     ef4:	88 0f       	add	r24, r24
     ef6:	99 1f       	adc	r25, r25
     ef8:	01 96       	adiw	r24, 0x01	; 1
     efa:	88 0f       	add	r24, r24
     efc:	99 1f       	adc	r25, r25
     efe:	88 0f       	add	r24, r24
     f00:	99 1f       	adc	r25, r25
     f02:	88 0f       	add	r24, r24
     f04:	99 1f       	adc	r25, r25
     f06:	80 50       	subi	r24, 0x00	; 0
     f08:	9d 4f       	sbci	r25, 0xFD	; 253
     f0a:	aa 27       	eor	r26, r26
     f0c:	97 fd       	sbrc	r25, 7
     f0e:	a0 95       	com	r26
     f10:	ba 2f       	mov	r27, r26
     f12:	bc 01       	movw	r22, r24
     f14:	cd 01       	movw	r24, r26
     f16:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
     f1a:	8b 83       	std	Y+3, r24	; 0x03
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
     f1c:	8b 81       	ldd	r24, Y+3	; 0x03
     f1e:	87 31       	cpi	r24, 0x17	; 23
     f20:	79 f0       	breq	.+30     	; 0xf40 <send+0x2a4>
     f22:	8b 81       	ldd	r24, Y+3	; 0x03
     f24:	8c 31       	cpi	r24, 0x1C	; 28
     f26:	61 f0       	breq	.+24     	; 0xf40 <send+0x2a4>
      {
         close(sn);
     f28:	8c 81       	ldd	r24, Y+4	; 0x04
     f2a:	0e 94 22 02 	call	0x444	; 0x444 <close>
         return SOCKERR_SOCKSTATUS;
     f2e:	89 ef       	ldi	r24, 0xF9	; 249
     f30:	9f ef       	ldi	r25, 0xFF	; 255
     f32:	af ef       	ldi	r26, 0xFF	; 255
     f34:	bf ef       	ldi	r27, 0xFF	; 255
     f36:	89 87       	std	Y+9, r24	; 0x09
     f38:	9a 87       	std	Y+10, r25	; 0x0a
     f3a:	ab 87       	std	Y+11, r26	; 0x0b
     f3c:	bc 87       	std	Y+12, r27	; 0x0c
     f3e:	80 c0       	rjmp	.+256    	; 0x1040 <send+0x3a4>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
     f40:	8c 81       	ldd	r24, Y+4	; 0x04
     f42:	28 2f       	mov	r18, r24
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	02 c0       	rjmp	.+4      	; 0xf50 <send+0x2b4>
     f4c:	88 0f       	add	r24, r24
     f4e:	99 1f       	adc	r25, r25
     f50:	2a 95       	dec	r18
     f52:	e2 f7       	brpl	.-8      	; 0xf4c <send+0x2b0>
     f54:	9c 01       	movw	r18, r24
     f56:	80 91 94 01 	lds	r24, 0x0194
     f5a:	90 91 95 01 	lds	r25, 0x0195
     f5e:	82 23       	and	r24, r18
     f60:	93 23       	and	r25, r19
     f62:	00 97       	sbiw	r24, 0x00	; 0
     f64:	61 f0       	breq	.+24     	; 0xf7e <send+0x2e2>
     f66:	2f 81       	ldd	r18, Y+7	; 0x07
     f68:	38 85       	ldd	r19, Y+8	; 0x08
     f6a:	89 81       	ldd	r24, Y+1	; 0x01
     f6c:	9a 81       	ldd	r25, Y+2	; 0x02
     f6e:	82 17       	cp	r24, r18
     f70:	93 07       	cpc	r25, r19
     f72:	28 f4       	brcc	.+10     	; 0xf7e <send+0x2e2>
     f74:	19 86       	std	Y+9, r1	; 0x09
     f76:	1a 86       	std	Y+10, r1	; 0x0a
     f78:	1b 86       	std	Y+11, r1	; 0x0b
     f7a:	1c 86       	std	Y+12, r1	; 0x0c
     f7c:	61 c0       	rjmp	.+194    	; 0x1040 <send+0x3a4>
      if(len <= freesize) break;
     f7e:	2f 81       	ldd	r18, Y+7	; 0x07
     f80:	38 85       	ldd	r19, Y+8	; 0x08
     f82:	89 81       	ldd	r24, Y+1	; 0x01
     f84:	9a 81       	ldd	r25, Y+2	; 0x02
     f86:	82 17       	cp	r24, r18
     f88:	93 07       	cpc	r25, r19
     f8a:	08 f4       	brcc	.+2      	; 0xf8e <send+0x2f2>
     f8c:	a9 cf       	rjmp	.-174    	; 0xee0 <send+0x244>
   }
   wiz_send_data(sn, buf, len);
     f8e:	2d 81       	ldd	r18, Y+5	; 0x05
     f90:	3e 81       	ldd	r19, Y+6	; 0x06
     f92:	4f 81       	ldd	r20, Y+7	; 0x07
     f94:	58 85       	ldd	r21, Y+8	; 0x08
     f96:	8c 81       	ldd	r24, Y+4	; 0x04
     f98:	b9 01       	movw	r22, r18
     f9a:	0e 94 9f 18 	call	0x313e	; 0x313e <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
     f9e:	8c 81       	ldd	r24, Y+4	; 0x04
     fa0:	88 2f       	mov	r24, r24
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	88 0f       	add	r24, r24
     fa6:	99 1f       	adc	r25, r25
     fa8:	88 0f       	add	r24, r24
     faa:	99 1f       	adc	r25, r25
     fac:	01 96       	adiw	r24, 0x01	; 1
     fae:	88 0f       	add	r24, r24
     fb0:	99 1f       	adc	r25, r25
     fb2:	88 0f       	add	r24, r24
     fb4:	99 1f       	adc	r25, r25
     fb6:	88 0f       	add	r24, r24
     fb8:	99 1f       	adc	r25, r25
     fba:	80 50       	subi	r24, 0x00	; 0
     fbc:	9f 4f       	sbci	r25, 0xFF	; 255
     fbe:	aa 27       	eor	r26, r26
     fc0:	97 fd       	sbrc	r25, 7
     fc2:	a0 95       	com	r26
     fc4:	ba 2f       	mov	r27, r26
     fc6:	bc 01       	movw	r22, r24
     fc8:	cd 01       	movw	r24, r26
     fca:	40 e2       	ldi	r20, 0x20	; 32
     fcc:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
     fd0:	8c 81       	ldd	r24, Y+4	; 0x04
     fd2:	88 2f       	mov	r24, r24
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	88 0f       	add	r24, r24
     fd8:	99 1f       	adc	r25, r25
     fda:	88 0f       	add	r24, r24
     fdc:	99 1f       	adc	r25, r25
     fde:	01 96       	adiw	r24, 0x01	; 1
     fe0:	88 0f       	add	r24, r24
     fe2:	99 1f       	adc	r25, r25
     fe4:	88 0f       	add	r24, r24
     fe6:	99 1f       	adc	r25, r25
     fe8:	88 0f       	add	r24, r24
     fea:	99 1f       	adc	r25, r25
     fec:	80 50       	subi	r24, 0x00	; 0
     fee:	9f 4f       	sbci	r25, 0xFF	; 255
     ff0:	aa 27       	eor	r26, r26
     ff2:	97 fd       	sbrc	r25, 7
     ff4:	a0 95       	com	r26
     ff6:	ba 2f       	mov	r27, r26
     ff8:	bc 01       	movw	r22, r24
     ffa:	cd 01       	movw	r24, r26
     ffc:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1000:	88 23       	and	r24, r24
    1002:	31 f7       	brne	.-52     	; 0xfd0 <send+0x334>
   sock_is_sending |= (1 << sn);
    1004:	8c 81       	ldd	r24, Y+4	; 0x04
    1006:	28 2f       	mov	r18, r24
    1008:	30 e0       	ldi	r19, 0x00	; 0
    100a:	81 e0       	ldi	r24, 0x01	; 1
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <send+0x378>
    1010:	88 0f       	add	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	2a 95       	dec	r18
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <send+0x374>
    1018:	9c 01       	movw	r18, r24
    101a:	80 91 96 01 	lds	r24, 0x0196
    101e:	90 91 97 01 	lds	r25, 0x0197
    1022:	82 2b       	or	r24, r18
    1024:	93 2b       	or	r25, r19
    1026:	90 93 97 01 	sts	0x0197, r25
    102a:	80 93 96 01 	sts	0x0196, r24
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
    102e:	8f 81       	ldd	r24, Y+7	; 0x07
    1030:	98 85       	ldd	r25, Y+8	; 0x08
    1032:	9c 01       	movw	r18, r24
    1034:	40 e0       	ldi	r20, 0x00	; 0
    1036:	50 e0       	ldi	r21, 0x00	; 0
    1038:	29 87       	std	Y+9, r18	; 0x09
    103a:	3a 87       	std	Y+10, r19	; 0x0a
    103c:	4b 87       	std	Y+11, r20	; 0x0b
    103e:	5c 87       	std	Y+12, r21	; 0x0c
    1040:	89 85       	ldd	r24, Y+9	; 0x09
    1042:	9a 85       	ldd	r25, Y+10	; 0x0a
    1044:	ab 85       	ldd	r26, Y+11	; 0x0b
    1046:	bc 85       	ldd	r27, Y+12	; 0x0c
}
    1048:	bc 01       	movw	r22, r24
    104a:	cd 01       	movw	r24, r26
    104c:	2c 96       	adiw	r28, 0x0c	; 12
    104e:	0f b6       	in	r0, 0x3f	; 63
    1050:	f8 94       	cli
    1052:	de bf       	out	0x3e, r29	; 62
    1054:	0f be       	out	0x3f, r0	; 63
    1056:	cd bf       	out	0x3d, r28	; 61
    1058:	cf 91       	pop	r28
    105a:	df 91       	pop	r29
    105c:	08 95       	ret

0000105e <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
    105e:	0f 93       	push	r16
    1060:	1f 93       	push	r17
    1062:	df 93       	push	r29
    1064:	cf 93       	push	r28
    1066:	cd b7       	in	r28, 0x3d	; 61
    1068:	de b7       	in	r29, 0x3e	; 62
    106a:	2c 97       	sbiw	r28, 0x0c	; 12
    106c:	0f b6       	in	r0, 0x3f	; 63
    106e:	f8 94       	cli
    1070:	de bf       	out	0x3e, r29	; 62
    1072:	0f be       	out	0x3f, r0	; 63
    1074:	cd bf       	out	0x3d, r28	; 61
    1076:	8c 83       	std	Y+4, r24	; 0x04
    1078:	7e 83       	std	Y+6, r23	; 0x06
    107a:	6d 83       	std	Y+5, r22	; 0x05
    107c:	58 87       	std	Y+8, r21	; 0x08
    107e:	4f 83       	std	Y+7, r20	; 0x07
   uint8_t  tmp = 0;
    1080:	1b 82       	std	Y+3, r1	; 0x03
   uint16_t recvsize = 0;
    1082:	1a 82       	std	Y+2, r1	; 0x02
    1084:	19 82       	std	Y+1, r1	; 0x01
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
    1086:	8c 81       	ldd	r24, Y+4	; 0x04
    1088:	89 30       	cpi	r24, 0x09	; 9
    108a:	48 f0       	brcs	.+18     	; 0x109e <recv+0x40>
    108c:	2f ef       	ldi	r18, 0xFF	; 255
    108e:	3f ef       	ldi	r19, 0xFF	; 255
    1090:	4f ef       	ldi	r20, 0xFF	; 255
    1092:	5f ef       	ldi	r21, 0xFF	; 255
    1094:	29 87       	std	Y+9, r18	; 0x09
    1096:	3a 87       	std	Y+10, r19	; 0x0a
    1098:	4b 87       	std	Y+11, r20	; 0x0b
    109a:	5c 87       	std	Y+12, r21	; 0x0c
    109c:	35 c1       	rjmp	.+618    	; 0x1308 <__stack+0x209>
   CHECK_SOCKMODE(Sn_MR_TCP);
    109e:	8c 81       	ldd	r24, Y+4	; 0x04
    10a0:	88 2f       	mov	r24, r24
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	88 0f       	add	r24, r24
    10a6:	99 1f       	adc	r25, r25
    10a8:	88 0f       	add	r24, r24
    10aa:	99 1f       	adc	r25, r25
    10ac:	01 96       	adiw	r24, 0x01	; 1
    10ae:	88 0f       	add	r24, r24
    10b0:	99 1f       	adc	r25, r25
    10b2:	88 0f       	add	r24, r24
    10b4:	99 1f       	adc	r25, r25
    10b6:	88 0f       	add	r24, r24
    10b8:	99 1f       	adc	r25, r25
    10ba:	aa 27       	eor	r26, r26
    10bc:	97 fd       	sbrc	r25, 7
    10be:	a0 95       	com	r26
    10c0:	ba 2f       	mov	r27, r26
    10c2:	bc 01       	movw	r22, r24
    10c4:	cd 01       	movw	r24, r26
    10c6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    10ca:	88 2f       	mov	r24, r24
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	8f 70       	andi	r24, 0x0F	; 15
    10d0:	90 70       	andi	r25, 0x00	; 0
    10d2:	81 30       	cpi	r24, 0x01	; 1
    10d4:	91 05       	cpc	r25, r1
    10d6:	49 f0       	breq	.+18     	; 0x10ea <recv+0x8c>
    10d8:	8b ef       	ldi	r24, 0xFB	; 251
    10da:	9f ef       	ldi	r25, 0xFF	; 255
    10dc:	af ef       	ldi	r26, 0xFF	; 255
    10de:	bf ef       	ldi	r27, 0xFF	; 255
    10e0:	89 87       	std	Y+9, r24	; 0x09
    10e2:	9a 87       	std	Y+10, r25	; 0x0a
    10e4:	ab 87       	std	Y+11, r26	; 0x0b
    10e6:	bc 87       	std	Y+12, r27	; 0x0c
    10e8:	0f c1       	rjmp	.+542    	; 0x1308 <__stack+0x209>
   CHECK_SOCKDATA();
    10ea:	8f 81       	ldd	r24, Y+7	; 0x07
    10ec:	98 85       	ldd	r25, Y+8	; 0x08
    10ee:	00 97       	sbiw	r24, 0x00	; 0
    10f0:	49 f4       	brne	.+18     	; 0x1104 <__stack+0x5>
    10f2:	22 ef       	ldi	r18, 0xF2	; 242
    10f4:	3f ef       	ldi	r19, 0xFF	; 255
    10f6:	4f ef       	ldi	r20, 0xFF	; 255
    10f8:	5f ef       	ldi	r21, 0xFF	; 255
    10fa:	29 87       	std	Y+9, r18	; 0x09
    10fc:	3a 87       	std	Y+10, r19	; 0x0a
    10fe:	4b 87       	std	Y+11, r20	; 0x0b
    1100:	5c 87       	std	Y+12, r21	; 0x0c
    1102:	02 c1       	rjmp	.+516    	; 0x1308 <__stack+0x209>
   
   recvsize = getSn_RxMAX(sn);
    1104:	8c 81       	ldd	r24, Y+4	; 0x04
    1106:	88 2f       	mov	r24, r24
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	88 0f       	add	r24, r24
    110c:	99 1f       	adc	r25, r25
    110e:	88 0f       	add	r24, r24
    1110:	99 1f       	adc	r25, r25
    1112:	01 96       	adiw	r24, 0x01	; 1
    1114:	88 0f       	add	r24, r24
    1116:	99 1f       	adc	r25, r25
    1118:	88 0f       	add	r24, r24
    111a:	99 1f       	adc	r25, r25
    111c:	88 0f       	add	r24, r24
    111e:	99 1f       	adc	r25, r25
    1120:	80 50       	subi	r24, 0x00	; 0
    1122:	92 4e       	sbci	r25, 0xE2	; 226
    1124:	aa 27       	eor	r26, r26
    1126:	97 fd       	sbrc	r25, 7
    1128:	a0 95       	com	r26
    112a:	ba 2f       	mov	r27, r26
    112c:	bc 01       	movw	r22, r24
    112e:	cd 01       	movw	r24, r26
    1130:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1134:	88 2f       	mov	r24, r24
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	98 2f       	mov	r25, r24
    113a:	88 27       	eor	r24, r24
    113c:	99 0f       	add	r25, r25
    113e:	99 0f       	add	r25, r25
    1140:	9a 83       	std	Y+2, r25	; 0x02
    1142:	89 83       	std	Y+1, r24	; 0x01
   if(recvsize < len) len = recvsize;
    1144:	29 81       	ldd	r18, Y+1	; 0x01
    1146:	3a 81       	ldd	r19, Y+2	; 0x02
    1148:	8f 81       	ldd	r24, Y+7	; 0x07
    114a:	98 85       	ldd	r25, Y+8	; 0x08
    114c:	28 17       	cp	r18, r24
    114e:	39 07       	cpc	r19, r25
    1150:	20 f4       	brcc	.+8      	; 0x115a <__stack+0x5b>
    1152:	89 81       	ldd	r24, Y+1	; 0x01
    1154:	9a 81       	ldd	r25, Y+2	; 0x02
    1156:	98 87       	std	Y+8, r25	; 0x08
    1158:	8f 83       	std	Y+7, r24	; 0x07
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
    115a:	8c 81       	ldd	r24, Y+4	; 0x04
    115c:	0e 94 fd 17 	call	0x2ffa	; 0x2ffa <getSn_RX_RSR>
    1160:	9a 83       	std	Y+2, r25	; 0x02
    1162:	89 83       	std	Y+1, r24	; 0x01
         tmp = getSn_SR(sn);
    1164:	8c 81       	ldd	r24, Y+4	; 0x04
    1166:	88 2f       	mov	r24, r24
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	88 0f       	add	r24, r24
    116c:	99 1f       	adc	r25, r25
    116e:	88 0f       	add	r24, r24
    1170:	99 1f       	adc	r25, r25
    1172:	01 96       	adiw	r24, 0x01	; 1
    1174:	88 0f       	add	r24, r24
    1176:	99 1f       	adc	r25, r25
    1178:	88 0f       	add	r24, r24
    117a:	99 1f       	adc	r25, r25
    117c:	88 0f       	add	r24, r24
    117e:	99 1f       	adc	r25, r25
    1180:	80 50       	subi	r24, 0x00	; 0
    1182:	9d 4f       	sbci	r25, 0xFD	; 253
    1184:	aa 27       	eor	r26, r26
    1186:	97 fd       	sbrc	r25, 7
    1188:	a0 95       	com	r26
    118a:	ba 2f       	mov	r27, r26
    118c:	bc 01       	movw	r22, r24
    118e:	cd 01       	movw	r24, r26
    1190:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1194:	8b 83       	std	Y+3, r24	; 0x03
         if (tmp != SOCK_ESTABLISHED)
    1196:	8b 81       	ldd	r24, Y+3	; 0x03
    1198:	87 31       	cpi	r24, 0x17	; 23
    119a:	09 f4       	brne	.+2      	; 0x119e <__stack+0x9f>
    119c:	45 c0       	rjmp	.+138    	; 0x1228 <__stack+0x129>
         {
            if(tmp == SOCK_CLOSE_WAIT)
    119e:	8b 81       	ldd	r24, Y+3	; 0x03
    11a0:	8c 31       	cpi	r24, 0x1C	; 28
    11a2:	b1 f5       	brne	.+108    	; 0x1210 <__stack+0x111>
            {
               if(recvsize != 0) break;
    11a4:	89 81       	ldd	r24, Y+1	; 0x01
    11a6:	9a 81       	ldd	r25, Y+2	; 0x02
    11a8:	00 97       	sbiw	r24, 0x00	; 0
    11aa:	09 f0       	breq	.+2      	; 0x11ae <__stack+0xaf>
    11ac:	5e c0       	rjmp	.+188    	; 0x126a <__stack+0x16b>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
    11ae:	8c 81       	ldd	r24, Y+4	; 0x04
    11b0:	0e 94 5b 17 	call	0x2eb6	; 0x2eb6 <getSn_TX_FSR>
    11b4:	8c 01       	movw	r16, r24
    11b6:	8c 81       	ldd	r24, Y+4	; 0x04
    11b8:	88 2f       	mov	r24, r24
    11ba:	90 e0       	ldi	r25, 0x00	; 0
    11bc:	88 0f       	add	r24, r24
    11be:	99 1f       	adc	r25, r25
    11c0:	88 0f       	add	r24, r24
    11c2:	99 1f       	adc	r25, r25
    11c4:	01 96       	adiw	r24, 0x01	; 1
    11c6:	88 0f       	add	r24, r24
    11c8:	99 1f       	adc	r25, r25
    11ca:	88 0f       	add	r24, r24
    11cc:	99 1f       	adc	r25, r25
    11ce:	88 0f       	add	r24, r24
    11d0:	99 1f       	adc	r25, r25
    11d2:	80 50       	subi	r24, 0x00	; 0
    11d4:	91 4e       	sbci	r25, 0xE1	; 225
    11d6:	aa 27       	eor	r26, r26
    11d8:	97 fd       	sbrc	r25, 7
    11da:	a0 95       	com	r26
    11dc:	ba 2f       	mov	r27, r26
    11de:	bc 01       	movw	r22, r24
    11e0:	cd 01       	movw	r24, r26
    11e2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    11e6:	88 2f       	mov	r24, r24
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	98 2f       	mov	r25, r24
    11ec:	88 27       	eor	r24, r24
    11ee:	99 0f       	add	r25, r25
    11f0:	99 0f       	add	r25, r25
    11f2:	08 17       	cp	r16, r24
    11f4:	19 07       	cpc	r17, r25
    11f6:	c1 f4       	brne	.+48     	; 0x1228 <__stack+0x129>
               {
                  close(sn);
    11f8:	8c 81       	ldd	r24, Y+4	; 0x04
    11fa:	0e 94 22 02 	call	0x444	; 0x444 <close>
                  return SOCKERR_SOCKSTATUS;
    11fe:	89 ef       	ldi	r24, 0xF9	; 249
    1200:	9f ef       	ldi	r25, 0xFF	; 255
    1202:	af ef       	ldi	r26, 0xFF	; 255
    1204:	bf ef       	ldi	r27, 0xFF	; 255
    1206:	89 87       	std	Y+9, r24	; 0x09
    1208:	9a 87       	std	Y+10, r25	; 0x0a
    120a:	ab 87       	std	Y+11, r26	; 0x0b
    120c:	bc 87       	std	Y+12, r27	; 0x0c
    120e:	7c c0       	rjmp	.+248    	; 0x1308 <__stack+0x209>
               }
            }
            else
            {
               close(sn);
    1210:	8c 81       	ldd	r24, Y+4	; 0x04
    1212:	0e 94 22 02 	call	0x444	; 0x444 <close>
               return SOCKERR_SOCKSTATUS;
    1216:	29 ef       	ldi	r18, 0xF9	; 249
    1218:	3f ef       	ldi	r19, 0xFF	; 255
    121a:	4f ef       	ldi	r20, 0xFF	; 255
    121c:	5f ef       	ldi	r21, 0xFF	; 255
    121e:	29 87       	std	Y+9, r18	; 0x09
    1220:	3a 87       	std	Y+10, r19	; 0x0a
    1222:	4b 87       	std	Y+11, r20	; 0x0b
    1224:	5c 87       	std	Y+12, r21	; 0x0c
    1226:	70 c0       	rjmp	.+224    	; 0x1308 <__stack+0x209>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
    1228:	8c 81       	ldd	r24, Y+4	; 0x04
    122a:	28 2f       	mov	r18, r24
    122c:	30 e0       	ldi	r19, 0x00	; 0
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	02 c0       	rjmp	.+4      	; 0x1238 <__stack+0x139>
    1234:	88 0f       	add	r24, r24
    1236:	99 1f       	adc	r25, r25
    1238:	2a 95       	dec	r18
    123a:	e2 f7       	brpl	.-8      	; 0x1234 <__stack+0x135>
    123c:	9c 01       	movw	r18, r24
    123e:	80 91 94 01 	lds	r24, 0x0194
    1242:	90 91 95 01 	lds	r25, 0x0195
    1246:	82 23       	and	r24, r18
    1248:	93 23       	and	r25, r19
    124a:	00 97       	sbiw	r24, 0x00	; 0
    124c:	49 f0       	breq	.+18     	; 0x1260 <__stack+0x161>
    124e:	89 81       	ldd	r24, Y+1	; 0x01
    1250:	9a 81       	ldd	r25, Y+2	; 0x02
    1252:	00 97       	sbiw	r24, 0x00	; 0
    1254:	29 f4       	brne	.+10     	; 0x1260 <__stack+0x161>
    1256:	19 86       	std	Y+9, r1	; 0x09
    1258:	1a 86       	std	Y+10, r1	; 0x0a
    125a:	1b 86       	std	Y+11, r1	; 0x0b
    125c:	1c 86       	std	Y+12, r1	; 0x0c
    125e:	54 c0       	rjmp	.+168    	; 0x1308 <__stack+0x209>
         if(recvsize != 0) break;
    1260:	89 81       	ldd	r24, Y+1	; 0x01
    1262:	9a 81       	ldd	r25, Y+2	; 0x02
    1264:	00 97       	sbiw	r24, 0x00	; 0
    1266:	09 f4       	brne	.+2      	; 0x126a <__stack+0x16b>
    1268:	78 cf       	rjmp	.-272    	; 0x115a <__stack+0x5b>
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
    126a:	29 81       	ldd	r18, Y+1	; 0x01
    126c:	3a 81       	ldd	r19, Y+2	; 0x02
    126e:	8f 81       	ldd	r24, Y+7	; 0x07
    1270:	98 85       	ldd	r25, Y+8	; 0x08
    1272:	28 17       	cp	r18, r24
    1274:	39 07       	cpc	r19, r25
    1276:	20 f4       	brcc	.+8      	; 0x1280 <__stack+0x181>
    1278:	89 81       	ldd	r24, Y+1	; 0x01
    127a:	9a 81       	ldd	r25, Y+2	; 0x02
    127c:	98 87       	std	Y+8, r25	; 0x08
    127e:	8f 83       	std	Y+7, r24	; 0x07
   wiz_recv_data(sn, buf, len);
    1280:	2d 81       	ldd	r18, Y+5	; 0x05
    1282:	3e 81       	ldd	r19, Y+6	; 0x06
    1284:	4f 81       	ldd	r20, Y+7	; 0x07
    1286:	58 85       	ldd	r21, Y+8	; 0x08
    1288:	8c 81       	ldd	r24, Y+4	; 0x04
    128a:	b9 01       	movw	r22, r18
    128c:	0e 94 72 19 	call	0x32e4	; 0x32e4 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
    1290:	8c 81       	ldd	r24, Y+4	; 0x04
    1292:	88 2f       	mov	r24, r24
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	88 0f       	add	r24, r24
    1298:	99 1f       	adc	r25, r25
    129a:	88 0f       	add	r24, r24
    129c:	99 1f       	adc	r25, r25
    129e:	01 96       	adiw	r24, 0x01	; 1
    12a0:	88 0f       	add	r24, r24
    12a2:	99 1f       	adc	r25, r25
    12a4:	88 0f       	add	r24, r24
    12a6:	99 1f       	adc	r25, r25
    12a8:	88 0f       	add	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	80 50       	subi	r24, 0x00	; 0
    12ae:	9f 4f       	sbci	r25, 0xFF	; 255
    12b0:	aa 27       	eor	r26, r26
    12b2:	97 fd       	sbrc	r25, 7
    12b4:	a0 95       	com	r26
    12b6:	ba 2f       	mov	r27, r26
    12b8:	bc 01       	movw	r22, r24
    12ba:	cd 01       	movw	r24, r26
    12bc:	40 e4       	ldi	r20, 0x40	; 64
    12be:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
    12c2:	8c 81       	ldd	r24, Y+4	; 0x04
    12c4:	88 2f       	mov	r24, r24
    12c6:	90 e0       	ldi	r25, 0x00	; 0
    12c8:	88 0f       	add	r24, r24
    12ca:	99 1f       	adc	r25, r25
    12cc:	88 0f       	add	r24, r24
    12ce:	99 1f       	adc	r25, r25
    12d0:	01 96       	adiw	r24, 0x01	; 1
    12d2:	88 0f       	add	r24, r24
    12d4:	99 1f       	adc	r25, r25
    12d6:	88 0f       	add	r24, r24
    12d8:	99 1f       	adc	r25, r25
    12da:	88 0f       	add	r24, r24
    12dc:	99 1f       	adc	r25, r25
    12de:	80 50       	subi	r24, 0x00	; 0
    12e0:	9f 4f       	sbci	r25, 0xFF	; 255
    12e2:	aa 27       	eor	r26, r26
    12e4:	97 fd       	sbrc	r25, 7
    12e6:	a0 95       	com	r26
    12e8:	ba 2f       	mov	r27, r26
    12ea:	bc 01       	movw	r22, r24
    12ec:	cd 01       	movw	r24, r26
    12ee:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    12f2:	88 23       	and	r24, r24
    12f4:	31 f7       	brne	.-52     	; 0x12c2 <__stack+0x1c3>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
    12f6:	8f 81       	ldd	r24, Y+7	; 0x07
    12f8:	98 85       	ldd	r25, Y+8	; 0x08
    12fa:	9c 01       	movw	r18, r24
    12fc:	40 e0       	ldi	r20, 0x00	; 0
    12fe:	50 e0       	ldi	r21, 0x00	; 0
    1300:	29 87       	std	Y+9, r18	; 0x09
    1302:	3a 87       	std	Y+10, r19	; 0x0a
    1304:	4b 87       	std	Y+11, r20	; 0x0b
    1306:	5c 87       	std	Y+12, r21	; 0x0c
    1308:	89 85       	ldd	r24, Y+9	; 0x09
    130a:	9a 85       	ldd	r25, Y+10	; 0x0a
    130c:	ab 85       	ldd	r26, Y+11	; 0x0b
    130e:	bc 85       	ldd	r27, Y+12	; 0x0c
}
    1310:	bc 01       	movw	r22, r24
    1312:	cd 01       	movw	r24, r26
    1314:	2c 96       	adiw	r28, 0x0c	; 12
    1316:	0f b6       	in	r0, 0x3f	; 63
    1318:	f8 94       	cli
    131a:	de bf       	out	0x3e, r29	; 62
    131c:	0f be       	out	0x3f, r0	; 63
    131e:	cd bf       	out	0x3d, r28	; 61
    1320:	cf 91       	pop	r28
    1322:	df 91       	pop	r29
    1324:	1f 91       	pop	r17
    1326:	0f 91       	pop	r16
    1328:	08 95       	ret

0000132a <sendto>:

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
    132a:	0f 93       	push	r16
    132c:	1f 93       	push	r17
    132e:	df 93       	push	r29
    1330:	cf 93       	push	r28
    1332:	cd b7       	in	r28, 0x3d	; 61
    1334:	de b7       	in	r29, 0x3e	; 62
    1336:	66 97       	sbiw	r28, 0x16	; 22
    1338:	0f b6       	in	r0, 0x3f	; 63
    133a:	f8 94       	cli
    133c:	de bf       	out	0x3e, r29	; 62
    133e:	0f be       	out	0x3f, r0	; 63
    1340:	cd bf       	out	0x3d, r28	; 61
    1342:	88 87       	std	Y+8, r24	; 0x08
    1344:	7a 87       	std	Y+10, r23	; 0x0a
    1346:	69 87       	std	Y+9, r22	; 0x09
    1348:	5c 87       	std	Y+12, r21	; 0x0c
    134a:	4b 87       	std	Y+11, r20	; 0x0b
    134c:	3e 87       	std	Y+14, r19	; 0x0e
    134e:	2d 87       	std	Y+13, r18	; 0x0d
    1350:	18 8b       	std	Y+16, r17	; 0x10
    1352:	0f 87       	std	Y+15, r16	; 0x0f
   uint8_t tmp = 0;
    1354:	1f 82       	std	Y+7, r1	; 0x07
   uint16_t freesize = 0;
    1356:	1e 82       	std	Y+6, r1	; 0x06
    1358:	1d 82       	std	Y+5, r1	; 0x05
   uint32_t taddr;

   CHECK_SOCKNUM();
    135a:	88 85       	ldd	r24, Y+8	; 0x08
    135c:	89 30       	cpi	r24, 0x09	; 9
    135e:	48 f0       	brcs	.+18     	; 0x1372 <sendto+0x48>
    1360:	2f ef       	ldi	r18, 0xFF	; 255
    1362:	3f ef       	ldi	r19, 0xFF	; 255
    1364:	4f ef       	ldi	r20, 0xFF	; 255
    1366:	5f ef       	ldi	r21, 0xFF	; 255
    1368:	2b 8b       	std	Y+19, r18	; 0x13
    136a:	3c 8b       	std	Y+20, r19	; 0x14
    136c:	4d 8b       	std	Y+21, r20	; 0x15
    136e:	5e 8b       	std	Y+22, r21	; 0x16
    1370:	52 c2       	rjmp	.+1188   	; 0x1816 <sendto+0x4ec>
   switch(getSn_MR(sn) & 0x0F)
    1372:	88 85       	ldd	r24, Y+8	; 0x08
    1374:	88 2f       	mov	r24, r24
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	88 0f       	add	r24, r24
    137a:	99 1f       	adc	r25, r25
    137c:	88 0f       	add	r24, r24
    137e:	99 1f       	adc	r25, r25
    1380:	01 96       	adiw	r24, 0x01	; 1
    1382:	88 0f       	add	r24, r24
    1384:	99 1f       	adc	r25, r25
    1386:	88 0f       	add	r24, r24
    1388:	99 1f       	adc	r25, r25
    138a:	88 0f       	add	r24, r24
    138c:	99 1f       	adc	r25, r25
    138e:	aa 27       	eor	r26, r26
    1390:	97 fd       	sbrc	r25, 7
    1392:	a0 95       	com	r26
    1394:	ba 2f       	mov	r27, r26
    1396:	bc 01       	movw	r22, r24
    1398:	cd 01       	movw	r24, r26
    139a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    139e:	88 2f       	mov	r24, r24
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	ac 01       	movw	r20, r24
    13a4:	4f 70       	andi	r20, 0x0F	; 15
    13a6:	50 70       	andi	r21, 0x00	; 0
    13a8:	5a 8b       	std	Y+18, r21	; 0x12
    13aa:	49 8b       	std	Y+17, r20	; 0x11
    13ac:	89 89       	ldd	r24, Y+17	; 0x11
    13ae:	9a 89       	ldd	r25, Y+18	; 0x12
    13b0:	82 30       	cpi	r24, 0x02	; 2
    13b2:	91 05       	cpc	r25, r1
    13b4:	29 f0       	breq	.+10     	; 0x13c0 <sendto+0x96>
    13b6:	a9 89       	ldd	r26, Y+17	; 0x11
    13b8:	ba 89       	ldd	r27, Y+18	; 0x12
    13ba:	a4 30       	cpi	r26, 0x04	; 4
    13bc:	b1 05       	cpc	r27, r1
    13be:	29 f4       	brne	.+10     	; 0x13ca <sendto+0xa0>
      case Sn_MR_MACRAW:
         break;
      default:
         return SOCKERR_SOCKMODE;
   }
   CHECK_SOCKDATA();
    13c0:	8b 85       	ldd	r24, Y+11	; 0x0b
    13c2:	9c 85       	ldd	r25, Y+12	; 0x0c
    13c4:	00 97       	sbiw	r24, 0x00	; 0
    13c6:	51 f0       	breq	.+20     	; 0x13dc <sendto+0xb2>
    13c8:	12 c0       	rjmp	.+36     	; 0x13ee <sendto+0xc4>
   {
      case Sn_MR_UDP:
      case Sn_MR_MACRAW:
         break;
      default:
         return SOCKERR_SOCKMODE;
    13ca:	2b ef       	ldi	r18, 0xFB	; 251
    13cc:	3f ef       	ldi	r19, 0xFF	; 255
    13ce:	4f ef       	ldi	r20, 0xFF	; 255
    13d0:	5f ef       	ldi	r21, 0xFF	; 255
    13d2:	2b 8b       	std	Y+19, r18	; 0x13
    13d4:	3c 8b       	std	Y+20, r19	; 0x14
    13d6:	4d 8b       	std	Y+21, r20	; 0x15
    13d8:	5e 8b       	std	Y+22, r21	; 0x16
    13da:	1d c2       	rjmp	.+1082   	; 0x1816 <sendto+0x4ec>
   }
   CHECK_SOCKDATA();
    13dc:	82 ef       	ldi	r24, 0xF2	; 242
    13de:	9f ef       	ldi	r25, 0xFF	; 255
    13e0:	af ef       	ldi	r26, 0xFF	; 255
    13e2:	bf ef       	ldi	r27, 0xFF	; 255
    13e4:	8b 8b       	std	Y+19, r24	; 0x13
    13e6:	9c 8b       	std	Y+20, r25	; 0x14
    13e8:	ad 8b       	std	Y+21, r26	; 0x15
    13ea:	be 8b       	std	Y+22, r27	; 0x16
    13ec:	14 c2       	rjmp	.+1064   	; 0x1816 <sendto+0x4ec>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
    13ee:	ed 85       	ldd	r30, Y+13	; 0x0d
    13f0:	fe 85       	ldd	r31, Y+14	; 0x0e
    13f2:	80 81       	ld	r24, Z
    13f4:	88 2f       	mov	r24, r24
    13f6:	90 e0       	ldi	r25, 0x00	; 0
    13f8:	a0 e0       	ldi	r26, 0x00	; 0
    13fa:	b0 e0       	ldi	r27, 0x00	; 0
    13fc:	89 83       	std	Y+1, r24	; 0x01
    13fe:	9a 83       	std	Y+2, r25	; 0x02
    1400:	ab 83       	std	Y+3, r26	; 0x03
    1402:	bc 83       	std	Y+4, r27	; 0x04
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
    1404:	89 81       	ldd	r24, Y+1	; 0x01
    1406:	9a 81       	ldd	r25, Y+2	; 0x02
    1408:	ab 81       	ldd	r26, Y+3	; 0x03
    140a:	bc 81       	ldd	r27, Y+4	; 0x04
    140c:	22 27       	eor	r18, r18
    140e:	38 2f       	mov	r19, r24
    1410:	49 2f       	mov	r20, r25
    1412:	5a 2f       	mov	r21, r26
    1414:	8d 85       	ldd	r24, Y+13	; 0x0d
    1416:	9e 85       	ldd	r25, Y+14	; 0x0e
    1418:	fc 01       	movw	r30, r24
    141a:	31 96       	adiw	r30, 0x01	; 1
    141c:	80 81       	ld	r24, Z
    141e:	88 2f       	mov	r24, r24
    1420:	90 e0       	ldi	r25, 0x00	; 0
    1422:	a0 e0       	ldi	r26, 0x00	; 0
    1424:	b0 e0       	ldi	r27, 0x00	; 0
    1426:	82 0f       	add	r24, r18
    1428:	93 1f       	adc	r25, r19
    142a:	a4 1f       	adc	r26, r20
    142c:	b5 1f       	adc	r27, r21
    142e:	89 83       	std	Y+1, r24	; 0x01
    1430:	9a 83       	std	Y+2, r25	; 0x02
    1432:	ab 83       	std	Y+3, r26	; 0x03
    1434:	bc 83       	std	Y+4, r27	; 0x04
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
    1436:	89 81       	ldd	r24, Y+1	; 0x01
    1438:	9a 81       	ldd	r25, Y+2	; 0x02
    143a:	ab 81       	ldd	r26, Y+3	; 0x03
    143c:	bc 81       	ldd	r27, Y+4	; 0x04
    143e:	22 27       	eor	r18, r18
    1440:	38 2f       	mov	r19, r24
    1442:	49 2f       	mov	r20, r25
    1444:	5a 2f       	mov	r21, r26
    1446:	8d 85       	ldd	r24, Y+13	; 0x0d
    1448:	9e 85       	ldd	r25, Y+14	; 0x0e
    144a:	fc 01       	movw	r30, r24
    144c:	32 96       	adiw	r30, 0x02	; 2
    144e:	80 81       	ld	r24, Z
    1450:	88 2f       	mov	r24, r24
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	a0 e0       	ldi	r26, 0x00	; 0
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	82 0f       	add	r24, r18
    145a:	93 1f       	adc	r25, r19
    145c:	a4 1f       	adc	r26, r20
    145e:	b5 1f       	adc	r27, r21
    1460:	89 83       	std	Y+1, r24	; 0x01
    1462:	9a 83       	std	Y+2, r25	; 0x02
    1464:	ab 83       	std	Y+3, r26	; 0x03
    1466:	bc 83       	std	Y+4, r27	; 0x04
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
    1468:	89 81       	ldd	r24, Y+1	; 0x01
    146a:	9a 81       	ldd	r25, Y+2	; 0x02
    146c:	ab 81       	ldd	r26, Y+3	; 0x03
    146e:	bc 81       	ldd	r27, Y+4	; 0x04
    1470:	22 27       	eor	r18, r18
    1472:	38 2f       	mov	r19, r24
    1474:	49 2f       	mov	r20, r25
    1476:	5a 2f       	mov	r21, r26
    1478:	8d 85       	ldd	r24, Y+13	; 0x0d
    147a:	9e 85       	ldd	r25, Y+14	; 0x0e
    147c:	fc 01       	movw	r30, r24
    147e:	33 96       	adiw	r30, 0x03	; 3
    1480:	80 81       	ld	r24, Z
    1482:	88 2f       	mov	r24, r24
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	a0 e0       	ldi	r26, 0x00	; 0
    1488:	b0 e0       	ldi	r27, 0x00	; 0
    148a:	82 0f       	add	r24, r18
    148c:	93 1f       	adc	r25, r19
    148e:	a4 1f       	adc	r26, r20
    1490:	b5 1f       	adc	r27, r21
    1492:	89 83       	std	Y+1, r24	; 0x01
    1494:	9a 83       	std	Y+2, r25	; 0x02
    1496:	ab 83       	std	Y+3, r26	; 0x03
    1498:	bc 83       	std	Y+4, r27	; 0x04
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if(taddr == 0) 				return SOCKERR_IPINVALID;
    149a:	89 81       	ldd	r24, Y+1	; 0x01
    149c:	9a 81       	ldd	r25, Y+2	; 0x02
    149e:	ab 81       	ldd	r26, Y+3	; 0x03
    14a0:	bc 81       	ldd	r27, Y+4	; 0x04
    14a2:	00 97       	sbiw	r24, 0x00	; 0
    14a4:	a1 05       	cpc	r26, r1
    14a6:	b1 05       	cpc	r27, r1
    14a8:	49 f4       	brne	.+18     	; 0x14bc <sendto+0x192>
    14aa:	24 ef       	ldi	r18, 0xF4	; 244
    14ac:	3f ef       	ldi	r19, 0xFF	; 255
    14ae:	4f ef       	ldi	r20, 0xFF	; 255
    14b0:	5f ef       	ldi	r21, 0xFF	; 255
    14b2:	2b 8b       	std	Y+19, r18	; 0x13
    14b4:	3c 8b       	std	Y+20, r19	; 0x14
    14b6:	4d 8b       	std	Y+21, r20	; 0x15
    14b8:	5e 8b       	std	Y+22, r21	; 0x16
    14ba:	ad c1       	rjmp	.+858    	; 0x1816 <sendto+0x4ec>
   if(port == 0)              return SOCKERR_PORTZERO;
    14bc:	8f 85       	ldd	r24, Y+15	; 0x0f
    14be:	98 89       	ldd	r25, Y+16	; 0x10
    14c0:	00 97       	sbiw	r24, 0x00	; 0
    14c2:	49 f4       	brne	.+18     	; 0x14d6 <sendto+0x1ac>
    14c4:	85 ef       	ldi	r24, 0xF5	; 245
    14c6:	9f ef       	ldi	r25, 0xFF	; 255
    14c8:	af ef       	ldi	r26, 0xFF	; 255
    14ca:	bf ef       	ldi	r27, 0xFF	; 255
    14cc:	8b 8b       	std	Y+19, r24	; 0x13
    14ce:	9c 8b       	std	Y+20, r25	; 0x14
    14d0:	ad 8b       	std	Y+21, r26	; 0x15
    14d2:	be 8b       	std	Y+22, r27	; 0x16
    14d4:	a0 c1       	rjmp	.+832    	; 0x1816 <sendto+0x4ec>
   tmp = getSn_SR(sn);
    14d6:	88 85       	ldd	r24, Y+8	; 0x08
    14d8:	88 2f       	mov	r24, r24
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	88 0f       	add	r24, r24
    14de:	99 1f       	adc	r25, r25
    14e0:	88 0f       	add	r24, r24
    14e2:	99 1f       	adc	r25, r25
    14e4:	01 96       	adiw	r24, 0x01	; 1
    14e6:	88 0f       	add	r24, r24
    14e8:	99 1f       	adc	r25, r25
    14ea:	88 0f       	add	r24, r24
    14ec:	99 1f       	adc	r25, r25
    14ee:	88 0f       	add	r24, r24
    14f0:	99 1f       	adc	r25, r25
    14f2:	80 50       	subi	r24, 0x00	; 0
    14f4:	9d 4f       	sbci	r25, 0xFD	; 253
    14f6:	aa 27       	eor	r26, r26
    14f8:	97 fd       	sbrc	r25, 7
    14fa:	a0 95       	com	r26
    14fc:	ba 2f       	mov	r27, r26
    14fe:	bc 01       	movw	r22, r24
    1500:	cd 01       	movw	r24, r26
    1502:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1506:	8f 83       	std	Y+7, r24	; 0x07
   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
    1508:	8f 81       	ldd	r24, Y+7	; 0x07
    150a:	82 34       	cpi	r24, 0x42	; 66
    150c:	61 f0       	breq	.+24     	; 0x1526 <sendto+0x1fc>
    150e:	8f 81       	ldd	r24, Y+7	; 0x07
    1510:	82 32       	cpi	r24, 0x22	; 34
    1512:	49 f0       	breq	.+18     	; 0x1526 <sendto+0x1fc>
    1514:	29 ef       	ldi	r18, 0xF9	; 249
    1516:	3f ef       	ldi	r19, 0xFF	; 255
    1518:	4f ef       	ldi	r20, 0xFF	; 255
    151a:	5f ef       	ldi	r21, 0xFF	; 255
    151c:	2b 8b       	std	Y+19, r18	; 0x13
    151e:	3c 8b       	std	Y+20, r19	; 0x14
    1520:	4d 8b       	std	Y+21, r20	; 0x15
    1522:	5e 8b       	std	Y+22, r21	; 0x16
    1524:	78 c1       	rjmp	.+752    	; 0x1816 <sendto+0x4ec>
      
   setSn_DIPR(sn,addr);
    1526:	88 85       	ldd	r24, Y+8	; 0x08
    1528:	88 2f       	mov	r24, r24
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	88 0f       	add	r24, r24
    152e:	99 1f       	adc	r25, r25
    1530:	88 0f       	add	r24, r24
    1532:	99 1f       	adc	r25, r25
    1534:	01 96       	adiw	r24, 0x01	; 1
    1536:	88 0f       	add	r24, r24
    1538:	99 1f       	adc	r25, r25
    153a:	88 0f       	add	r24, r24
    153c:	99 1f       	adc	r25, r25
    153e:	88 0f       	add	r24, r24
    1540:	99 1f       	adc	r25, r25
    1542:	80 50       	subi	r24, 0x00	; 0
    1544:	94 4f       	sbci	r25, 0xF4	; 244
    1546:	aa 27       	eor	r26, r26
    1548:	97 fd       	sbrc	r25, 7
    154a:	a0 95       	com	r26
    154c:	ba 2f       	mov	r27, r26
    154e:	2d 85       	ldd	r18, Y+13	; 0x0d
    1550:	3e 85       	ldd	r19, Y+14	; 0x0e
    1552:	bc 01       	movw	r22, r24
    1554:	cd 01       	movw	r24, r26
    1556:	a9 01       	movw	r20, r18
    1558:	24 e0       	ldi	r18, 0x04	; 4
    155a:	30 e0       	ldi	r19, 0x00	; 0
    155c:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
    1560:	88 85       	ldd	r24, Y+8	; 0x08
    1562:	88 2f       	mov	r24, r24
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	88 0f       	add	r24, r24
    1568:	99 1f       	adc	r25, r25
    156a:	88 0f       	add	r24, r24
    156c:	99 1f       	adc	r25, r25
    156e:	01 96       	adiw	r24, 0x01	; 1
    1570:	88 0f       	add	r24, r24
    1572:	99 1f       	adc	r25, r25
    1574:	88 0f       	add	r24, r24
    1576:	99 1f       	adc	r25, r25
    1578:	88 0f       	add	r24, r24
    157a:	99 1f       	adc	r25, r25
    157c:	80 50       	subi	r24, 0x00	; 0
    157e:	90 4f       	sbci	r25, 0xF0	; 240
    1580:	9c 01       	movw	r18, r24
    1582:	44 27       	eor	r20, r20
    1584:	37 fd       	sbrc	r19, 7
    1586:	40 95       	com	r20
    1588:	54 2f       	mov	r21, r20
    158a:	8f 85       	ldd	r24, Y+15	; 0x0f
    158c:	98 89       	ldd	r25, Y+16	; 0x10
    158e:	89 2f       	mov	r24, r25
    1590:	99 27       	eor	r25, r25
    1592:	e8 2f       	mov	r30, r24
    1594:	ca 01       	movw	r24, r20
    1596:	b9 01       	movw	r22, r18
    1598:	4e 2f       	mov	r20, r30
    159a:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    159e:	88 85       	ldd	r24, Y+8	; 0x08
    15a0:	88 2f       	mov	r24, r24
    15a2:	90 e0       	ldi	r25, 0x00	; 0
    15a4:	88 0f       	add	r24, r24
    15a6:	99 1f       	adc	r25, r25
    15a8:	88 0f       	add	r24, r24
    15aa:	99 1f       	adc	r25, r25
    15ac:	01 96       	adiw	r24, 0x01	; 1
    15ae:	88 0f       	add	r24, r24
    15b0:	99 1f       	adc	r25, r25
    15b2:	88 0f       	add	r24, r24
    15b4:	99 1f       	adc	r25, r25
    15b6:	88 0f       	add	r24, r24
    15b8:	99 1f       	adc	r25, r25
    15ba:	80 50       	subi	r24, 0x00	; 0
    15bc:	9f 4e       	sbci	r25, 0xEF	; 239
    15be:	aa 27       	eor	r26, r26
    15c0:	97 fd       	sbrc	r25, 7
    15c2:	a0 95       	com	r26
    15c4:	ba 2f       	mov	r27, r26
    15c6:	2f 85       	ldd	r18, Y+15	; 0x0f
    15c8:	bc 01       	movw	r22, r24
    15ca:	cd 01       	movw	r24, r26
    15cc:	42 2f       	mov	r20, r18
    15ce:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
    15d2:	88 85       	ldd	r24, Y+8	; 0x08
    15d4:	88 2f       	mov	r24, r24
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	88 0f       	add	r24, r24
    15da:	99 1f       	adc	r25, r25
    15dc:	88 0f       	add	r24, r24
    15de:	99 1f       	adc	r25, r25
    15e0:	01 96       	adiw	r24, 0x01	; 1
    15e2:	88 0f       	add	r24, r24
    15e4:	99 1f       	adc	r25, r25
    15e6:	88 0f       	add	r24, r24
    15e8:	99 1f       	adc	r25, r25
    15ea:	88 0f       	add	r24, r24
    15ec:	99 1f       	adc	r25, r25
    15ee:	80 50       	subi	r24, 0x00	; 0
    15f0:	91 4e       	sbci	r25, 0xE1	; 225
    15f2:	aa 27       	eor	r26, r26
    15f4:	97 fd       	sbrc	r25, 7
    15f6:	a0 95       	com	r26
    15f8:	ba 2f       	mov	r27, r26
    15fa:	bc 01       	movw	r22, r24
    15fc:	cd 01       	movw	r24, r26
    15fe:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1602:	88 2f       	mov	r24, r24
    1604:	90 e0       	ldi	r25, 0x00	; 0
    1606:	98 2f       	mov	r25, r24
    1608:	88 27       	eor	r24, r24
    160a:	99 0f       	add	r25, r25
    160c:	99 0f       	add	r25, r25
    160e:	9e 83       	std	Y+6, r25	; 0x06
    1610:	8d 83       	std	Y+5, r24	; 0x05
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
    1612:	2b 85       	ldd	r18, Y+11	; 0x0b
    1614:	3c 85       	ldd	r19, Y+12	; 0x0c
    1616:	8d 81       	ldd	r24, Y+5	; 0x05
    1618:	9e 81       	ldd	r25, Y+6	; 0x06
    161a:	82 17       	cp	r24, r18
    161c:	93 07       	cpc	r25, r19
    161e:	20 f4       	brcc	.+8      	; 0x1628 <sendto+0x2fe>
    1620:	8d 81       	ldd	r24, Y+5	; 0x05
    1622:	9e 81       	ldd	r25, Y+6	; 0x06
    1624:	9c 87       	std	Y+12, r25	; 0x0c
    1626:	8b 87       	std	Y+11, r24	; 0x0b
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
    1628:	88 85       	ldd	r24, Y+8	; 0x08
    162a:	0e 94 5b 17 	call	0x2eb6	; 0x2eb6 <getSn_TX_FSR>
    162e:	9e 83       	std	Y+6, r25	; 0x06
    1630:	8d 83       	std	Y+5, r24	; 0x05
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
    1632:	88 85       	ldd	r24, Y+8	; 0x08
    1634:	88 2f       	mov	r24, r24
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	88 0f       	add	r24, r24
    163a:	99 1f       	adc	r25, r25
    163c:	88 0f       	add	r24, r24
    163e:	99 1f       	adc	r25, r25
    1640:	01 96       	adiw	r24, 0x01	; 1
    1642:	88 0f       	add	r24, r24
    1644:	99 1f       	adc	r25, r25
    1646:	88 0f       	add	r24, r24
    1648:	99 1f       	adc	r25, r25
    164a:	88 0f       	add	r24, r24
    164c:	99 1f       	adc	r25, r25
    164e:	80 50       	subi	r24, 0x00	; 0
    1650:	9d 4f       	sbci	r25, 0xFD	; 253
    1652:	aa 27       	eor	r26, r26
    1654:	97 fd       	sbrc	r25, 7
    1656:	a0 95       	com	r26
    1658:	ba 2f       	mov	r27, r26
    165a:	bc 01       	movw	r22, r24
    165c:	cd 01       	movw	r24, r26
    165e:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1662:	88 23       	and	r24, r24
    1664:	49 f4       	brne	.+18     	; 0x1678 <sendto+0x34e>
    1666:	8c ef       	ldi	r24, 0xFC	; 252
    1668:	9f ef       	ldi	r25, 0xFF	; 255
    166a:	af ef       	ldi	r26, 0xFF	; 255
    166c:	bf ef       	ldi	r27, 0xFF	; 255
    166e:	8b 8b       	std	Y+19, r24	; 0x13
    1670:	9c 8b       	std	Y+20, r25	; 0x14
    1672:	ad 8b       	std	Y+21, r26	; 0x15
    1674:	be 8b       	std	Y+22, r27	; 0x16
    1676:	cf c0       	rjmp	.+414    	; 0x1816 <sendto+0x4ec>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
    1678:	88 85       	ldd	r24, Y+8	; 0x08
    167a:	28 2f       	mov	r18, r24
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	81 e0       	ldi	r24, 0x01	; 1
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	02 c0       	rjmp	.+4      	; 0x1688 <sendto+0x35e>
    1684:	88 0f       	add	r24, r24
    1686:	99 1f       	adc	r25, r25
    1688:	2a 95       	dec	r18
    168a:	e2 f7       	brpl	.-8      	; 0x1684 <sendto+0x35a>
    168c:	9c 01       	movw	r18, r24
    168e:	80 91 94 01 	lds	r24, 0x0194
    1692:	90 91 95 01 	lds	r25, 0x0195
    1696:	82 23       	and	r24, r18
    1698:	93 23       	and	r25, r19
    169a:	00 97       	sbiw	r24, 0x00	; 0
    169c:	61 f0       	breq	.+24     	; 0x16b6 <sendto+0x38c>
    169e:	2b 85       	ldd	r18, Y+11	; 0x0b
    16a0:	3c 85       	ldd	r19, Y+12	; 0x0c
    16a2:	8d 81       	ldd	r24, Y+5	; 0x05
    16a4:	9e 81       	ldd	r25, Y+6	; 0x06
    16a6:	82 17       	cp	r24, r18
    16a8:	93 07       	cpc	r25, r19
    16aa:	28 f4       	brcc	.+10     	; 0x16b6 <sendto+0x38c>
    16ac:	1b 8a       	std	Y+19, r1	; 0x13
    16ae:	1c 8a       	std	Y+20, r1	; 0x14
    16b0:	1d 8a       	std	Y+21, r1	; 0x15
    16b2:	1e 8a       	std	Y+22, r1	; 0x16
    16b4:	b0 c0       	rjmp	.+352    	; 0x1816 <sendto+0x4ec>
      if(len <= freesize) break;
    16b6:	2b 85       	ldd	r18, Y+11	; 0x0b
    16b8:	3c 85       	ldd	r19, Y+12	; 0x0c
    16ba:	8d 81       	ldd	r24, Y+5	; 0x05
    16bc:	9e 81       	ldd	r25, Y+6	; 0x06
    16be:	82 17       	cp	r24, r18
    16c0:	93 07       	cpc	r25, r19
    16c2:	08 f4       	brcc	.+2      	; 0x16c6 <sendto+0x39c>
    16c4:	b1 cf       	rjmp	.-158    	; 0x1628 <sendto+0x2fe>
   };
	wiz_send_data(sn, buf, len);
    16c6:	29 85       	ldd	r18, Y+9	; 0x09
    16c8:	3a 85       	ldd	r19, Y+10	; 0x0a
    16ca:	4b 85       	ldd	r20, Y+11	; 0x0b
    16cc:	5c 85       	ldd	r21, Y+12	; 0x0c
    16ce:	88 85       	ldd	r24, Y+8	; 0x08
    16d0:	b9 01       	movw	r22, r18
    16d2:	0e 94 9f 18 	call	0x313e	; 0x313e <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
    16d6:	88 85       	ldd	r24, Y+8	; 0x08
    16d8:	88 2f       	mov	r24, r24
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	88 0f       	add	r24, r24
    16de:	99 1f       	adc	r25, r25
    16e0:	88 0f       	add	r24, r24
    16e2:	99 1f       	adc	r25, r25
    16e4:	01 96       	adiw	r24, 0x01	; 1
    16e6:	88 0f       	add	r24, r24
    16e8:	99 1f       	adc	r25, r25
    16ea:	88 0f       	add	r24, r24
    16ec:	99 1f       	adc	r25, r25
    16ee:	88 0f       	add	r24, r24
    16f0:	99 1f       	adc	r25, r25
    16f2:	80 50       	subi	r24, 0x00	; 0
    16f4:	9f 4f       	sbci	r25, 0xFF	; 255
    16f6:	aa 27       	eor	r26, r26
    16f8:	97 fd       	sbrc	r25, 7
    16fa:	a0 95       	com	r26
    16fc:	ba 2f       	mov	r27, r26
    16fe:	bc 01       	movw	r22, r24
    1700:	cd 01       	movw	r24, r26
    1702:	40 e2       	ldi	r20, 0x20	; 32
    1704:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
    1708:	88 85       	ldd	r24, Y+8	; 0x08
    170a:	88 2f       	mov	r24, r24
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	88 0f       	add	r24, r24
    1710:	99 1f       	adc	r25, r25
    1712:	88 0f       	add	r24, r24
    1714:	99 1f       	adc	r25, r25
    1716:	01 96       	adiw	r24, 0x01	; 1
    1718:	88 0f       	add	r24, r24
    171a:	99 1f       	adc	r25, r25
    171c:	88 0f       	add	r24, r24
    171e:	99 1f       	adc	r25, r25
    1720:	88 0f       	add	r24, r24
    1722:	99 1f       	adc	r25, r25
    1724:	80 50       	subi	r24, 0x00	; 0
    1726:	9f 4f       	sbci	r25, 0xFF	; 255
    1728:	aa 27       	eor	r26, r26
    172a:	97 fd       	sbrc	r25, 7
    172c:	a0 95       	com	r26
    172e:	ba 2f       	mov	r27, r26
    1730:	bc 01       	movw	r22, r24
    1732:	cd 01       	movw	r24, r26
    1734:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1738:	88 23       	and	r24, r24
    173a:	31 f7       	brne	.-52     	; 0x1708 <sendto+0x3de>
   while(1)
   {
      tmp = getSn_IR(sn);
    173c:	88 85       	ldd	r24, Y+8	; 0x08
    173e:	88 2f       	mov	r24, r24
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	88 0f       	add	r24, r24
    1744:	99 1f       	adc	r25, r25
    1746:	88 0f       	add	r24, r24
    1748:	99 1f       	adc	r25, r25
    174a:	01 96       	adiw	r24, 0x01	; 1
    174c:	88 0f       	add	r24, r24
    174e:	99 1f       	adc	r25, r25
    1750:	88 0f       	add	r24, r24
    1752:	99 1f       	adc	r25, r25
    1754:	88 0f       	add	r24, r24
    1756:	99 1f       	adc	r25, r25
    1758:	80 50       	subi	r24, 0x00	; 0
    175a:	9e 4f       	sbci	r25, 0xFE	; 254
    175c:	aa 27       	eor	r26, r26
    175e:	97 fd       	sbrc	r25, 7
    1760:	a0 95       	com	r26
    1762:	ba 2f       	mov	r27, r26
    1764:	bc 01       	movw	r22, r24
    1766:	cd 01       	movw	r24, r26
    1768:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    176c:	8f 71       	andi	r24, 0x1F	; 31
    176e:	8f 83       	std	Y+7, r24	; 0x07
      if(tmp & Sn_IR_SENDOK)
    1770:	8f 81       	ldd	r24, Y+7	; 0x07
    1772:	88 2f       	mov	r24, r24
    1774:	90 e0       	ldi	r25, 0x00	; 0
    1776:	80 71       	andi	r24, 0x10	; 16
    1778:	90 70       	andi	r25, 0x00	; 0
    177a:	00 97       	sbiw	r24, 0x00	; 0
    177c:	19 f1       	breq	.+70     	; 0x17c4 <sendto+0x49a>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
    177e:	88 85       	ldd	r24, Y+8	; 0x08
    1780:	88 2f       	mov	r24, r24
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	88 0f       	add	r24, r24
    1786:	99 1f       	adc	r25, r25
    1788:	88 0f       	add	r24, r24
    178a:	99 1f       	adc	r25, r25
    178c:	01 96       	adiw	r24, 0x01	; 1
    178e:	88 0f       	add	r24, r24
    1790:	99 1f       	adc	r25, r25
    1792:	88 0f       	add	r24, r24
    1794:	99 1f       	adc	r25, r25
    1796:	88 0f       	add	r24, r24
    1798:	99 1f       	adc	r25, r25
    179a:	80 50       	subi	r24, 0x00	; 0
    179c:	9e 4f       	sbci	r25, 0xFE	; 254
    179e:	aa 27       	eor	r26, r26
    17a0:	97 fd       	sbrc	r25, 7
    17a2:	a0 95       	com	r26
    17a4:	ba 2f       	mov	r27, r26
    17a6:	bc 01       	movw	r22, r24
    17a8:	cd 01       	movw	r24, r26
    17aa:	40 e1       	ldi	r20, 0x10	; 16
    17ac:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
    17b0:	8b 85       	ldd	r24, Y+11	; 0x0b
    17b2:	9c 85       	ldd	r25, Y+12	; 0x0c
    17b4:	9c 01       	movw	r18, r24
    17b6:	40 e0       	ldi	r20, 0x00	; 0
    17b8:	50 e0       	ldi	r21, 0x00	; 0
    17ba:	2b 8b       	std	Y+19, r18	; 0x13
    17bc:	3c 8b       	std	Y+20, r19	; 0x14
    17be:	4d 8b       	std	Y+21, r20	; 0x15
    17c0:	5e 8b       	std	Y+22, r21	; 0x16
    17c2:	29 c0       	rjmp	.+82     	; 0x1816 <sendto+0x4ec>
         setSn_IR(sn, Sn_IR_SENDOK);
         break;
      }
      //M:20131104
      //else if(tmp & Sn_IR_TIMEOUT) return SOCKERR_TIMEOUT;
      else if(tmp & Sn_IR_TIMEOUT)
    17c4:	8f 81       	ldd	r24, Y+7	; 0x07
    17c6:	88 2f       	mov	r24, r24
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	88 70       	andi	r24, 0x08	; 8
    17cc:	90 70       	andi	r25, 0x00	; 0
    17ce:	00 97       	sbiw	r24, 0x00	; 0
    17d0:	09 f4       	brne	.+2      	; 0x17d4 <sendto+0x4aa>
    17d2:	b4 cf       	rjmp	.-152    	; 0x173c <sendto+0x412>
      {
         setSn_IR(sn, Sn_IR_TIMEOUT);
    17d4:	88 85       	ldd	r24, Y+8	; 0x08
    17d6:	88 2f       	mov	r24, r24
    17d8:	90 e0       	ldi	r25, 0x00	; 0
    17da:	88 0f       	add	r24, r24
    17dc:	99 1f       	adc	r25, r25
    17de:	88 0f       	add	r24, r24
    17e0:	99 1f       	adc	r25, r25
    17e2:	01 96       	adiw	r24, 0x01	; 1
    17e4:	88 0f       	add	r24, r24
    17e6:	99 1f       	adc	r25, r25
    17e8:	88 0f       	add	r24, r24
    17ea:	99 1f       	adc	r25, r25
    17ec:	88 0f       	add	r24, r24
    17ee:	99 1f       	adc	r25, r25
    17f0:	80 50       	subi	r24, 0x00	; 0
    17f2:	9e 4f       	sbci	r25, 0xFE	; 254
    17f4:	aa 27       	eor	r26, r26
    17f6:	97 fd       	sbrc	r25, 7
    17f8:	a0 95       	com	r26
    17fa:	ba 2f       	mov	r27, r26
    17fc:	bc 01       	movw	r22, r24
    17fe:	cd 01       	movw	r24, r26
    1800:	48 e0       	ldi	r20, 0x08	; 8
    1802:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
         //len = (uint16_t)SOCKERR_TIMEOUT;
         //break;
         #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
            if(taddr) setSUBR((uint8_t*)&taddr);
         #endif
         return SOCKERR_TIMEOUT;
    1806:	83 ef       	ldi	r24, 0xF3	; 243
    1808:	9f ef       	ldi	r25, 0xFF	; 255
    180a:	af ef       	ldi	r26, 0xFF	; 255
    180c:	bf ef       	ldi	r27, 0xFF	; 255
    180e:	8b 8b       	std	Y+19, r24	; 0x13
    1810:	9c 8b       	std	Y+20, r25	; 0x14
    1812:	ad 8b       	std	Y+21, r26	; 0x15
    1814:	be 8b       	std	Y+22, r27	; 0x16
      }
      ////////////
   }
    1816:	8b 89       	ldd	r24, Y+19	; 0x13
    1818:	9c 89       	ldd	r25, Y+20	; 0x14
    181a:	ad 89       	ldd	r26, Y+21	; 0x15
    181c:	be 89       	ldd	r27, Y+22	; 0x16
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
}
    181e:	bc 01       	movw	r22, r24
    1820:	cd 01       	movw	r24, r26
    1822:	66 96       	adiw	r28, 0x16	; 22
    1824:	0f b6       	in	r0, 0x3f	; 63
    1826:	f8 94       	cli
    1828:	de bf       	out	0x3e, r29	; 62
    182a:	0f be       	out	0x3f, r0	; 63
    182c:	cd bf       	out	0x3d, r28	; 61
    182e:	cf 91       	pop	r28
    1830:	df 91       	pop	r29
    1832:	1f 91       	pop	r17
    1834:	0f 91       	pop	r16
    1836:	08 95       	ret

00001838 <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
    1838:	0f 93       	push	r16
    183a:	1f 93       	push	r17
    183c:	df 93       	push	r29
    183e:	cf 93       	push	r28
    1840:	cd b7       	in	r28, 0x3d	; 61
    1842:	de b7       	in	r29, 0x3e	; 62
    1844:	6c 97       	sbiw	r28, 0x1c	; 28
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	f8 94       	cli
    184a:	de bf       	out	0x3e, r29	; 62
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	cd bf       	out	0x3d, r28	; 61
    1850:	8c 87       	std	Y+12, r24	; 0x0c
    1852:	7e 87       	std	Y+14, r23	; 0x0e
    1854:	6d 87       	std	Y+13, r22	; 0x0d
    1856:	58 8b       	std	Y+16, r21	; 0x10
    1858:	4f 87       	std	Y+15, r20	; 0x0f
    185a:	3a 8b       	std	Y+18, r19	; 0x12
    185c:	29 8b       	std	Y+17, r18	; 0x11
    185e:	1c 8b       	std	Y+20, r17	; 0x14
    1860:	0b 8b       	std	Y+19, r16	; 0x13
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
    1862:	1a 82       	std	Y+2, r1	; 0x02
    1864:	19 82       	std	Y+1, r1	; 0x01

   CHECK_SOCKNUM();
    1866:	8c 85       	ldd	r24, Y+12	; 0x0c
    1868:	89 30       	cpi	r24, 0x09	; 9
    186a:	48 f0       	brcs	.+18     	; 0x187e <recvfrom+0x46>
    186c:	2f ef       	ldi	r18, 0xFF	; 255
    186e:	3f ef       	ldi	r19, 0xFF	; 255
    1870:	4f ef       	ldi	r20, 0xFF	; 255
    1872:	5f ef       	ldi	r21, 0xFF	; 255
    1874:	29 8f       	std	Y+25, r18	; 0x19
    1876:	3a 8f       	std	Y+26, r19	; 0x1a
    1878:	4b 8f       	std	Y+27, r20	; 0x1b
    187a:	5c 8f       	std	Y+28, r21	; 0x1c
    187c:	c6 c2       	rjmp	.+1420   	; 0x1e0a <recvfrom+0x5d2>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
    187e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1880:	88 2f       	mov	r24, r24
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	88 0f       	add	r24, r24
    1886:	99 1f       	adc	r25, r25
    1888:	88 0f       	add	r24, r24
    188a:	99 1f       	adc	r25, r25
    188c:	01 96       	adiw	r24, 0x01	; 1
    188e:	88 0f       	add	r24, r24
    1890:	99 1f       	adc	r25, r25
    1892:	88 0f       	add	r24, r24
    1894:	99 1f       	adc	r25, r25
    1896:	88 0f       	add	r24, r24
    1898:	99 1f       	adc	r25, r25
    189a:	aa 27       	eor	r26, r26
    189c:	97 fd       	sbrc	r25, 7
    189e:	a0 95       	com	r26
    18a0:	ba 2f       	mov	r27, r26
    18a2:	bc 01       	movw	r22, r24
    18a4:	cd 01       	movw	r24, r26
    18a6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    18aa:	8b 83       	std	Y+3, r24	; 0x03
    18ac:	8b 81       	ldd	r24, Y+3	; 0x03
    18ae:	88 2f       	mov	r24, r24
    18b0:	90 e0       	ldi	r25, 0x00	; 0
    18b2:	ac 01       	movw	r20, r24
    18b4:	4f 70       	andi	r20, 0x0F	; 15
    18b6:	50 70       	andi	r21, 0x00	; 0
    18b8:	58 8f       	std	Y+24, r21	; 0x18
    18ba:	4f 8b       	std	Y+23, r20	; 0x17
    18bc:	8f 89       	ldd	r24, Y+23	; 0x17
    18be:	98 8d       	ldd	r25, Y+24	; 0x18
    18c0:	82 30       	cpi	r24, 0x02	; 2
    18c2:	91 05       	cpc	r25, r1
    18c4:	29 f0       	breq	.+10     	; 0x18d0 <recvfrom+0x98>
    18c6:	af 89       	ldd	r26, Y+23	; 0x17
    18c8:	b8 8d       	ldd	r27, Y+24	; 0x18
    18ca:	a4 30       	cpi	r26, 0x04	; 4
    18cc:	b1 05       	cpc	r27, r1
    18ce:	29 f4       	brne	.+10     	; 0x18da <recvfrom+0xa2>
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
   }
   CHECK_SOCKDATA();
    18d0:	8f 85       	ldd	r24, Y+15	; 0x0f
    18d2:	98 89       	ldd	r25, Y+16	; 0x10
    18d4:	00 97       	sbiw	r24, 0x00	; 0
    18d6:	51 f0       	breq	.+20     	; 0x18ec <recvfrom+0xb4>
    18d8:	12 c0       	rjmp	.+36     	; 0x18fe <recvfrom+0xc6>
      case Sn_MR_IPRAW:
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
    18da:	2b ef       	ldi	r18, 0xFB	; 251
    18dc:	3f ef       	ldi	r19, 0xFF	; 255
    18de:	4f ef       	ldi	r20, 0xFF	; 255
    18e0:	5f ef       	ldi	r21, 0xFF	; 255
    18e2:	29 8f       	std	Y+25, r18	; 0x19
    18e4:	3a 8f       	std	Y+26, r19	; 0x1a
    18e6:	4b 8f       	std	Y+27, r20	; 0x1b
    18e8:	5c 8f       	std	Y+28, r21	; 0x1c
    18ea:	8f c2       	rjmp	.+1310   	; 0x1e0a <recvfrom+0x5d2>
   }
   CHECK_SOCKDATA();
    18ec:	82 ef       	ldi	r24, 0xF2	; 242
    18ee:	9f ef       	ldi	r25, 0xFF	; 255
    18f0:	af ef       	ldi	r26, 0xFF	; 255
    18f2:	bf ef       	ldi	r27, 0xFF	; 255
    18f4:	89 8f       	std	Y+25, r24	; 0x19
    18f6:	9a 8f       	std	Y+26, r25	; 0x1a
    18f8:	ab 8f       	std	Y+27, r26	; 0x1b
    18fa:	bc 8f       	std	Y+28, r27	; 0x1c
    18fc:	86 c2       	rjmp	.+1292   	; 0x1e0a <recvfrom+0x5d2>
   if(sock_remained_size[sn] == 0)
    18fe:	8c 85       	ldd	r24, Y+12	; 0x0c
    1900:	88 2f       	mov	r24, r24
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	88 0f       	add	r24, r24
    1906:	99 1f       	adc	r25, r25
    1908:	fc 01       	movw	r30, r24
    190a:	e8 56       	subi	r30, 0x68	; 104
    190c:	fe 4f       	sbci	r31, 0xFE	; 254
    190e:	80 81       	ld	r24, Z
    1910:	91 81       	ldd	r25, Z+1	; 0x01
    1912:	00 97       	sbiw	r24, 0x00	; 0
    1914:	09 f0       	breq	.+2      	; 0x1918 <recvfrom+0xe0>
    1916:	49 c0       	rjmp	.+146    	; 0x19aa <recvfrom+0x172>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
    1918:	8c 85       	ldd	r24, Y+12	; 0x0c
    191a:	0e 94 fd 17 	call	0x2ffa	; 0x2ffa <getSn_RX_RSR>
    191e:	9a 83       	std	Y+2, r25	; 0x02
    1920:	89 83       	std	Y+1, r24	; 0x01
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
    1922:	8c 85       	ldd	r24, Y+12	; 0x0c
    1924:	88 2f       	mov	r24, r24
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	88 0f       	add	r24, r24
    192a:	99 1f       	adc	r25, r25
    192c:	88 0f       	add	r24, r24
    192e:	99 1f       	adc	r25, r25
    1930:	01 96       	adiw	r24, 0x01	; 1
    1932:	88 0f       	add	r24, r24
    1934:	99 1f       	adc	r25, r25
    1936:	88 0f       	add	r24, r24
    1938:	99 1f       	adc	r25, r25
    193a:	88 0f       	add	r24, r24
    193c:	99 1f       	adc	r25, r25
    193e:	80 50       	subi	r24, 0x00	; 0
    1940:	9d 4f       	sbci	r25, 0xFD	; 253
    1942:	aa 27       	eor	r26, r26
    1944:	97 fd       	sbrc	r25, 7
    1946:	a0 95       	com	r26
    1948:	ba 2f       	mov	r27, r26
    194a:	bc 01       	movw	r22, r24
    194c:	cd 01       	movw	r24, r26
    194e:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1952:	88 23       	and	r24, r24
    1954:	49 f4       	brne	.+18     	; 0x1968 <recvfrom+0x130>
    1956:	2c ef       	ldi	r18, 0xFC	; 252
    1958:	3f ef       	ldi	r19, 0xFF	; 255
    195a:	4f ef       	ldi	r20, 0xFF	; 255
    195c:	5f ef       	ldi	r21, 0xFF	; 255
    195e:	29 8f       	std	Y+25, r18	; 0x19
    1960:	3a 8f       	std	Y+26, r19	; 0x1a
    1962:	4b 8f       	std	Y+27, r20	; 0x1b
    1964:	5c 8f       	std	Y+28, r21	; 0x1c
    1966:	51 c2       	rjmp	.+1186   	; 0x1e0a <recvfrom+0x5d2>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
    1968:	8c 85       	ldd	r24, Y+12	; 0x0c
    196a:	28 2f       	mov	r18, r24
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	81 e0       	ldi	r24, 0x01	; 1
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	02 c0       	rjmp	.+4      	; 0x1978 <recvfrom+0x140>
    1974:	88 0f       	add	r24, r24
    1976:	99 1f       	adc	r25, r25
    1978:	2a 95       	dec	r18
    197a:	e2 f7       	brpl	.-8      	; 0x1974 <recvfrom+0x13c>
    197c:	9c 01       	movw	r18, r24
    197e:	80 91 94 01 	lds	r24, 0x0194
    1982:	90 91 95 01 	lds	r25, 0x0195
    1986:	82 23       	and	r24, r18
    1988:	93 23       	and	r25, r19
    198a:	00 97       	sbiw	r24, 0x00	; 0
    198c:	49 f0       	breq	.+18     	; 0x19a0 <recvfrom+0x168>
    198e:	89 81       	ldd	r24, Y+1	; 0x01
    1990:	9a 81       	ldd	r25, Y+2	; 0x02
    1992:	00 97       	sbiw	r24, 0x00	; 0
    1994:	29 f4       	brne	.+10     	; 0x19a0 <recvfrom+0x168>
    1996:	19 8e       	std	Y+25, r1	; 0x19
    1998:	1a 8e       	std	Y+26, r1	; 0x1a
    199a:	1b 8e       	std	Y+27, r1	; 0x1b
    199c:	1c 8e       	std	Y+28, r1	; 0x1c
    199e:	35 c2       	rjmp	.+1130   	; 0x1e0a <recvfrom+0x5d2>
         if(pack_len != 0) break;
    19a0:	89 81       	ldd	r24, Y+1	; 0x01
    19a2:	9a 81       	ldd	r25, Y+2	; 0x02
    19a4:	00 97       	sbiw	r24, 0x00	; 0
    19a6:	09 f4       	brne	.+2      	; 0x19aa <recvfrom+0x172>
    19a8:	b7 cf       	rjmp	.-146    	; 0x1918 <recvfrom+0xe0>
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
    19aa:	8b 81       	ldd	r24, Y+3	; 0x03
    19ac:	88 2f       	mov	r24, r24
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	ac 01       	movw	r20, r24
    19b2:	47 70       	andi	r20, 0x07	; 7
    19b4:	50 70       	andi	r21, 0x00	; 0
    19b6:	5e 8b       	std	Y+22, r21	; 0x16
    19b8:	4d 8b       	std	Y+21, r20	; 0x15
    19ba:	8d 89       	ldd	r24, Y+21	; 0x15
    19bc:	9e 89       	ldd	r25, Y+22	; 0x16
    19be:	82 30       	cpi	r24, 0x02	; 2
    19c0:	91 05       	cpc	r25, r1
    19c2:	39 f0       	breq	.+14     	; 0x19d2 <recvfrom+0x19a>
    19c4:	ad 89       	ldd	r26, Y+21	; 0x15
    19c6:	be 89       	ldd	r27, Y+22	; 0x16
    19c8:	a4 30       	cpi	r26, 0x04	; 4
    19ca:	b1 05       	cpc	r27, r1
    19cc:	09 f4       	brne	.+2      	; 0x19d0 <recvfrom+0x198>
    19ce:	d5 c0       	rjmp	.+426    	; 0x1b7a <recvfrom+0x342>
    19d0:	92 c1       	rjmp	.+804    	; 0x1cf6 <recvfrom+0x4be>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
    19d2:	8c 85       	ldd	r24, Y+12	; 0x0c
    19d4:	88 2f       	mov	r24, r24
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	88 0f       	add	r24, r24
    19da:	99 1f       	adc	r25, r25
    19dc:	fc 01       	movw	r30, r24
    19de:	e8 56       	subi	r30, 0x68	; 104
    19e0:	fe 4f       	sbci	r31, 0xFE	; 254
    19e2:	80 81       	ld	r24, Z
    19e4:	91 81       	ldd	r25, Z+1	; 0x01
    19e6:	00 97       	sbiw	r24, 0x00	; 0
    19e8:	09 f0       	breq	.+2      	; 0x19ec <recvfrom+0x1b4>
    19ea:	9a c0       	rjmp	.+308    	; 0x1b20 <recvfrom+0x2e8>
	      {
   			wiz_recv_data(sn, head, 8);
    19ec:	9e 01       	movw	r18, r28
    19ee:	2c 5f       	subi	r18, 0xFC	; 252
    19f0:	3f 4f       	sbci	r19, 0xFF	; 255
    19f2:	8c 85       	ldd	r24, Y+12	; 0x0c
    19f4:	b9 01       	movw	r22, r18
    19f6:	48 e0       	ldi	r20, 0x08	; 8
    19f8:	50 e0       	ldi	r21, 0x00	; 0
    19fa:	0e 94 72 19 	call	0x32e4	; 0x32e4 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
    19fe:	8c 85       	ldd	r24, Y+12	; 0x0c
    1a00:	88 2f       	mov	r24, r24
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	88 0f       	add	r24, r24
    1a06:	99 1f       	adc	r25, r25
    1a08:	88 0f       	add	r24, r24
    1a0a:	99 1f       	adc	r25, r25
    1a0c:	01 96       	adiw	r24, 0x01	; 1
    1a0e:	88 0f       	add	r24, r24
    1a10:	99 1f       	adc	r25, r25
    1a12:	88 0f       	add	r24, r24
    1a14:	99 1f       	adc	r25, r25
    1a16:	88 0f       	add	r24, r24
    1a18:	99 1f       	adc	r25, r25
    1a1a:	80 50       	subi	r24, 0x00	; 0
    1a1c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a1e:	aa 27       	eor	r26, r26
    1a20:	97 fd       	sbrc	r25, 7
    1a22:	a0 95       	com	r26
    1a24:	ba 2f       	mov	r27, r26
    1a26:	bc 01       	movw	r22, r24
    1a28:	cd 01       	movw	r24, r26
    1a2a:	40 e4       	ldi	r20, 0x40	; 64
    1a2c:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
    1a30:	8c 85       	ldd	r24, Y+12	; 0x0c
    1a32:	88 2f       	mov	r24, r24
    1a34:	90 e0       	ldi	r25, 0x00	; 0
    1a36:	88 0f       	add	r24, r24
    1a38:	99 1f       	adc	r25, r25
    1a3a:	88 0f       	add	r24, r24
    1a3c:	99 1f       	adc	r25, r25
    1a3e:	01 96       	adiw	r24, 0x01	; 1
    1a40:	88 0f       	add	r24, r24
    1a42:	99 1f       	adc	r25, r25
    1a44:	88 0f       	add	r24, r24
    1a46:	99 1f       	adc	r25, r25
    1a48:	88 0f       	add	r24, r24
    1a4a:	99 1f       	adc	r25, r25
    1a4c:	80 50       	subi	r24, 0x00	; 0
    1a4e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a50:	aa 27       	eor	r26, r26
    1a52:	97 fd       	sbrc	r25, 7
    1a54:	a0 95       	com	r26
    1a56:	ba 2f       	mov	r27, r26
    1a58:	bc 01       	movw	r22, r24
    1a5a:	cd 01       	movw	r24, r26
    1a5c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1a60:	88 23       	and	r24, r24
    1a62:	31 f7       	brne	.-52     	; 0x1a30 <recvfrom+0x1f8>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
    1a64:	8c 81       	ldd	r24, Y+4	; 0x04
    1a66:	e9 89       	ldd	r30, Y+17	; 0x11
    1a68:	fa 89       	ldd	r31, Y+18	; 0x12
    1a6a:	80 83       	st	Z, r24
      			addr[1] = head[1];
    1a6c:	89 89       	ldd	r24, Y+17	; 0x11
    1a6e:	9a 89       	ldd	r25, Y+18	; 0x12
    1a70:	fc 01       	movw	r30, r24
    1a72:	31 96       	adiw	r30, 0x01	; 1
    1a74:	8d 81       	ldd	r24, Y+5	; 0x05
    1a76:	80 83       	st	Z, r24
      			addr[2] = head[2];
    1a78:	89 89       	ldd	r24, Y+17	; 0x11
    1a7a:	9a 89       	ldd	r25, Y+18	; 0x12
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	32 96       	adiw	r30, 0x02	; 2
    1a80:	8e 81       	ldd	r24, Y+6	; 0x06
    1a82:	80 83       	st	Z, r24
      			addr[3] = head[3];
    1a84:	89 89       	ldd	r24, Y+17	; 0x11
    1a86:	9a 89       	ldd	r25, Y+18	; 0x12
    1a88:	fc 01       	movw	r30, r24
    1a8a:	33 96       	adiw	r30, 0x03	; 3
    1a8c:	8f 81       	ldd	r24, Y+7	; 0x07
    1a8e:	80 83       	st	Z, r24
      			*port = head[4];
    1a90:	88 85       	ldd	r24, Y+8	; 0x08
    1a92:	88 2f       	mov	r24, r24
    1a94:	90 e0       	ldi	r25, 0x00	; 0
    1a96:	eb 89       	ldd	r30, Y+19	; 0x13
    1a98:	fc 89       	ldd	r31, Y+20	; 0x14
    1a9a:	91 83       	std	Z+1, r25	; 0x01
    1a9c:	80 83       	st	Z, r24
      			*port = (*port << 8) + head[5];
    1a9e:	eb 89       	ldd	r30, Y+19	; 0x13
    1aa0:	fc 89       	ldd	r31, Y+20	; 0x14
    1aa2:	80 81       	ld	r24, Z
    1aa4:	91 81       	ldd	r25, Z+1	; 0x01
    1aa6:	38 2f       	mov	r19, r24
    1aa8:	22 27       	eor	r18, r18
    1aaa:	89 85       	ldd	r24, Y+9	; 0x09
    1aac:	88 2f       	mov	r24, r24
    1aae:	90 e0       	ldi	r25, 0x00	; 0
    1ab0:	82 0f       	add	r24, r18
    1ab2:	93 1f       	adc	r25, r19
    1ab4:	eb 89       	ldd	r30, Y+19	; 0x13
    1ab6:	fc 89       	ldd	r31, Y+20	; 0x14
    1ab8:	91 83       	std	Z+1, r25	; 0x01
    1aba:	80 83       	st	Z, r24
      			sock_remained_size[sn] = head[6];
    1abc:	8c 85       	ldd	r24, Y+12	; 0x0c
    1abe:	28 2f       	mov	r18, r24
    1ac0:	30 e0       	ldi	r19, 0x00	; 0
    1ac2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ac4:	48 2f       	mov	r20, r24
    1ac6:	50 e0       	ldi	r21, 0x00	; 0
    1ac8:	c9 01       	movw	r24, r18
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	fc 01       	movw	r30, r24
    1ad0:	e8 56       	subi	r30, 0x68	; 104
    1ad2:	fe 4f       	sbci	r31, 0xFE	; 254
    1ad4:	51 83       	std	Z+1, r21	; 0x01
    1ad6:	40 83       	st	Z, r20
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
    1ad8:	8c 85       	ldd	r24, Y+12	; 0x0c
    1ada:	48 2f       	mov	r20, r24
    1adc:	50 e0       	ldi	r21, 0x00	; 0
    1ade:	8c 85       	ldd	r24, Y+12	; 0x0c
    1ae0:	88 2f       	mov	r24, r24
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	88 0f       	add	r24, r24
    1ae6:	99 1f       	adc	r25, r25
    1ae8:	fc 01       	movw	r30, r24
    1aea:	e8 56       	subi	r30, 0x68	; 104
    1aec:	fe 4f       	sbci	r31, 0xFE	; 254
    1aee:	80 81       	ld	r24, Z
    1af0:	91 81       	ldd	r25, Z+1	; 0x01
    1af2:	38 2f       	mov	r19, r24
    1af4:	22 27       	eor	r18, r18
    1af6:	8b 85       	ldd	r24, Y+11	; 0x0b
    1af8:	88 2f       	mov	r24, r24
    1afa:	90 e0       	ldi	r25, 0x00	; 0
    1afc:	28 0f       	add	r18, r24
    1afe:	39 1f       	adc	r19, r25
    1b00:	ca 01       	movw	r24, r20
    1b02:	88 0f       	add	r24, r24
    1b04:	99 1f       	adc	r25, r25
    1b06:	fc 01       	movw	r30, r24
    1b08:	e8 56       	subi	r30, 0x68	; 104
    1b0a:	fe 4f       	sbci	r31, 0xFE	; 254
    1b0c:	31 83       	std	Z+1, r19	; 0x01
    1b0e:	20 83       	st	Z, r18
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
    1b10:	8c 85       	ldd	r24, Y+12	; 0x0c
    1b12:	88 2f       	mov	r24, r24
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	fc 01       	movw	r30, r24
    1b18:	e4 57       	subi	r30, 0x74	; 116
    1b1a:	fe 4f       	sbci	r31, 0xFE	; 254
    1b1c:	80 e8       	ldi	r24, 0x80	; 128
    1b1e:	80 83       	st	Z, r24
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
    1b20:	8c 85       	ldd	r24, Y+12	; 0x0c
    1b22:	88 2f       	mov	r24, r24
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	88 0f       	add	r24, r24
    1b28:	99 1f       	adc	r25, r25
    1b2a:	fc 01       	movw	r30, r24
    1b2c:	e8 56       	subi	r30, 0x68	; 104
    1b2e:	fe 4f       	sbci	r31, 0xFE	; 254
    1b30:	20 81       	ld	r18, Z
    1b32:	31 81       	ldd	r19, Z+1	; 0x01
    1b34:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b36:	98 89       	ldd	r25, Y+16	; 0x10
    1b38:	82 17       	cp	r24, r18
    1b3a:	93 07       	cpc	r25, r19
    1b3c:	28 f4       	brcc	.+10     	; 0x1b48 <recvfrom+0x310>
    1b3e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1b40:	98 89       	ldd	r25, Y+16	; 0x10
    1b42:	9a 83       	std	Y+2, r25	; 0x02
    1b44:	89 83       	std	Y+1, r24	; 0x01
    1b46:	0c c0       	rjmp	.+24     	; 0x1b60 <recvfrom+0x328>
			else pack_len = sock_remained_size[sn];
    1b48:	8c 85       	ldd	r24, Y+12	; 0x0c
    1b4a:	88 2f       	mov	r24, r24
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	88 0f       	add	r24, r24
    1b50:	99 1f       	adc	r25, r25
    1b52:	fc 01       	movw	r30, r24
    1b54:	e8 56       	subi	r30, 0x68	; 104
    1b56:	fe 4f       	sbci	r31, 0xFE	; 254
    1b58:	80 81       	ld	r24, Z
    1b5a:	91 81       	ldd	r25, Z+1	; 0x01
    1b5c:	9a 83       	std	Y+2, r25	; 0x02
    1b5e:	89 83       	std	Y+1, r24	; 0x01
			//A20150601 : For W5300
			len = pack_len;
    1b60:	89 81       	ldd	r24, Y+1	; 0x01
    1b62:	9a 81       	ldd	r25, Y+2	; 0x02
    1b64:	98 8b       	std	Y+16, r25	; 0x10
    1b66:	8f 87       	std	Y+15, r24	; 0x0f
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
    1b68:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b6a:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b6c:	49 81       	ldd	r20, Y+1	; 0x01
    1b6e:	5a 81       	ldd	r21, Y+2	; 0x02
    1b70:	8c 85       	ldd	r24, Y+12	; 0x0c
    1b72:	b9 01       	movw	r22, r18
    1b74:	0e 94 72 19 	call	0x32e4	; 0x32e4 <wiz_recv_data>
    1b78:	d0 c0       	rjmp	.+416    	; 0x1d1a <recvfrom+0x4e2>
			break;
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
    1b7a:	8c 85       	ldd	r24, Y+12	; 0x0c
    1b7c:	88 2f       	mov	r24, r24
    1b7e:	90 e0       	ldi	r25, 0x00	; 0
    1b80:	88 0f       	add	r24, r24
    1b82:	99 1f       	adc	r25, r25
    1b84:	fc 01       	movw	r30, r24
    1b86:	e8 56       	subi	r30, 0x68	; 104
    1b88:	fe 4f       	sbci	r31, 0xFE	; 254
    1b8a:	80 81       	ld	r24, Z
    1b8c:	91 81       	ldd	r25, Z+1	; 0x01
    1b8e:	00 97       	sbiw	r24, 0x00	; 0
    1b90:	09 f0       	breq	.+2      	; 0x1b94 <recvfrom+0x35c>
    1b92:	88 c0       	rjmp	.+272    	; 0x1ca4 <recvfrom+0x46c>
	      {
   			wiz_recv_data(sn, head, 2);
    1b94:	9e 01       	movw	r18, r28
    1b96:	2c 5f       	subi	r18, 0xFC	; 252
    1b98:	3f 4f       	sbci	r19, 0xFF	; 255
    1b9a:	8c 85       	ldd	r24, Y+12	; 0x0c
    1b9c:	b9 01       	movw	r22, r18
    1b9e:	42 e0       	ldi	r20, 0x02	; 2
    1ba0:	50 e0       	ldi	r21, 0x00	; 0
    1ba2:	0e 94 72 19 	call	0x32e4	; 0x32e4 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
    1ba6:	8c 85       	ldd	r24, Y+12	; 0x0c
    1ba8:	88 2f       	mov	r24, r24
    1baa:	90 e0       	ldi	r25, 0x00	; 0
    1bac:	88 0f       	add	r24, r24
    1bae:	99 1f       	adc	r25, r25
    1bb0:	88 0f       	add	r24, r24
    1bb2:	99 1f       	adc	r25, r25
    1bb4:	01 96       	adiw	r24, 0x01	; 1
    1bb6:	88 0f       	add	r24, r24
    1bb8:	99 1f       	adc	r25, r25
    1bba:	88 0f       	add	r24, r24
    1bbc:	99 1f       	adc	r25, r25
    1bbe:	88 0f       	add	r24, r24
    1bc0:	99 1f       	adc	r25, r25
    1bc2:	80 50       	subi	r24, 0x00	; 0
    1bc4:	9f 4f       	sbci	r25, 0xFF	; 255
    1bc6:	aa 27       	eor	r26, r26
    1bc8:	97 fd       	sbrc	r25, 7
    1bca:	a0 95       	com	r26
    1bcc:	ba 2f       	mov	r27, r26
    1bce:	bc 01       	movw	r22, r24
    1bd0:	cd 01       	movw	r24, r26
    1bd2:	40 e4       	ldi	r20, 0x40	; 64
    1bd4:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
    1bd8:	8c 85       	ldd	r24, Y+12	; 0x0c
    1bda:	88 2f       	mov	r24, r24
    1bdc:	90 e0       	ldi	r25, 0x00	; 0
    1bde:	88 0f       	add	r24, r24
    1be0:	99 1f       	adc	r25, r25
    1be2:	88 0f       	add	r24, r24
    1be4:	99 1f       	adc	r25, r25
    1be6:	01 96       	adiw	r24, 0x01	; 1
    1be8:	88 0f       	add	r24, r24
    1bea:	99 1f       	adc	r25, r25
    1bec:	88 0f       	add	r24, r24
    1bee:	99 1f       	adc	r25, r25
    1bf0:	88 0f       	add	r24, r24
    1bf2:	99 1f       	adc	r25, r25
    1bf4:	80 50       	subi	r24, 0x00	; 0
    1bf6:	9f 4f       	sbci	r25, 0xFF	; 255
    1bf8:	aa 27       	eor	r26, r26
    1bfa:	97 fd       	sbrc	r25, 7
    1bfc:	a0 95       	com	r26
    1bfe:	ba 2f       	mov	r27, r26
    1c00:	bc 01       	movw	r22, r24
    1c02:	cd 01       	movw	r24, r26
    1c04:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1c08:	88 23       	and	r24, r24
    1c0a:	31 f7       	brne	.-52     	; 0x1bd8 <recvfrom+0x3a0>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
    1c0c:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c0e:	28 2f       	mov	r18, r24
    1c10:	30 e0       	ldi	r19, 0x00	; 0
    1c12:	8c 81       	ldd	r24, Y+4	; 0x04
    1c14:	48 2f       	mov	r20, r24
    1c16:	50 e0       	ldi	r21, 0x00	; 0
    1c18:	c9 01       	movw	r24, r18
    1c1a:	88 0f       	add	r24, r24
    1c1c:	99 1f       	adc	r25, r25
    1c1e:	fc 01       	movw	r30, r24
    1c20:	e8 56       	subi	r30, 0x68	; 104
    1c22:	fe 4f       	sbci	r31, 0xFE	; 254
    1c24:	51 83       	std	Z+1, r21	; 0x01
    1c26:	40 83       	st	Z, r20
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1];
    1c28:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c2a:	48 2f       	mov	r20, r24
    1c2c:	50 e0       	ldi	r21, 0x00	; 0
    1c2e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c30:	88 2f       	mov	r24, r24
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	88 0f       	add	r24, r24
    1c36:	99 1f       	adc	r25, r25
    1c38:	fc 01       	movw	r30, r24
    1c3a:	e8 56       	subi	r30, 0x68	; 104
    1c3c:	fe 4f       	sbci	r31, 0xFE	; 254
    1c3e:	80 81       	ld	r24, Z
    1c40:	91 81       	ldd	r25, Z+1	; 0x01
    1c42:	38 2f       	mov	r19, r24
    1c44:	22 27       	eor	r18, r18
    1c46:	8d 81       	ldd	r24, Y+5	; 0x05
    1c48:	88 2f       	mov	r24, r24
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	28 0f       	add	r18, r24
    1c4e:	39 1f       	adc	r19, r25
    1c50:	ca 01       	movw	r24, r20
    1c52:	88 0f       	add	r24, r24
    1c54:	99 1f       	adc	r25, r25
    1c56:	fc 01       	movw	r30, r24
    1c58:	e8 56       	subi	r30, 0x68	; 104
    1c5a:	fe 4f       	sbci	r31, 0xFE	; 254
    1c5c:	31 83       	std	Z+1, r19	; 0x01
    1c5e:	20 83       	st	Z, r18
   			if(sock_remained_size[sn] > 1514) 
    1c60:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c62:	88 2f       	mov	r24, r24
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	88 0f       	add	r24, r24
    1c68:	99 1f       	adc	r25, r25
    1c6a:	fc 01       	movw	r30, r24
    1c6c:	e8 56       	subi	r30, 0x68	; 104
    1c6e:	fe 4f       	sbci	r31, 0xFE	; 254
    1c70:	80 81       	ld	r24, Z
    1c72:	91 81       	ldd	r25, Z+1	; 0x01
    1c74:	b5 e0       	ldi	r27, 0x05	; 5
    1c76:	8b 3e       	cpi	r24, 0xEB	; 235
    1c78:	9b 07       	cpc	r25, r27
    1c7a:	60 f0       	brcs	.+24     	; 0x1c94 <recvfrom+0x45c>
   			{
   			   close(sn);
    1c7c:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c7e:	0e 94 22 02 	call	0x444	; 0x444 <close>
   			   return SOCKFATAL_PACKLEN;
    1c82:	27 e1       	ldi	r18, 0x17	; 23
    1c84:	3c ef       	ldi	r19, 0xFC	; 252
    1c86:	4f ef       	ldi	r20, 0xFF	; 255
    1c88:	5f ef       	ldi	r21, 0xFF	; 255
    1c8a:	29 8f       	std	Y+25, r18	; 0x19
    1c8c:	3a 8f       	std	Y+26, r19	; 0x1a
    1c8e:	4b 8f       	std	Y+27, r20	; 0x1b
    1c90:	5c 8f       	std	Y+28, r21	; 0x1c
    1c92:	bb c0       	rjmp	.+374    	; 0x1e0a <recvfrom+0x5d2>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
    1c94:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c96:	88 2f       	mov	r24, r24
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	fc 01       	movw	r30, r24
    1c9c:	e4 57       	subi	r30, 0x74	; 116
    1c9e:	fe 4f       	sbci	r31, 0xFE	; 254
    1ca0:	80 e8       	ldi	r24, 0x80	; 128
    1ca2:	80 83       	st	Z, r24
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
    1ca4:	8c 85       	ldd	r24, Y+12	; 0x0c
    1ca6:	88 2f       	mov	r24, r24
    1ca8:	90 e0       	ldi	r25, 0x00	; 0
    1caa:	88 0f       	add	r24, r24
    1cac:	99 1f       	adc	r25, r25
    1cae:	fc 01       	movw	r30, r24
    1cb0:	e8 56       	subi	r30, 0x68	; 104
    1cb2:	fe 4f       	sbci	r31, 0xFE	; 254
    1cb4:	20 81       	ld	r18, Z
    1cb6:	31 81       	ldd	r19, Z+1	; 0x01
    1cb8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cba:	98 89       	ldd	r25, Y+16	; 0x10
    1cbc:	82 17       	cp	r24, r18
    1cbe:	93 07       	cpc	r25, r19
    1cc0:	28 f4       	brcc	.+10     	; 0x1ccc <recvfrom+0x494>
    1cc2:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cc4:	98 89       	ldd	r25, Y+16	; 0x10
    1cc6:	9a 83       	std	Y+2, r25	; 0x02
    1cc8:	89 83       	std	Y+1, r24	; 0x01
    1cca:	0c c0       	rjmp	.+24     	; 0x1ce4 <recvfrom+0x4ac>
			else pack_len = sock_remained_size[sn];
    1ccc:	8c 85       	ldd	r24, Y+12	; 0x0c
    1cce:	88 2f       	mov	r24, r24
    1cd0:	90 e0       	ldi	r25, 0x00	; 0
    1cd2:	88 0f       	add	r24, r24
    1cd4:	99 1f       	adc	r25, r25
    1cd6:	fc 01       	movw	r30, r24
    1cd8:	e8 56       	subi	r30, 0x68	; 104
    1cda:	fe 4f       	sbci	r31, 0xFE	; 254
    1cdc:	80 81       	ld	r24, Z
    1cde:	91 81       	ldd	r25, Z+1	; 0x01
    1ce0:	9a 83       	std	Y+2, r25	; 0x02
    1ce2:	89 83       	std	Y+1, r24	; 0x01
			wiz_recv_data(sn,buf,pack_len);
    1ce4:	2d 85       	ldd	r18, Y+13	; 0x0d
    1ce6:	3e 85       	ldd	r19, Y+14	; 0x0e
    1ce8:	49 81       	ldd	r20, Y+1	; 0x01
    1cea:	5a 81       	ldd	r21, Y+2	; 0x02
    1cec:	8c 85       	ldd	r24, Y+12	; 0x0c
    1cee:	b9 01       	movw	r22, r18
    1cf0:	0e 94 72 19 	call	0x32e4	; 0x32e4 <wiz_recv_data>
    1cf4:	12 c0       	rjmp	.+36     	; 0x1d1a <recvfrom+0x4e2>
			else pack_len = sock_remained_size[sn];
   		wiz_recv_data(sn, buf, pack_len); // data copy.
			break;
   #endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
    1cf6:	29 81       	ldd	r18, Y+1	; 0x01
    1cf8:	3a 81       	ldd	r19, Y+2	; 0x02
    1cfa:	8c 85       	ldd	r24, Y+12	; 0x0c
    1cfc:	b9 01       	movw	r22, r18
    1cfe:	0e 94 45 1a 	call	0x348a	; 0x348a <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
    1d02:	8c 85       	ldd	r24, Y+12	; 0x0c
    1d04:	88 2f       	mov	r24, r24
    1d06:	90 e0       	ldi	r25, 0x00	; 0
    1d08:	88 0f       	add	r24, r24
    1d0a:	99 1f       	adc	r25, r25
    1d0c:	fc 01       	movw	r30, r24
    1d0e:	e8 56       	subi	r30, 0x68	; 104
    1d10:	fe 4f       	sbci	r31, 0xFE	; 254
    1d12:	89 81       	ldd	r24, Y+1	; 0x01
    1d14:	9a 81       	ldd	r25, Y+2	; 0x02
    1d16:	91 83       	std	Z+1, r25	; 0x01
    1d18:	80 83       	st	Z, r24
         break;
   }
	setSn_CR(sn,Sn_CR_RECV);
    1d1a:	8c 85       	ldd	r24, Y+12	; 0x0c
    1d1c:	88 2f       	mov	r24, r24
    1d1e:	90 e0       	ldi	r25, 0x00	; 0
    1d20:	88 0f       	add	r24, r24
    1d22:	99 1f       	adc	r25, r25
    1d24:	88 0f       	add	r24, r24
    1d26:	99 1f       	adc	r25, r25
    1d28:	01 96       	adiw	r24, 0x01	; 1
    1d2a:	88 0f       	add	r24, r24
    1d2c:	99 1f       	adc	r25, r25
    1d2e:	88 0f       	add	r24, r24
    1d30:	99 1f       	adc	r25, r25
    1d32:	88 0f       	add	r24, r24
    1d34:	99 1f       	adc	r25, r25
    1d36:	80 50       	subi	r24, 0x00	; 0
    1d38:	9f 4f       	sbci	r25, 0xFF	; 255
    1d3a:	aa 27       	eor	r26, r26
    1d3c:	97 fd       	sbrc	r25, 7
    1d3e:	a0 95       	com	r26
    1d40:	ba 2f       	mov	r27, r26
    1d42:	bc 01       	movw	r22, r24
    1d44:	cd 01       	movw	r24, r26
    1d46:	40 e4       	ldi	r20, 0x40	; 64
    1d48:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
    1d4c:	8c 85       	ldd	r24, Y+12	; 0x0c
    1d4e:	88 2f       	mov	r24, r24
    1d50:	90 e0       	ldi	r25, 0x00	; 0
    1d52:	88 0f       	add	r24, r24
    1d54:	99 1f       	adc	r25, r25
    1d56:	88 0f       	add	r24, r24
    1d58:	99 1f       	adc	r25, r25
    1d5a:	01 96       	adiw	r24, 0x01	; 1
    1d5c:	88 0f       	add	r24, r24
    1d5e:	99 1f       	adc	r25, r25
    1d60:	88 0f       	add	r24, r24
    1d62:	99 1f       	adc	r25, r25
    1d64:	88 0f       	add	r24, r24
    1d66:	99 1f       	adc	r25, r25
    1d68:	80 50       	subi	r24, 0x00	; 0
    1d6a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d6c:	aa 27       	eor	r26, r26
    1d6e:	97 fd       	sbrc	r25, 7
    1d70:	a0 95       	com	r26
    1d72:	ba 2f       	mov	r27, r26
    1d74:	bc 01       	movw	r22, r24
    1d76:	cd 01       	movw	r24, r26
    1d78:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1d7c:	88 23       	and	r24, r24
    1d7e:	31 f7       	brne	.-52     	; 0x1d4c <recvfrom+0x514>
	sock_remained_size[sn] -= pack_len;
    1d80:	8c 85       	ldd	r24, Y+12	; 0x0c
    1d82:	48 2f       	mov	r20, r24
    1d84:	50 e0       	ldi	r21, 0x00	; 0
    1d86:	8c 85       	ldd	r24, Y+12	; 0x0c
    1d88:	88 2f       	mov	r24, r24
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	88 0f       	add	r24, r24
    1d8e:	99 1f       	adc	r25, r25
    1d90:	fc 01       	movw	r30, r24
    1d92:	e8 56       	subi	r30, 0x68	; 104
    1d94:	fe 4f       	sbci	r31, 0xFE	; 254
    1d96:	20 81       	ld	r18, Z
    1d98:	31 81       	ldd	r19, Z+1	; 0x01
    1d9a:	89 81       	ldd	r24, Y+1	; 0x01
    1d9c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d9e:	28 1b       	sub	r18, r24
    1da0:	39 0b       	sbc	r19, r25
    1da2:	ca 01       	movw	r24, r20
    1da4:	88 0f       	add	r24, r24
    1da6:	99 1f       	adc	r25, r25
    1da8:	fc 01       	movw	r30, r24
    1daa:	e8 56       	subi	r30, 0x68	; 104
    1dac:	fe 4f       	sbci	r31, 0xFE	; 254
    1dae:	31 83       	std	Z+1, r19	; 0x01
    1db0:	20 83       	st	Z, r18
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
    1db2:	8c 85       	ldd	r24, Y+12	; 0x0c
    1db4:	88 2f       	mov	r24, r24
    1db6:	90 e0       	ldi	r25, 0x00	; 0
    1db8:	88 0f       	add	r24, r24
    1dba:	99 1f       	adc	r25, r25
    1dbc:	fc 01       	movw	r30, r24
    1dbe:	e8 56       	subi	r30, 0x68	; 104
    1dc0:	fe 4f       	sbci	r31, 0xFE	; 254
    1dc2:	80 81       	ld	r24, Z
    1dc4:	91 81       	ldd	r25, Z+1	; 0x01
    1dc6:	00 97       	sbiw	r24, 0x00	; 0
    1dc8:	81 f0       	breq	.+32     	; 0x1dea <recvfrom+0x5b2>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
    1dca:	8c 85       	ldd	r24, Y+12	; 0x0c
    1dcc:	28 2f       	mov	r18, r24
    1dce:	30 e0       	ldi	r19, 0x00	; 0
    1dd0:	8c 85       	ldd	r24, Y+12	; 0x0c
    1dd2:	88 2f       	mov	r24, r24
    1dd4:	90 e0       	ldi	r25, 0x00	; 0
    1dd6:	fc 01       	movw	r30, r24
    1dd8:	e4 57       	subi	r30, 0x74	; 116
    1dda:	fe 4f       	sbci	r31, 0xFE	; 254
    1ddc:	80 81       	ld	r24, Z
    1dde:	81 60       	ori	r24, 0x01	; 1
    1de0:	f9 01       	movw	r30, r18
    1de2:	e4 57       	subi	r30, 0x74	; 116
    1de4:	fe 4f       	sbci	r31, 0xFE	; 254
    1de6:	80 83       	st	Z, r24
    1de8:	07 c0       	rjmp	.+14     	; 0x1df8 <recvfrom+0x5c0>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
    1dea:	8c 85       	ldd	r24, Y+12	; 0x0c
    1dec:	88 2f       	mov	r24, r24
    1dee:	90 e0       	ldi	r25, 0x00	; 0
    1df0:	fc 01       	movw	r30, r24
    1df2:	e4 57       	subi	r30, 0x74	; 116
    1df4:	fe 4f       	sbci	r31, 0xFE	; 254
    1df6:	10 82       	st	Z, r1
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
    1df8:	89 81       	ldd	r24, Y+1	; 0x01
    1dfa:	9a 81       	ldd	r25, Y+2	; 0x02
    1dfc:	9c 01       	movw	r18, r24
    1dfe:	40 e0       	ldi	r20, 0x00	; 0
    1e00:	50 e0       	ldi	r21, 0x00	; 0
    1e02:	29 8f       	std	Y+25, r18	; 0x19
    1e04:	3a 8f       	std	Y+26, r19	; 0x1a
    1e06:	4b 8f       	std	Y+27, r20	; 0x1b
    1e08:	5c 8f       	std	Y+28, r21	; 0x1c
    1e0a:	89 8d       	ldd	r24, Y+25	; 0x19
    1e0c:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1e0e:	ab 8d       	ldd	r26, Y+27	; 0x1b
    1e10:	bc 8d       	ldd	r27, Y+28	; 0x1c
}
    1e12:	bc 01       	movw	r22, r24
    1e14:	cd 01       	movw	r24, r26
    1e16:	6c 96       	adiw	r28, 0x1c	; 28
    1e18:	0f b6       	in	r0, 0x3f	; 63
    1e1a:	f8 94       	cli
    1e1c:	de bf       	out	0x3e, r29	; 62
    1e1e:	0f be       	out	0x3f, r0	; 63
    1e20:	cd bf       	out	0x3d, r28	; 61
    1e22:	cf 91       	pop	r28
    1e24:	df 91       	pop	r29
    1e26:	1f 91       	pop	r17
    1e28:	0f 91       	pop	r16
    1e2a:	08 95       	ret

00001e2c <ctlsocket>:


int8_t  ctlsocket(uint8_t sn, ctlsock_type cstype, void* arg)
{
    1e2c:	0f 93       	push	r16
    1e2e:	1f 93       	push	r17
    1e30:	df 93       	push	r29
    1e32:	cf 93       	push	r28
    1e34:	cd b7       	in	r28, 0x3d	; 61
    1e36:	de b7       	in	r29, 0x3e	; 62
    1e38:	28 97       	sbiw	r28, 0x08	; 8
    1e3a:	0f b6       	in	r0, 0x3f	; 63
    1e3c:	f8 94       	cli
    1e3e:	de bf       	out	0x3e, r29	; 62
    1e40:	0f be       	out	0x3f, r0	; 63
    1e42:	cd bf       	out	0x3d, r28	; 61
    1e44:	8a 83       	std	Y+2, r24	; 0x02
    1e46:	6b 83       	std	Y+3, r22	; 0x03
    1e48:	5d 83       	std	Y+5, r21	; 0x05
    1e4a:	4c 83       	std	Y+4, r20	; 0x04
   uint8_t tmp = 0;
    1e4c:	19 82       	std	Y+1, r1	; 0x01
   CHECK_SOCKNUM();
    1e4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e50:	89 30       	cpi	r24, 0x09	; 9
    1e52:	18 f0       	brcs	.+6      	; 0x1e5a <ctlsocket+0x2e>
    1e54:	2f ef       	ldi	r18, 0xFF	; 255
    1e56:	28 87       	std	Y+8, r18	; 0x08
    1e58:	5d c1       	rjmp	.+698    	; 0x2114 <ctlsocket+0x2e8>
   switch(cstype)
    1e5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e5c:	48 2f       	mov	r20, r24
    1e5e:	50 e0       	ldi	r21, 0x00	; 0
    1e60:	5f 83       	std	Y+7, r21	; 0x07
    1e62:	4e 83       	std	Y+6, r20	; 0x06
    1e64:	8e 81       	ldd	r24, Y+6	; 0x06
    1e66:	9f 81       	ldd	r25, Y+7	; 0x07
    1e68:	83 30       	cpi	r24, 0x03	; 3
    1e6a:	91 05       	cpc	r25, r1
    1e6c:	09 f4       	brne	.+2      	; 0x1e70 <ctlsocket+0x44>
    1e6e:	a1 c0       	rjmp	.+322    	; 0x1fb2 <ctlsocket+0x186>
    1e70:	ee 81       	ldd	r30, Y+6	; 0x06
    1e72:	ff 81       	ldd	r31, Y+7	; 0x07
    1e74:	e4 30       	cpi	r30, 0x04	; 4
    1e76:	f1 05       	cpc	r31, r1
    1e78:	8c f4       	brge	.+34     	; 0x1e9c <ctlsocket+0x70>
    1e7a:	2e 81       	ldd	r18, Y+6	; 0x06
    1e7c:	3f 81       	ldd	r19, Y+7	; 0x07
    1e7e:	21 30       	cpi	r18, 0x01	; 1
    1e80:	31 05       	cpc	r19, r1
    1e82:	09 f4       	brne	.+2      	; 0x1e86 <ctlsocket+0x5a>
    1e84:	5f c0       	rjmp	.+190    	; 0x1f44 <ctlsocket+0x118>
    1e86:	4e 81       	ldd	r20, Y+6	; 0x06
    1e88:	5f 81       	ldd	r21, Y+7	; 0x07
    1e8a:	42 30       	cpi	r20, 0x02	; 2
    1e8c:	51 05       	cpc	r21, r1
    1e8e:	0c f0       	brlt	.+2      	; 0x1e92 <ctlsocket+0x66>
    1e90:	6c c0       	rjmp	.+216    	; 0x1f6a <ctlsocket+0x13e>
    1e92:	8e 81       	ldd	r24, Y+6	; 0x06
    1e94:	9f 81       	ldd	r25, Y+7	; 0x07
    1e96:	00 97       	sbiw	r24, 0x00	; 0
    1e98:	d1 f0       	breq	.+52     	; 0x1ece <ctlsocket+0xa2>
    1e9a:	37 c1       	rjmp	.+622    	; 0x210a <ctlsocket+0x2de>
    1e9c:	ee 81       	ldd	r30, Y+6	; 0x06
    1e9e:	ff 81       	ldd	r31, Y+7	; 0x07
    1ea0:	e5 30       	cpi	r30, 0x05	; 5
    1ea2:	f1 05       	cpc	r31, r1
    1ea4:	09 f4       	brne	.+2      	; 0x1ea8 <ctlsocket+0x7c>
    1ea6:	cf c0       	rjmp	.+414    	; 0x2046 <ctlsocket+0x21a>
    1ea8:	2e 81       	ldd	r18, Y+6	; 0x06
    1eaa:	3f 81       	ldd	r19, Y+7	; 0x07
    1eac:	25 30       	cpi	r18, 0x05	; 5
    1eae:	31 05       	cpc	r19, r1
    1eb0:	0c f4       	brge	.+2      	; 0x1eb4 <ctlsocket+0x88>
    1eb2:	a3 c0       	rjmp	.+326    	; 0x1ffa <ctlsocket+0x1ce>
    1eb4:	4e 81       	ldd	r20, Y+6	; 0x06
    1eb6:	5f 81       	ldd	r21, Y+7	; 0x07
    1eb8:	46 30       	cpi	r20, 0x06	; 6
    1eba:	51 05       	cpc	r21, r1
    1ebc:	09 f4       	brne	.+2      	; 0x1ec0 <ctlsocket+0x94>
    1ebe:	e1 c0       	rjmp	.+450    	; 0x2082 <ctlsocket+0x256>
    1ec0:	8e 81       	ldd	r24, Y+6	; 0x06
    1ec2:	9f 81       	ldd	r25, Y+7	; 0x07
    1ec4:	87 30       	cpi	r24, 0x07	; 7
    1ec6:	91 05       	cpc	r25, r1
    1ec8:	09 f4       	brne	.+2      	; 0x1ecc <ctlsocket+0xa0>
    1eca:	01 c1       	rjmp	.+514    	; 0x20ce <ctlsocket+0x2a2>
    1ecc:	1e c1       	rjmp	.+572    	; 0x210a <ctlsocket+0x2de>
   {
      case CS_SET_IOMODE:
         tmp = *((uint8_t*)arg);
    1ece:	ec 81       	ldd	r30, Y+4	; 0x04
    1ed0:	fd 81       	ldd	r31, Y+5	; 0x05
    1ed2:	80 81       	ld	r24, Z
    1ed4:	89 83       	std	Y+1, r24	; 0x01
         if(tmp == SOCK_IO_NONBLOCK)  sock_io_mode |= (1<<sn);
    1ed6:	89 81       	ldd	r24, Y+1	; 0x01
    1ed8:	81 30       	cpi	r24, 0x01	; 1
    1eda:	b1 f4       	brne	.+44     	; 0x1f08 <ctlsocket+0xdc>
    1edc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ede:	28 2f       	mov	r18, r24
    1ee0:	30 e0       	ldi	r19, 0x00	; 0
    1ee2:	81 e0       	ldi	r24, 0x01	; 1
    1ee4:	90 e0       	ldi	r25, 0x00	; 0
    1ee6:	02 c0       	rjmp	.+4      	; 0x1eec <ctlsocket+0xc0>
    1ee8:	88 0f       	add	r24, r24
    1eea:	99 1f       	adc	r25, r25
    1eec:	2a 95       	dec	r18
    1eee:	e2 f7       	brpl	.-8      	; 0x1ee8 <ctlsocket+0xbc>
    1ef0:	9c 01       	movw	r18, r24
    1ef2:	80 91 94 01 	lds	r24, 0x0194
    1ef6:	90 91 95 01 	lds	r25, 0x0195
    1efa:	82 2b       	or	r24, r18
    1efc:	93 2b       	or	r25, r19
    1efe:	90 93 95 01 	sts	0x0195, r25
    1f02:	80 93 94 01 	sts	0x0194, r24
    1f06:	04 c1       	rjmp	.+520    	; 0x2110 <ctlsocket+0x2e4>
         else if(tmp == SOCK_IO_BLOCK) sock_io_mode &= ~(1<<sn);
    1f08:	89 81       	ldd	r24, Y+1	; 0x01
    1f0a:	88 23       	and	r24, r24
    1f0c:	c1 f4       	brne	.+48     	; 0x1f3e <ctlsocket+0x112>
    1f0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f10:	28 2f       	mov	r18, r24
    1f12:	30 e0       	ldi	r19, 0x00	; 0
    1f14:	81 e0       	ldi	r24, 0x01	; 1
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	02 c0       	rjmp	.+4      	; 0x1f1e <ctlsocket+0xf2>
    1f1a:	88 0f       	add	r24, r24
    1f1c:	99 1f       	adc	r25, r25
    1f1e:	2a 95       	dec	r18
    1f20:	e2 f7       	brpl	.-8      	; 0x1f1a <ctlsocket+0xee>
    1f22:	80 95       	com	r24
    1f24:	90 95       	com	r25
    1f26:	9c 01       	movw	r18, r24
    1f28:	80 91 94 01 	lds	r24, 0x0194
    1f2c:	90 91 95 01 	lds	r25, 0x0195
    1f30:	82 23       	and	r24, r18
    1f32:	93 23       	and	r25, r19
    1f34:	90 93 95 01 	sts	0x0195, r25
    1f38:	80 93 94 01 	sts	0x0194, r24
    1f3c:	e9 c0       	rjmp	.+466    	; 0x2110 <ctlsocket+0x2e4>
         else return SOCKERR_ARG;
    1f3e:	96 ef       	ldi	r25, 0xF6	; 246
    1f40:	98 87       	std	Y+8, r25	; 0x08
    1f42:	e8 c0       	rjmp	.+464    	; 0x2114 <ctlsocket+0x2e8>
         break;
      case CS_GET_IOMODE:   
         //M20140501 : implict type casting -> explict type casting
         //*((uint8_t*)arg) = (sock_io_mode >> sn) & 0x0001;
         *((uint8_t*)arg) = (uint8_t)((sock_io_mode >> sn) & 0x0001);
    1f44:	ec 81       	ldd	r30, Y+4	; 0x04
    1f46:	fd 81       	ldd	r31, Y+5	; 0x05
    1f48:	20 91 94 01 	lds	r18, 0x0194
    1f4c:	30 91 95 01 	lds	r19, 0x0195
    1f50:	8a 81       	ldd	r24, Y+2	; 0x02
    1f52:	88 2f       	mov	r24, r24
    1f54:	90 e0       	ldi	r25, 0x00	; 0
    1f56:	a9 01       	movw	r20, r18
    1f58:	02 c0       	rjmp	.+4      	; 0x1f5e <ctlsocket+0x132>
    1f5a:	56 95       	lsr	r21
    1f5c:	47 95       	ror	r20
    1f5e:	8a 95       	dec	r24
    1f60:	e2 f7       	brpl	.-8      	; 0x1f5a <ctlsocket+0x12e>
    1f62:	ca 01       	movw	r24, r20
    1f64:	81 70       	andi	r24, 0x01	; 1
    1f66:	80 83       	st	Z, r24
    1f68:	d3 c0       	rjmp	.+422    	; 0x2110 <ctlsocket+0x2e4>
         //
         break;
      case CS_GET_MAXTXBUF:
         *((uint16_t*)arg) = getSn_TxMAX(sn);
    1f6a:	0c 81       	ldd	r16, Y+4	; 0x04
    1f6c:	1d 81       	ldd	r17, Y+5	; 0x05
    1f6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f70:	88 2f       	mov	r24, r24
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	88 0f       	add	r24, r24
    1f76:	99 1f       	adc	r25, r25
    1f78:	88 0f       	add	r24, r24
    1f7a:	99 1f       	adc	r25, r25
    1f7c:	01 96       	adiw	r24, 0x01	; 1
    1f7e:	88 0f       	add	r24, r24
    1f80:	99 1f       	adc	r25, r25
    1f82:	88 0f       	add	r24, r24
    1f84:	99 1f       	adc	r25, r25
    1f86:	88 0f       	add	r24, r24
    1f88:	99 1f       	adc	r25, r25
    1f8a:	80 50       	subi	r24, 0x00	; 0
    1f8c:	91 4e       	sbci	r25, 0xE1	; 225
    1f8e:	aa 27       	eor	r26, r26
    1f90:	97 fd       	sbrc	r25, 7
    1f92:	a0 95       	com	r26
    1f94:	ba 2f       	mov	r27, r26
    1f96:	bc 01       	movw	r22, r24
    1f98:	cd 01       	movw	r24, r26
    1f9a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1f9e:	88 2f       	mov	r24, r24
    1fa0:	90 e0       	ldi	r25, 0x00	; 0
    1fa2:	98 2f       	mov	r25, r24
    1fa4:	88 27       	eor	r24, r24
    1fa6:	99 0f       	add	r25, r25
    1fa8:	99 0f       	add	r25, r25
    1faa:	f8 01       	movw	r30, r16
    1fac:	91 83       	std	Z+1, r25	; 0x01
    1fae:	80 83       	st	Z, r24
    1fb0:	af c0       	rjmp	.+350    	; 0x2110 <ctlsocket+0x2e4>
         break;
      case CS_GET_MAXRXBUF:    
         *((uint16_t*)arg) = getSn_RxMAX(sn);
    1fb2:	0c 81       	ldd	r16, Y+4	; 0x04
    1fb4:	1d 81       	ldd	r17, Y+5	; 0x05
    1fb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb8:	88 2f       	mov	r24, r24
    1fba:	90 e0       	ldi	r25, 0x00	; 0
    1fbc:	88 0f       	add	r24, r24
    1fbe:	99 1f       	adc	r25, r25
    1fc0:	88 0f       	add	r24, r24
    1fc2:	99 1f       	adc	r25, r25
    1fc4:	01 96       	adiw	r24, 0x01	; 1
    1fc6:	88 0f       	add	r24, r24
    1fc8:	99 1f       	adc	r25, r25
    1fca:	88 0f       	add	r24, r24
    1fcc:	99 1f       	adc	r25, r25
    1fce:	88 0f       	add	r24, r24
    1fd0:	99 1f       	adc	r25, r25
    1fd2:	80 50       	subi	r24, 0x00	; 0
    1fd4:	92 4e       	sbci	r25, 0xE2	; 226
    1fd6:	aa 27       	eor	r26, r26
    1fd8:	97 fd       	sbrc	r25, 7
    1fda:	a0 95       	com	r26
    1fdc:	ba 2f       	mov	r27, r26
    1fde:	bc 01       	movw	r22, r24
    1fe0:	cd 01       	movw	r24, r26
    1fe2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    1fe6:	88 2f       	mov	r24, r24
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	98 2f       	mov	r25, r24
    1fec:	88 27       	eor	r24, r24
    1fee:	99 0f       	add	r25, r25
    1ff0:	99 0f       	add	r25, r25
    1ff2:	f8 01       	movw	r30, r16
    1ff4:	91 83       	std	Z+1, r25	; 0x01
    1ff6:	80 83       	st	Z, r24
    1ff8:	8b c0       	rjmp	.+278    	; 0x2110 <ctlsocket+0x2e4>
         break;
      case CS_CLR_INTERRUPT:
         if( (*(uint8_t*)arg) > SIK_ALL) return SOCKERR_ARG;
    1ffa:	ec 81       	ldd	r30, Y+4	; 0x04
    1ffc:	fd 81       	ldd	r31, Y+5	; 0x05
    1ffe:	80 81       	ld	r24, Z
    2000:	80 32       	cpi	r24, 0x20	; 32
    2002:	18 f0       	brcs	.+6      	; 0x200a <ctlsocket+0x1de>
    2004:	f6 ef       	ldi	r31, 0xF6	; 246
    2006:	f8 87       	std	Y+8, r31	; 0x08
    2008:	85 c0       	rjmp	.+266    	; 0x2114 <ctlsocket+0x2e8>
         setSn_IR(sn,*(uint8_t*)arg);
    200a:	8a 81       	ldd	r24, Y+2	; 0x02
    200c:	88 2f       	mov	r24, r24
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	88 0f       	add	r24, r24
    2012:	99 1f       	adc	r25, r25
    2014:	88 0f       	add	r24, r24
    2016:	99 1f       	adc	r25, r25
    2018:	01 96       	adiw	r24, 0x01	; 1
    201a:	88 0f       	add	r24, r24
    201c:	99 1f       	adc	r25, r25
    201e:	88 0f       	add	r24, r24
    2020:	99 1f       	adc	r25, r25
    2022:	88 0f       	add	r24, r24
    2024:	99 1f       	adc	r25, r25
    2026:	80 50       	subi	r24, 0x00	; 0
    2028:	9e 4f       	sbci	r25, 0xFE	; 254
    202a:	aa 27       	eor	r26, r26
    202c:	97 fd       	sbrc	r25, 7
    202e:	a0 95       	com	r26
    2030:	ba 2f       	mov	r27, r26
    2032:	ec 81       	ldd	r30, Y+4	; 0x04
    2034:	fd 81       	ldd	r31, Y+5	; 0x05
    2036:	20 81       	ld	r18, Z
    2038:	2f 71       	andi	r18, 0x1F	; 31
    203a:	bc 01       	movw	r22, r24
    203c:	cd 01       	movw	r24, r26
    203e:	42 2f       	mov	r20, r18
    2040:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    2044:	65 c0       	rjmp	.+202    	; 0x2110 <ctlsocket+0x2e4>
         break;
      case CS_GET_INTERRUPT:
         *((uint8_t*)arg) = getSn_IR(sn);
    2046:	0c 81       	ldd	r16, Y+4	; 0x04
    2048:	1d 81       	ldd	r17, Y+5	; 0x05
    204a:	8a 81       	ldd	r24, Y+2	; 0x02
    204c:	88 2f       	mov	r24, r24
    204e:	90 e0       	ldi	r25, 0x00	; 0
    2050:	88 0f       	add	r24, r24
    2052:	99 1f       	adc	r25, r25
    2054:	88 0f       	add	r24, r24
    2056:	99 1f       	adc	r25, r25
    2058:	01 96       	adiw	r24, 0x01	; 1
    205a:	88 0f       	add	r24, r24
    205c:	99 1f       	adc	r25, r25
    205e:	88 0f       	add	r24, r24
    2060:	99 1f       	adc	r25, r25
    2062:	88 0f       	add	r24, r24
    2064:	99 1f       	adc	r25, r25
    2066:	80 50       	subi	r24, 0x00	; 0
    2068:	9e 4f       	sbci	r25, 0xFE	; 254
    206a:	aa 27       	eor	r26, r26
    206c:	97 fd       	sbrc	r25, 7
    206e:	a0 95       	com	r26
    2070:	ba 2f       	mov	r27, r26
    2072:	bc 01       	movw	r22, r24
    2074:	cd 01       	movw	r24, r26
    2076:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    207a:	8f 71       	andi	r24, 0x1F	; 31
    207c:	f8 01       	movw	r30, r16
    207e:	80 83       	st	Z, r24
    2080:	47 c0       	rjmp	.+142    	; 0x2110 <ctlsocket+0x2e4>
         break;
   #if _WIZCHIP_ != 5100
      case CS_SET_INTMASK:  
         if( (*(uint8_t*)arg) > SIK_ALL) return SOCKERR_ARG;
    2082:	ec 81       	ldd	r30, Y+4	; 0x04
    2084:	fd 81       	ldd	r31, Y+5	; 0x05
    2086:	80 81       	ld	r24, Z
    2088:	80 32       	cpi	r24, 0x20	; 32
    208a:	18 f0       	brcs	.+6      	; 0x2092 <ctlsocket+0x266>
    208c:	f6 ef       	ldi	r31, 0xF6	; 246
    208e:	f8 87       	std	Y+8, r31	; 0x08
    2090:	41 c0       	rjmp	.+130    	; 0x2114 <ctlsocket+0x2e8>
         setSn_IMR(sn,*(uint8_t*)arg);
    2092:	8a 81       	ldd	r24, Y+2	; 0x02
    2094:	88 2f       	mov	r24, r24
    2096:	90 e0       	ldi	r25, 0x00	; 0
    2098:	88 0f       	add	r24, r24
    209a:	99 1f       	adc	r25, r25
    209c:	88 0f       	add	r24, r24
    209e:	99 1f       	adc	r25, r25
    20a0:	01 96       	adiw	r24, 0x01	; 1
    20a2:	88 0f       	add	r24, r24
    20a4:	99 1f       	adc	r25, r25
    20a6:	88 0f       	add	r24, r24
    20a8:	99 1f       	adc	r25, r25
    20aa:	88 0f       	add	r24, r24
    20ac:	99 1f       	adc	r25, r25
    20ae:	80 50       	subi	r24, 0x00	; 0
    20b0:	94 4d       	sbci	r25, 0xD4	; 212
    20b2:	aa 27       	eor	r26, r26
    20b4:	97 fd       	sbrc	r25, 7
    20b6:	a0 95       	com	r26
    20b8:	ba 2f       	mov	r27, r26
    20ba:	ec 81       	ldd	r30, Y+4	; 0x04
    20bc:	fd 81       	ldd	r31, Y+5	; 0x05
    20be:	20 81       	ld	r18, Z
    20c0:	2f 71       	andi	r18, 0x1F	; 31
    20c2:	bc 01       	movw	r22, r24
    20c4:	cd 01       	movw	r24, r26
    20c6:	42 2f       	mov	r20, r18
    20c8:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    20cc:	21 c0       	rjmp	.+66     	; 0x2110 <ctlsocket+0x2e4>
         break;
      case CS_GET_INTMASK:   
         *((uint8_t*)arg) = getSn_IMR(sn);
    20ce:	0c 81       	ldd	r16, Y+4	; 0x04
    20d0:	1d 81       	ldd	r17, Y+5	; 0x05
    20d2:	8a 81       	ldd	r24, Y+2	; 0x02
    20d4:	88 2f       	mov	r24, r24
    20d6:	90 e0       	ldi	r25, 0x00	; 0
    20d8:	88 0f       	add	r24, r24
    20da:	99 1f       	adc	r25, r25
    20dc:	88 0f       	add	r24, r24
    20de:	99 1f       	adc	r25, r25
    20e0:	01 96       	adiw	r24, 0x01	; 1
    20e2:	88 0f       	add	r24, r24
    20e4:	99 1f       	adc	r25, r25
    20e6:	88 0f       	add	r24, r24
    20e8:	99 1f       	adc	r25, r25
    20ea:	88 0f       	add	r24, r24
    20ec:	99 1f       	adc	r25, r25
    20ee:	80 50       	subi	r24, 0x00	; 0
    20f0:	94 4d       	sbci	r25, 0xD4	; 212
    20f2:	aa 27       	eor	r26, r26
    20f4:	97 fd       	sbrc	r25, 7
    20f6:	a0 95       	com	r26
    20f8:	ba 2f       	mov	r27, r26
    20fa:	bc 01       	movw	r22, r24
    20fc:	cd 01       	movw	r24, r26
    20fe:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2102:	8f 71       	andi	r24, 0x1F	; 31
    2104:	f8 01       	movw	r30, r16
    2106:	80 83       	st	Z, r24
    2108:	03 c0       	rjmp	.+6      	; 0x2110 <ctlsocket+0x2e4>
         break;
   #endif
      default:
         return SOCKERR_ARG;
    210a:	f6 ef       	ldi	r31, 0xF6	; 246
    210c:	f8 87       	std	Y+8, r31	; 0x08
    210e:	02 c0       	rjmp	.+4      	; 0x2114 <ctlsocket+0x2e8>
   }
   return SOCK_OK;
    2110:	21 e0       	ldi	r18, 0x01	; 1
    2112:	28 87       	std	Y+8, r18	; 0x08
    2114:	88 85       	ldd	r24, Y+8	; 0x08
}
    2116:	28 96       	adiw	r28, 0x08	; 8
    2118:	0f b6       	in	r0, 0x3f	; 63
    211a:	f8 94       	cli
    211c:	de bf       	out	0x3e, r29	; 62
    211e:	0f be       	out	0x3f, r0	; 63
    2120:	cd bf       	out	0x3d, r28	; 61
    2122:	cf 91       	pop	r28
    2124:	df 91       	pop	r29
    2126:	1f 91       	pop	r17
    2128:	0f 91       	pop	r16
    212a:	08 95       	ret

0000212c <setsockopt>:

int8_t  setsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
    212c:	df 93       	push	r29
    212e:	cf 93       	push	r28
    2130:	cd b7       	in	r28, 0x3d	; 61
    2132:	de b7       	in	r29, 0x3e	; 62
    2134:	27 97       	sbiw	r28, 0x07	; 7
    2136:	0f b6       	in	r0, 0x3f	; 63
    2138:	f8 94       	cli
    213a:	de bf       	out	0x3e, r29	; 62
    213c:	0f be       	out	0x3f, r0	; 63
    213e:	cd bf       	out	0x3d, r28	; 61
    2140:	89 83       	std	Y+1, r24	; 0x01
    2142:	6a 83       	std	Y+2, r22	; 0x02
    2144:	5c 83       	std	Y+4, r21	; 0x04
    2146:	4b 83       	std	Y+3, r20	; 0x03
 // M20131220 : Remove warning
 //uint8_t tmp;
   CHECK_SOCKNUM();
    2148:	89 81       	ldd	r24, Y+1	; 0x01
    214a:	89 30       	cpi	r24, 0x09	; 9
    214c:	18 f0       	brcs	.+6      	; 0x2154 <setsockopt+0x28>
    214e:	2f ef       	ldi	r18, 0xFF	; 255
    2150:	2f 83       	std	Y+7, r18	; 0x07
    2152:	fd c1       	rjmp	.+1018   	; 0x254e <setsockopt+0x422>
   switch(sotype)
    2154:	8a 81       	ldd	r24, Y+2	; 0x02
    2156:	28 2f       	mov	r18, r24
    2158:	30 e0       	ldi	r19, 0x00	; 0
    215a:	3e 83       	std	Y+6, r19	; 0x06
    215c:	2d 83       	std	Y+5, r18	; 0x05
    215e:	8d 81       	ldd	r24, Y+5	; 0x05
    2160:	9e 81       	ldd	r25, Y+6	; 0x06
    2162:	84 30       	cpi	r24, 0x04	; 4
    2164:	91 05       	cpc	r25, r1
    2166:	09 f4       	brne	.+2      	; 0x216a <setsockopt+0x3e>
    2168:	a4 c0       	rjmp	.+328    	; 0x22b2 <setsockopt+0x186>
    216a:	2d 81       	ldd	r18, Y+5	; 0x05
    216c:	3e 81       	ldd	r19, Y+6	; 0x06
    216e:	25 30       	cpi	r18, 0x05	; 5
    2170:	31 05       	cpc	r19, r1
    2172:	8c f4       	brge	.+34     	; 0x2196 <setsockopt+0x6a>
    2174:	8d 81       	ldd	r24, Y+5	; 0x05
    2176:	9e 81       	ldd	r25, Y+6	; 0x06
    2178:	82 30       	cpi	r24, 0x02	; 2
    217a:	91 05       	cpc	r25, r1
    217c:	e1 f1       	breq	.+120    	; 0x21f6 <setsockopt+0xca>
    217e:	2d 81       	ldd	r18, Y+5	; 0x05
    2180:	3e 81       	ldd	r19, Y+6	; 0x06
    2182:	23 30       	cpi	r18, 0x03	; 3
    2184:	31 05       	cpc	r19, r1
    2186:	0c f0       	brlt	.+2      	; 0x218a <setsockopt+0x5e>
    2188:	53 c0       	rjmp	.+166    	; 0x2230 <setsockopt+0x104>
    218a:	8d 81       	ldd	r24, Y+5	; 0x05
    218c:	9e 81       	ldd	r25, Y+6	; 0x06
    218e:	81 30       	cpi	r24, 0x01	; 1
    2190:	91 05       	cpc	r25, r1
    2192:	a1 f0       	breq	.+40     	; 0x21bc <setsockopt+0x90>
    2194:	d7 c1       	rjmp	.+942    	; 0x2544 <setsockopt+0x418>
    2196:	2d 81       	ldd	r18, Y+5	; 0x05
    2198:	3e 81       	ldd	r19, Y+6	; 0x06
    219a:	26 30       	cpi	r18, 0x06	; 6
    219c:	31 05       	cpc	r19, r1
    219e:	09 f4       	brne	.+2      	; 0x21a2 <setsockopt+0x76>
    21a0:	e7 c0       	rjmp	.+462    	; 0x2370 <setsockopt+0x244>
    21a2:	8d 81       	ldd	r24, Y+5	; 0x05
    21a4:	9e 81       	ldd	r25, Y+6	; 0x06
    21a6:	86 30       	cpi	r24, 0x06	; 6
    21a8:	91 05       	cpc	r25, r1
    21aa:	0c f4       	brge	.+2      	; 0x21ae <setsockopt+0x82>
    21ac:	a0 c0       	rjmp	.+320    	; 0x22ee <setsockopt+0x1c2>
    21ae:	2d 81       	ldd	r18, Y+5	; 0x05
    21b0:	3e 81       	ldd	r19, Y+6	; 0x06
    21b2:	27 30       	cpi	r18, 0x07	; 7
    21b4:	31 05       	cpc	r19, r1
    21b6:	09 f4       	brne	.+2      	; 0x21ba <setsockopt+0x8e>
    21b8:	88 c1       	rjmp	.+784    	; 0x24ca <setsockopt+0x39e>
    21ba:	c4 c1       	rjmp	.+904    	; 0x2544 <setsockopt+0x418>
   {
      case SO_TTL:
         setSn_TTL(sn,*(uint8_t*)arg);
    21bc:	89 81       	ldd	r24, Y+1	; 0x01
    21be:	88 2f       	mov	r24, r24
    21c0:	90 e0       	ldi	r25, 0x00	; 0
    21c2:	88 0f       	add	r24, r24
    21c4:	99 1f       	adc	r25, r25
    21c6:	88 0f       	add	r24, r24
    21c8:	99 1f       	adc	r25, r25
    21ca:	01 96       	adiw	r24, 0x01	; 1
    21cc:	88 0f       	add	r24, r24
    21ce:	99 1f       	adc	r25, r25
    21d0:	88 0f       	add	r24, r24
    21d2:	99 1f       	adc	r25, r25
    21d4:	88 0f       	add	r24, r24
    21d6:	99 1f       	adc	r25, r25
    21d8:	80 50       	subi	r24, 0x00	; 0
    21da:	9a 4e       	sbci	r25, 0xEA	; 234
    21dc:	aa 27       	eor	r26, r26
    21de:	97 fd       	sbrc	r25, 7
    21e0:	a0 95       	com	r26
    21e2:	ba 2f       	mov	r27, r26
    21e4:	eb 81       	ldd	r30, Y+3	; 0x03
    21e6:	fc 81       	ldd	r31, Y+4	; 0x04
    21e8:	20 81       	ld	r18, Z
    21ea:	bc 01       	movw	r22, r24
    21ec:	cd 01       	movw	r24, r26
    21ee:	42 2f       	mov	r20, r18
    21f0:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    21f4:	aa c1       	rjmp	.+852    	; 0x254a <setsockopt+0x41e>
         break;
      case SO_TOS:
         setSn_TOS(sn,*(uint8_t*)arg);
    21f6:	89 81       	ldd	r24, Y+1	; 0x01
    21f8:	88 2f       	mov	r24, r24
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	88 0f       	add	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	88 0f       	add	r24, r24
    2202:	99 1f       	adc	r25, r25
    2204:	01 96       	adiw	r24, 0x01	; 1
    2206:	88 0f       	add	r24, r24
    2208:	99 1f       	adc	r25, r25
    220a:	88 0f       	add	r24, r24
    220c:	99 1f       	adc	r25, r25
    220e:	88 0f       	add	r24, r24
    2210:	99 1f       	adc	r25, r25
    2212:	80 50       	subi	r24, 0x00	; 0
    2214:	9b 4e       	sbci	r25, 0xEB	; 235
    2216:	aa 27       	eor	r26, r26
    2218:	97 fd       	sbrc	r25, 7
    221a:	a0 95       	com	r26
    221c:	ba 2f       	mov	r27, r26
    221e:	eb 81       	ldd	r30, Y+3	; 0x03
    2220:	fc 81       	ldd	r31, Y+4	; 0x04
    2222:	20 81       	ld	r18, Z
    2224:	bc 01       	movw	r22, r24
    2226:	cd 01       	movw	r24, r26
    2228:	42 2f       	mov	r20, r18
    222a:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    222e:	8d c1       	rjmp	.+794    	; 0x254a <setsockopt+0x41e>
         break;
      case SO_MSS:
         setSn_MSSR(sn,*(uint16_t*)arg);
    2230:	89 81       	ldd	r24, Y+1	; 0x01
    2232:	88 2f       	mov	r24, r24
    2234:	90 e0       	ldi	r25, 0x00	; 0
    2236:	88 0f       	add	r24, r24
    2238:	99 1f       	adc	r25, r25
    223a:	88 0f       	add	r24, r24
    223c:	99 1f       	adc	r25, r25
    223e:	01 96       	adiw	r24, 0x01	; 1
    2240:	88 0f       	add	r24, r24
    2242:	99 1f       	adc	r25, r25
    2244:	88 0f       	add	r24, r24
    2246:	99 1f       	adc	r25, r25
    2248:	88 0f       	add	r24, r24
    224a:	99 1f       	adc	r25, r25
    224c:	80 50       	subi	r24, 0x00	; 0
    224e:	9e 4e       	sbci	r25, 0xEE	; 238
    2250:	9c 01       	movw	r18, r24
    2252:	44 27       	eor	r20, r20
    2254:	37 fd       	sbrc	r19, 7
    2256:	40 95       	com	r20
    2258:	54 2f       	mov	r21, r20
    225a:	eb 81       	ldd	r30, Y+3	; 0x03
    225c:	fc 81       	ldd	r31, Y+4	; 0x04
    225e:	80 81       	ld	r24, Z
    2260:	91 81       	ldd	r25, Z+1	; 0x01
    2262:	89 2f       	mov	r24, r25
    2264:	99 27       	eor	r25, r25
    2266:	e8 2f       	mov	r30, r24
    2268:	ca 01       	movw	r24, r20
    226a:	b9 01       	movw	r22, r18
    226c:	4e 2f       	mov	r20, r30
    226e:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    2272:	89 81       	ldd	r24, Y+1	; 0x01
    2274:	88 2f       	mov	r24, r24
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	88 0f       	add	r24, r24
    227a:	99 1f       	adc	r25, r25
    227c:	88 0f       	add	r24, r24
    227e:	99 1f       	adc	r25, r25
    2280:	01 96       	adiw	r24, 0x01	; 1
    2282:	88 0f       	add	r24, r24
    2284:	99 1f       	adc	r25, r25
    2286:	88 0f       	add	r24, r24
    2288:	99 1f       	adc	r25, r25
    228a:	88 0f       	add	r24, r24
    228c:	99 1f       	adc	r25, r25
    228e:	80 50       	subi	r24, 0x00	; 0
    2290:	9d 4e       	sbci	r25, 0xED	; 237
    2292:	9c 01       	movw	r18, r24
    2294:	44 27       	eor	r20, r20
    2296:	37 fd       	sbrc	r19, 7
    2298:	40 95       	com	r20
    229a:	54 2f       	mov	r21, r20
    229c:	eb 81       	ldd	r30, Y+3	; 0x03
    229e:	fc 81       	ldd	r31, Y+4	; 0x04
    22a0:	80 81       	ld	r24, Z
    22a2:	91 81       	ldd	r25, Z+1	; 0x01
    22a4:	e8 2f       	mov	r30, r24
    22a6:	ca 01       	movw	r24, r20
    22a8:	b9 01       	movw	r22, r18
    22aa:	4e 2f       	mov	r20, r30
    22ac:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    22b0:	4c c1       	rjmp	.+664    	; 0x254a <setsockopt+0x41e>
         break;
      case SO_DESTIP:
         setSn_DIPR(sn, (uint8_t*)arg);
    22b2:	89 81       	ldd	r24, Y+1	; 0x01
    22b4:	88 2f       	mov	r24, r24
    22b6:	90 e0       	ldi	r25, 0x00	; 0
    22b8:	88 0f       	add	r24, r24
    22ba:	99 1f       	adc	r25, r25
    22bc:	88 0f       	add	r24, r24
    22be:	99 1f       	adc	r25, r25
    22c0:	01 96       	adiw	r24, 0x01	; 1
    22c2:	88 0f       	add	r24, r24
    22c4:	99 1f       	adc	r25, r25
    22c6:	88 0f       	add	r24, r24
    22c8:	99 1f       	adc	r25, r25
    22ca:	88 0f       	add	r24, r24
    22cc:	99 1f       	adc	r25, r25
    22ce:	80 50       	subi	r24, 0x00	; 0
    22d0:	94 4f       	sbci	r25, 0xF4	; 244
    22d2:	aa 27       	eor	r26, r26
    22d4:	97 fd       	sbrc	r25, 7
    22d6:	a0 95       	com	r26
    22d8:	ba 2f       	mov	r27, r26
    22da:	2b 81       	ldd	r18, Y+3	; 0x03
    22dc:	3c 81       	ldd	r19, Y+4	; 0x04
    22de:	bc 01       	movw	r22, r24
    22e0:	cd 01       	movw	r24, r26
    22e2:	a9 01       	movw	r20, r18
    22e4:	24 e0       	ldi	r18, 0x04	; 4
    22e6:	30 e0       	ldi	r19, 0x00	; 0
    22e8:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
    22ec:	2e c1       	rjmp	.+604    	; 0x254a <setsockopt+0x41e>
         break;
      case SO_DESTPORT:
         setSn_DPORT(sn, *(uint16_t*)arg);
    22ee:	89 81       	ldd	r24, Y+1	; 0x01
    22f0:	88 2f       	mov	r24, r24
    22f2:	90 e0       	ldi	r25, 0x00	; 0
    22f4:	88 0f       	add	r24, r24
    22f6:	99 1f       	adc	r25, r25
    22f8:	88 0f       	add	r24, r24
    22fa:	99 1f       	adc	r25, r25
    22fc:	01 96       	adiw	r24, 0x01	; 1
    22fe:	88 0f       	add	r24, r24
    2300:	99 1f       	adc	r25, r25
    2302:	88 0f       	add	r24, r24
    2304:	99 1f       	adc	r25, r25
    2306:	88 0f       	add	r24, r24
    2308:	99 1f       	adc	r25, r25
    230a:	80 50       	subi	r24, 0x00	; 0
    230c:	90 4f       	sbci	r25, 0xF0	; 240
    230e:	9c 01       	movw	r18, r24
    2310:	44 27       	eor	r20, r20
    2312:	37 fd       	sbrc	r19, 7
    2314:	40 95       	com	r20
    2316:	54 2f       	mov	r21, r20
    2318:	eb 81       	ldd	r30, Y+3	; 0x03
    231a:	fc 81       	ldd	r31, Y+4	; 0x04
    231c:	80 81       	ld	r24, Z
    231e:	91 81       	ldd	r25, Z+1	; 0x01
    2320:	89 2f       	mov	r24, r25
    2322:	99 27       	eor	r25, r25
    2324:	e8 2f       	mov	r30, r24
    2326:	ca 01       	movw	r24, r20
    2328:	b9 01       	movw	r22, r18
    232a:	4e 2f       	mov	r20, r30
    232c:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    2330:	89 81       	ldd	r24, Y+1	; 0x01
    2332:	88 2f       	mov	r24, r24
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	88 0f       	add	r24, r24
    2338:	99 1f       	adc	r25, r25
    233a:	88 0f       	add	r24, r24
    233c:	99 1f       	adc	r25, r25
    233e:	01 96       	adiw	r24, 0x01	; 1
    2340:	88 0f       	add	r24, r24
    2342:	99 1f       	adc	r25, r25
    2344:	88 0f       	add	r24, r24
    2346:	99 1f       	adc	r25, r25
    2348:	88 0f       	add	r24, r24
    234a:	99 1f       	adc	r25, r25
    234c:	80 50       	subi	r24, 0x00	; 0
    234e:	9f 4e       	sbci	r25, 0xEF	; 239
    2350:	9c 01       	movw	r18, r24
    2352:	44 27       	eor	r20, r20
    2354:	37 fd       	sbrc	r19, 7
    2356:	40 95       	com	r20
    2358:	54 2f       	mov	r21, r20
    235a:	eb 81       	ldd	r30, Y+3	; 0x03
    235c:	fc 81       	ldd	r31, Y+4	; 0x04
    235e:	80 81       	ld	r24, Z
    2360:	91 81       	ldd	r25, Z+1	; 0x01
    2362:	e8 2f       	mov	r30, r24
    2364:	ca 01       	movw	r24, r20
    2366:	b9 01       	movw	r22, r18
    2368:	4e 2f       	mov	r20, r30
    236a:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    236e:	ed c0       	rjmp	.+474    	; 0x254a <setsockopt+0x41e>
         break;
#if _WIZCHIP_ != 5100
      case SO_KEEPALIVESEND:
         CHECK_SOCKMODE(Sn_MR_TCP);
    2370:	89 81       	ldd	r24, Y+1	; 0x01
    2372:	88 2f       	mov	r24, r24
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	88 0f       	add	r24, r24
    2378:	99 1f       	adc	r25, r25
    237a:	88 0f       	add	r24, r24
    237c:	99 1f       	adc	r25, r25
    237e:	01 96       	adiw	r24, 0x01	; 1
    2380:	88 0f       	add	r24, r24
    2382:	99 1f       	adc	r25, r25
    2384:	88 0f       	add	r24, r24
    2386:	99 1f       	adc	r25, r25
    2388:	88 0f       	add	r24, r24
    238a:	99 1f       	adc	r25, r25
    238c:	aa 27       	eor	r26, r26
    238e:	97 fd       	sbrc	r25, 7
    2390:	a0 95       	com	r26
    2392:	ba 2f       	mov	r27, r26
    2394:	bc 01       	movw	r22, r24
    2396:	cd 01       	movw	r24, r26
    2398:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    239c:	88 2f       	mov	r24, r24
    239e:	90 e0       	ldi	r25, 0x00	; 0
    23a0:	8f 70       	andi	r24, 0x0F	; 15
    23a2:	90 70       	andi	r25, 0x00	; 0
    23a4:	81 30       	cpi	r24, 0x01	; 1
    23a6:	91 05       	cpc	r25, r1
    23a8:	19 f0       	breq	.+6      	; 0x23b0 <setsockopt+0x284>
    23aa:	3b ef       	ldi	r19, 0xFB	; 251
    23ac:	3f 83       	std	Y+7, r19	; 0x07
    23ae:	cf c0       	rjmp	.+414    	; 0x254e <setsockopt+0x422>
         #if _WIZCHIP_ > 5200
            if(getSn_KPALVTR(sn) != 0) return SOCKERR_SOCKOPT;
    23b0:	89 81       	ldd	r24, Y+1	; 0x01
    23b2:	88 2f       	mov	r24, r24
    23b4:	90 e0       	ldi	r25, 0x00	; 0
    23b6:	88 0f       	add	r24, r24
    23b8:	99 1f       	adc	r25, r25
    23ba:	88 0f       	add	r24, r24
    23bc:	99 1f       	adc	r25, r25
    23be:	01 96       	adiw	r24, 0x01	; 1
    23c0:	88 0f       	add	r24, r24
    23c2:	99 1f       	adc	r25, r25
    23c4:	88 0f       	add	r24, r24
    23c6:	99 1f       	adc	r25, r25
    23c8:	88 0f       	add	r24, r24
    23ca:	99 1f       	adc	r25, r25
    23cc:	80 50       	subi	r24, 0x00	; 0
    23ce:	91 4d       	sbci	r25, 0xD1	; 209
    23d0:	aa 27       	eor	r26, r26
    23d2:	97 fd       	sbrc	r25, 7
    23d4:	a0 95       	com	r26
    23d6:	ba 2f       	mov	r27, r26
    23d8:	bc 01       	movw	r22, r24
    23da:	cd 01       	movw	r24, r26
    23dc:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    23e0:	88 23       	and	r24, r24
    23e2:	19 f0       	breq	.+6      	; 0x23ea <setsockopt+0x2be>
    23e4:	8e ef       	ldi	r24, 0xFE	; 254
    23e6:	8f 83       	std	Y+7, r24	; 0x07
    23e8:	b2 c0       	rjmp	.+356    	; 0x254e <setsockopt+0x422>
         #endif
            setSn_CR(sn,Sn_CR_SEND_KEEP);
    23ea:	89 81       	ldd	r24, Y+1	; 0x01
    23ec:	88 2f       	mov	r24, r24
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	88 0f       	add	r24, r24
    23f2:	99 1f       	adc	r25, r25
    23f4:	88 0f       	add	r24, r24
    23f6:	99 1f       	adc	r25, r25
    23f8:	01 96       	adiw	r24, 0x01	; 1
    23fa:	88 0f       	add	r24, r24
    23fc:	99 1f       	adc	r25, r25
    23fe:	88 0f       	add	r24, r24
    2400:	99 1f       	adc	r25, r25
    2402:	88 0f       	add	r24, r24
    2404:	99 1f       	adc	r25, r25
    2406:	80 50       	subi	r24, 0x00	; 0
    2408:	9f 4f       	sbci	r25, 0xFF	; 255
    240a:	aa 27       	eor	r26, r26
    240c:	97 fd       	sbrc	r25, 7
    240e:	a0 95       	com	r26
    2410:	ba 2f       	mov	r27, r26
    2412:	bc 01       	movw	r22, r24
    2414:	cd 01       	movw	r24, r26
    2416:	42 e2       	ldi	r20, 0x22	; 34
    2418:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    241c:	3a c0       	rjmp	.+116    	; 0x2492 <setsockopt+0x366>
            while(getSn_CR(sn) != 0)
            {
               // M20131220
         		//if ((tmp = getSn_IR(sn)) & Sn_IR_TIMEOUT)
               if (getSn_IR(sn) & Sn_IR_TIMEOUT)
    241e:	89 81       	ldd	r24, Y+1	; 0x01
    2420:	88 2f       	mov	r24, r24
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	88 0f       	add	r24, r24
    2426:	99 1f       	adc	r25, r25
    2428:	88 0f       	add	r24, r24
    242a:	99 1f       	adc	r25, r25
    242c:	01 96       	adiw	r24, 0x01	; 1
    242e:	88 0f       	add	r24, r24
    2430:	99 1f       	adc	r25, r25
    2432:	88 0f       	add	r24, r24
    2434:	99 1f       	adc	r25, r25
    2436:	88 0f       	add	r24, r24
    2438:	99 1f       	adc	r25, r25
    243a:	80 50       	subi	r24, 0x00	; 0
    243c:	9e 4f       	sbci	r25, 0xFE	; 254
    243e:	aa 27       	eor	r26, r26
    2440:	97 fd       	sbrc	r25, 7
    2442:	a0 95       	com	r26
    2444:	ba 2f       	mov	r27, r26
    2446:	bc 01       	movw	r22, r24
    2448:	cd 01       	movw	r24, r26
    244a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    244e:	88 2f       	mov	r24, r24
    2450:	90 e0       	ldi	r25, 0x00	; 0
    2452:	88 70       	andi	r24, 0x08	; 8
    2454:	90 70       	andi	r25, 0x00	; 0
    2456:	00 97       	sbiw	r24, 0x00	; 0
    2458:	e1 f0       	breq	.+56     	; 0x2492 <setsockopt+0x366>
         		{
         			setSn_IR(sn, Sn_IR_TIMEOUT);
    245a:	89 81       	ldd	r24, Y+1	; 0x01
    245c:	88 2f       	mov	r24, r24
    245e:	90 e0       	ldi	r25, 0x00	; 0
    2460:	88 0f       	add	r24, r24
    2462:	99 1f       	adc	r25, r25
    2464:	88 0f       	add	r24, r24
    2466:	99 1f       	adc	r25, r25
    2468:	01 96       	adiw	r24, 0x01	; 1
    246a:	88 0f       	add	r24, r24
    246c:	99 1f       	adc	r25, r25
    246e:	88 0f       	add	r24, r24
    2470:	99 1f       	adc	r25, r25
    2472:	88 0f       	add	r24, r24
    2474:	99 1f       	adc	r25, r25
    2476:	80 50       	subi	r24, 0x00	; 0
    2478:	9e 4f       	sbci	r25, 0xFE	; 254
    247a:	aa 27       	eor	r26, r26
    247c:	97 fd       	sbrc	r25, 7
    247e:	a0 95       	com	r26
    2480:	ba 2f       	mov	r27, r26
    2482:	bc 01       	movw	r22, r24
    2484:	cd 01       	movw	r24, r26
    2486:	48 e0       	ldi	r20, 0x08	; 8
    2488:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
                  return SOCKERR_TIMEOUT;
    248c:	93 ef       	ldi	r25, 0xF3	; 243
    248e:	9f 83       	std	Y+7, r25	; 0x07
    2490:	5e c0       	rjmp	.+188    	; 0x254e <setsockopt+0x422>
         CHECK_SOCKMODE(Sn_MR_TCP);
         #if _WIZCHIP_ > 5200
            if(getSn_KPALVTR(sn) != 0) return SOCKERR_SOCKOPT;
         #endif
            setSn_CR(sn,Sn_CR_SEND_KEEP);
            while(getSn_CR(sn) != 0)
    2492:	89 81       	ldd	r24, Y+1	; 0x01
    2494:	88 2f       	mov	r24, r24
    2496:	90 e0       	ldi	r25, 0x00	; 0
    2498:	88 0f       	add	r24, r24
    249a:	99 1f       	adc	r25, r25
    249c:	88 0f       	add	r24, r24
    249e:	99 1f       	adc	r25, r25
    24a0:	01 96       	adiw	r24, 0x01	; 1
    24a2:	88 0f       	add	r24, r24
    24a4:	99 1f       	adc	r25, r25
    24a6:	88 0f       	add	r24, r24
    24a8:	99 1f       	adc	r25, r25
    24aa:	88 0f       	add	r24, r24
    24ac:	99 1f       	adc	r25, r25
    24ae:	80 50       	subi	r24, 0x00	; 0
    24b0:	9f 4f       	sbci	r25, 0xFF	; 255
    24b2:	aa 27       	eor	r26, r26
    24b4:	97 fd       	sbrc	r25, 7
    24b6:	a0 95       	com	r26
    24b8:	ba 2f       	mov	r27, r26
    24ba:	bc 01       	movw	r22, r24
    24bc:	cd 01       	movw	r24, r26
    24be:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    24c2:	88 23       	and	r24, r24
    24c4:	09 f0       	breq	.+2      	; 0x24c8 <setsockopt+0x39c>
    24c6:	ab cf       	rjmp	.-170    	; 0x241e <setsockopt+0x2f2>
    24c8:	40 c0       	rjmp	.+128    	; 0x254a <setsockopt+0x41e>
         		}
            }
         break;
   #if _WIZCHIP_ > 5200
      case SO_KEEPALIVEAUTO:
         CHECK_SOCKMODE(Sn_MR_TCP);
    24ca:	89 81       	ldd	r24, Y+1	; 0x01
    24cc:	88 2f       	mov	r24, r24
    24ce:	90 e0       	ldi	r25, 0x00	; 0
    24d0:	88 0f       	add	r24, r24
    24d2:	99 1f       	adc	r25, r25
    24d4:	88 0f       	add	r24, r24
    24d6:	99 1f       	adc	r25, r25
    24d8:	01 96       	adiw	r24, 0x01	; 1
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	88 0f       	add	r24, r24
    24e0:	99 1f       	adc	r25, r25
    24e2:	88 0f       	add	r24, r24
    24e4:	99 1f       	adc	r25, r25
    24e6:	aa 27       	eor	r26, r26
    24e8:	97 fd       	sbrc	r25, 7
    24ea:	a0 95       	com	r26
    24ec:	ba 2f       	mov	r27, r26
    24ee:	bc 01       	movw	r22, r24
    24f0:	cd 01       	movw	r24, r26
    24f2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    24f6:	88 2f       	mov	r24, r24
    24f8:	90 e0       	ldi	r25, 0x00	; 0
    24fa:	8f 70       	andi	r24, 0x0F	; 15
    24fc:	90 70       	andi	r25, 0x00	; 0
    24fe:	81 30       	cpi	r24, 0x01	; 1
    2500:	91 05       	cpc	r25, r1
    2502:	19 f0       	breq	.+6      	; 0x250a <setsockopt+0x3de>
    2504:	2b ef       	ldi	r18, 0xFB	; 251
    2506:	2f 83       	std	Y+7, r18	; 0x07
    2508:	22 c0       	rjmp	.+68     	; 0x254e <setsockopt+0x422>
         setSn_KPALVTR(sn,*(uint8_t*)arg);
    250a:	89 81       	ldd	r24, Y+1	; 0x01
    250c:	88 2f       	mov	r24, r24
    250e:	90 e0       	ldi	r25, 0x00	; 0
    2510:	88 0f       	add	r24, r24
    2512:	99 1f       	adc	r25, r25
    2514:	88 0f       	add	r24, r24
    2516:	99 1f       	adc	r25, r25
    2518:	01 96       	adiw	r24, 0x01	; 1
    251a:	88 0f       	add	r24, r24
    251c:	99 1f       	adc	r25, r25
    251e:	88 0f       	add	r24, r24
    2520:	99 1f       	adc	r25, r25
    2522:	88 0f       	add	r24, r24
    2524:	99 1f       	adc	r25, r25
    2526:	80 50       	subi	r24, 0x00	; 0
    2528:	91 4d       	sbci	r25, 0xD1	; 209
    252a:	aa 27       	eor	r26, r26
    252c:	97 fd       	sbrc	r25, 7
    252e:	a0 95       	com	r26
    2530:	ba 2f       	mov	r27, r26
    2532:	eb 81       	ldd	r30, Y+3	; 0x03
    2534:	fc 81       	ldd	r31, Y+4	; 0x04
    2536:	20 81       	ld	r18, Z
    2538:	bc 01       	movw	r22, r24
    253a:	cd 01       	movw	r24, r26
    253c:	42 2f       	mov	r20, r18
    253e:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    2542:	03 c0       	rjmp	.+6      	; 0x254a <setsockopt+0x41e>
         break;
   #endif      
#endif   
      default:
         return SOCKERR_ARG;
    2544:	36 ef       	ldi	r19, 0xF6	; 246
    2546:	3f 83       	std	Y+7, r19	; 0x07
    2548:	02 c0       	rjmp	.+4      	; 0x254e <setsockopt+0x422>
   }   
   return SOCK_OK;
    254a:	81 e0       	ldi	r24, 0x01	; 1
    254c:	8f 83       	std	Y+7, r24	; 0x07
    254e:	8f 81       	ldd	r24, Y+7	; 0x07
}
    2550:	27 96       	adiw	r28, 0x07	; 7
    2552:	0f b6       	in	r0, 0x3f	; 63
    2554:	f8 94       	cli
    2556:	de bf       	out	0x3e, r29	; 62
    2558:	0f be       	out	0x3f, r0	; 63
    255a:	cd bf       	out	0x3d, r28	; 61
    255c:	cf 91       	pop	r28
    255e:	df 91       	pop	r29
    2560:	08 95       	ret

00002562 <getsockopt>:

int8_t  getsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
    2562:	ef 92       	push	r14
    2564:	ff 92       	push	r15
    2566:	0f 93       	push	r16
    2568:	1f 93       	push	r17
    256a:	df 93       	push	r29
    256c:	cf 93       	push	r28
    256e:	cd b7       	in	r28, 0x3d	; 61
    2570:	de b7       	in	r29, 0x3e	; 62
    2572:	27 97       	sbiw	r28, 0x07	; 7
    2574:	0f b6       	in	r0, 0x3f	; 63
    2576:	f8 94       	cli
    2578:	de bf       	out	0x3e, r29	; 62
    257a:	0f be       	out	0x3f, r0	; 63
    257c:	cd bf       	out	0x3d, r28	; 61
    257e:	89 83       	std	Y+1, r24	; 0x01
    2580:	6a 83       	std	Y+2, r22	; 0x02
    2582:	5c 83       	std	Y+4, r21	; 0x04
    2584:	4b 83       	std	Y+3, r20	; 0x03
   CHECK_SOCKNUM();
    2586:	89 81       	ldd	r24, Y+1	; 0x01
    2588:	89 30       	cpi	r24, 0x09	; 9
    258a:	18 f0       	brcs	.+6      	; 0x2592 <getsockopt+0x30>
    258c:	2f ef       	ldi	r18, 0xFF	; 255
    258e:	2f 83       	std	Y+7, r18	; 0x07
    2590:	16 c2       	rjmp	.+1068   	; 0x29be <getsockopt+0x45c>
   switch(sotype)
    2592:	8a 81       	ldd	r24, Y+2	; 0x02
    2594:	e8 2f       	mov	r30, r24
    2596:	f0 e0       	ldi	r31, 0x00	; 0
    2598:	fe 83       	std	Y+6, r31	; 0x06
    259a:	ed 83       	std	Y+5, r30	; 0x05
    259c:	2d 81       	ldd	r18, Y+5	; 0x05
    259e:	3e 81       	ldd	r19, Y+6	; 0x06
    25a0:	25 30       	cpi	r18, 0x05	; 5
    25a2:	31 05       	cpc	r19, r1
    25a4:	09 f4       	brne	.+2      	; 0x25a8 <getsockopt+0x46>
    25a6:	fd c0       	rjmp	.+506    	; 0x27a2 <getsockopt+0x240>
    25a8:	8d 81       	ldd	r24, Y+5	; 0x05
    25aa:	9e 81       	ldd	r25, Y+6	; 0x06
    25ac:	86 30       	cpi	r24, 0x06	; 6
    25ae:	91 05       	cpc	r25, r1
    25b0:	24 f5       	brge	.+72     	; 0x25fa <getsockopt+0x98>
    25b2:	ed 81       	ldd	r30, Y+5	; 0x05
    25b4:	fe 81       	ldd	r31, Y+6	; 0x06
    25b6:	e2 30       	cpi	r30, 0x02	; 2
    25b8:	f1 05       	cpc	r31, r1
    25ba:	09 f4       	brne	.+2      	; 0x25be <getsockopt+0x5c>
    25bc:	82 c0       	rjmp	.+260    	; 0x26c2 <getsockopt+0x160>
    25be:	2d 81       	ldd	r18, Y+5	; 0x05
    25c0:	3e 81       	ldd	r19, Y+6	; 0x06
    25c2:	23 30       	cpi	r18, 0x03	; 3
    25c4:	31 05       	cpc	r19, r1
    25c6:	64 f4       	brge	.+24     	; 0x25e0 <getsockopt+0x7e>
    25c8:	8d 81       	ldd	r24, Y+5	; 0x05
    25ca:	9e 81       	ldd	r25, Y+6	; 0x06
    25cc:	00 97       	sbiw	r24, 0x00	; 0
    25ce:	09 f4       	brne	.+2      	; 0x25d2 <getsockopt+0x70>
    25d0:	3f c0       	rjmp	.+126    	; 0x2650 <getsockopt+0xee>
    25d2:	ed 81       	ldd	r30, Y+5	; 0x05
    25d4:	fe 81       	ldd	r31, Y+6	; 0x06
    25d6:	e1 30       	cpi	r30, 0x01	; 1
    25d8:	f1 05       	cpc	r31, r1
    25da:	09 f4       	brne	.+2      	; 0x25de <getsockopt+0x7c>
    25dc:	55 c0       	rjmp	.+170    	; 0x2688 <getsockopt+0x126>
    25de:	ea c1       	rjmp	.+980    	; 0x29b4 <getsockopt+0x452>
    25e0:	2d 81       	ldd	r18, Y+5	; 0x05
    25e2:	3e 81       	ldd	r19, Y+6	; 0x06
    25e4:	23 30       	cpi	r18, 0x03	; 3
    25e6:	31 05       	cpc	r19, r1
    25e8:	09 f4       	brne	.+2      	; 0x25ec <getsockopt+0x8a>
    25ea:	88 c0       	rjmp	.+272    	; 0x26fc <getsockopt+0x19a>
    25ec:	8d 81       	ldd	r24, Y+5	; 0x05
    25ee:	9e 81       	ldd	r25, Y+6	; 0x06
    25f0:	84 30       	cpi	r24, 0x04	; 4
    25f2:	91 05       	cpc	r25, r1
    25f4:	09 f4       	brne	.+2      	; 0x25f8 <getsockopt+0x96>
    25f6:	b7 c0       	rjmp	.+366    	; 0x2766 <getsockopt+0x204>
    25f8:	dd c1       	rjmp	.+954    	; 0x29b4 <getsockopt+0x452>
    25fa:	ed 81       	ldd	r30, Y+5	; 0x05
    25fc:	fe 81       	ldd	r31, Y+6	; 0x06
    25fe:	e9 30       	cpi	r30, 0x09	; 9
    2600:	f1 05       	cpc	r31, r1
    2602:	09 f4       	brne	.+2      	; 0x2606 <getsockopt+0xa4>
    2604:	55 c1       	rjmp	.+682    	; 0x28b0 <getsockopt+0x34e>
    2606:	2d 81       	ldd	r18, Y+5	; 0x05
    2608:	3e 81       	ldd	r19, Y+6	; 0x06
    260a:	2a 30       	cpi	r18, 0x0A	; 10
    260c:	31 05       	cpc	r19, r1
    260e:	6c f4       	brge	.+26     	; 0x262a <getsockopt+0xc8>
    2610:	8d 81       	ldd	r24, Y+5	; 0x05
    2612:	9e 81       	ldd	r25, Y+6	; 0x06
    2614:	87 30       	cpi	r24, 0x07	; 7
    2616:	91 05       	cpc	r25, r1
    2618:	09 f4       	brne	.+2      	; 0x261c <getsockopt+0xba>
    261a:	01 c1       	rjmp	.+514    	; 0x281e <getsockopt+0x2bc>
    261c:	ed 81       	ldd	r30, Y+5	; 0x05
    261e:	fe 81       	ldd	r31, Y+6	; 0x06
    2620:	e8 30       	cpi	r30, 0x08	; 8
    2622:	f1 05       	cpc	r31, r1
    2624:	09 f4       	brne	.+2      	; 0x2628 <getsockopt+0xc6>
    2626:	3b c1       	rjmp	.+630    	; 0x289e <getsockopt+0x33c>
    2628:	c5 c1       	rjmp	.+906    	; 0x29b4 <getsockopt+0x452>
    262a:	2d 81       	ldd	r18, Y+5	; 0x05
    262c:	3e 81       	ldd	r19, Y+6	; 0x06
    262e:	2b 30       	cpi	r18, 0x0B	; 11
    2630:	31 05       	cpc	r19, r1
    2632:	09 f4       	brne	.+2      	; 0x2636 <getsockopt+0xd4>
    2634:	63 c1       	rjmp	.+710    	; 0x28fc <getsockopt+0x39a>
    2636:	8d 81       	ldd	r24, Y+5	; 0x05
    2638:	9e 81       	ldd	r25, Y+6	; 0x06
    263a:	8b 30       	cpi	r24, 0x0B	; 11
    263c:	91 05       	cpc	r25, r1
    263e:	0c f4       	brge	.+2      	; 0x2642 <getsockopt+0xe0>
    2640:	40 c1       	rjmp	.+640    	; 0x28c2 <getsockopt+0x360>
    2642:	ed 81       	ldd	r30, Y+5	; 0x05
    2644:	fe 81       	ldd	r31, Y+6	; 0x06
    2646:	ec 30       	cpi	r30, 0x0C	; 12
    2648:	f1 05       	cpc	r31, r1
    264a:	09 f4       	brne	.+2      	; 0x264e <getsockopt+0xec>
    264c:	88 c1       	rjmp	.+784    	; 0x295e <getsockopt+0x3fc>
    264e:	b2 c1       	rjmp	.+868    	; 0x29b4 <getsockopt+0x452>
   {
      case SO_FLAG:
         *(uint8_t*)arg = getSn_MR(sn) & 0xF0;
    2650:	0b 81       	ldd	r16, Y+3	; 0x03
    2652:	1c 81       	ldd	r17, Y+4	; 0x04
    2654:	89 81       	ldd	r24, Y+1	; 0x01
    2656:	88 2f       	mov	r24, r24
    2658:	90 e0       	ldi	r25, 0x00	; 0
    265a:	88 0f       	add	r24, r24
    265c:	99 1f       	adc	r25, r25
    265e:	88 0f       	add	r24, r24
    2660:	99 1f       	adc	r25, r25
    2662:	01 96       	adiw	r24, 0x01	; 1
    2664:	88 0f       	add	r24, r24
    2666:	99 1f       	adc	r25, r25
    2668:	88 0f       	add	r24, r24
    266a:	99 1f       	adc	r25, r25
    266c:	88 0f       	add	r24, r24
    266e:	99 1f       	adc	r25, r25
    2670:	aa 27       	eor	r26, r26
    2672:	97 fd       	sbrc	r25, 7
    2674:	a0 95       	com	r26
    2676:	ba 2f       	mov	r27, r26
    2678:	bc 01       	movw	r22, r24
    267a:	cd 01       	movw	r24, r26
    267c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2680:	80 7f       	andi	r24, 0xF0	; 240
    2682:	f8 01       	movw	r30, r16
    2684:	80 83       	st	Z, r24
    2686:	99 c1       	rjmp	.+818    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_TTL:
         *(uint8_t*) arg = getSn_TTL(sn);
    2688:	0b 81       	ldd	r16, Y+3	; 0x03
    268a:	1c 81       	ldd	r17, Y+4	; 0x04
    268c:	89 81       	ldd	r24, Y+1	; 0x01
    268e:	88 2f       	mov	r24, r24
    2690:	90 e0       	ldi	r25, 0x00	; 0
    2692:	88 0f       	add	r24, r24
    2694:	99 1f       	adc	r25, r25
    2696:	88 0f       	add	r24, r24
    2698:	99 1f       	adc	r25, r25
    269a:	01 96       	adiw	r24, 0x01	; 1
    269c:	88 0f       	add	r24, r24
    269e:	99 1f       	adc	r25, r25
    26a0:	88 0f       	add	r24, r24
    26a2:	99 1f       	adc	r25, r25
    26a4:	88 0f       	add	r24, r24
    26a6:	99 1f       	adc	r25, r25
    26a8:	80 50       	subi	r24, 0x00	; 0
    26aa:	9a 4e       	sbci	r25, 0xEA	; 234
    26ac:	aa 27       	eor	r26, r26
    26ae:	97 fd       	sbrc	r25, 7
    26b0:	a0 95       	com	r26
    26b2:	ba 2f       	mov	r27, r26
    26b4:	bc 01       	movw	r22, r24
    26b6:	cd 01       	movw	r24, r26
    26b8:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    26bc:	f8 01       	movw	r30, r16
    26be:	80 83       	st	Z, r24
    26c0:	7c c1       	rjmp	.+760    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_TOS:
         *(uint8_t*) arg = getSn_TOS(sn);
    26c2:	0b 81       	ldd	r16, Y+3	; 0x03
    26c4:	1c 81       	ldd	r17, Y+4	; 0x04
    26c6:	89 81       	ldd	r24, Y+1	; 0x01
    26c8:	88 2f       	mov	r24, r24
    26ca:	90 e0       	ldi	r25, 0x00	; 0
    26cc:	88 0f       	add	r24, r24
    26ce:	99 1f       	adc	r25, r25
    26d0:	88 0f       	add	r24, r24
    26d2:	99 1f       	adc	r25, r25
    26d4:	01 96       	adiw	r24, 0x01	; 1
    26d6:	88 0f       	add	r24, r24
    26d8:	99 1f       	adc	r25, r25
    26da:	88 0f       	add	r24, r24
    26dc:	99 1f       	adc	r25, r25
    26de:	88 0f       	add	r24, r24
    26e0:	99 1f       	adc	r25, r25
    26e2:	80 50       	subi	r24, 0x00	; 0
    26e4:	9b 4e       	sbci	r25, 0xEB	; 235
    26e6:	aa 27       	eor	r26, r26
    26e8:	97 fd       	sbrc	r25, 7
    26ea:	a0 95       	com	r26
    26ec:	ba 2f       	mov	r27, r26
    26ee:	bc 01       	movw	r22, r24
    26f0:	cd 01       	movw	r24, r26
    26f2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    26f6:	f8 01       	movw	r30, r16
    26f8:	80 83       	st	Z, r24
    26fa:	5f c1       	rjmp	.+702    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_MSS:   
         *(uint8_t*) arg = getSn_MSSR(sn);
    26fc:	89 81       	ldd	r24, Y+1	; 0x01
    26fe:	88 2f       	mov	r24, r24
    2700:	90 e0       	ldi	r25, 0x00	; 0
    2702:	88 0f       	add	r24, r24
    2704:	99 1f       	adc	r25, r25
    2706:	88 0f       	add	r24, r24
    2708:	99 1f       	adc	r25, r25
    270a:	01 96       	adiw	r24, 0x01	; 1
    270c:	88 0f       	add	r24, r24
    270e:	99 1f       	adc	r25, r25
    2710:	88 0f       	add	r24, r24
    2712:	99 1f       	adc	r25, r25
    2714:	88 0f       	add	r24, r24
    2716:	99 1f       	adc	r25, r25
    2718:	80 50       	subi	r24, 0x00	; 0
    271a:	9e 4e       	sbci	r25, 0xEE	; 238
    271c:	aa 27       	eor	r26, r26
    271e:	97 fd       	sbrc	r25, 7
    2720:	a0 95       	com	r26
    2722:	ba 2f       	mov	r27, r26
    2724:	bc 01       	movw	r22, r24
    2726:	cd 01       	movw	r24, r26
    2728:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    272c:	0b 81       	ldd	r16, Y+3	; 0x03
    272e:	1c 81       	ldd	r17, Y+4	; 0x04
    2730:	89 81       	ldd	r24, Y+1	; 0x01
    2732:	88 2f       	mov	r24, r24
    2734:	90 e0       	ldi	r25, 0x00	; 0
    2736:	88 0f       	add	r24, r24
    2738:	99 1f       	adc	r25, r25
    273a:	88 0f       	add	r24, r24
    273c:	99 1f       	adc	r25, r25
    273e:	01 96       	adiw	r24, 0x01	; 1
    2740:	88 0f       	add	r24, r24
    2742:	99 1f       	adc	r25, r25
    2744:	88 0f       	add	r24, r24
    2746:	99 1f       	adc	r25, r25
    2748:	88 0f       	add	r24, r24
    274a:	99 1f       	adc	r25, r25
    274c:	80 50       	subi	r24, 0x00	; 0
    274e:	9d 4e       	sbci	r25, 0xED	; 237
    2750:	aa 27       	eor	r26, r26
    2752:	97 fd       	sbrc	r25, 7
    2754:	a0 95       	com	r26
    2756:	ba 2f       	mov	r27, r26
    2758:	bc 01       	movw	r22, r24
    275a:	cd 01       	movw	r24, r26
    275c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2760:	f8 01       	movw	r30, r16
    2762:	80 83       	st	Z, r24
    2764:	2a c1       	rjmp	.+596    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_DESTIP:
         getSn_DIPR(sn, (uint8_t*)arg);
    2766:	89 81       	ldd	r24, Y+1	; 0x01
    2768:	88 2f       	mov	r24, r24
    276a:	90 e0       	ldi	r25, 0x00	; 0
    276c:	88 0f       	add	r24, r24
    276e:	99 1f       	adc	r25, r25
    2770:	88 0f       	add	r24, r24
    2772:	99 1f       	adc	r25, r25
    2774:	01 96       	adiw	r24, 0x01	; 1
    2776:	88 0f       	add	r24, r24
    2778:	99 1f       	adc	r25, r25
    277a:	88 0f       	add	r24, r24
    277c:	99 1f       	adc	r25, r25
    277e:	88 0f       	add	r24, r24
    2780:	99 1f       	adc	r25, r25
    2782:	80 50       	subi	r24, 0x00	; 0
    2784:	94 4f       	sbci	r25, 0xF4	; 244
    2786:	aa 27       	eor	r26, r26
    2788:	97 fd       	sbrc	r25, 7
    278a:	a0 95       	com	r26
    278c:	ba 2f       	mov	r27, r26
    278e:	2b 81       	ldd	r18, Y+3	; 0x03
    2790:	3c 81       	ldd	r19, Y+4	; 0x04
    2792:	bc 01       	movw	r22, r24
    2794:	cd 01       	movw	r24, r26
    2796:	a9 01       	movw	r20, r18
    2798:	24 e0       	ldi	r18, 0x04	; 4
    279a:	30 e0       	ldi	r19, 0x00	; 0
    279c:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
    27a0:	0c c1       	rjmp	.+536    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_DESTPORT:  
         *(uint16_t*) arg = getSn_DPORT(sn);
    27a2:	eb 80       	ldd	r14, Y+3	; 0x03
    27a4:	fc 80       	ldd	r15, Y+4	; 0x04
    27a6:	89 81       	ldd	r24, Y+1	; 0x01
    27a8:	88 2f       	mov	r24, r24
    27aa:	90 e0       	ldi	r25, 0x00	; 0
    27ac:	88 0f       	add	r24, r24
    27ae:	99 1f       	adc	r25, r25
    27b0:	88 0f       	add	r24, r24
    27b2:	99 1f       	adc	r25, r25
    27b4:	01 96       	adiw	r24, 0x01	; 1
    27b6:	88 0f       	add	r24, r24
    27b8:	99 1f       	adc	r25, r25
    27ba:	88 0f       	add	r24, r24
    27bc:	99 1f       	adc	r25, r25
    27be:	88 0f       	add	r24, r24
    27c0:	99 1f       	adc	r25, r25
    27c2:	80 50       	subi	r24, 0x00	; 0
    27c4:	90 4f       	sbci	r25, 0xF0	; 240
    27c6:	aa 27       	eor	r26, r26
    27c8:	97 fd       	sbrc	r25, 7
    27ca:	a0 95       	com	r26
    27cc:	ba 2f       	mov	r27, r26
    27ce:	bc 01       	movw	r22, r24
    27d0:	cd 01       	movw	r24, r26
    27d2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    27d6:	88 2f       	mov	r24, r24
    27d8:	90 e0       	ldi	r25, 0x00	; 0
    27da:	18 2f       	mov	r17, r24
    27dc:	00 27       	eor	r16, r16
    27de:	89 81       	ldd	r24, Y+1	; 0x01
    27e0:	88 2f       	mov	r24, r24
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	88 0f       	add	r24, r24
    27e6:	99 1f       	adc	r25, r25
    27e8:	88 0f       	add	r24, r24
    27ea:	99 1f       	adc	r25, r25
    27ec:	01 96       	adiw	r24, 0x01	; 1
    27ee:	88 0f       	add	r24, r24
    27f0:	99 1f       	adc	r25, r25
    27f2:	88 0f       	add	r24, r24
    27f4:	99 1f       	adc	r25, r25
    27f6:	88 0f       	add	r24, r24
    27f8:	99 1f       	adc	r25, r25
    27fa:	80 50       	subi	r24, 0x00	; 0
    27fc:	9f 4e       	sbci	r25, 0xEF	; 239
    27fe:	aa 27       	eor	r26, r26
    2800:	97 fd       	sbrc	r25, 7
    2802:	a0 95       	com	r26
    2804:	ba 2f       	mov	r27, r26
    2806:	bc 01       	movw	r22, r24
    2808:	cd 01       	movw	r24, r26
    280a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    280e:	88 2f       	mov	r24, r24
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	80 0f       	add	r24, r16
    2814:	91 1f       	adc	r25, r17
    2816:	f7 01       	movw	r30, r14
    2818:	91 83       	std	Z+1, r25	; 0x01
    281a:	80 83       	st	Z, r24
    281c:	ce c0       	rjmp	.+412    	; 0x29ba <getsockopt+0x458>
         break;
   #if _WIZCHIP_ > 5200   
      case SO_KEEPALIVEAUTO:
         CHECK_SOCKMODE(Sn_MR_TCP);
    281e:	89 81       	ldd	r24, Y+1	; 0x01
    2820:	88 2f       	mov	r24, r24
    2822:	90 e0       	ldi	r25, 0x00	; 0
    2824:	88 0f       	add	r24, r24
    2826:	99 1f       	adc	r25, r25
    2828:	88 0f       	add	r24, r24
    282a:	99 1f       	adc	r25, r25
    282c:	01 96       	adiw	r24, 0x01	; 1
    282e:	88 0f       	add	r24, r24
    2830:	99 1f       	adc	r25, r25
    2832:	88 0f       	add	r24, r24
    2834:	99 1f       	adc	r25, r25
    2836:	88 0f       	add	r24, r24
    2838:	99 1f       	adc	r25, r25
    283a:	aa 27       	eor	r26, r26
    283c:	97 fd       	sbrc	r25, 7
    283e:	a0 95       	com	r26
    2840:	ba 2f       	mov	r27, r26
    2842:	bc 01       	movw	r22, r24
    2844:	cd 01       	movw	r24, r26
    2846:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    284a:	88 2f       	mov	r24, r24
    284c:	90 e0       	ldi	r25, 0x00	; 0
    284e:	8f 70       	andi	r24, 0x0F	; 15
    2850:	90 70       	andi	r25, 0x00	; 0
    2852:	81 30       	cpi	r24, 0x01	; 1
    2854:	91 05       	cpc	r25, r1
    2856:	19 f0       	breq	.+6      	; 0x285e <getsockopt+0x2fc>
    2858:	fb ef       	ldi	r31, 0xFB	; 251
    285a:	ff 83       	std	Y+7, r31	; 0x07
    285c:	b0 c0       	rjmp	.+352    	; 0x29be <getsockopt+0x45c>
         *(uint16_t*) arg = getSn_KPALVTR(sn);
    285e:	0b 81       	ldd	r16, Y+3	; 0x03
    2860:	1c 81       	ldd	r17, Y+4	; 0x04
    2862:	89 81       	ldd	r24, Y+1	; 0x01
    2864:	88 2f       	mov	r24, r24
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	88 0f       	add	r24, r24
    286a:	99 1f       	adc	r25, r25
    286c:	88 0f       	add	r24, r24
    286e:	99 1f       	adc	r25, r25
    2870:	01 96       	adiw	r24, 0x01	; 1
    2872:	88 0f       	add	r24, r24
    2874:	99 1f       	adc	r25, r25
    2876:	88 0f       	add	r24, r24
    2878:	99 1f       	adc	r25, r25
    287a:	88 0f       	add	r24, r24
    287c:	99 1f       	adc	r25, r25
    287e:	80 50       	subi	r24, 0x00	; 0
    2880:	91 4d       	sbci	r25, 0xD1	; 209
    2882:	aa 27       	eor	r26, r26
    2884:	97 fd       	sbrc	r25, 7
    2886:	a0 95       	com	r26
    2888:	ba 2f       	mov	r27, r26
    288a:	bc 01       	movw	r22, r24
    288c:	cd 01       	movw	r24, r26
    288e:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2892:	88 2f       	mov	r24, r24
    2894:	90 e0       	ldi	r25, 0x00	; 0
    2896:	f8 01       	movw	r30, r16
    2898:	91 83       	std	Z+1, r25	; 0x01
    289a:	80 83       	st	Z, r24
    289c:	8e c0       	rjmp	.+284    	; 0x29ba <getsockopt+0x458>
         break;
   #endif      
      case SO_SENDBUF:
         *(uint16_t*) arg = getSn_TX_FSR(sn);
    289e:	0b 81       	ldd	r16, Y+3	; 0x03
    28a0:	1c 81       	ldd	r17, Y+4	; 0x04
    28a2:	89 81       	ldd	r24, Y+1	; 0x01
    28a4:	0e 94 5b 17 	call	0x2eb6	; 0x2eb6 <getSn_TX_FSR>
    28a8:	f8 01       	movw	r30, r16
    28aa:	91 83       	std	Z+1, r25	; 0x01
    28ac:	80 83       	st	Z, r24
    28ae:	85 c0       	rjmp	.+266    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_RECVBUF:
         *(uint16_t*) arg = getSn_RX_RSR(sn);
    28b0:	0b 81       	ldd	r16, Y+3	; 0x03
    28b2:	1c 81       	ldd	r17, Y+4	; 0x04
    28b4:	89 81       	ldd	r24, Y+1	; 0x01
    28b6:	0e 94 fd 17 	call	0x2ffa	; 0x2ffa <getSn_RX_RSR>
    28ba:	f8 01       	movw	r30, r16
    28bc:	91 83       	std	Z+1, r25	; 0x01
    28be:	80 83       	st	Z, r24
    28c0:	7c c0       	rjmp	.+248    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_STATUS:
         *(uint8_t*) arg = getSn_SR(sn);
    28c2:	0b 81       	ldd	r16, Y+3	; 0x03
    28c4:	1c 81       	ldd	r17, Y+4	; 0x04
    28c6:	89 81       	ldd	r24, Y+1	; 0x01
    28c8:	88 2f       	mov	r24, r24
    28ca:	90 e0       	ldi	r25, 0x00	; 0
    28cc:	88 0f       	add	r24, r24
    28ce:	99 1f       	adc	r25, r25
    28d0:	88 0f       	add	r24, r24
    28d2:	99 1f       	adc	r25, r25
    28d4:	01 96       	adiw	r24, 0x01	; 1
    28d6:	88 0f       	add	r24, r24
    28d8:	99 1f       	adc	r25, r25
    28da:	88 0f       	add	r24, r24
    28dc:	99 1f       	adc	r25, r25
    28de:	88 0f       	add	r24, r24
    28e0:	99 1f       	adc	r25, r25
    28e2:	80 50       	subi	r24, 0x00	; 0
    28e4:	9d 4f       	sbci	r25, 0xFD	; 253
    28e6:	aa 27       	eor	r26, r26
    28e8:	97 fd       	sbrc	r25, 7
    28ea:	a0 95       	com	r26
    28ec:	ba 2f       	mov	r27, r26
    28ee:	bc 01       	movw	r22, r24
    28f0:	cd 01       	movw	r24, r26
    28f2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    28f6:	f8 01       	movw	r30, r16
    28f8:	80 83       	st	Z, r24
    28fa:	5f c0       	rjmp	.+190    	; 0x29ba <getsockopt+0x458>
         break;
      case SO_REMAINSIZE:
         if(getSn_MR(sn) == Sn_MR_TCP)
    28fc:	89 81       	ldd	r24, Y+1	; 0x01
    28fe:	88 2f       	mov	r24, r24
    2900:	90 e0       	ldi	r25, 0x00	; 0
    2902:	88 0f       	add	r24, r24
    2904:	99 1f       	adc	r25, r25
    2906:	88 0f       	add	r24, r24
    2908:	99 1f       	adc	r25, r25
    290a:	01 96       	adiw	r24, 0x01	; 1
    290c:	88 0f       	add	r24, r24
    290e:	99 1f       	adc	r25, r25
    2910:	88 0f       	add	r24, r24
    2912:	99 1f       	adc	r25, r25
    2914:	88 0f       	add	r24, r24
    2916:	99 1f       	adc	r25, r25
    2918:	aa 27       	eor	r26, r26
    291a:	97 fd       	sbrc	r25, 7
    291c:	a0 95       	com	r26
    291e:	ba 2f       	mov	r27, r26
    2920:	bc 01       	movw	r22, r24
    2922:	cd 01       	movw	r24, r26
    2924:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2928:	81 30       	cpi	r24, 0x01	; 1
    292a:	49 f4       	brne	.+18     	; 0x293e <getsockopt+0x3dc>
            *(uint16_t*)arg = getSn_RX_RSR(sn);
    292c:	0b 81       	ldd	r16, Y+3	; 0x03
    292e:	1c 81       	ldd	r17, Y+4	; 0x04
    2930:	89 81       	ldd	r24, Y+1	; 0x01
    2932:	0e 94 fd 17 	call	0x2ffa	; 0x2ffa <getSn_RX_RSR>
    2936:	f8 01       	movw	r30, r16
    2938:	91 83       	std	Z+1, r25	; 0x01
    293a:	80 83       	st	Z, r24
    293c:	3e c0       	rjmp	.+124    	; 0x29ba <getsockopt+0x458>
         else
            *(uint16_t*)arg = sock_remained_size[sn];
    293e:	ab 81       	ldd	r26, Y+3	; 0x03
    2940:	bc 81       	ldd	r27, Y+4	; 0x04
    2942:	89 81       	ldd	r24, Y+1	; 0x01
    2944:	88 2f       	mov	r24, r24
    2946:	90 e0       	ldi	r25, 0x00	; 0
    2948:	88 0f       	add	r24, r24
    294a:	99 1f       	adc	r25, r25
    294c:	fc 01       	movw	r30, r24
    294e:	e8 56       	subi	r30, 0x68	; 104
    2950:	fe 4f       	sbci	r31, 0xFE	; 254
    2952:	80 81       	ld	r24, Z
    2954:	91 81       	ldd	r25, Z+1	; 0x01
    2956:	11 96       	adiw	r26, 0x01	; 1
    2958:	9c 93       	st	X, r25
    295a:	8e 93       	st	-X, r24
    295c:	2e c0       	rjmp	.+92     	; 0x29ba <getsockopt+0x458>
         break;
      case SO_PACKINFO:
         CHECK_SOCKMODE(Sn_MR_TCP);
    295e:	89 81       	ldd	r24, Y+1	; 0x01
    2960:	88 2f       	mov	r24, r24
    2962:	90 e0       	ldi	r25, 0x00	; 0
    2964:	88 0f       	add	r24, r24
    2966:	99 1f       	adc	r25, r25
    2968:	88 0f       	add	r24, r24
    296a:	99 1f       	adc	r25, r25
    296c:	01 96       	adiw	r24, 0x01	; 1
    296e:	88 0f       	add	r24, r24
    2970:	99 1f       	adc	r25, r25
    2972:	88 0f       	add	r24, r24
    2974:	99 1f       	adc	r25, r25
    2976:	88 0f       	add	r24, r24
    2978:	99 1f       	adc	r25, r25
    297a:	aa 27       	eor	r26, r26
    297c:	97 fd       	sbrc	r25, 7
    297e:	a0 95       	com	r26
    2980:	ba 2f       	mov	r27, r26
    2982:	bc 01       	movw	r22, r24
    2984:	cd 01       	movw	r24, r26
    2986:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    298a:	88 2f       	mov	r24, r24
    298c:	90 e0       	ldi	r25, 0x00	; 0
    298e:	8f 70       	andi	r24, 0x0F	; 15
    2990:	90 70       	andi	r25, 0x00	; 0
    2992:	81 30       	cpi	r24, 0x01	; 1
    2994:	91 05       	cpc	r25, r1
    2996:	19 f0       	breq	.+6      	; 0x299e <getsockopt+0x43c>
    2998:	fb ef       	ldi	r31, 0xFB	; 251
    299a:	ff 83       	std	Y+7, r31	; 0x07
    299c:	10 c0       	rjmp	.+32     	; 0x29be <getsockopt+0x45c>
         *(uint8_t*)arg = sock_pack_info[sn];
    299e:	ab 81       	ldd	r26, Y+3	; 0x03
    29a0:	bc 81       	ldd	r27, Y+4	; 0x04
    29a2:	89 81       	ldd	r24, Y+1	; 0x01
    29a4:	88 2f       	mov	r24, r24
    29a6:	90 e0       	ldi	r25, 0x00	; 0
    29a8:	fc 01       	movw	r30, r24
    29aa:	e4 57       	subi	r30, 0x74	; 116
    29ac:	fe 4f       	sbci	r31, 0xFE	; 254
    29ae:	80 81       	ld	r24, Z
    29b0:	8c 93       	st	X, r24
    29b2:	03 c0       	rjmp	.+6      	; 0x29ba <getsockopt+0x458>
         break;
      default:
         return SOCKERR_SOCKOPT;
    29b4:	2e ef       	ldi	r18, 0xFE	; 254
    29b6:	2f 83       	std	Y+7, r18	; 0x07
    29b8:	02 c0       	rjmp	.+4      	; 0x29be <getsockopt+0x45c>
   }
   return SOCK_OK;
    29ba:	31 e0       	ldi	r19, 0x01	; 1
    29bc:	3f 83       	std	Y+7, r19	; 0x07
    29be:	8f 81       	ldd	r24, Y+7	; 0x07
}
    29c0:	27 96       	adiw	r28, 0x07	; 7
    29c2:	0f b6       	in	r0, 0x3f	; 63
    29c4:	f8 94       	cli
    29c6:	de bf       	out	0x3e, r29	; 62
    29c8:	0f be       	out	0x3f, r0	; 63
    29ca:	cd bf       	out	0x3d, r28	; 61
    29cc:	cf 91       	pop	r28
    29ce:	df 91       	pop	r29
    29d0:	1f 91       	pop	r17
    29d2:	0f 91       	pop	r16
    29d4:	ff 90       	pop	r15
    29d6:	ef 90       	pop	r14
    29d8:	08 95       	ret

000029da <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
    29da:	df 93       	push	r29
    29dc:	cf 93       	push	r28
    29de:	cd b7       	in	r28, 0x3d	; 61
    29e0:	de b7       	in	r29, 0x3e	; 62
    29e2:	28 97       	sbiw	r28, 0x08	; 8
    29e4:	0f b6       	in	r0, 0x3f	; 63
    29e6:	f8 94       	cli
    29e8:	de bf       	out	0x3e, r29	; 62
    29ea:	0f be       	out	0x3f, r0	; 63
    29ec:	cd bf       	out	0x3d, r28	; 61
    29ee:	6d 83       	std	Y+5, r22	; 0x05
    29f0:	7e 83       	std	Y+6, r23	; 0x06
    29f2:	8f 83       	std	Y+7, r24	; 0x07
    29f4:	98 87       	std	Y+8, r25	; 0x08
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
    29f6:	e0 91 74 01 	lds	r30, 0x0174
    29fa:	f0 91 75 01 	lds	r31, 0x0175
    29fe:	09 95       	icall
   WIZCHIP.CS._select();
    2a00:	e0 91 78 01 	lds	r30, 0x0178
    2a04:	f0 91 79 01 	lds	r31, 0x0179
    2a08:	09 95       	icall

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    2a0a:	80 91 80 01 	lds	r24, 0x0180
    2a0e:	90 91 81 01 	lds	r25, 0x0181
    2a12:	00 97       	sbiw	r24, 0x00	; 0
    2a14:	31 f0       	breq	.+12     	; 0x2a22 <WIZCHIP_READ+0x48>
    2a16:	80 91 82 01 	lds	r24, 0x0182
    2a1a:	90 91 83 01 	lds	r25, 0x0183
    2a1e:	00 97       	sbiw	r24, 0x00	; 0
    2a20:	31 f5       	brne	.+76     	; 0x2a6e <WIZCHIP_READ+0x94>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
    2a22:	e0 91 7e 01 	lds	r30, 0x017E
    2a26:	f0 91 7f 01 	lds	r31, 0x017F
    2a2a:	8d 81       	ldd	r24, Y+5	; 0x05
    2a2c:	9e 81       	ldd	r25, Y+6	; 0x06
    2a2e:	af 81       	ldd	r26, Y+7	; 0x07
    2a30:	b8 85       	ldd	r27, Y+8	; 0x08
    2a32:	80 70       	andi	r24, 0x00	; 0
    2a34:	90 70       	andi	r25, 0x00	; 0
    2a36:	b0 70       	andi	r27, 0x00	; 0
    2a38:	cd 01       	movw	r24, r26
    2a3a:	aa 27       	eor	r26, r26
    2a3c:	bb 27       	eor	r27, r27
    2a3e:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
    2a40:	e0 91 7e 01 	lds	r30, 0x017E
    2a44:	f0 91 7f 01 	lds	r31, 0x017F
    2a48:	8d 81       	ldd	r24, Y+5	; 0x05
    2a4a:	9e 81       	ldd	r25, Y+6	; 0x06
    2a4c:	af 81       	ldd	r26, Y+7	; 0x07
    2a4e:	b8 85       	ldd	r27, Y+8	; 0x08
    2a50:	80 70       	andi	r24, 0x00	; 0
    2a52:	a0 70       	andi	r26, 0x00	; 0
    2a54:	b0 70       	andi	r27, 0x00	; 0
    2a56:	89 2f       	mov	r24, r25
    2a58:	9a 2f       	mov	r25, r26
    2a5a:	ab 2f       	mov	r26, r27
    2a5c:	bb 27       	eor	r27, r27
    2a5e:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
    2a60:	e0 91 7e 01 	lds	r30, 0x017E
    2a64:	f0 91 7f 01 	lds	r31, 0x017F
    2a68:	8d 81       	ldd	r24, Y+5	; 0x05
    2a6a:	09 95       	icall
    2a6c:	22 c0       	rjmp	.+68     	; 0x2ab2 <WIZCHIP_READ+0xd8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
    2a6e:	8d 81       	ldd	r24, Y+5	; 0x05
    2a70:	9e 81       	ldd	r25, Y+6	; 0x06
    2a72:	af 81       	ldd	r26, Y+7	; 0x07
    2a74:	b8 85       	ldd	r27, Y+8	; 0x08
    2a76:	80 70       	andi	r24, 0x00	; 0
    2a78:	90 70       	andi	r25, 0x00	; 0
    2a7a:	b0 70       	andi	r27, 0x00	; 0
    2a7c:	cd 01       	movw	r24, r26
    2a7e:	aa 27       	eor	r26, r26
    2a80:	bb 27       	eor	r27, r27
    2a82:	8a 83       	std	Y+2, r24	; 0x02
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
    2a84:	8d 81       	ldd	r24, Y+5	; 0x05
    2a86:	9e 81       	ldd	r25, Y+6	; 0x06
    2a88:	af 81       	ldd	r26, Y+7	; 0x07
    2a8a:	b8 85       	ldd	r27, Y+8	; 0x08
    2a8c:	80 70       	andi	r24, 0x00	; 0
    2a8e:	a0 70       	andi	r26, 0x00	; 0
    2a90:	b0 70       	andi	r27, 0x00	; 0
    2a92:	89 2f       	mov	r24, r25
    2a94:	9a 2f       	mov	r25, r26
    2a96:	ab 2f       	mov	r26, r27
    2a98:	bb 27       	eor	r27, r27
    2a9a:	8b 83       	std	Y+3, r24	; 0x03
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
    2a9c:	8d 81       	ldd	r24, Y+5	; 0x05
    2a9e:	8c 83       	std	Y+4, r24	; 0x04
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
    2aa0:	e0 91 82 01 	lds	r30, 0x0182
    2aa4:	f0 91 83 01 	lds	r31, 0x0183
    2aa8:	ce 01       	movw	r24, r28
    2aaa:	02 96       	adiw	r24, 0x02	; 2
    2aac:	63 e0       	ldi	r22, 0x03	; 3
    2aae:	70 e0       	ldi	r23, 0x00	; 0
    2ab0:	09 95       	icall
   }
   ret = WIZCHIP.IF.SPI._read_byte();
    2ab2:	e0 91 7c 01 	lds	r30, 0x017C
    2ab6:	f0 91 7d 01 	lds	r31, 0x017D
    2aba:	09 95       	icall
    2abc:	89 83       	std	Y+1, r24	; 0x01

   WIZCHIP.CS._deselect();
    2abe:	e0 91 7a 01 	lds	r30, 0x017A
    2ac2:	f0 91 7b 01 	lds	r31, 0x017B
    2ac6:	09 95       	icall
   WIZCHIP_CRITICAL_EXIT();
    2ac8:	e0 91 76 01 	lds	r30, 0x0176
    2acc:	f0 91 77 01 	lds	r31, 0x0177
    2ad0:	09 95       	icall
   return ret;
    2ad2:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ad4:	28 96       	adiw	r28, 0x08	; 8
    2ad6:	0f b6       	in	r0, 0x3f	; 63
    2ad8:	f8 94       	cli
    2ada:	de bf       	out	0x3e, r29	; 62
    2adc:	0f be       	out	0x3f, r0	; 63
    2ade:	cd bf       	out	0x3d, r28	; 61
    2ae0:	cf 91       	pop	r28
    2ae2:	df 91       	pop	r29
    2ae4:	08 95       	ret

00002ae6 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
    2ae6:	df 93       	push	r29
    2ae8:	cf 93       	push	r28
    2aea:	cd b7       	in	r28, 0x3d	; 61
    2aec:	de b7       	in	r29, 0x3e	; 62
    2aee:	29 97       	sbiw	r28, 0x09	; 9
    2af0:	0f b6       	in	r0, 0x3f	; 63
    2af2:	f8 94       	cli
    2af4:	de bf       	out	0x3e, r29	; 62
    2af6:	0f be       	out	0x3f, r0	; 63
    2af8:	cd bf       	out	0x3d, r28	; 61
    2afa:	6d 83       	std	Y+5, r22	; 0x05
    2afc:	7e 83       	std	Y+6, r23	; 0x06
    2afe:	8f 83       	std	Y+7, r24	; 0x07
    2b00:	98 87       	std	Y+8, r25	; 0x08
    2b02:	49 87       	std	Y+9, r20	; 0x09
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
    2b04:	e0 91 74 01 	lds	r30, 0x0174
    2b08:	f0 91 75 01 	lds	r31, 0x0175
    2b0c:	09 95       	icall
   WIZCHIP.CS._select();
    2b0e:	e0 91 78 01 	lds	r30, 0x0178
    2b12:	f0 91 79 01 	lds	r31, 0x0179
    2b16:	09 95       	icall

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
    2b18:	8d 81       	ldd	r24, Y+5	; 0x05
    2b1a:	9e 81       	ldd	r25, Y+6	; 0x06
    2b1c:	af 81       	ldd	r26, Y+7	; 0x07
    2b1e:	b8 85       	ldd	r27, Y+8	; 0x08
    2b20:	84 60       	ori	r24, 0x04	; 4
    2b22:	8d 83       	std	Y+5, r24	; 0x05
    2b24:	9e 83       	std	Y+6, r25	; 0x06
    2b26:	af 83       	std	Y+7, r26	; 0x07
    2b28:	b8 87       	std	Y+8, r27	; 0x08

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
    2b2a:	80 91 82 01 	lds	r24, 0x0182
    2b2e:	90 91 83 01 	lds	r25, 0x0183
    2b32:	00 97       	sbiw	r24, 0x00	; 0
    2b34:	61 f5       	brne	.+88     	; 0x2b8e <WIZCHIP_WRITE+0xa8>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
    2b36:	e0 91 7e 01 	lds	r30, 0x017E
    2b3a:	f0 91 7f 01 	lds	r31, 0x017F
    2b3e:	8d 81       	ldd	r24, Y+5	; 0x05
    2b40:	9e 81       	ldd	r25, Y+6	; 0x06
    2b42:	af 81       	ldd	r26, Y+7	; 0x07
    2b44:	b8 85       	ldd	r27, Y+8	; 0x08
    2b46:	80 70       	andi	r24, 0x00	; 0
    2b48:	90 70       	andi	r25, 0x00	; 0
    2b4a:	b0 70       	andi	r27, 0x00	; 0
    2b4c:	cd 01       	movw	r24, r26
    2b4e:	aa 27       	eor	r26, r26
    2b50:	bb 27       	eor	r27, r27
    2b52:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
    2b54:	e0 91 7e 01 	lds	r30, 0x017E
    2b58:	f0 91 7f 01 	lds	r31, 0x017F
    2b5c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b5e:	9e 81       	ldd	r25, Y+6	; 0x06
    2b60:	af 81       	ldd	r26, Y+7	; 0x07
    2b62:	b8 85       	ldd	r27, Y+8	; 0x08
    2b64:	80 70       	andi	r24, 0x00	; 0
    2b66:	a0 70       	andi	r26, 0x00	; 0
    2b68:	b0 70       	andi	r27, 0x00	; 0
    2b6a:	89 2f       	mov	r24, r25
    2b6c:	9a 2f       	mov	r25, r26
    2b6e:	ab 2f       	mov	r26, r27
    2b70:	bb 27       	eor	r27, r27
    2b72:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
    2b74:	e0 91 7e 01 	lds	r30, 0x017E
    2b78:	f0 91 7f 01 	lds	r31, 0x017F
    2b7c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b7e:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte(wb);
    2b80:	e0 91 7e 01 	lds	r30, 0x017E
    2b84:	f0 91 7f 01 	lds	r31, 0x017F
    2b88:	89 85       	ldd	r24, Y+9	; 0x09
    2b8a:	09 95       	icall
    2b8c:	24 c0       	rjmp	.+72     	; 0x2bd6 <WIZCHIP_WRITE+0xf0>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
    2b8e:	8d 81       	ldd	r24, Y+5	; 0x05
    2b90:	9e 81       	ldd	r25, Y+6	; 0x06
    2b92:	af 81       	ldd	r26, Y+7	; 0x07
    2b94:	b8 85       	ldd	r27, Y+8	; 0x08
    2b96:	80 70       	andi	r24, 0x00	; 0
    2b98:	90 70       	andi	r25, 0x00	; 0
    2b9a:	b0 70       	andi	r27, 0x00	; 0
    2b9c:	cd 01       	movw	r24, r26
    2b9e:	aa 27       	eor	r26, r26
    2ba0:	bb 27       	eor	r27, r27
    2ba2:	89 83       	std	Y+1, r24	; 0x01
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
    2ba4:	8d 81       	ldd	r24, Y+5	; 0x05
    2ba6:	9e 81       	ldd	r25, Y+6	; 0x06
    2ba8:	af 81       	ldd	r26, Y+7	; 0x07
    2baa:	b8 85       	ldd	r27, Y+8	; 0x08
    2bac:	80 70       	andi	r24, 0x00	; 0
    2bae:	a0 70       	andi	r26, 0x00	; 0
    2bb0:	b0 70       	andi	r27, 0x00	; 0
    2bb2:	89 2f       	mov	r24, r25
    2bb4:	9a 2f       	mov	r25, r26
    2bb6:	ab 2f       	mov	r26, r27
    2bb8:	bb 27       	eor	r27, r27
    2bba:	8a 83       	std	Y+2, r24	; 0x02
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
    2bbc:	8d 81       	ldd	r24, Y+5	; 0x05
    2bbe:	8b 83       	std	Y+3, r24	; 0x03
		spi_data[3] = wb;
    2bc0:	89 85       	ldd	r24, Y+9	; 0x09
    2bc2:	8c 83       	std	Y+4, r24	; 0x04
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
    2bc4:	e0 91 82 01 	lds	r30, 0x0182
    2bc8:	f0 91 83 01 	lds	r31, 0x0183
    2bcc:	ce 01       	movw	r24, r28
    2bce:	01 96       	adiw	r24, 0x01	; 1
    2bd0:	64 e0       	ldi	r22, 0x04	; 4
    2bd2:	70 e0       	ldi	r23, 0x00	; 0
    2bd4:	09 95       	icall
   }

   WIZCHIP.CS._deselect();
    2bd6:	e0 91 7a 01 	lds	r30, 0x017A
    2bda:	f0 91 7b 01 	lds	r31, 0x017B
    2bde:	09 95       	icall
   WIZCHIP_CRITICAL_EXIT();
    2be0:	e0 91 76 01 	lds	r30, 0x0176
    2be4:	f0 91 77 01 	lds	r31, 0x0177
    2be8:	09 95       	icall
}
    2bea:	29 96       	adiw	r28, 0x09	; 9
    2bec:	0f b6       	in	r0, 0x3f	; 63
    2bee:	f8 94       	cli
    2bf0:	de bf       	out	0x3e, r29	; 62
    2bf2:	0f be       	out	0x3f, r0	; 63
    2bf4:	cd bf       	out	0x3d, r28	; 61
    2bf6:	cf 91       	pop	r28
    2bf8:	df 91       	pop	r29
    2bfa:	08 95       	ret

00002bfc <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
    2bfc:	0f 93       	push	r16
    2bfe:	1f 93       	push	r17
    2c00:	df 93       	push	r29
    2c02:	cf 93       	push	r28
    2c04:	cd b7       	in	r28, 0x3d	; 61
    2c06:	de b7       	in	r29, 0x3e	; 62
    2c08:	2d 97       	sbiw	r28, 0x0d	; 13
    2c0a:	0f b6       	in	r0, 0x3f	; 63
    2c0c:	f8 94       	cli
    2c0e:	de bf       	out	0x3e, r29	; 62
    2c10:	0f be       	out	0x3f, r0	; 63
    2c12:	cd bf       	out	0x3d, r28	; 61
    2c14:	6e 83       	std	Y+6, r22	; 0x06
    2c16:	7f 83       	std	Y+7, r23	; 0x07
    2c18:	88 87       	std	Y+8, r24	; 0x08
    2c1a:	99 87       	std	Y+9, r25	; 0x09
    2c1c:	5b 87       	std	Y+11, r21	; 0x0b
    2c1e:	4a 87       	std	Y+10, r20	; 0x0a
    2c20:	3d 87       	std	Y+13, r19	; 0x0d
    2c22:	2c 87       	std	Y+12, r18	; 0x0c
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
    2c24:	e0 91 74 01 	lds	r30, 0x0174
    2c28:	f0 91 75 01 	lds	r31, 0x0175
    2c2c:	09 95       	icall
   WIZCHIP.CS._select();
    2c2e:	e0 91 78 01 	lds	r30, 0x0178
    2c32:	f0 91 79 01 	lds	r31, 0x0179
    2c36:	09 95       	icall

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
    2c38:	80 91 80 01 	lds	r24, 0x0180
    2c3c:	90 91 81 01 	lds	r25, 0x0181
    2c40:	00 97       	sbiw	r24, 0x00	; 0
    2c42:	39 f0       	breq	.+14     	; 0x2c52 <WIZCHIP_READ_BUF+0x56>
    2c44:	80 91 82 01 	lds	r24, 0x0182
    2c48:	90 91 83 01 	lds	r25, 0x0183
    2c4c:	00 97       	sbiw	r24, 0x00	; 0
    2c4e:	09 f0       	breq	.+2      	; 0x2c52 <WIZCHIP_READ_BUF+0x56>
    2c50:	43 c0       	rjmp	.+134    	; 0x2cd8 <WIZCHIP_READ_BUF+0xdc>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
    2c52:	e0 91 7e 01 	lds	r30, 0x017E
    2c56:	f0 91 7f 01 	lds	r31, 0x017F
    2c5a:	8e 81       	ldd	r24, Y+6	; 0x06
    2c5c:	9f 81       	ldd	r25, Y+7	; 0x07
    2c5e:	a8 85       	ldd	r26, Y+8	; 0x08
    2c60:	b9 85       	ldd	r27, Y+9	; 0x09
    2c62:	80 70       	andi	r24, 0x00	; 0
    2c64:	90 70       	andi	r25, 0x00	; 0
    2c66:	b0 70       	andi	r27, 0x00	; 0
    2c68:	cd 01       	movw	r24, r26
    2c6a:	aa 27       	eor	r26, r26
    2c6c:	bb 27       	eor	r27, r27
    2c6e:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
    2c70:	e0 91 7e 01 	lds	r30, 0x017E
    2c74:	f0 91 7f 01 	lds	r31, 0x017F
    2c78:	8e 81       	ldd	r24, Y+6	; 0x06
    2c7a:	9f 81       	ldd	r25, Y+7	; 0x07
    2c7c:	a8 85       	ldd	r26, Y+8	; 0x08
    2c7e:	b9 85       	ldd	r27, Y+9	; 0x09
    2c80:	80 70       	andi	r24, 0x00	; 0
    2c82:	a0 70       	andi	r26, 0x00	; 0
    2c84:	b0 70       	andi	r27, 0x00	; 0
    2c86:	89 2f       	mov	r24, r25
    2c88:	9a 2f       	mov	r25, r26
    2c8a:	ab 2f       	mov	r26, r27
    2c8c:	bb 27       	eor	r27, r27
    2c8e:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
    2c90:	e0 91 7e 01 	lds	r30, 0x017E
    2c94:	f0 91 7f 01 	lds	r31, 0x017F
    2c98:	8e 81       	ldd	r24, Y+6	; 0x06
    2c9a:	09 95       	icall
		for(i = 0; i < len; i++)
    2c9c:	1a 82       	std	Y+2, r1	; 0x02
    2c9e:	19 82       	std	Y+1, r1	; 0x01
    2ca0:	13 c0       	rjmp	.+38     	; 0x2cc8 <WIZCHIP_READ_BUF+0xcc>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
    2ca2:	2a 85       	ldd	r18, Y+10	; 0x0a
    2ca4:	3b 85       	ldd	r19, Y+11	; 0x0b
    2ca6:	89 81       	ldd	r24, Y+1	; 0x01
    2ca8:	9a 81       	ldd	r25, Y+2	; 0x02
    2caa:	89 01       	movw	r16, r18
    2cac:	08 0f       	add	r16, r24
    2cae:	19 1f       	adc	r17, r25
    2cb0:	e0 91 7c 01 	lds	r30, 0x017C
    2cb4:	f0 91 7d 01 	lds	r31, 0x017D
    2cb8:	09 95       	icall
    2cba:	f8 01       	movw	r30, r16
    2cbc:	80 83       	st	Z, r24
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
		for(i = 0; i < len; i++)
    2cbe:	89 81       	ldd	r24, Y+1	; 0x01
    2cc0:	9a 81       	ldd	r25, Y+2	; 0x02
    2cc2:	01 96       	adiw	r24, 0x01	; 1
    2cc4:	9a 83       	std	Y+2, r25	; 0x02
    2cc6:	89 83       	std	Y+1, r24	; 0x01
    2cc8:	29 81       	ldd	r18, Y+1	; 0x01
    2cca:	3a 81       	ldd	r19, Y+2	; 0x02
    2ccc:	8c 85       	ldd	r24, Y+12	; 0x0c
    2cce:	9d 85       	ldd	r25, Y+13	; 0x0d
    2cd0:	28 17       	cp	r18, r24
    2cd2:	39 07       	cpc	r19, r25
    2cd4:	30 f3       	brcs	.-52     	; 0x2ca2 <WIZCHIP_READ_BUF+0xa6>
    2cd6:	2c c0       	rjmp	.+88     	; 0x2d30 <WIZCHIP_READ_BUF+0x134>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
    2cd8:	8e 81       	ldd	r24, Y+6	; 0x06
    2cda:	9f 81       	ldd	r25, Y+7	; 0x07
    2cdc:	a8 85       	ldd	r26, Y+8	; 0x08
    2cde:	b9 85       	ldd	r27, Y+9	; 0x09
    2ce0:	80 70       	andi	r24, 0x00	; 0
    2ce2:	90 70       	andi	r25, 0x00	; 0
    2ce4:	b0 70       	andi	r27, 0x00	; 0
    2ce6:	cd 01       	movw	r24, r26
    2ce8:	aa 27       	eor	r26, r26
    2cea:	bb 27       	eor	r27, r27
    2cec:	8b 83       	std	Y+3, r24	; 0x03
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
    2cee:	8e 81       	ldd	r24, Y+6	; 0x06
    2cf0:	9f 81       	ldd	r25, Y+7	; 0x07
    2cf2:	a8 85       	ldd	r26, Y+8	; 0x08
    2cf4:	b9 85       	ldd	r27, Y+9	; 0x09
    2cf6:	80 70       	andi	r24, 0x00	; 0
    2cf8:	a0 70       	andi	r26, 0x00	; 0
    2cfa:	b0 70       	andi	r27, 0x00	; 0
    2cfc:	89 2f       	mov	r24, r25
    2cfe:	9a 2f       	mov	r25, r26
    2d00:	ab 2f       	mov	r26, r27
    2d02:	bb 27       	eor	r27, r27
    2d04:	8c 83       	std	Y+4, r24	; 0x04
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
    2d06:	8e 81       	ldd	r24, Y+6	; 0x06
    2d08:	8d 83       	std	Y+5, r24	; 0x05
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
    2d0a:	e0 91 82 01 	lds	r30, 0x0182
    2d0e:	f0 91 83 01 	lds	r31, 0x0183
    2d12:	ce 01       	movw	r24, r28
    2d14:	03 96       	adiw	r24, 0x03	; 3
    2d16:	63 e0       	ldi	r22, 0x03	; 3
    2d18:	70 e0       	ldi	r23, 0x00	; 0
    2d1a:	09 95       	icall
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
    2d1c:	e0 91 80 01 	lds	r30, 0x0180
    2d20:	f0 91 81 01 	lds	r31, 0x0181
    2d24:	8a 85       	ldd	r24, Y+10	; 0x0a
    2d26:	9b 85       	ldd	r25, Y+11	; 0x0b
    2d28:	2c 85       	ldd	r18, Y+12	; 0x0c
    2d2a:	3d 85       	ldd	r19, Y+13	; 0x0d
    2d2c:	b9 01       	movw	r22, r18
    2d2e:	09 95       	icall
   }

   WIZCHIP.CS._deselect();
    2d30:	e0 91 7a 01 	lds	r30, 0x017A
    2d34:	f0 91 7b 01 	lds	r31, 0x017B
    2d38:	09 95       	icall
   WIZCHIP_CRITICAL_EXIT();
    2d3a:	e0 91 76 01 	lds	r30, 0x0176
    2d3e:	f0 91 77 01 	lds	r31, 0x0177
    2d42:	09 95       	icall
}
    2d44:	2d 96       	adiw	r28, 0x0d	; 13
    2d46:	0f b6       	in	r0, 0x3f	; 63
    2d48:	f8 94       	cli
    2d4a:	de bf       	out	0x3e, r29	; 62
    2d4c:	0f be       	out	0x3f, r0	; 63
    2d4e:	cd bf       	out	0x3d, r28	; 61
    2d50:	cf 91       	pop	r28
    2d52:	df 91       	pop	r29
    2d54:	1f 91       	pop	r17
    2d56:	0f 91       	pop	r16
    2d58:	08 95       	ret

00002d5a <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
    2d5a:	df 93       	push	r29
    2d5c:	cf 93       	push	r28
    2d5e:	cd b7       	in	r28, 0x3d	; 61
    2d60:	de b7       	in	r29, 0x3e	; 62
    2d62:	2d 97       	sbiw	r28, 0x0d	; 13
    2d64:	0f b6       	in	r0, 0x3f	; 63
    2d66:	f8 94       	cli
    2d68:	de bf       	out	0x3e, r29	; 62
    2d6a:	0f be       	out	0x3f, r0	; 63
    2d6c:	cd bf       	out	0x3d, r28	; 61
    2d6e:	6e 83       	std	Y+6, r22	; 0x06
    2d70:	7f 83       	std	Y+7, r23	; 0x07
    2d72:	88 87       	std	Y+8, r24	; 0x08
    2d74:	99 87       	std	Y+9, r25	; 0x09
    2d76:	5b 87       	std	Y+11, r21	; 0x0b
    2d78:	4a 87       	std	Y+10, r20	; 0x0a
    2d7a:	3d 87       	std	Y+13, r19	; 0x0d
    2d7c:	2c 87       	std	Y+12, r18	; 0x0c
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
    2d7e:	e0 91 74 01 	lds	r30, 0x0174
    2d82:	f0 91 75 01 	lds	r31, 0x0175
    2d86:	09 95       	icall
   WIZCHIP.CS._select();
    2d88:	e0 91 78 01 	lds	r30, 0x0178
    2d8c:	f0 91 79 01 	lds	r31, 0x0179
    2d90:	09 95       	icall

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
    2d92:	8e 81       	ldd	r24, Y+6	; 0x06
    2d94:	9f 81       	ldd	r25, Y+7	; 0x07
    2d96:	a8 85       	ldd	r26, Y+8	; 0x08
    2d98:	b9 85       	ldd	r27, Y+9	; 0x09
    2d9a:	84 60       	ori	r24, 0x04	; 4
    2d9c:	8e 83       	std	Y+6, r24	; 0x06
    2d9e:	9f 83       	std	Y+7, r25	; 0x07
    2da0:	a8 87       	std	Y+8, r26	; 0x08
    2da2:	b9 87       	std	Y+9, r27	; 0x09

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
    2da4:	80 91 82 01 	lds	r24, 0x0182
    2da8:	90 91 83 01 	lds	r25, 0x0183
    2dac:	00 97       	sbiw	r24, 0x00	; 0
    2dae:	09 f0       	breq	.+2      	; 0x2db2 <WIZCHIP_WRITE_BUF+0x58>
    2db0:	43 c0       	rjmp	.+134    	; 0x2e38 <WIZCHIP_WRITE_BUF+0xde>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
    2db2:	e0 91 7e 01 	lds	r30, 0x017E
    2db6:	f0 91 7f 01 	lds	r31, 0x017F
    2dba:	8e 81       	ldd	r24, Y+6	; 0x06
    2dbc:	9f 81       	ldd	r25, Y+7	; 0x07
    2dbe:	a8 85       	ldd	r26, Y+8	; 0x08
    2dc0:	b9 85       	ldd	r27, Y+9	; 0x09
    2dc2:	80 70       	andi	r24, 0x00	; 0
    2dc4:	90 70       	andi	r25, 0x00	; 0
    2dc6:	b0 70       	andi	r27, 0x00	; 0
    2dc8:	cd 01       	movw	r24, r26
    2dca:	aa 27       	eor	r26, r26
    2dcc:	bb 27       	eor	r27, r27
    2dce:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
    2dd0:	e0 91 7e 01 	lds	r30, 0x017E
    2dd4:	f0 91 7f 01 	lds	r31, 0x017F
    2dd8:	8e 81       	ldd	r24, Y+6	; 0x06
    2dda:	9f 81       	ldd	r25, Y+7	; 0x07
    2ddc:	a8 85       	ldd	r26, Y+8	; 0x08
    2dde:	b9 85       	ldd	r27, Y+9	; 0x09
    2de0:	80 70       	andi	r24, 0x00	; 0
    2de2:	a0 70       	andi	r26, 0x00	; 0
    2de4:	b0 70       	andi	r27, 0x00	; 0
    2de6:	89 2f       	mov	r24, r25
    2de8:	9a 2f       	mov	r25, r26
    2dea:	ab 2f       	mov	r26, r27
    2dec:	bb 27       	eor	r27, r27
    2dee:	09 95       	icall
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
    2df0:	e0 91 7e 01 	lds	r30, 0x017E
    2df4:	f0 91 7f 01 	lds	r31, 0x017F
    2df8:	8e 81       	ldd	r24, Y+6	; 0x06
    2dfa:	09 95       	icall
		for(i = 0; i < len; i++)
    2dfc:	1a 82       	std	Y+2, r1	; 0x02
    2dfe:	19 82       	std	Y+1, r1	; 0x01
    2e00:	13 c0       	rjmp	.+38     	; 0x2e28 <WIZCHIP_WRITE_BUF+0xce>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
    2e02:	40 91 7e 01 	lds	r20, 0x017E
    2e06:	50 91 7f 01 	lds	r21, 0x017F
    2e0a:	2a 85       	ldd	r18, Y+10	; 0x0a
    2e0c:	3b 85       	ldd	r19, Y+11	; 0x0b
    2e0e:	89 81       	ldd	r24, Y+1	; 0x01
    2e10:	9a 81       	ldd	r25, Y+2	; 0x02
    2e12:	f9 01       	movw	r30, r18
    2e14:	e8 0f       	add	r30, r24
    2e16:	f9 1f       	adc	r31, r25
    2e18:	80 81       	ld	r24, Z
    2e1a:	fa 01       	movw	r30, r20
    2e1c:	09 95       	icall
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
		for(i = 0; i < len; i++)
    2e1e:	89 81       	ldd	r24, Y+1	; 0x01
    2e20:	9a 81       	ldd	r25, Y+2	; 0x02
    2e22:	01 96       	adiw	r24, 0x01	; 1
    2e24:	9a 83       	std	Y+2, r25	; 0x02
    2e26:	89 83       	std	Y+1, r24	; 0x01
    2e28:	29 81       	ldd	r18, Y+1	; 0x01
    2e2a:	3a 81       	ldd	r19, Y+2	; 0x02
    2e2c:	8c 85       	ldd	r24, Y+12	; 0x0c
    2e2e:	9d 85       	ldd	r25, Y+13	; 0x0d
    2e30:	28 17       	cp	r18, r24
    2e32:	39 07       	cpc	r19, r25
    2e34:	30 f3       	brcs	.-52     	; 0x2e02 <WIZCHIP_WRITE_BUF+0xa8>
    2e36:	2c c0       	rjmp	.+88     	; 0x2e90 <WIZCHIP_WRITE_BUF+0x136>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
    2e38:	8e 81       	ldd	r24, Y+6	; 0x06
    2e3a:	9f 81       	ldd	r25, Y+7	; 0x07
    2e3c:	a8 85       	ldd	r26, Y+8	; 0x08
    2e3e:	b9 85       	ldd	r27, Y+9	; 0x09
    2e40:	80 70       	andi	r24, 0x00	; 0
    2e42:	90 70       	andi	r25, 0x00	; 0
    2e44:	b0 70       	andi	r27, 0x00	; 0
    2e46:	cd 01       	movw	r24, r26
    2e48:	aa 27       	eor	r26, r26
    2e4a:	bb 27       	eor	r27, r27
    2e4c:	8b 83       	std	Y+3, r24	; 0x03
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
    2e4e:	8e 81       	ldd	r24, Y+6	; 0x06
    2e50:	9f 81       	ldd	r25, Y+7	; 0x07
    2e52:	a8 85       	ldd	r26, Y+8	; 0x08
    2e54:	b9 85       	ldd	r27, Y+9	; 0x09
    2e56:	80 70       	andi	r24, 0x00	; 0
    2e58:	a0 70       	andi	r26, 0x00	; 0
    2e5a:	b0 70       	andi	r27, 0x00	; 0
    2e5c:	89 2f       	mov	r24, r25
    2e5e:	9a 2f       	mov	r25, r26
    2e60:	ab 2f       	mov	r26, r27
    2e62:	bb 27       	eor	r27, r27
    2e64:	8c 83       	std	Y+4, r24	; 0x04
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
    2e66:	8e 81       	ldd	r24, Y+6	; 0x06
    2e68:	8d 83       	std	Y+5, r24	; 0x05
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
    2e6a:	e0 91 82 01 	lds	r30, 0x0182
    2e6e:	f0 91 83 01 	lds	r31, 0x0183
    2e72:	ce 01       	movw	r24, r28
    2e74:	03 96       	adiw	r24, 0x03	; 3
    2e76:	63 e0       	ldi	r22, 0x03	; 3
    2e78:	70 e0       	ldi	r23, 0x00	; 0
    2e7a:	09 95       	icall
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
    2e7c:	e0 91 82 01 	lds	r30, 0x0182
    2e80:	f0 91 83 01 	lds	r31, 0x0183
    2e84:	8a 85       	ldd	r24, Y+10	; 0x0a
    2e86:	9b 85       	ldd	r25, Y+11	; 0x0b
    2e88:	2c 85       	ldd	r18, Y+12	; 0x0c
    2e8a:	3d 85       	ldd	r19, Y+13	; 0x0d
    2e8c:	b9 01       	movw	r22, r18
    2e8e:	09 95       	icall
   }

   WIZCHIP.CS._deselect();
    2e90:	e0 91 7a 01 	lds	r30, 0x017A
    2e94:	f0 91 7b 01 	lds	r31, 0x017B
    2e98:	09 95       	icall
   WIZCHIP_CRITICAL_EXIT();
    2e9a:	e0 91 76 01 	lds	r30, 0x0176
    2e9e:	f0 91 77 01 	lds	r31, 0x0177
    2ea2:	09 95       	icall
}
    2ea4:	2d 96       	adiw	r28, 0x0d	; 13
    2ea6:	0f b6       	in	r0, 0x3f	; 63
    2ea8:	f8 94       	cli
    2eaa:	de bf       	out	0x3e, r29	; 62
    2eac:	0f be       	out	0x3f, r0	; 63
    2eae:	cd bf       	out	0x3d, r28	; 61
    2eb0:	cf 91       	pop	r28
    2eb2:	df 91       	pop	r29
    2eb4:	08 95       	ret

00002eb6 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
    2eb6:	0f 93       	push	r16
    2eb8:	1f 93       	push	r17
    2eba:	df 93       	push	r29
    2ebc:	cf 93       	push	r28
    2ebe:	00 d0       	rcall	.+0      	; 0x2ec0 <getSn_TX_FSR+0xa>
    2ec0:	00 d0       	rcall	.+0      	; 0x2ec2 <getSn_TX_FSR+0xc>
    2ec2:	0f 92       	push	r0
    2ec4:	cd b7       	in	r28, 0x3d	; 61
    2ec6:	de b7       	in	r29, 0x3e	; 62
    2ec8:	8d 83       	std	Y+5, r24	; 0x05
   uint16_t val=0,val1=0;
    2eca:	1c 82       	std	Y+4, r1	; 0x04
    2ecc:	1b 82       	std	Y+3, r1	; 0x03
    2ece:	1a 82       	std	Y+2, r1	; 0x02
    2ed0:	19 82       	std	Y+1, r1	; 0x01

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
    2ed2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed4:	88 2f       	mov	r24, r24
    2ed6:	90 e0       	ldi	r25, 0x00	; 0
    2ed8:	88 0f       	add	r24, r24
    2eda:	99 1f       	adc	r25, r25
    2edc:	88 0f       	add	r24, r24
    2ede:	99 1f       	adc	r25, r25
    2ee0:	01 96       	adiw	r24, 0x01	; 1
    2ee2:	88 0f       	add	r24, r24
    2ee4:	99 1f       	adc	r25, r25
    2ee6:	88 0f       	add	r24, r24
    2ee8:	99 1f       	adc	r25, r25
    2eea:	88 0f       	add	r24, r24
    2eec:	99 1f       	adc	r25, r25
    2eee:	80 50       	subi	r24, 0x00	; 0
    2ef0:	90 4e       	sbci	r25, 0xE0	; 224
    2ef2:	aa 27       	eor	r26, r26
    2ef4:	97 fd       	sbrc	r25, 7
    2ef6:	a0 95       	com	r26
    2ef8:	ba 2f       	mov	r27, r26
    2efa:	bc 01       	movw	r22, r24
    2efc:	cd 01       	movw	r24, r26
    2efe:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2f02:	88 2f       	mov	r24, r24
    2f04:	90 e0       	ldi	r25, 0x00	; 0
    2f06:	9a 83       	std	Y+2, r25	; 0x02
    2f08:	89 83       	std	Y+1, r24	; 0x01
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
    2f0a:	89 81       	ldd	r24, Y+1	; 0x01
    2f0c:	9a 81       	ldd	r25, Y+2	; 0x02
    2f0e:	18 2f       	mov	r17, r24
    2f10:	00 27       	eor	r16, r16
    2f12:	8d 81       	ldd	r24, Y+5	; 0x05
    2f14:	88 2f       	mov	r24, r24
    2f16:	90 e0       	ldi	r25, 0x00	; 0
    2f18:	88 0f       	add	r24, r24
    2f1a:	99 1f       	adc	r25, r25
    2f1c:	88 0f       	add	r24, r24
    2f1e:	99 1f       	adc	r25, r25
    2f20:	01 96       	adiw	r24, 0x01	; 1
    2f22:	88 0f       	add	r24, r24
    2f24:	99 1f       	adc	r25, r25
    2f26:	88 0f       	add	r24, r24
    2f28:	99 1f       	adc	r25, r25
    2f2a:	88 0f       	add	r24, r24
    2f2c:	99 1f       	adc	r25, r25
    2f2e:	80 50       	subi	r24, 0x00	; 0
    2f30:	9f 4d       	sbci	r25, 0xDF	; 223
    2f32:	aa 27       	eor	r26, r26
    2f34:	97 fd       	sbrc	r25, 7
    2f36:	a0 95       	com	r26
    2f38:	ba 2f       	mov	r27, r26
    2f3a:	bc 01       	movw	r22, r24
    2f3c:	cd 01       	movw	r24, r26
    2f3e:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2f42:	88 2f       	mov	r24, r24
    2f44:	90 e0       	ldi	r25, 0x00	; 0
    2f46:	80 0f       	add	r24, r16
    2f48:	91 1f       	adc	r25, r17
    2f4a:	9a 83       	std	Y+2, r25	; 0x02
    2f4c:	89 83       	std	Y+1, r24	; 0x01
      if (val1 != 0)
    2f4e:	89 81       	ldd	r24, Y+1	; 0x01
    2f50:	9a 81       	ldd	r25, Y+2	; 0x02
    2f52:	00 97       	sbiw	r24, 0x00	; 0
    2f54:	f1 f1       	breq	.+124    	; 0x2fd2 <getSn_TX_FSR+0x11c>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
    2f56:	8d 81       	ldd	r24, Y+5	; 0x05
    2f58:	88 2f       	mov	r24, r24
    2f5a:	90 e0       	ldi	r25, 0x00	; 0
    2f5c:	88 0f       	add	r24, r24
    2f5e:	99 1f       	adc	r25, r25
    2f60:	88 0f       	add	r24, r24
    2f62:	99 1f       	adc	r25, r25
    2f64:	01 96       	adiw	r24, 0x01	; 1
    2f66:	88 0f       	add	r24, r24
    2f68:	99 1f       	adc	r25, r25
    2f6a:	88 0f       	add	r24, r24
    2f6c:	99 1f       	adc	r25, r25
    2f6e:	88 0f       	add	r24, r24
    2f70:	99 1f       	adc	r25, r25
    2f72:	80 50       	subi	r24, 0x00	; 0
    2f74:	90 4e       	sbci	r25, 0xE0	; 224
    2f76:	aa 27       	eor	r26, r26
    2f78:	97 fd       	sbrc	r25, 7
    2f7a:	a0 95       	com	r26
    2f7c:	ba 2f       	mov	r27, r26
    2f7e:	bc 01       	movw	r22, r24
    2f80:	cd 01       	movw	r24, r26
    2f82:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2f86:	88 2f       	mov	r24, r24
    2f88:	90 e0       	ldi	r25, 0x00	; 0
    2f8a:	9c 83       	std	Y+4, r25	; 0x04
    2f8c:	8b 83       	std	Y+3, r24	; 0x03
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
    2f8e:	8b 81       	ldd	r24, Y+3	; 0x03
    2f90:	9c 81       	ldd	r25, Y+4	; 0x04
    2f92:	18 2f       	mov	r17, r24
    2f94:	00 27       	eor	r16, r16
    2f96:	8d 81       	ldd	r24, Y+5	; 0x05
    2f98:	88 2f       	mov	r24, r24
    2f9a:	90 e0       	ldi	r25, 0x00	; 0
    2f9c:	88 0f       	add	r24, r24
    2f9e:	99 1f       	adc	r25, r25
    2fa0:	88 0f       	add	r24, r24
    2fa2:	99 1f       	adc	r25, r25
    2fa4:	01 96       	adiw	r24, 0x01	; 1
    2fa6:	88 0f       	add	r24, r24
    2fa8:	99 1f       	adc	r25, r25
    2faa:	88 0f       	add	r24, r24
    2fac:	99 1f       	adc	r25, r25
    2fae:	88 0f       	add	r24, r24
    2fb0:	99 1f       	adc	r25, r25
    2fb2:	80 50       	subi	r24, 0x00	; 0
    2fb4:	9f 4d       	sbci	r25, 0xDF	; 223
    2fb6:	aa 27       	eor	r26, r26
    2fb8:	97 fd       	sbrc	r25, 7
    2fba:	a0 95       	com	r26
    2fbc:	ba 2f       	mov	r27, r26
    2fbe:	bc 01       	movw	r22, r24
    2fc0:	cd 01       	movw	r24, r26
    2fc2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    2fc6:	88 2f       	mov	r24, r24
    2fc8:	90 e0       	ldi	r25, 0x00	; 0
    2fca:	80 0f       	add	r24, r16
    2fcc:	91 1f       	adc	r25, r17
    2fce:	9c 83       	std	Y+4, r25	; 0x04
    2fd0:	8b 83       	std	Y+3, r24	; 0x03
      }
   }while (val != val1);
    2fd2:	2b 81       	ldd	r18, Y+3	; 0x03
    2fd4:	3c 81       	ldd	r19, Y+4	; 0x04
    2fd6:	89 81       	ldd	r24, Y+1	; 0x01
    2fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    2fda:	28 17       	cp	r18, r24
    2fdc:	39 07       	cpc	r19, r25
    2fde:	09 f0       	breq	.+2      	; 0x2fe2 <getSn_TX_FSR+0x12c>
    2fe0:	78 cf       	rjmp	.-272    	; 0x2ed2 <getSn_TX_FSR+0x1c>
   return val;
    2fe2:	8b 81       	ldd	r24, Y+3	; 0x03
    2fe4:	9c 81       	ldd	r25, Y+4	; 0x04
}
    2fe6:	0f 90       	pop	r0
    2fe8:	0f 90       	pop	r0
    2fea:	0f 90       	pop	r0
    2fec:	0f 90       	pop	r0
    2fee:	0f 90       	pop	r0
    2ff0:	cf 91       	pop	r28
    2ff2:	df 91       	pop	r29
    2ff4:	1f 91       	pop	r17
    2ff6:	0f 91       	pop	r16
    2ff8:	08 95       	ret

00002ffa <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
    2ffa:	0f 93       	push	r16
    2ffc:	1f 93       	push	r17
    2ffe:	df 93       	push	r29
    3000:	cf 93       	push	r28
    3002:	00 d0       	rcall	.+0      	; 0x3004 <getSn_RX_RSR+0xa>
    3004:	00 d0       	rcall	.+0      	; 0x3006 <getSn_RX_RSR+0xc>
    3006:	0f 92       	push	r0
    3008:	cd b7       	in	r28, 0x3d	; 61
    300a:	de b7       	in	r29, 0x3e	; 62
    300c:	8d 83       	std	Y+5, r24	; 0x05
   uint16_t val=0,val1=0;
    300e:	1c 82       	std	Y+4, r1	; 0x04
    3010:	1b 82       	std	Y+3, r1	; 0x03
    3012:	1a 82       	std	Y+2, r1	; 0x02
    3014:	19 82       	std	Y+1, r1	; 0x01

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
    3016:	8d 81       	ldd	r24, Y+5	; 0x05
    3018:	88 2f       	mov	r24, r24
    301a:	90 e0       	ldi	r25, 0x00	; 0
    301c:	88 0f       	add	r24, r24
    301e:	99 1f       	adc	r25, r25
    3020:	88 0f       	add	r24, r24
    3022:	99 1f       	adc	r25, r25
    3024:	01 96       	adiw	r24, 0x01	; 1
    3026:	88 0f       	add	r24, r24
    3028:	99 1f       	adc	r25, r25
    302a:	88 0f       	add	r24, r24
    302c:	99 1f       	adc	r25, r25
    302e:	88 0f       	add	r24, r24
    3030:	99 1f       	adc	r25, r25
    3032:	80 50       	subi	r24, 0x00	; 0
    3034:	9a 4d       	sbci	r25, 0xDA	; 218
    3036:	aa 27       	eor	r26, r26
    3038:	97 fd       	sbrc	r25, 7
    303a:	a0 95       	com	r26
    303c:	ba 2f       	mov	r27, r26
    303e:	bc 01       	movw	r22, r24
    3040:	cd 01       	movw	r24, r26
    3042:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    3046:	88 2f       	mov	r24, r24
    3048:	90 e0       	ldi	r25, 0x00	; 0
    304a:	9a 83       	std	Y+2, r25	; 0x02
    304c:	89 83       	std	Y+1, r24	; 0x01
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
    304e:	89 81       	ldd	r24, Y+1	; 0x01
    3050:	9a 81       	ldd	r25, Y+2	; 0x02
    3052:	18 2f       	mov	r17, r24
    3054:	00 27       	eor	r16, r16
    3056:	8d 81       	ldd	r24, Y+5	; 0x05
    3058:	88 2f       	mov	r24, r24
    305a:	90 e0       	ldi	r25, 0x00	; 0
    305c:	88 0f       	add	r24, r24
    305e:	99 1f       	adc	r25, r25
    3060:	88 0f       	add	r24, r24
    3062:	99 1f       	adc	r25, r25
    3064:	01 96       	adiw	r24, 0x01	; 1
    3066:	88 0f       	add	r24, r24
    3068:	99 1f       	adc	r25, r25
    306a:	88 0f       	add	r24, r24
    306c:	99 1f       	adc	r25, r25
    306e:	88 0f       	add	r24, r24
    3070:	99 1f       	adc	r25, r25
    3072:	80 50       	subi	r24, 0x00	; 0
    3074:	99 4d       	sbci	r25, 0xD9	; 217
    3076:	aa 27       	eor	r26, r26
    3078:	97 fd       	sbrc	r25, 7
    307a:	a0 95       	com	r26
    307c:	ba 2f       	mov	r27, r26
    307e:	bc 01       	movw	r22, r24
    3080:	cd 01       	movw	r24, r26
    3082:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    3086:	88 2f       	mov	r24, r24
    3088:	90 e0       	ldi	r25, 0x00	; 0
    308a:	80 0f       	add	r24, r16
    308c:	91 1f       	adc	r25, r17
    308e:	9a 83       	std	Y+2, r25	; 0x02
    3090:	89 83       	std	Y+1, r24	; 0x01
      if (val1 != 0)
    3092:	89 81       	ldd	r24, Y+1	; 0x01
    3094:	9a 81       	ldd	r25, Y+2	; 0x02
    3096:	00 97       	sbiw	r24, 0x00	; 0
    3098:	f1 f1       	breq	.+124    	; 0x3116 <getSn_RX_RSR+0x11c>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
    309a:	8d 81       	ldd	r24, Y+5	; 0x05
    309c:	88 2f       	mov	r24, r24
    309e:	90 e0       	ldi	r25, 0x00	; 0
    30a0:	88 0f       	add	r24, r24
    30a2:	99 1f       	adc	r25, r25
    30a4:	88 0f       	add	r24, r24
    30a6:	99 1f       	adc	r25, r25
    30a8:	01 96       	adiw	r24, 0x01	; 1
    30aa:	88 0f       	add	r24, r24
    30ac:	99 1f       	adc	r25, r25
    30ae:	88 0f       	add	r24, r24
    30b0:	99 1f       	adc	r25, r25
    30b2:	88 0f       	add	r24, r24
    30b4:	99 1f       	adc	r25, r25
    30b6:	80 50       	subi	r24, 0x00	; 0
    30b8:	9a 4d       	sbci	r25, 0xDA	; 218
    30ba:	aa 27       	eor	r26, r26
    30bc:	97 fd       	sbrc	r25, 7
    30be:	a0 95       	com	r26
    30c0:	ba 2f       	mov	r27, r26
    30c2:	bc 01       	movw	r22, r24
    30c4:	cd 01       	movw	r24, r26
    30c6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    30ca:	88 2f       	mov	r24, r24
    30cc:	90 e0       	ldi	r25, 0x00	; 0
    30ce:	9c 83       	std	Y+4, r25	; 0x04
    30d0:	8b 83       	std	Y+3, r24	; 0x03
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
    30d2:	8b 81       	ldd	r24, Y+3	; 0x03
    30d4:	9c 81       	ldd	r25, Y+4	; 0x04
    30d6:	18 2f       	mov	r17, r24
    30d8:	00 27       	eor	r16, r16
    30da:	8d 81       	ldd	r24, Y+5	; 0x05
    30dc:	88 2f       	mov	r24, r24
    30de:	90 e0       	ldi	r25, 0x00	; 0
    30e0:	88 0f       	add	r24, r24
    30e2:	99 1f       	adc	r25, r25
    30e4:	88 0f       	add	r24, r24
    30e6:	99 1f       	adc	r25, r25
    30e8:	01 96       	adiw	r24, 0x01	; 1
    30ea:	88 0f       	add	r24, r24
    30ec:	99 1f       	adc	r25, r25
    30ee:	88 0f       	add	r24, r24
    30f0:	99 1f       	adc	r25, r25
    30f2:	88 0f       	add	r24, r24
    30f4:	99 1f       	adc	r25, r25
    30f6:	80 50       	subi	r24, 0x00	; 0
    30f8:	99 4d       	sbci	r25, 0xD9	; 217
    30fa:	aa 27       	eor	r26, r26
    30fc:	97 fd       	sbrc	r25, 7
    30fe:	a0 95       	com	r26
    3100:	ba 2f       	mov	r27, r26
    3102:	bc 01       	movw	r22, r24
    3104:	cd 01       	movw	r24, r26
    3106:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    310a:	88 2f       	mov	r24, r24
    310c:	90 e0       	ldi	r25, 0x00	; 0
    310e:	80 0f       	add	r24, r16
    3110:	91 1f       	adc	r25, r17
    3112:	9c 83       	std	Y+4, r25	; 0x04
    3114:	8b 83       	std	Y+3, r24	; 0x03
      }
   }while (val != val1);
    3116:	2b 81       	ldd	r18, Y+3	; 0x03
    3118:	3c 81       	ldd	r19, Y+4	; 0x04
    311a:	89 81       	ldd	r24, Y+1	; 0x01
    311c:	9a 81       	ldd	r25, Y+2	; 0x02
    311e:	28 17       	cp	r18, r24
    3120:	39 07       	cpc	r19, r25
    3122:	09 f0       	breq	.+2      	; 0x3126 <getSn_RX_RSR+0x12c>
    3124:	78 cf       	rjmp	.-272    	; 0x3016 <getSn_RX_RSR+0x1c>
   return val;
    3126:	8b 81       	ldd	r24, Y+3	; 0x03
    3128:	9c 81       	ldd	r25, Y+4	; 0x04
}
    312a:	0f 90       	pop	r0
    312c:	0f 90       	pop	r0
    312e:	0f 90       	pop	r0
    3130:	0f 90       	pop	r0
    3132:	0f 90       	pop	r0
    3134:	cf 91       	pop	r28
    3136:	df 91       	pop	r29
    3138:	1f 91       	pop	r17
    313a:	0f 91       	pop	r16
    313c:	08 95       	ret

0000313e <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
    313e:	0f 93       	push	r16
    3140:	1f 93       	push	r17
    3142:	df 93       	push	r29
    3144:	cf 93       	push	r28
    3146:	cd b7       	in	r28, 0x3d	; 61
    3148:	de b7       	in	r29, 0x3e	; 62
    314a:	2b 97       	sbiw	r28, 0x0b	; 11
    314c:	0f b6       	in	r0, 0x3f	; 63
    314e:	f8 94       	cli
    3150:	de bf       	out	0x3e, r29	; 62
    3152:	0f be       	out	0x3f, r0	; 63
    3154:	cd bf       	out	0x3d, r28	; 61
    3156:	8f 83       	std	Y+7, r24	; 0x07
    3158:	79 87       	std	Y+9, r23	; 0x09
    315a:	68 87       	std	Y+8, r22	; 0x08
    315c:	5b 87       	std	Y+11, r21	; 0x0b
    315e:	4a 87       	std	Y+10, r20	; 0x0a
   uint16_t ptr = 0;
    3160:	1e 82       	std	Y+6, r1	; 0x06
    3162:	1d 82       	std	Y+5, r1	; 0x05
   uint32_t addrsel = 0;
    3164:	19 82       	std	Y+1, r1	; 0x01
    3166:	1a 82       	std	Y+2, r1	; 0x02
    3168:	1b 82       	std	Y+3, r1	; 0x03
    316a:	1c 82       	std	Y+4, r1	; 0x04

   if(len == 0)  return;
    316c:	8a 85       	ldd	r24, Y+10	; 0x0a
    316e:	9b 85       	ldd	r25, Y+11	; 0x0b
    3170:	00 97       	sbiw	r24, 0x00	; 0
    3172:	09 f4       	brne	.+2      	; 0x3176 <wiz_send_data+0x38>
    3174:	ac c0       	rjmp	.+344    	; 0x32ce <wiz_send_data+0x190>
   ptr = getSn_TX_WR(sn);
    3176:	8f 81       	ldd	r24, Y+7	; 0x07
    3178:	88 2f       	mov	r24, r24
    317a:	90 e0       	ldi	r25, 0x00	; 0
    317c:	88 0f       	add	r24, r24
    317e:	99 1f       	adc	r25, r25
    3180:	88 0f       	add	r24, r24
    3182:	99 1f       	adc	r25, r25
    3184:	01 96       	adiw	r24, 0x01	; 1
    3186:	88 0f       	add	r24, r24
    3188:	99 1f       	adc	r25, r25
    318a:	88 0f       	add	r24, r24
    318c:	99 1f       	adc	r25, r25
    318e:	88 0f       	add	r24, r24
    3190:	99 1f       	adc	r25, r25
    3192:	80 50       	subi	r24, 0x00	; 0
    3194:	9c 4d       	sbci	r25, 0xDC	; 220
    3196:	aa 27       	eor	r26, r26
    3198:	97 fd       	sbrc	r25, 7
    319a:	a0 95       	com	r26
    319c:	ba 2f       	mov	r27, r26
    319e:	bc 01       	movw	r22, r24
    31a0:	cd 01       	movw	r24, r26
    31a2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    31a6:	88 2f       	mov	r24, r24
    31a8:	90 e0       	ldi	r25, 0x00	; 0
    31aa:	18 2f       	mov	r17, r24
    31ac:	00 27       	eor	r16, r16
    31ae:	8f 81       	ldd	r24, Y+7	; 0x07
    31b0:	88 2f       	mov	r24, r24
    31b2:	90 e0       	ldi	r25, 0x00	; 0
    31b4:	88 0f       	add	r24, r24
    31b6:	99 1f       	adc	r25, r25
    31b8:	88 0f       	add	r24, r24
    31ba:	99 1f       	adc	r25, r25
    31bc:	01 96       	adiw	r24, 0x01	; 1
    31be:	88 0f       	add	r24, r24
    31c0:	99 1f       	adc	r25, r25
    31c2:	88 0f       	add	r24, r24
    31c4:	99 1f       	adc	r25, r25
    31c6:	88 0f       	add	r24, r24
    31c8:	99 1f       	adc	r25, r25
    31ca:	80 50       	subi	r24, 0x00	; 0
    31cc:	9b 4d       	sbci	r25, 0xDB	; 219
    31ce:	aa 27       	eor	r26, r26
    31d0:	97 fd       	sbrc	r25, 7
    31d2:	a0 95       	com	r26
    31d4:	ba 2f       	mov	r27, r26
    31d6:	bc 01       	movw	r22, r24
    31d8:	cd 01       	movw	r24, r26
    31da:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    31de:	88 2f       	mov	r24, r24
    31e0:	90 e0       	ldi	r25, 0x00	; 0
    31e2:	80 0f       	add	r24, r16
    31e4:	91 1f       	adc	r25, r17
    31e6:	9e 83       	std	Y+6, r25	; 0x06
    31e8:	8d 83       	std	Y+5, r24	; 0x05
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
    31ea:	8d 81       	ldd	r24, Y+5	; 0x05
    31ec:	9e 81       	ldd	r25, Y+6	; 0x06
    31ee:	cc 01       	movw	r24, r24
    31f0:	a0 e0       	ldi	r26, 0x00	; 0
    31f2:	b0 e0       	ldi	r27, 0x00	; 0
    31f4:	22 27       	eor	r18, r18
    31f6:	38 2f       	mov	r19, r24
    31f8:	49 2f       	mov	r20, r25
    31fa:	5a 2f       	mov	r21, r26
    31fc:	8f 81       	ldd	r24, Y+7	; 0x07
    31fe:	88 2f       	mov	r24, r24
    3200:	90 e0       	ldi	r25, 0x00	; 0
    3202:	88 0f       	add	r24, r24
    3204:	99 1f       	adc	r25, r25
    3206:	01 96       	adiw	r24, 0x01	; 1
    3208:	88 0f       	add	r24, r24
    320a:	99 1f       	adc	r25, r25
    320c:	88 0f       	add	r24, r24
    320e:	99 1f       	adc	r25, r25
    3210:	88 0f       	add	r24, r24
    3212:	99 1f       	adc	r25, r25
    3214:	88 0f       	add	r24, r24
    3216:	99 1f       	adc	r25, r25
    3218:	aa 27       	eor	r26, r26
    321a:	97 fd       	sbrc	r25, 7
    321c:	a0 95       	com	r26
    321e:	ba 2f       	mov	r27, r26
    3220:	82 0f       	add	r24, r18
    3222:	93 1f       	adc	r25, r19
    3224:	a4 1f       	adc	r26, r20
    3226:	b5 1f       	adc	r27, r21
    3228:	89 83       	std	Y+1, r24	; 0x01
    322a:	9a 83       	std	Y+2, r25	; 0x02
    322c:	ab 83       	std	Y+3, r26	; 0x03
    322e:	bc 83       	std	Y+4, r27	; 0x04
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
    3230:	89 81       	ldd	r24, Y+1	; 0x01
    3232:	9a 81       	ldd	r25, Y+2	; 0x02
    3234:	ab 81       	ldd	r26, Y+3	; 0x03
    3236:	bc 81       	ldd	r27, Y+4	; 0x04
    3238:	28 85       	ldd	r18, Y+8	; 0x08
    323a:	39 85       	ldd	r19, Y+9	; 0x09
    323c:	ea 85       	ldd	r30, Y+10	; 0x0a
    323e:	fb 85       	ldd	r31, Y+11	; 0x0b
    3240:	bc 01       	movw	r22, r24
    3242:	cd 01       	movw	r24, r26
    3244:	a9 01       	movw	r20, r18
    3246:	9f 01       	movw	r18, r30
    3248:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   
   ptr += len;
    324c:	2d 81       	ldd	r18, Y+5	; 0x05
    324e:	3e 81       	ldd	r19, Y+6	; 0x06
    3250:	8a 85       	ldd	r24, Y+10	; 0x0a
    3252:	9b 85       	ldd	r25, Y+11	; 0x0b
    3254:	82 0f       	add	r24, r18
    3256:	93 1f       	adc	r25, r19
    3258:	9e 83       	std	Y+6, r25	; 0x06
    325a:	8d 83       	std	Y+5, r24	; 0x05
   setSn_TX_WR(sn,ptr);
    325c:	8f 81       	ldd	r24, Y+7	; 0x07
    325e:	88 2f       	mov	r24, r24
    3260:	90 e0       	ldi	r25, 0x00	; 0
    3262:	88 0f       	add	r24, r24
    3264:	99 1f       	adc	r25, r25
    3266:	88 0f       	add	r24, r24
    3268:	99 1f       	adc	r25, r25
    326a:	01 96       	adiw	r24, 0x01	; 1
    326c:	88 0f       	add	r24, r24
    326e:	99 1f       	adc	r25, r25
    3270:	88 0f       	add	r24, r24
    3272:	99 1f       	adc	r25, r25
    3274:	88 0f       	add	r24, r24
    3276:	99 1f       	adc	r25, r25
    3278:	80 50       	subi	r24, 0x00	; 0
    327a:	9c 4d       	sbci	r25, 0xDC	; 220
    327c:	9c 01       	movw	r18, r24
    327e:	44 27       	eor	r20, r20
    3280:	37 fd       	sbrc	r19, 7
    3282:	40 95       	com	r20
    3284:	54 2f       	mov	r21, r20
    3286:	8d 81       	ldd	r24, Y+5	; 0x05
    3288:	9e 81       	ldd	r25, Y+6	; 0x06
    328a:	89 2f       	mov	r24, r25
    328c:	99 27       	eor	r25, r25
    328e:	e8 2f       	mov	r30, r24
    3290:	ca 01       	movw	r24, r20
    3292:	b9 01       	movw	r22, r18
    3294:	4e 2f       	mov	r20, r30
    3296:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    329a:	8f 81       	ldd	r24, Y+7	; 0x07
    329c:	88 2f       	mov	r24, r24
    329e:	90 e0       	ldi	r25, 0x00	; 0
    32a0:	88 0f       	add	r24, r24
    32a2:	99 1f       	adc	r25, r25
    32a4:	88 0f       	add	r24, r24
    32a6:	99 1f       	adc	r25, r25
    32a8:	01 96       	adiw	r24, 0x01	; 1
    32aa:	88 0f       	add	r24, r24
    32ac:	99 1f       	adc	r25, r25
    32ae:	88 0f       	add	r24, r24
    32b0:	99 1f       	adc	r25, r25
    32b2:	88 0f       	add	r24, r24
    32b4:	99 1f       	adc	r25, r25
    32b6:	80 50       	subi	r24, 0x00	; 0
    32b8:	9b 4d       	sbci	r25, 0xDB	; 219
    32ba:	aa 27       	eor	r26, r26
    32bc:	97 fd       	sbrc	r25, 7
    32be:	a0 95       	com	r26
    32c0:	ba 2f       	mov	r27, r26
    32c2:	2d 81       	ldd	r18, Y+5	; 0x05
    32c4:	bc 01       	movw	r22, r24
    32c6:	cd 01       	movw	r24, r26
    32c8:	42 2f       	mov	r20, r18
    32ca:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
}
    32ce:	2b 96       	adiw	r28, 0x0b	; 11
    32d0:	0f b6       	in	r0, 0x3f	; 63
    32d2:	f8 94       	cli
    32d4:	de bf       	out	0x3e, r29	; 62
    32d6:	0f be       	out	0x3f, r0	; 63
    32d8:	cd bf       	out	0x3d, r28	; 61
    32da:	cf 91       	pop	r28
    32dc:	df 91       	pop	r29
    32de:	1f 91       	pop	r17
    32e0:	0f 91       	pop	r16
    32e2:	08 95       	ret

000032e4 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
    32e4:	0f 93       	push	r16
    32e6:	1f 93       	push	r17
    32e8:	df 93       	push	r29
    32ea:	cf 93       	push	r28
    32ec:	cd b7       	in	r28, 0x3d	; 61
    32ee:	de b7       	in	r29, 0x3e	; 62
    32f0:	2b 97       	sbiw	r28, 0x0b	; 11
    32f2:	0f b6       	in	r0, 0x3f	; 63
    32f4:	f8 94       	cli
    32f6:	de bf       	out	0x3e, r29	; 62
    32f8:	0f be       	out	0x3f, r0	; 63
    32fa:	cd bf       	out	0x3d, r28	; 61
    32fc:	8f 83       	std	Y+7, r24	; 0x07
    32fe:	79 87       	std	Y+9, r23	; 0x09
    3300:	68 87       	std	Y+8, r22	; 0x08
    3302:	5b 87       	std	Y+11, r21	; 0x0b
    3304:	4a 87       	std	Y+10, r20	; 0x0a
   uint16_t ptr = 0;
    3306:	1e 82       	std	Y+6, r1	; 0x06
    3308:	1d 82       	std	Y+5, r1	; 0x05
   uint32_t addrsel = 0;
    330a:	19 82       	std	Y+1, r1	; 0x01
    330c:	1a 82       	std	Y+2, r1	; 0x02
    330e:	1b 82       	std	Y+3, r1	; 0x03
    3310:	1c 82       	std	Y+4, r1	; 0x04
   
   if(len == 0) return;
    3312:	8a 85       	ldd	r24, Y+10	; 0x0a
    3314:	9b 85       	ldd	r25, Y+11	; 0x0b
    3316:	00 97       	sbiw	r24, 0x00	; 0
    3318:	09 f4       	brne	.+2      	; 0x331c <wiz_recv_data+0x38>
    331a:	ac c0       	rjmp	.+344    	; 0x3474 <wiz_recv_data+0x190>
   ptr = getSn_RX_RD(sn);
    331c:	8f 81       	ldd	r24, Y+7	; 0x07
    331e:	88 2f       	mov	r24, r24
    3320:	90 e0       	ldi	r25, 0x00	; 0
    3322:	88 0f       	add	r24, r24
    3324:	99 1f       	adc	r25, r25
    3326:	88 0f       	add	r24, r24
    3328:	99 1f       	adc	r25, r25
    332a:	01 96       	adiw	r24, 0x01	; 1
    332c:	88 0f       	add	r24, r24
    332e:	99 1f       	adc	r25, r25
    3330:	88 0f       	add	r24, r24
    3332:	99 1f       	adc	r25, r25
    3334:	88 0f       	add	r24, r24
    3336:	99 1f       	adc	r25, r25
    3338:	80 50       	subi	r24, 0x00	; 0
    333a:	98 4d       	sbci	r25, 0xD8	; 216
    333c:	aa 27       	eor	r26, r26
    333e:	97 fd       	sbrc	r25, 7
    3340:	a0 95       	com	r26
    3342:	ba 2f       	mov	r27, r26
    3344:	bc 01       	movw	r22, r24
    3346:	cd 01       	movw	r24, r26
    3348:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    334c:	88 2f       	mov	r24, r24
    334e:	90 e0       	ldi	r25, 0x00	; 0
    3350:	18 2f       	mov	r17, r24
    3352:	00 27       	eor	r16, r16
    3354:	8f 81       	ldd	r24, Y+7	; 0x07
    3356:	88 2f       	mov	r24, r24
    3358:	90 e0       	ldi	r25, 0x00	; 0
    335a:	88 0f       	add	r24, r24
    335c:	99 1f       	adc	r25, r25
    335e:	88 0f       	add	r24, r24
    3360:	99 1f       	adc	r25, r25
    3362:	01 96       	adiw	r24, 0x01	; 1
    3364:	88 0f       	add	r24, r24
    3366:	99 1f       	adc	r25, r25
    3368:	88 0f       	add	r24, r24
    336a:	99 1f       	adc	r25, r25
    336c:	88 0f       	add	r24, r24
    336e:	99 1f       	adc	r25, r25
    3370:	80 50       	subi	r24, 0x00	; 0
    3372:	97 4d       	sbci	r25, 0xD7	; 215
    3374:	aa 27       	eor	r26, r26
    3376:	97 fd       	sbrc	r25, 7
    3378:	a0 95       	com	r26
    337a:	ba 2f       	mov	r27, r26
    337c:	bc 01       	movw	r22, r24
    337e:	cd 01       	movw	r24, r26
    3380:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    3384:	88 2f       	mov	r24, r24
    3386:	90 e0       	ldi	r25, 0x00	; 0
    3388:	80 0f       	add	r24, r16
    338a:	91 1f       	adc	r25, r17
    338c:	9e 83       	std	Y+6, r25	; 0x06
    338e:	8d 83       	std	Y+5, r24	; 0x05
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
    3390:	8d 81       	ldd	r24, Y+5	; 0x05
    3392:	9e 81       	ldd	r25, Y+6	; 0x06
    3394:	cc 01       	movw	r24, r24
    3396:	a0 e0       	ldi	r26, 0x00	; 0
    3398:	b0 e0       	ldi	r27, 0x00	; 0
    339a:	22 27       	eor	r18, r18
    339c:	38 2f       	mov	r19, r24
    339e:	49 2f       	mov	r20, r25
    33a0:	5a 2f       	mov	r21, r26
    33a2:	8f 81       	ldd	r24, Y+7	; 0x07
    33a4:	88 2f       	mov	r24, r24
    33a6:	90 e0       	ldi	r25, 0x00	; 0
    33a8:	88 0f       	add	r24, r24
    33aa:	99 1f       	adc	r25, r25
    33ac:	88 0f       	add	r24, r24
    33ae:	99 1f       	adc	r25, r25
    33b0:	03 96       	adiw	r24, 0x03	; 3
    33b2:	88 0f       	add	r24, r24
    33b4:	99 1f       	adc	r25, r25
    33b6:	88 0f       	add	r24, r24
    33b8:	99 1f       	adc	r25, r25
    33ba:	88 0f       	add	r24, r24
    33bc:	99 1f       	adc	r25, r25
    33be:	aa 27       	eor	r26, r26
    33c0:	97 fd       	sbrc	r25, 7
    33c2:	a0 95       	com	r26
    33c4:	ba 2f       	mov	r27, r26
    33c6:	82 0f       	add	r24, r18
    33c8:	93 1f       	adc	r25, r19
    33ca:	a4 1f       	adc	r26, r20
    33cc:	b5 1f       	adc	r27, r21
    33ce:	89 83       	std	Y+1, r24	; 0x01
    33d0:	9a 83       	std	Y+2, r25	; 0x02
    33d2:	ab 83       	std	Y+3, r26	; 0x03
    33d4:	bc 83       	std	Y+4, r27	; 0x04
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
    33d6:	89 81       	ldd	r24, Y+1	; 0x01
    33d8:	9a 81       	ldd	r25, Y+2	; 0x02
    33da:	ab 81       	ldd	r26, Y+3	; 0x03
    33dc:	bc 81       	ldd	r27, Y+4	; 0x04
    33de:	28 85       	ldd	r18, Y+8	; 0x08
    33e0:	39 85       	ldd	r19, Y+9	; 0x09
    33e2:	ea 85       	ldd	r30, Y+10	; 0x0a
    33e4:	fb 85       	ldd	r31, Y+11	; 0x0b
    33e6:	bc 01       	movw	r22, r24
    33e8:	cd 01       	movw	r24, r26
    33ea:	a9 01       	movw	r20, r18
    33ec:	9f 01       	movw	r18, r30
    33ee:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
   ptr += len;
    33f2:	2d 81       	ldd	r18, Y+5	; 0x05
    33f4:	3e 81       	ldd	r19, Y+6	; 0x06
    33f6:	8a 85       	ldd	r24, Y+10	; 0x0a
    33f8:	9b 85       	ldd	r25, Y+11	; 0x0b
    33fa:	82 0f       	add	r24, r18
    33fc:	93 1f       	adc	r25, r19
    33fe:	9e 83       	std	Y+6, r25	; 0x06
    3400:	8d 83       	std	Y+5, r24	; 0x05
   
   setSn_RX_RD(sn,ptr);
    3402:	8f 81       	ldd	r24, Y+7	; 0x07
    3404:	88 2f       	mov	r24, r24
    3406:	90 e0       	ldi	r25, 0x00	; 0
    3408:	88 0f       	add	r24, r24
    340a:	99 1f       	adc	r25, r25
    340c:	88 0f       	add	r24, r24
    340e:	99 1f       	adc	r25, r25
    3410:	01 96       	adiw	r24, 0x01	; 1
    3412:	88 0f       	add	r24, r24
    3414:	99 1f       	adc	r25, r25
    3416:	88 0f       	add	r24, r24
    3418:	99 1f       	adc	r25, r25
    341a:	88 0f       	add	r24, r24
    341c:	99 1f       	adc	r25, r25
    341e:	80 50       	subi	r24, 0x00	; 0
    3420:	98 4d       	sbci	r25, 0xD8	; 216
    3422:	9c 01       	movw	r18, r24
    3424:	44 27       	eor	r20, r20
    3426:	37 fd       	sbrc	r19, 7
    3428:	40 95       	com	r20
    342a:	54 2f       	mov	r21, r20
    342c:	8d 81       	ldd	r24, Y+5	; 0x05
    342e:	9e 81       	ldd	r25, Y+6	; 0x06
    3430:	89 2f       	mov	r24, r25
    3432:	99 27       	eor	r25, r25
    3434:	e8 2f       	mov	r30, r24
    3436:	ca 01       	movw	r24, r20
    3438:	b9 01       	movw	r22, r18
    343a:	4e 2f       	mov	r20, r30
    343c:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    3440:	8f 81       	ldd	r24, Y+7	; 0x07
    3442:	88 2f       	mov	r24, r24
    3444:	90 e0       	ldi	r25, 0x00	; 0
    3446:	88 0f       	add	r24, r24
    3448:	99 1f       	adc	r25, r25
    344a:	88 0f       	add	r24, r24
    344c:	99 1f       	adc	r25, r25
    344e:	01 96       	adiw	r24, 0x01	; 1
    3450:	88 0f       	add	r24, r24
    3452:	99 1f       	adc	r25, r25
    3454:	88 0f       	add	r24, r24
    3456:	99 1f       	adc	r25, r25
    3458:	88 0f       	add	r24, r24
    345a:	99 1f       	adc	r25, r25
    345c:	80 50       	subi	r24, 0x00	; 0
    345e:	97 4d       	sbci	r25, 0xD7	; 215
    3460:	aa 27       	eor	r26, r26
    3462:	97 fd       	sbrc	r25, 7
    3464:	a0 95       	com	r26
    3466:	ba 2f       	mov	r27, r26
    3468:	2d 81       	ldd	r18, Y+5	; 0x05
    346a:	bc 01       	movw	r22, r24
    346c:	cd 01       	movw	r24, r26
    346e:	42 2f       	mov	r20, r18
    3470:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
}
    3474:	2b 96       	adiw	r28, 0x0b	; 11
    3476:	0f b6       	in	r0, 0x3f	; 63
    3478:	f8 94       	cli
    347a:	de bf       	out	0x3e, r29	; 62
    347c:	0f be       	out	0x3f, r0	; 63
    347e:	cd bf       	out	0x3d, r28	; 61
    3480:	cf 91       	pop	r28
    3482:	df 91       	pop	r29
    3484:	1f 91       	pop	r17
    3486:	0f 91       	pop	r16
    3488:	08 95       	ret

0000348a <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
    348a:	0f 93       	push	r16
    348c:	1f 93       	push	r17
    348e:	df 93       	push	r29
    3490:	cf 93       	push	r28
    3492:	00 d0       	rcall	.+0      	; 0x3494 <wiz_recv_ignore+0xa>
    3494:	00 d0       	rcall	.+0      	; 0x3496 <wiz_recv_ignore+0xc>
    3496:	0f 92       	push	r0
    3498:	cd b7       	in	r28, 0x3d	; 61
    349a:	de b7       	in	r29, 0x3e	; 62
    349c:	8b 83       	std	Y+3, r24	; 0x03
    349e:	7d 83       	std	Y+5, r23	; 0x05
    34a0:	6c 83       	std	Y+4, r22	; 0x04
   uint16_t ptr = 0;
    34a2:	1a 82       	std	Y+2, r1	; 0x02
    34a4:	19 82       	std	Y+1, r1	; 0x01

   ptr = getSn_RX_RD(sn);
    34a6:	8b 81       	ldd	r24, Y+3	; 0x03
    34a8:	88 2f       	mov	r24, r24
    34aa:	90 e0       	ldi	r25, 0x00	; 0
    34ac:	88 0f       	add	r24, r24
    34ae:	99 1f       	adc	r25, r25
    34b0:	88 0f       	add	r24, r24
    34b2:	99 1f       	adc	r25, r25
    34b4:	01 96       	adiw	r24, 0x01	; 1
    34b6:	88 0f       	add	r24, r24
    34b8:	99 1f       	adc	r25, r25
    34ba:	88 0f       	add	r24, r24
    34bc:	99 1f       	adc	r25, r25
    34be:	88 0f       	add	r24, r24
    34c0:	99 1f       	adc	r25, r25
    34c2:	80 50       	subi	r24, 0x00	; 0
    34c4:	98 4d       	sbci	r25, 0xD8	; 216
    34c6:	aa 27       	eor	r26, r26
    34c8:	97 fd       	sbrc	r25, 7
    34ca:	a0 95       	com	r26
    34cc:	ba 2f       	mov	r27, r26
    34ce:	bc 01       	movw	r22, r24
    34d0:	cd 01       	movw	r24, r26
    34d2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    34d6:	88 2f       	mov	r24, r24
    34d8:	90 e0       	ldi	r25, 0x00	; 0
    34da:	18 2f       	mov	r17, r24
    34dc:	00 27       	eor	r16, r16
    34de:	8b 81       	ldd	r24, Y+3	; 0x03
    34e0:	88 2f       	mov	r24, r24
    34e2:	90 e0       	ldi	r25, 0x00	; 0
    34e4:	88 0f       	add	r24, r24
    34e6:	99 1f       	adc	r25, r25
    34e8:	88 0f       	add	r24, r24
    34ea:	99 1f       	adc	r25, r25
    34ec:	01 96       	adiw	r24, 0x01	; 1
    34ee:	88 0f       	add	r24, r24
    34f0:	99 1f       	adc	r25, r25
    34f2:	88 0f       	add	r24, r24
    34f4:	99 1f       	adc	r25, r25
    34f6:	88 0f       	add	r24, r24
    34f8:	99 1f       	adc	r25, r25
    34fa:	80 50       	subi	r24, 0x00	; 0
    34fc:	97 4d       	sbci	r25, 0xD7	; 215
    34fe:	aa 27       	eor	r26, r26
    3500:	97 fd       	sbrc	r25, 7
    3502:	a0 95       	com	r26
    3504:	ba 2f       	mov	r27, r26
    3506:	bc 01       	movw	r22, r24
    3508:	cd 01       	movw	r24, r26
    350a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    350e:	88 2f       	mov	r24, r24
    3510:	90 e0       	ldi	r25, 0x00	; 0
    3512:	80 0f       	add	r24, r16
    3514:	91 1f       	adc	r25, r17
    3516:	9a 83       	std	Y+2, r25	; 0x02
    3518:	89 83       	std	Y+1, r24	; 0x01
   ptr += len;
    351a:	29 81       	ldd	r18, Y+1	; 0x01
    351c:	3a 81       	ldd	r19, Y+2	; 0x02
    351e:	8c 81       	ldd	r24, Y+4	; 0x04
    3520:	9d 81       	ldd	r25, Y+5	; 0x05
    3522:	82 0f       	add	r24, r18
    3524:	93 1f       	adc	r25, r19
    3526:	9a 83       	std	Y+2, r25	; 0x02
    3528:	89 83       	std	Y+1, r24	; 0x01
   setSn_RX_RD(sn,ptr);
    352a:	8b 81       	ldd	r24, Y+3	; 0x03
    352c:	88 2f       	mov	r24, r24
    352e:	90 e0       	ldi	r25, 0x00	; 0
    3530:	88 0f       	add	r24, r24
    3532:	99 1f       	adc	r25, r25
    3534:	88 0f       	add	r24, r24
    3536:	99 1f       	adc	r25, r25
    3538:	01 96       	adiw	r24, 0x01	; 1
    353a:	88 0f       	add	r24, r24
    353c:	99 1f       	adc	r25, r25
    353e:	88 0f       	add	r24, r24
    3540:	99 1f       	adc	r25, r25
    3542:	88 0f       	add	r24, r24
    3544:	99 1f       	adc	r25, r25
    3546:	80 50       	subi	r24, 0x00	; 0
    3548:	98 4d       	sbci	r25, 0xD8	; 216
    354a:	9c 01       	movw	r18, r24
    354c:	44 27       	eor	r20, r20
    354e:	37 fd       	sbrc	r19, 7
    3550:	40 95       	com	r20
    3552:	54 2f       	mov	r21, r20
    3554:	89 81       	ldd	r24, Y+1	; 0x01
    3556:	9a 81       	ldd	r25, Y+2	; 0x02
    3558:	89 2f       	mov	r24, r25
    355a:	99 27       	eor	r25, r25
    355c:	e8 2f       	mov	r30, r24
    355e:	ca 01       	movw	r24, r20
    3560:	b9 01       	movw	r22, r18
    3562:	4e 2f       	mov	r20, r30
    3564:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    3568:	8b 81       	ldd	r24, Y+3	; 0x03
    356a:	88 2f       	mov	r24, r24
    356c:	90 e0       	ldi	r25, 0x00	; 0
    356e:	88 0f       	add	r24, r24
    3570:	99 1f       	adc	r25, r25
    3572:	88 0f       	add	r24, r24
    3574:	99 1f       	adc	r25, r25
    3576:	01 96       	adiw	r24, 0x01	; 1
    3578:	88 0f       	add	r24, r24
    357a:	99 1f       	adc	r25, r25
    357c:	88 0f       	add	r24, r24
    357e:	99 1f       	adc	r25, r25
    3580:	88 0f       	add	r24, r24
    3582:	99 1f       	adc	r25, r25
    3584:	80 50       	subi	r24, 0x00	; 0
    3586:	97 4d       	sbci	r25, 0xD7	; 215
    3588:	aa 27       	eor	r26, r26
    358a:	97 fd       	sbrc	r25, 7
    358c:	a0 95       	com	r26
    358e:	ba 2f       	mov	r27, r26
    3590:	29 81       	ldd	r18, Y+1	; 0x01
    3592:	bc 01       	movw	r22, r24
    3594:	cd 01       	movw	r24, r26
    3596:	42 2f       	mov	r20, r18
    3598:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
}
    359c:	0f 90       	pop	r0
    359e:	0f 90       	pop	r0
    35a0:	0f 90       	pop	r0
    35a2:	0f 90       	pop	r0
    35a4:	0f 90       	pop	r0
    35a6:	cf 91       	pop	r28
    35a8:	df 91       	pop	r29
    35aa:	1f 91       	pop	r17
    35ac:	0f 91       	pop	r16
    35ae:	08 95       	ret

000035b0 <Init_uart0>:
//==========================================================================================
// Serial: Printf Configuration for PC Communication
//==========================================================================================
#define BAUD_RATE	9600
void Init_uart0(void)
{
    35b0:	df 93       	push	r29
    35b2:	cf 93       	push	r28
    35b4:	00 d0       	rcall	.+0      	; 0x35b6 <Init_uart0+0x6>
    35b6:	cd b7       	in	r28, 0x3d	; 61
    35b8:	de b7       	in	r29, 0x3e	; 62
    unsigned int baud=1;   //  baud "1" . 
    35ba:	81 e0       	ldi	r24, 0x01	; 1
    35bc:	90 e0       	ldi	r25, 0x00	; 0
    35be:	9a 83       	std	Y+2, r25	; 0x02
    35c0:	89 83       	std	Y+1, r24	; 0x01

    baud = ((F_CPU+(BAUD_RATE*8L))/(BAUD_RATE*16L)-1);	// baud   .
    35c2:	87 e6       	ldi	r24, 0x67	; 103
    35c4:	90 e0       	ldi	r25, 0x00	; 0
    35c6:	9a 83       	std	Y+2, r25	; 0x02
    35c8:	89 83       	std	Y+1, r24	; 0x01
    UBRR0H=(unsigned char) (baud >>8);       			// baud    H 
    35ca:	e0 e9       	ldi	r30, 0x90	; 144
    35cc:	f0 e0       	ldi	r31, 0x00	; 0
    35ce:	89 81       	ldd	r24, Y+1	; 0x01
    35d0:	9a 81       	ldd	r25, Y+2	; 0x02
    35d2:	89 2f       	mov	r24, r25
    35d4:	99 27       	eor	r25, r25
    35d6:	80 83       	st	Z, r24
    UBRR0L=(unsigned char) (baud & 0xFF);           	// baud    L  
    35d8:	e9 e2       	ldi	r30, 0x29	; 41
    35da:	f0 e0       	ldi	r31, 0x00	; 0
    35dc:	89 81       	ldd	r24, Y+1	; 0x01
    35de:	80 83       	st	Z, r24

    /* Enable receiver and transmitter */
    UCSR0B = (0<<RXCIE0)|(0<<TXCIE0)|(1<<RXEN0)|(1<<TXEN0);
    35e0:	ea e2       	ldi	r30, 0x2A	; 42
    35e2:	f0 e0       	ldi	r31, 0x00	; 0
    35e4:	88 e1       	ldi	r24, 0x18	; 24
    35e6:	80 83       	st	Z, r24
    /* Set frame format: 8data, 2stop bit */
	baud = UDR0; // dummy read
    35e8:	ec e2       	ldi	r30, 0x2C	; 44
    35ea:	f0 e0       	ldi	r31, 0x00	; 0
    35ec:	80 81       	ld	r24, Z
    35ee:	88 2f       	mov	r24, r24
    35f0:	90 e0       	ldi	r25, 0x00	; 0
    35f2:	9a 83       	std	Y+2, r25	; 0x02
    35f4:	89 83       	std	Y+1, r24	; 0x01
} // USART0_Init 
    35f6:	0f 90       	pop	r0
    35f8:	0f 90       	pop	r0
    35fa:	cf 91       	pop	r28
    35fc:	df 91       	pop	r29
    35fe:	08 95       	ret

00003600 <TxChar0>:
//------------------------------------------------------------------------------------------
int TxChar0(char data, FILE * stream)
{
    3600:	df 93       	push	r29
    3602:	cf 93       	push	r28
    3604:	00 d0       	rcall	.+0      	; 0x3606 <TxChar0+0x6>
    3606:	0f 92       	push	r0
    3608:	cd b7       	in	r28, 0x3d	; 61
    360a:	de b7       	in	r29, 0x3e	; 62
    360c:	89 83       	std	Y+1, r24	; 0x01
    360e:	7b 83       	std	Y+3, r23	; 0x03
    3610:	6a 83       	std	Y+2, r22	; 0x02
    while(!(UCSR0A & (1 << UDRE0)));
    3612:	eb e2       	ldi	r30, 0x2B	; 43
    3614:	f0 e0       	ldi	r31, 0x00	; 0
    3616:	80 81       	ld	r24, Z
    3618:	88 2f       	mov	r24, r24
    361a:	90 e0       	ldi	r25, 0x00	; 0
    361c:	80 72       	andi	r24, 0x20	; 32
    361e:	90 70       	andi	r25, 0x00	; 0
    3620:	00 97       	sbiw	r24, 0x00	; 0
    3622:	b9 f3       	breq	.-18     	; 0x3612 <TxChar0+0x12>
    UDR0 = data;
    3624:	ec e2       	ldi	r30, 0x2C	; 44
    3626:	f0 e0       	ldi	r31, 0x00	; 0
    3628:	89 81       	ldd	r24, Y+1	; 0x01
    362a:	80 83       	st	Z, r24
    return 0;
    362c:	80 e0       	ldi	r24, 0x00	; 0
    362e:	90 e0       	ldi	r25, 0x00	; 0
}
    3630:	0f 90       	pop	r0
    3632:	0f 90       	pop	r0
    3634:	0f 90       	pop	r0
    3636:	cf 91       	pop	r28
    3638:	df 91       	pop	r29
    363a:	08 95       	ret

0000363c <cs_sel>:
//==========================================================================================
void cs_sel(void) 
{
    363c:	df 93       	push	r29
    363e:	cf 93       	push	r28
    3640:	cd b7       	in	r28, 0x3d	; 61
    3642:	de b7       	in	r29, 0x3e	; 62
	W5500_SPI_PORT &= ~(1<<W5500_SS);	// Clear W5500 CS to Low
    3644:	a8 e3       	ldi	r26, 0x38	; 56
    3646:	b0 e0       	ldi	r27, 0x00	; 0
    3648:	e8 e3       	ldi	r30, 0x38	; 56
    364a:	f0 e0       	ldi	r31, 0x00	; 0
    364c:	80 81       	ld	r24, Z
    364e:	8e 7f       	andi	r24, 0xFE	; 254
    3650:	8c 93       	st	X, r24
}
    3652:	cf 91       	pop	r28
    3654:	df 91       	pop	r29
    3656:	08 95       	ret

00003658 <cs_desel>:

void cs_desel(void) 
{
    3658:	df 93       	push	r29
    365a:	cf 93       	push	r28
    365c:	cd b7       	in	r28, 0x3d	; 61
    365e:	de b7       	in	r29, 0x3e	; 62
	W5500_SPI_PORT |= (1<<W5500_SS);	// Set  W5500 CS to High
    3660:	a8 e3       	ldi	r26, 0x38	; 56
    3662:	b0 e0       	ldi	r27, 0x00	; 0
    3664:	e8 e3       	ldi	r30, 0x38	; 56
    3666:	f0 e0       	ldi	r31, 0x00	; 0
    3668:	80 81       	ld	r24, Z
    366a:	81 60       	ori	r24, 0x01	; 1
    366c:	8c 93       	st	X, r24
}
    366e:	cf 91       	pop	r28
    3670:	df 91       	pop	r29
    3672:	08 95       	ret

00003674 <spi_rb>:

uint8_t spi_rb(void) {
    3674:	df 93       	push	r29
    3676:	cf 93       	push	r28
    3678:	cd b7       	in	r28, 0x3d	; 61
    367a:	de b7       	in	r29, 0x3e	; 62
	return SPI_TransferByte(0);
    367c:	80 e0       	ldi	r24, 0x00	; 0
    367e:	0e 94 3d 27 	call	0x4e7a	; 0x4e7a <SPI_TransferByte>
}
    3682:	cf 91       	pop	r28
    3684:	df 91       	pop	r29
    3686:	08 95       	ret

00003688 <spi_wb>:

void spi_wb(uint8_t b) {
    3688:	df 93       	push	r29
    368a:	cf 93       	push	r28
    368c:	0f 92       	push	r0
    368e:	cd b7       	in	r28, 0x3d	; 61
    3690:	de b7       	in	r29, 0x3e	; 62
    3692:	89 83       	std	Y+1, r24	; 0x01
	SPI_TransferByte(b);
    3694:	89 81       	ldd	r24, Y+1	; 0x01
    3696:	0e 94 3d 27 	call	0x4e7a	; 0x4e7a <SPI_TransferByte>
}
    369a:	0f 90       	pop	r0
    369c:	cf 91       	pop	r28
    369e:	df 91       	pop	r29
    36a0:	08 95       	ret

000036a2 <echo>:


uint8_t echo (){
    36a2:	0f 93       	push	r16
    36a4:	1f 93       	push	r17
    36a6:	df 93       	push	r29
    36a8:	cf 93       	push	r28
    36aa:	cd b7       	in	r28, 0x3d	; 61
    36ac:	de b7       	in	r29, 0x3e	; 62
    36ae:	2e 97       	sbiw	r28, 0x0e	; 14
    36b0:	0f b6       	in	r0, 0x3f	; 63
    36b2:	f8 94       	cli
    36b4:	de bf       	out	0x3e, r29	; 62
    36b6:	0f be       	out	0x3f, r0	; 63
    36b8:	cd bf       	out	0x3d, r28	; 61
	int16_t size = getSn_RX_RSR(0);
    36ba:	80 e0       	ldi	r24, 0x00	; 0
    36bc:	0e 94 fd 17 	call	0x2ffa	; 0x2ffa <getSn_RX_RSR>
    36c0:	9d 87       	std	Y+13, r25	; 0x0d
    36c2:	8c 87       	std	Y+12, r24	; 0x0c
	if (size == 0) return IP_STATE_ECHO;
    36c4:	8c 85       	ldd	r24, Y+12	; 0x0c
    36c6:	9d 85       	ldd	r25, Y+13	; 0x0d
    36c8:	00 97       	sbiw	r24, 0x00	; 0
    36ca:	19 f4       	brne	.+6      	; 0x36d2 <echo+0x30>
    36cc:	84 e0       	ldi	r24, 0x04	; 4
    36ce:	8e 87       	std	Y+14, r24	; 0x0e
    36d0:	8b c0       	rjmp	.+278    	; 0x37e8 <echo+0x146>
	if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
    36d2:	8c 85       	ldd	r24, Y+12	; 0x0c
    36d4:	9d 85       	ldd	r25, Y+13	; 0x0d
    36d6:	81 35       	cpi	r24, 0x51	; 81
    36d8:	91 05       	cpc	r25, r1
    36da:	24 f0       	brlt	.+8      	; 0x36e4 <echo+0x42>
    36dc:	80 e5       	ldi	r24, 0x50	; 80
    36de:	90 e0       	ldi	r25, 0x00	; 0
    36e0:	9d 87       	std	Y+13, r25	; 0x0d
    36e2:	8c 87       	std	Y+12, r24	; 0x0c
	int32_t ret = recv(0,read_buffer,size);
    36e4:	4c 85       	ldd	r20, Y+12	; 0x0c
    36e6:	5d 85       	ldd	r21, Y+13	; 0x0d
    36e8:	2f ea       	ldi	r18, 0xAF	; 175
    36ea:	31 e0       	ldi	r19, 0x01	; 1
    36ec:	80 e0       	ldi	r24, 0x00	; 0
    36ee:	b9 01       	movw	r22, r18
    36f0:	0e 94 2f 08 	call	0x105e	; 0x105e <recv>
    36f4:	dc 01       	movw	r26, r24
    36f6:	cb 01       	movw	r24, r22
    36f8:	88 87       	std	Y+8, r24	; 0x08
    36fa:	99 87       	std	Y+9, r25	; 0x09
    36fc:	aa 87       	std	Y+10, r26	; 0x0a
    36fe:	bb 87       	std	Y+11, r27	; 0x0b
	if (ret<=0)
    3700:	88 85       	ldd	r24, Y+8	; 0x08
    3702:	99 85       	ldd	r25, Y+9	; 0x09
    3704:	aa 85       	ldd	r26, Y+10	; 0x0a
    3706:	bb 85       	ldd	r27, Y+11	; 0x0b
    3708:	18 16       	cp	r1, r24
    370a:	19 06       	cpc	r1, r25
    370c:	1a 06       	cpc	r1, r26
    370e:	1b 06       	cpc	r1, r27
    3710:	1c f0       	brlt	.+6      	; 0x3718 <echo+0x76>
	return IP_STATE_CLOSE;
    3712:	83 e0       	ldi	r24, 0x03	; 3
    3714:	8e 87       	std	Y+14, r24	; 0x0e
    3716:	68 c0       	rjmp	.+208    	; 0x37e8 <echo+0x146>
	for (uint8_t i = 0 ; i < ret; i++){
    3718:	1b 82       	std	Y+3, r1	; 0x03
    371a:	15 c0       	rjmp	.+42     	; 0x3746 <echo+0xa4>
		write_buffer[i]=toupper(read_buffer[i]);
    371c:	8b 81       	ldd	r24, Y+3	; 0x03
    371e:	08 2f       	mov	r16, r24
    3720:	10 e0       	ldi	r17, 0x00	; 0
    3722:	8b 81       	ldd	r24, Y+3	; 0x03
    3724:	88 2f       	mov	r24, r24
    3726:	90 e0       	ldi	r25, 0x00	; 0
    3728:	fc 01       	movw	r30, r24
    372a:	e1 55       	subi	r30, 0x51	; 81
    372c:	fe 4f       	sbci	r31, 0xFE	; 254
    372e:	80 81       	ld	r24, Z
    3730:	88 2f       	mov	r24, r24
    3732:	90 e0       	ldi	r25, 0x00	; 0
    3734:	0e 94 e4 2c 	call	0x59c8	; 0x59c8 <toupper>
    3738:	f8 01       	movw	r30, r16
    373a:	e1 50       	subi	r30, 0x01	; 1
    373c:	fe 4f       	sbci	r31, 0xFE	; 254
    373e:	80 83       	st	Z, r24
	if (size == 0) return IP_STATE_ECHO;
	if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
	int32_t ret = recv(0,read_buffer,size);
	if (ret<=0)
	return IP_STATE_CLOSE;
	for (uint8_t i = 0 ; i < ret; i++){
    3740:	8b 81       	ldd	r24, Y+3	; 0x03
    3742:	8f 5f       	subi	r24, 0xFF	; 255
    3744:	8b 83       	std	Y+3, r24	; 0x03
    3746:	8b 81       	ldd	r24, Y+3	; 0x03
    3748:	28 2f       	mov	r18, r24
    374a:	30 e0       	ldi	r19, 0x00	; 0
    374c:	40 e0       	ldi	r20, 0x00	; 0
    374e:	50 e0       	ldi	r21, 0x00	; 0
    3750:	88 85       	ldd	r24, Y+8	; 0x08
    3752:	99 85       	ldd	r25, Y+9	; 0x09
    3754:	aa 85       	ldd	r26, Y+10	; 0x0a
    3756:	bb 85       	ldd	r27, Y+11	; 0x0b
    3758:	28 17       	cp	r18, r24
    375a:	39 07       	cpc	r19, r25
    375c:	4a 07       	cpc	r20, r26
    375e:	5b 07       	cpc	r21, r27
    3760:	ec f2       	brlt	.-70     	; 0x371c <echo+0x7a>
		write_buffer[i]=toupper(read_buffer[i]);
	}
	int32_t send_ret = send(0, write_buffer, ret);
    3762:	48 85       	ldd	r20, Y+8	; 0x08
    3764:	59 85       	ldd	r21, Y+9	; 0x09
    3766:	2f ef       	ldi	r18, 0xFF	; 255
    3768:	31 e0       	ldi	r19, 0x01	; 1
    376a:	80 e0       	ldi	r24, 0x00	; 0
    376c:	b9 01       	movw	r22, r18
    376e:	0e 94 4e 06 	call	0xc9c	; 0xc9c <send>
    3772:	dc 01       	movw	r26, r24
    3774:	cb 01       	movw	r24, r22
    3776:	8c 83       	std	Y+4, r24	; 0x04
    3778:	9d 83       	std	Y+5, r25	; 0x05
    377a:	ae 83       	std	Y+6, r26	; 0x06
    377c:	bf 83       	std	Y+7, r27	; 0x07
	if (ret != send_ret){
    377e:	28 85       	ldd	r18, Y+8	; 0x08
    3780:	39 85       	ldd	r19, Y+9	; 0x09
    3782:	4a 85       	ldd	r20, Y+10	; 0x0a
    3784:	5b 85       	ldd	r21, Y+11	; 0x0b
    3786:	8c 81       	ldd	r24, Y+4	; 0x04
    3788:	9d 81       	ldd	r25, Y+5	; 0x05
    378a:	ae 81       	ldd	r26, Y+6	; 0x06
    378c:	bf 81       	ldd	r27, Y+7	; 0x07
    378e:	28 17       	cp	r18, r24
    3790:	39 07       	cpc	r19, r25
    3792:	4a 07       	cpc	r20, r26
    3794:	5b 07       	cpc	r21, r27
    3796:	19 f0       	breq	.+6      	; 0x379e <echo+0xfc>
		return IP_STATE_CLOSE;
    3798:	83 e0       	ldi	r24, 0x03	; 3
    379a:	8e 87       	std	Y+14, r24	; 0x0e
    379c:	25 c0       	rjmp	.+74     	; 0x37e8 <echo+0x146>
	}
	
	for (int i=0; i< ret ; i++){
    379e:	1a 82       	std	Y+2, r1	; 0x02
    37a0:	19 82       	std	Y+1, r1	; 0x01
    37a2:	10 c0       	rjmp	.+32     	; 0x37c4 <echo+0x122>
		if (read_buffer[i]=='.'){
    37a4:	89 81       	ldd	r24, Y+1	; 0x01
    37a6:	9a 81       	ldd	r25, Y+2	; 0x02
    37a8:	fc 01       	movw	r30, r24
    37aa:	e1 55       	subi	r30, 0x51	; 81
    37ac:	fe 4f       	sbci	r31, 0xFE	; 254
    37ae:	80 81       	ld	r24, Z
    37b0:	8e 32       	cpi	r24, 0x2E	; 46
    37b2:	19 f4       	brne	.+6      	; 0x37ba <echo+0x118>
			return IP_STATE_GREETING;
    37b4:	85 e0       	ldi	r24, 0x05	; 5
    37b6:	8e 87       	std	Y+14, r24	; 0x0e
    37b8:	17 c0       	rjmp	.+46     	; 0x37e8 <echo+0x146>
	int32_t send_ret = send(0, write_buffer, ret);
	if (ret != send_ret){
		return IP_STATE_CLOSE;
	}
	
	for (int i=0; i< ret ; i++){
    37ba:	89 81       	ldd	r24, Y+1	; 0x01
    37bc:	9a 81       	ldd	r25, Y+2	; 0x02
    37be:	01 96       	adiw	r24, 0x01	; 1
    37c0:	9a 83       	std	Y+2, r25	; 0x02
    37c2:	89 83       	std	Y+1, r24	; 0x01
    37c4:	89 81       	ldd	r24, Y+1	; 0x01
    37c6:	9a 81       	ldd	r25, Y+2	; 0x02
    37c8:	9c 01       	movw	r18, r24
    37ca:	44 27       	eor	r20, r20
    37cc:	37 fd       	sbrc	r19, 7
    37ce:	40 95       	com	r20
    37d0:	54 2f       	mov	r21, r20
    37d2:	88 85       	ldd	r24, Y+8	; 0x08
    37d4:	99 85       	ldd	r25, Y+9	; 0x09
    37d6:	aa 85       	ldd	r26, Y+10	; 0x0a
    37d8:	bb 85       	ldd	r27, Y+11	; 0x0b
    37da:	28 17       	cp	r18, r24
    37dc:	39 07       	cpc	r19, r25
    37de:	4a 07       	cpc	r20, r26
    37e0:	5b 07       	cpc	r21, r27
    37e2:	04 f3       	brlt	.-64     	; 0x37a4 <echo+0x102>
		if (read_buffer[i]=='.'){
			return IP_STATE_GREETING;
		}
	}
	return IP_STATE_ECHO;
    37e4:	84 e0       	ldi	r24, 0x04	; 4
    37e6:	8e 87       	std	Y+14, r24	; 0x0e
    37e8:	8e 85       	ldd	r24, Y+14	; 0x0e
}
    37ea:	2e 96       	adiw	r28, 0x0e	; 14
    37ec:	0f b6       	in	r0, 0x3f	; 63
    37ee:	f8 94       	cli
    37f0:	de bf       	out	0x3e, r29	; 62
    37f2:	0f be       	out	0x3f, r0	; 63
    37f4:	cd bf       	out	0x3d, r28	; 61
    37f6:	cf 91       	pop	r28
    37f8:	df 91       	pop	r29
    37fa:	1f 91       	pop	r17
    37fc:	0f 91       	pop	r16
    37fe:	08 95       	ret

00003800 <greeting>:

uint8_t greeting(){
    3800:	df 93       	push	r29
    3802:	cf 93       	push	r28
    3804:	cd b7       	in	r28, 0x3d	; 61
    3806:	de b7       	in	r29, 0x3e	; 62
	send(0, GREETING_MSG, strlen(GREETING_MSG));
    3808:	20 e1       	ldi	r18, 0x10	; 16
    380a:	31 e0       	ldi	r19, 0x01	; 1
    380c:	80 e0       	ldi	r24, 0x00	; 0
    380e:	b9 01       	movw	r22, r18
    3810:	4a e0       	ldi	r20, 0x0A	; 10
    3812:	50 e0       	ldi	r21, 0x00	; 0
    3814:	0e 94 4e 06 	call	0xc9c	; 0xc9c <send>
	return IP_STATE_CLOSE;
    3818:	83 e0       	ldi	r24, 0x03	; 3
}
    381a:	cf 91       	pop	r28
    381c:	df 91       	pop	r29
    381e:	08 95       	ret

00003820 <ip_init>:

void ip_init(void){
    3820:	df 93       	push	r29
    3822:	cf 93       	push	r28
    3824:	cd b7       	in	r28, 0x3d	; 61
    3826:	de b7       	in	r29, 0x3e	; 62
    3828:	6b 97       	sbiw	r28, 0x1b	; 27
    382a:	0f b6       	in	r0, 0x3f	; 63
    382c:	f8 94       	cli
    382e:	de bf       	out	0x3e, r29	; 62
    3830:	0f be       	out	0x3f, r0	; 63
    3832:	cd bf       	out	0x3d, r28	; 61
	wiz_NetInfo netInfo;
	uint8_t  bufSize[] = {2, 2, 2, 2};
    3834:	82 e0       	ldi	r24, 0x02	; 2
    3836:	88 8f       	std	Y+24, r24	; 0x18
    3838:	82 e0       	ldi	r24, 0x02	; 2
    383a:	89 8f       	std	Y+25, r24	; 0x19
    383c:	82 e0       	ldi	r24, 0x02	; 2
    383e:	8a 8f       	std	Y+26, r24	; 0x1a
    3840:	82 e0       	ldi	r24, 0x02	; 2
    3842:	8b 8f       	std	Y+27, r24	; 0x1b
	reg_wizchip_cs_cbfunc(cs_sel, cs_desel);
    3844:	8e e1       	ldi	r24, 0x1E	; 30
    3846:	9b e1       	ldi	r25, 0x1B	; 27
    3848:	2c e2       	ldi	r18, 0x2C	; 44
    384a:	3b e1       	ldi	r19, 0x1B	; 27
    384c:	b9 01       	movw	r22, r18
    384e:	0e 94 f5 1e 	call	0x3dea	; 0x3dea <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(spi_rb, spi_wb);
    3852:	8a e3       	ldi	r24, 0x3A	; 58
    3854:	9b e1       	ldi	r25, 0x1B	; 27
    3856:	24 e4       	ldi	r18, 0x44	; 68
    3858:	3b e1       	ldi	r19, 0x1B	; 27
    385a:	b9 01       	movw	r22, r18
    385c:	0e 94 61 1f 	call	0x3ec2	; 0x3ec2 <reg_wizchip_spi_cbfunc>
	wizphy_reset();
    3860:	0e 94 b2 23 	call	0x4764	; 0x4764 <wizphy_reset>
	wizchip_init(bufSize, bufSize);
    3864:	ce 01       	movw	r24, r28
    3866:	48 96       	adiw	r24, 0x18	; 24
    3868:	9e 01       	movw	r18, r28
    386a:	28 5e       	subi	r18, 0xE8	; 232
    386c:	3f 4f       	sbci	r19, 0xFF	; 255
    386e:	b9 01       	movw	r22, r18
    3870:	0e 94 13 22 	call	0x4426	; 0x4426 <wizchip_init>
	memcpy_P(&netInfo, &network_info, sizeof(wiz_NetInfo));
    3874:	2c e8       	ldi	r18, 0x8C	; 140
    3876:	30 e0       	ldi	r19, 0x00	; 0
    3878:	ce 01       	movw	r24, r28
    387a:	01 96       	adiw	r24, 0x01	; 1
    387c:	b9 01       	movw	r22, r18
    387e:	47 e1       	ldi	r20, 0x17	; 23
    3880:	50 e0       	ldi	r21, 0x00	; 0
    3882:	0e 94 ec 2c 	call	0x59d8	; 0x59d8 <memcpy_P>
	wizchip_setnetinfo(&netInfo);
    3886:	ce 01       	movw	r24, r28
    3888:	01 96       	adiw	r24, 0x01	; 1
    388a:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <wizchip_setnetinfo>
	sock_state=IP_STATE_NO_SOCKET;
    388e:	10 92 a9 01 	sts	0x01A9, r1
}
    3892:	6b 96       	adiw	r28, 0x1b	; 27
    3894:	0f b6       	in	r0, 0x3f	; 63
    3896:	f8 94       	cli
    3898:	de bf       	out	0x3e, r29	; 62
    389a:	0f be       	out	0x3f, r0	; 63
    389c:	cd bf       	out	0x3d, r28	; 61
    389e:	cf 91       	pop	r28
    38a0:	df 91       	pop	r29
    38a2:	08 95       	ret

000038a4 <ip_task>:


void ip_task(void){
    38a4:	df 93       	push	r29
    38a6:	cf 93       	push	r28
    38a8:	cd b7       	in	r28, 0x3d	; 61
    38aa:	de b7       	in	r29, 0x3e	; 62
    38ac:	64 97       	sbiw	r28, 0x14	; 20
    38ae:	0f b6       	in	r0, 0x3f	; 63
    38b0:	f8 94       	cli
    38b2:	de bf       	out	0x3e, r29	; 62
    38b4:	0f be       	out	0x3f, r0	; 63
    38b6:	cd bf       	out	0x3d, r28	; 61
	switch(sock_state){
    38b8:	80 91 a9 01 	lds	r24, 0x01A9
    38bc:	28 2f       	mov	r18, r24
    38be:	30 e0       	ldi	r19, 0x00	; 0
    38c0:	3c 8b       	std	Y+20, r19	; 0x14
    38c2:	2b 8b       	std	Y+19, r18	; 0x13
    38c4:	8b 89       	ldd	r24, Y+19	; 0x13
    38c6:	9c 89       	ldd	r25, Y+20	; 0x14
    38c8:	82 30       	cpi	r24, 0x02	; 2
    38ca:	91 05       	cpc	r25, r1
    38cc:	09 f4       	brne	.+2      	; 0x38d0 <ip_task+0x2c>
    38ce:	55 c0       	rjmp	.+170    	; 0x397a <ip_task+0xd6>
    38d0:	2b 89       	ldd	r18, Y+19	; 0x13
    38d2:	3c 89       	ldd	r19, Y+20	; 0x14
    38d4:	23 30       	cpi	r18, 0x03	; 3
    38d6:	31 05       	cpc	r19, r1
    38d8:	54 f4       	brge	.+20     	; 0x38ee <ip_task+0x4a>
    38da:	8b 89       	ldd	r24, Y+19	; 0x13
    38dc:	9c 89       	ldd	r25, Y+20	; 0x14
    38de:	00 97       	sbiw	r24, 0x00	; 0
    38e0:	c9 f0       	breq	.+50     	; 0x3914 <ip_task+0x70>
    38e2:	2b 89       	ldd	r18, Y+19	; 0x13
    38e4:	3c 89       	ldd	r19, Y+20	; 0x14
    38e6:	21 30       	cpi	r18, 0x01	; 1
    38e8:	31 05       	cpc	r19, r1
    38ea:	11 f1       	breq	.+68     	; 0x3930 <ip_task+0x8c>
    38ec:	01 c1       	rjmp	.+514    	; 0x3af0 <ip_task+0x24c>
    38ee:	8b 89       	ldd	r24, Y+19	; 0x13
    38f0:	9c 89       	ldd	r25, Y+20	; 0x14
    38f2:	84 30       	cpi	r24, 0x04	; 4
    38f4:	91 05       	cpc	r25, r1
    38f6:	09 f4       	brne	.+2      	; 0x38fa <ip_task+0x56>
    38f8:	da c0       	rjmp	.+436    	; 0x3aae <ip_task+0x20a>
    38fa:	2b 89       	ldd	r18, Y+19	; 0x13
    38fc:	3c 89       	ldd	r19, Y+20	; 0x14
    38fe:	24 30       	cpi	r18, 0x04	; 4
    3900:	31 05       	cpc	r19, r1
    3902:	0c f4       	brge	.+2      	; 0x3906 <ip_task+0x62>
    3904:	cb c0       	rjmp	.+406    	; 0x3a9c <ip_task+0x1f8>
    3906:	8b 89       	ldd	r24, Y+19	; 0x13
    3908:	9c 89       	ldd	r25, Y+20	; 0x14
    390a:	85 30       	cpi	r24, 0x05	; 5
    390c:	91 05       	cpc	r25, r1
    390e:	09 f4       	brne	.+2      	; 0x3912 <ip_task+0x6e>
    3910:	df c0       	rjmp	.+446    	; 0x3ad0 <ip_task+0x22c>
    3912:	ee c0       	rjmp	.+476    	; 0x3af0 <ip_task+0x24c>
		case IP_STATE_NO_SOCKET:
			if(socket(0, Sn_MR_TCP, 5000, 0) == 0)
    3914:	80 e0       	ldi	r24, 0x00	; 0
    3916:	61 e0       	ldi	r22, 0x01	; 1
    3918:	48 e8       	ldi	r20, 0x88	; 136
    391a:	53 e1       	ldi	r21, 0x13	; 19
    391c:	20 e0       	ldi	r18, 0x00	; 0
    391e:	0e 94 73 00 	call	0xe6	; 0xe6 <socket>
    3922:	88 23       	and	r24, r24
    3924:	09 f0       	breq	.+2      	; 0x3928 <ip_task+0x84>
    3926:	e4 c0       	rjmp	.+456    	; 0x3af0 <ip_task+0x24c>
			sock_state = IP_STATE_SOCKET;
    3928:	81 e0       	ldi	r24, 0x01	; 1
    392a:	80 93 a9 01 	sts	0x01A9, r24
    392e:	e0 c0       	rjmp	.+448    	; 0x3af0 <ip_task+0x24c>
			break;
		case IP_STATE_SOCKET:
			switch (listen(0))
    3930:	80 e0       	ldi	r24, 0x00	; 0
    3932:	0e 94 db 02 	call	0x5b6	; 0x5b6 <listen>
    3936:	28 2f       	mov	r18, r24
    3938:	33 27       	eor	r19, r19
    393a:	27 fd       	sbrc	r18, 7
    393c:	30 95       	com	r19
    393e:	3a 8b       	std	Y+18, r19	; 0x12
    3940:	29 8b       	std	Y+17, r18	; 0x11
    3942:	89 89       	ldd	r24, Y+17	; 0x11
    3944:	9a 89       	ldd	r25, Y+18	; 0x12
    3946:	2f ef       	ldi	r18, 0xFF	; 255
    3948:	8c 3f       	cpi	r24, 0xFC	; 252
    394a:	92 07       	cpc	r25, r18
    394c:	71 f0       	breq	.+28     	; 0x396a <ip_task+0xc6>
    394e:	89 89       	ldd	r24, Y+17	; 0x11
    3950:	9a 89       	ldd	r25, Y+18	; 0x12
    3952:	81 30       	cpi	r24, 0x01	; 1
    3954:	91 05       	cpc	r25, r1
    3956:	09 f0       	breq	.+2      	; 0x395a <ip_task+0xb6>
    3958:	cb c0       	rjmp	.+406    	; 0x3af0 <ip_task+0x24c>
			{
				case SOCK_OK :
				sock_state = IP_STATE_LISTEN;
    395a:	82 e0       	ldi	r24, 0x02	; 2
    395c:	80 93 a9 01 	sts	0x01A9, r24
				printf("IP_STATE_LISTEN\n");
    3960:	8b e1       	ldi	r24, 0x1B	; 27
    3962:	91 e0       	ldi	r25, 0x01	; 1
    3964:	0e 94 07 2d 	call	0x5a0e	; 0x5a0e <puts>
    3968:	c3 c0       	rjmp	.+390    	; 0x3af0 <ip_task+0x24c>
				break;

				case SOCKERR_SOCKCLOSED :
				sock_state = IP_STATE_CLOSE;
    396a:	83 e0       	ldi	r24, 0x03	; 3
    396c:	80 93 a9 01 	sts	0x01A9, r24
				printf("IP_STATE_CLOSE\n");
    3970:	8b e2       	ldi	r24, 0x2B	; 43
    3972:	91 e0       	ldi	r25, 0x01	; 1
    3974:	0e 94 07 2d 	call	0x5a0e	; 0x5a0e <puts>
    3978:	bb c0       	rjmp	.+374    	; 0x3af0 <ip_task+0x24c>
			}
			break;

		case IP_STATE_LISTEN :
			switch(getSn_SR(0))
    397a:	68 e0       	ldi	r22, 0x08	; 8
    397c:	73 e0       	ldi	r23, 0x03	; 3
    397e:	80 e0       	ldi	r24, 0x00	; 0
    3980:	90 e0       	ldi	r25, 0x00	; 0
    3982:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    3986:	28 2f       	mov	r18, r24
    3988:	30 e0       	ldi	r19, 0x00	; 0
    398a:	38 8b       	std	Y+16, r19	; 0x10
    398c:	2f 87       	std	Y+15, r18	; 0x0f
    398e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3990:	98 89       	ldd	r25, Y+16	; 0x10
    3992:	84 31       	cpi	r24, 0x14	; 20
    3994:	91 05       	cpc	r25, r1
    3996:	39 f0       	breq	.+14     	; 0x39a6 <ip_task+0x102>
    3998:	2f 85       	ldd	r18, Y+15	; 0x0f
    399a:	38 89       	ldd	r19, Y+16	; 0x10
    399c:	27 31       	cpi	r18, 0x17	; 23
    399e:	31 05       	cpc	r19, r1
    39a0:	09 f4       	brne	.+2      	; 0x39a4 <ip_task+0x100>
    39a2:	74 c0       	rjmp	.+232    	; 0x3a8c <ip_task+0x1e8>
    39a4:	77 c0       	rjmp	.+238    	; 0x3a94 <ip_task+0x1f0>
    39a6:	80 e0       	ldi	r24, 0x00	; 0
    39a8:	90 e0       	ldi	r25, 0x00	; 0
    39aa:	a8 ec       	ldi	r26, 0xC8	; 200
    39ac:	b2 e4       	ldi	r27, 0x42	; 66
    39ae:	8b 87       	std	Y+11, r24	; 0x0b
    39b0:	9c 87       	std	Y+12, r25	; 0x0c
    39b2:	ad 87       	std	Y+13, r26	; 0x0d
    39b4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    39b6:	6b 85       	ldd	r22, Y+11	; 0x0b
    39b8:	7c 85       	ldd	r23, Y+12	; 0x0c
    39ba:	8d 85       	ldd	r24, Y+13	; 0x0d
    39bc:	9e 85       	ldd	r25, Y+14	; 0x0e
    39be:	20 e0       	ldi	r18, 0x00	; 0
    39c0:	30 e0       	ldi	r19, 0x00	; 0
    39c2:	4a e7       	ldi	r20, 0x7A	; 122
    39c4:	55 e4       	ldi	r21, 0x45	; 69
    39c6:	0e 94 29 29 	call	0x5252	; 0x5252 <__mulsf3>
    39ca:	dc 01       	movw	r26, r24
    39cc:	cb 01       	movw	r24, r22
    39ce:	8f 83       	std	Y+7, r24	; 0x07
    39d0:	98 87       	std	Y+8, r25	; 0x08
    39d2:	a9 87       	std	Y+9, r26	; 0x09
    39d4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    39d6:	6f 81       	ldd	r22, Y+7	; 0x07
    39d8:	78 85       	ldd	r23, Y+8	; 0x08
    39da:	89 85       	ldd	r24, Y+9	; 0x09
    39dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    39de:	20 e0       	ldi	r18, 0x00	; 0
    39e0:	30 e0       	ldi	r19, 0x00	; 0
    39e2:	40 e8       	ldi	r20, 0x80	; 128
    39e4:	5f e3       	ldi	r21, 0x3F	; 63
    39e6:	0e 94 83 2a 	call	0x5506	; 0x5506 <__ltsf2>
    39ea:	88 23       	and	r24, r24
    39ec:	2c f4       	brge	.+10     	; 0x39f8 <ip_task+0x154>
		__ticks = 1;
    39ee:	81 e0       	ldi	r24, 0x01	; 1
    39f0:	90 e0       	ldi	r25, 0x00	; 0
    39f2:	9e 83       	std	Y+6, r25	; 0x06
    39f4:	8d 83       	std	Y+5, r24	; 0x05
    39f6:	3f c0       	rjmp	.+126    	; 0x3a76 <ip_task+0x1d2>
	else if (__tmp > 65535)
    39f8:	6f 81       	ldd	r22, Y+7	; 0x07
    39fa:	78 85       	ldd	r23, Y+8	; 0x08
    39fc:	89 85       	ldd	r24, Y+9	; 0x09
    39fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a00:	20 e0       	ldi	r18, 0x00	; 0
    3a02:	3f ef       	ldi	r19, 0xFF	; 255
    3a04:	4f e7       	ldi	r20, 0x7F	; 127
    3a06:	57 e4       	ldi	r21, 0x47	; 71
    3a08:	0e 94 23 2a 	call	0x5446	; 0x5446 <__gtsf2>
    3a0c:	18 16       	cp	r1, r24
    3a0e:	4c f5       	brge	.+82     	; 0x3a62 <ip_task+0x1be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a10:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a12:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a14:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a16:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a18:	20 e0       	ldi	r18, 0x00	; 0
    3a1a:	30 e0       	ldi	r19, 0x00	; 0
    3a1c:	40 e2       	ldi	r20, 0x20	; 32
    3a1e:	51 e4       	ldi	r21, 0x41	; 65
    3a20:	0e 94 29 29 	call	0x5252	; 0x5252 <__mulsf3>
    3a24:	dc 01       	movw	r26, r24
    3a26:	cb 01       	movw	r24, r22
    3a28:	bc 01       	movw	r22, r24
    3a2a:	cd 01       	movw	r24, r26
    3a2c:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <__fixunssfsi>
    3a30:	dc 01       	movw	r26, r24
    3a32:	cb 01       	movw	r24, r22
    3a34:	9e 83       	std	Y+6, r25	; 0x06
    3a36:	8d 83       	std	Y+5, r24	; 0x05
    3a38:	0f c0       	rjmp	.+30     	; 0x3a58 <ip_task+0x1b4>
    3a3a:	80 e9       	ldi	r24, 0x90	; 144
    3a3c:	91 e0       	ldi	r25, 0x01	; 1
    3a3e:	9c 83       	std	Y+4, r25	; 0x04
    3a40:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3a42:	8b 81       	ldd	r24, Y+3	; 0x03
    3a44:	9c 81       	ldd	r25, Y+4	; 0x04
    3a46:	01 97       	sbiw	r24, 0x01	; 1
    3a48:	f1 f7       	brne	.-4      	; 0x3a46 <ip_task+0x1a2>
    3a4a:	9c 83       	std	Y+4, r25	; 0x04
    3a4c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a4e:	8d 81       	ldd	r24, Y+5	; 0x05
    3a50:	9e 81       	ldd	r25, Y+6	; 0x06
    3a52:	01 97       	sbiw	r24, 0x01	; 1
    3a54:	9e 83       	std	Y+6, r25	; 0x06
    3a56:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a58:	8d 81       	ldd	r24, Y+5	; 0x05
    3a5a:	9e 81       	ldd	r25, Y+6	; 0x06
    3a5c:	00 97       	sbiw	r24, 0x00	; 0
    3a5e:	69 f7       	brne	.-38     	; 0x3a3a <ip_task+0x196>
    3a60:	47 c0       	rjmp	.+142    	; 0x3af0 <ip_task+0x24c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a62:	6f 81       	ldd	r22, Y+7	; 0x07
    3a64:	78 85       	ldd	r23, Y+8	; 0x08
    3a66:	89 85       	ldd	r24, Y+9	; 0x09
    3a68:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a6a:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <__fixunssfsi>
    3a6e:	dc 01       	movw	r26, r24
    3a70:	cb 01       	movw	r24, r22
    3a72:	9e 83       	std	Y+6, r25	; 0x06
    3a74:	8d 83       	std	Y+5, r24	; 0x05
    3a76:	8d 81       	ldd	r24, Y+5	; 0x05
    3a78:	9e 81       	ldd	r25, Y+6	; 0x06
    3a7a:	9a 83       	std	Y+2, r25	; 0x02
    3a7c:	89 83       	std	Y+1, r24	; 0x01
    3a7e:	89 81       	ldd	r24, Y+1	; 0x01
    3a80:	9a 81       	ldd	r25, Y+2	; 0x02
    3a82:	01 97       	sbiw	r24, 0x01	; 1
    3a84:	f1 f7       	brne	.-4      	; 0x3a82 <ip_task+0x1de>
    3a86:	9a 83       	std	Y+2, r25	; 0x02
    3a88:	89 83       	std	Y+1, r24	; 0x01
    3a8a:	32 c0       	rjmp	.+100    	; 0x3af0 <ip_task+0x24c>
			{
				case SOCK_LISTEN :
				_delay_ms(100);
				break;
				case SOCK_ESTABLISHED:
				sock_state = IP_STATE_ECHO;
    3a8c:	84 e0       	ldi	r24, 0x04	; 4
    3a8e:	80 93 a9 01 	sts	0x01A9, r24
    3a92:	2e c0       	rjmp	.+92     	; 0x3af0 <ip_task+0x24c>
				break;
				default:
				sock_state = IP_STATE_CLOSE;
    3a94:	83 e0       	ldi	r24, 0x03	; 3
    3a96:	80 93 a9 01 	sts	0x01A9, r24
    3a9a:	2a c0       	rjmp	.+84     	; 0x3af0 <ip_task+0x24c>
			}
			break;
		case IP_STATE_CLOSE:
			disconnect(0);
    3a9c:	80 e0       	ldi	r24, 0x00	; 0
    3a9e:	0e 94 7d 05 	call	0xafa	; 0xafa <disconnect>
			close(0);
    3aa2:	80 e0       	ldi	r24, 0x00	; 0
    3aa4:	0e 94 22 02 	call	0x444	; 0x444 <close>
			sock_state=IP_STATE_NO_SOCKET;
    3aa8:	10 92 a9 01 	sts	0x01A9, r1
    3aac:	21 c0       	rjmp	.+66     	; 0x3af0 <ip_task+0x24c>
			break;
		case IP_STATE_ECHO:
			if (getSn_SR(0) == SOCK_ESTABLISHED) {
    3aae:	68 e0       	ldi	r22, 0x08	; 8
    3ab0:	73 e0       	ldi	r23, 0x03	; 3
    3ab2:	80 e0       	ldi	r24, 0x00	; 0
    3ab4:	90 e0       	ldi	r25, 0x00	; 0
    3ab6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    3aba:	87 31       	cpi	r24, 0x17	; 23
    3abc:	29 f4       	brne	.+10     	; 0x3ac8 <ip_task+0x224>
				sock_state = echo();
    3abe:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <echo>
    3ac2:	80 93 a9 01 	sts	0x01A9, r24
    3ac6:	14 c0       	rjmp	.+40     	; 0x3af0 <ip_task+0x24c>
				} else {
				sock_state = IP_STATE_CLOSE;
    3ac8:	83 e0       	ldi	r24, 0x03	; 3
    3aca:	80 93 a9 01 	sts	0x01A9, r24
    3ace:	10 c0       	rjmp	.+32     	; 0x3af0 <ip_task+0x24c>
			}
			break;
		case IP_STATE_GREETING:
			if (getSn_SR(0) == SOCK_ESTABLISHED) {
    3ad0:	68 e0       	ldi	r22, 0x08	; 8
    3ad2:	73 e0       	ldi	r23, 0x03	; 3
    3ad4:	80 e0       	ldi	r24, 0x00	; 0
    3ad6:	90 e0       	ldi	r25, 0x00	; 0
    3ad8:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    3adc:	87 31       	cpi	r24, 0x17	; 23
    3ade:	29 f4       	brne	.+10     	; 0x3aea <ip_task+0x246>
				sock_state = greeting();
    3ae0:	0e 94 00 1c 	call	0x3800	; 0x3800 <greeting>
    3ae4:	80 93 a9 01 	sts	0x01A9, r24
    3ae8:	03 c0       	rjmp	.+6      	; 0x3af0 <ip_task+0x24c>
				} else {
				sock_state = IP_STATE_CLOSE;
    3aea:	83 e0       	ldi	r24, 0x03	; 3
    3aec:	80 93 a9 01 	sts	0x01A9, r24
			}
			break;
	}

}
    3af0:	64 96       	adiw	r28, 0x14	; 20
    3af2:	0f b6       	in	r0, 0x3f	; 63
    3af4:	f8 94       	cli
    3af6:	de bf       	out	0x3e, r29	; 62
    3af8:	0f be       	out	0x3f, r0	; 63
    3afa:	cd bf       	out	0x3d, r28	; 61
    3afc:	cf 91       	pop	r28
    3afe:	df 91       	pop	r29
    3b00:	08 95       	ret

00003b02 <main>:

int main(void)
{	
    3b02:	df 93       	push	r29
    3b04:	cf 93       	push	r28
    3b06:	cd b7       	in	r28, 0x3d	; 61
    3b08:	de b7       	in	r29, 0x3e	; 62
    3b0a:	2e 97       	sbiw	r28, 0x0e	; 14
    3b0c:	0f b6       	in	r0, 0x3f	; 63
    3b0e:	f8 94       	cli
    3b10:	de bf       	out	0x3e, r29	; 62
    3b12:	0f be       	out	0x3f, r0	; 63
    3b14:	cd bf       	out	0x3d, r28	; 61
	Init_uart0();stdout = &device;
    3b16:	0e 94 d8 1a 	call	0x35b0	; 0x35b0 <Init_uart0>
    3b1a:	82 e0       	ldi	r24, 0x02	; 2
    3b1c:	91 e0       	ldi	r25, 0x01	; 1
    3b1e:	90 93 52 02 	sts	0x0252, r25
    3b22:	80 93 51 02 	sts	0x0251, r24

	printf("setup \n\r");
    3b26:	00 d0       	rcall	.+0      	; 0x3b28 <main+0x26>
    3b28:	ed b7       	in	r30, 0x3d	; 61
    3b2a:	fe b7       	in	r31, 0x3e	; 62
    3b2c:	31 96       	adiw	r30, 0x01	; 1
    3b2e:	8a e3       	ldi	r24, 0x3A	; 58
    3b30:	91 e0       	ldi	r25, 0x01	; 1
    3b32:	91 83       	std	Z+1, r25	; 0x01
    3b34:	80 83       	st	Z, r24
    3b36:	0e 94 f5 2c 	call	0x59ea	; 0x59ea <printf>
    3b3a:	0f 90       	pop	r0
    3b3c:	0f 90       	pop	r0

	SPI_MasterInit();
    3b3e:	0e 94 7c 26 	call	0x4cf8	; 0x4cf8 <SPI_MasterInit>

	printf("SPI init \n\r");
    3b42:	00 d0       	rcall	.+0      	; 0x3b44 <main+0x42>
    3b44:	ed b7       	in	r30, 0x3d	; 61
    3b46:	fe b7       	in	r31, 0x3e	; 62
    3b48:	31 96       	adiw	r30, 0x01	; 1
    3b4a:	83 e4       	ldi	r24, 0x43	; 67
    3b4c:	91 e0       	ldi	r25, 0x01	; 1
    3b4e:	91 83       	std	Z+1, r25	; 0x01
    3b50:	80 83       	st	Z, r24
    3b52:	0e 94 f5 2c 	call	0x59ea	; 0x59ea <printf>
    3b56:	0f 90       	pop	r0
    3b58:	0f 90       	pop	r0

	ip_init();
    3b5a:	0e 94 10 1c 	call	0x3820	; 0x3820 <ip_init>

	printf("IP Init \n\r");
    3b5e:	00 d0       	rcall	.+0      	; 0x3b60 <main+0x5e>
    3b60:	ed b7       	in	r30, 0x3d	; 61
    3b62:	fe b7       	in	r31, 0x3e	; 62
    3b64:	31 96       	adiw	r30, 0x01	; 1
    3b66:	8f e4       	ldi	r24, 0x4F	; 79
    3b68:	91 e0       	ldi	r25, 0x01	; 1
    3b6a:	91 83       	std	Z+1, r25	; 0x01
    3b6c:	80 83       	st	Z, r24
    3b6e:	0e 94 f5 2c 	call	0x59ea	; 0x59ea <printf>
    3b72:	0f 90       	pop	r0
    3b74:	0f 90       	pop	r0

	while (1){
		ip_task();
    3b76:	0e 94 52 1c 	call	0x38a4	; 0x38a4 <ip_task>
	printf("sock_state = %d\r\n",sock_state);
    3b7a:	80 91 a9 01 	lds	r24, 0x01A9
    3b7e:	28 2f       	mov	r18, r24
    3b80:	30 e0       	ldi	r19, 0x00	; 0
    3b82:	00 d0       	rcall	.+0      	; 0x3b84 <main+0x82>
    3b84:	00 d0       	rcall	.+0      	; 0x3b86 <main+0x84>
    3b86:	ed b7       	in	r30, 0x3d	; 61
    3b88:	fe b7       	in	r31, 0x3e	; 62
    3b8a:	31 96       	adiw	r30, 0x01	; 1
    3b8c:	8a e5       	ldi	r24, 0x5A	; 90
    3b8e:	91 e0       	ldi	r25, 0x01	; 1
    3b90:	91 83       	std	Z+1, r25	; 0x01
    3b92:	80 83       	st	Z, r24
    3b94:	33 83       	std	Z+3, r19	; 0x03
    3b96:	22 83       	std	Z+2, r18	; 0x02
    3b98:	0e 94 f5 2c 	call	0x59ea	; 0x59ea <printf>
    3b9c:	0f 90       	pop	r0
    3b9e:	0f 90       	pop	r0
    3ba0:	0f 90       	pop	r0
    3ba2:	0f 90       	pop	r0
    3ba4:	80 e0       	ldi	r24, 0x00	; 0
    3ba6:	90 e0       	ldi	r25, 0x00	; 0
    3ba8:	aa ef       	ldi	r26, 0xFA	; 250
    3baa:	b3 e4       	ldi	r27, 0x43	; 67
    3bac:	8b 87       	std	Y+11, r24	; 0x0b
    3bae:	9c 87       	std	Y+12, r25	; 0x0c
    3bb0:	ad 87       	std	Y+13, r26	; 0x0d
    3bb2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3bb4:	6b 85       	ldd	r22, Y+11	; 0x0b
    3bb6:	7c 85       	ldd	r23, Y+12	; 0x0c
    3bb8:	8d 85       	ldd	r24, Y+13	; 0x0d
    3bba:	9e 85       	ldd	r25, Y+14	; 0x0e
    3bbc:	20 e0       	ldi	r18, 0x00	; 0
    3bbe:	30 e0       	ldi	r19, 0x00	; 0
    3bc0:	4a e7       	ldi	r20, 0x7A	; 122
    3bc2:	55 e4       	ldi	r21, 0x45	; 69
    3bc4:	0e 94 29 29 	call	0x5252	; 0x5252 <__mulsf3>
    3bc8:	dc 01       	movw	r26, r24
    3bca:	cb 01       	movw	r24, r22
    3bcc:	8f 83       	std	Y+7, r24	; 0x07
    3bce:	98 87       	std	Y+8, r25	; 0x08
    3bd0:	a9 87       	std	Y+9, r26	; 0x09
    3bd2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3bd4:	6f 81       	ldd	r22, Y+7	; 0x07
    3bd6:	78 85       	ldd	r23, Y+8	; 0x08
    3bd8:	89 85       	ldd	r24, Y+9	; 0x09
    3bda:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bdc:	20 e0       	ldi	r18, 0x00	; 0
    3bde:	30 e0       	ldi	r19, 0x00	; 0
    3be0:	40 e8       	ldi	r20, 0x80	; 128
    3be2:	5f e3       	ldi	r21, 0x3F	; 63
    3be4:	0e 94 83 2a 	call	0x5506	; 0x5506 <__ltsf2>
    3be8:	88 23       	and	r24, r24
    3bea:	2c f4       	brge	.+10     	; 0x3bf6 <main+0xf4>
		__ticks = 1;
    3bec:	81 e0       	ldi	r24, 0x01	; 1
    3bee:	90 e0       	ldi	r25, 0x00	; 0
    3bf0:	9e 83       	std	Y+6, r25	; 0x06
    3bf2:	8d 83       	std	Y+5, r24	; 0x05
    3bf4:	3f c0       	rjmp	.+126    	; 0x3c74 <main+0x172>
	else if (__tmp > 65535)
    3bf6:	6f 81       	ldd	r22, Y+7	; 0x07
    3bf8:	78 85       	ldd	r23, Y+8	; 0x08
    3bfa:	89 85       	ldd	r24, Y+9	; 0x09
    3bfc:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bfe:	20 e0       	ldi	r18, 0x00	; 0
    3c00:	3f ef       	ldi	r19, 0xFF	; 255
    3c02:	4f e7       	ldi	r20, 0x7F	; 127
    3c04:	57 e4       	ldi	r21, 0x47	; 71
    3c06:	0e 94 23 2a 	call	0x5446	; 0x5446 <__gtsf2>
    3c0a:	18 16       	cp	r1, r24
    3c0c:	4c f5       	brge	.+82     	; 0x3c60 <main+0x15e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c0e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3c10:	7c 85       	ldd	r23, Y+12	; 0x0c
    3c12:	8d 85       	ldd	r24, Y+13	; 0x0d
    3c14:	9e 85       	ldd	r25, Y+14	; 0x0e
    3c16:	20 e0       	ldi	r18, 0x00	; 0
    3c18:	30 e0       	ldi	r19, 0x00	; 0
    3c1a:	40 e2       	ldi	r20, 0x20	; 32
    3c1c:	51 e4       	ldi	r21, 0x41	; 65
    3c1e:	0e 94 29 29 	call	0x5252	; 0x5252 <__mulsf3>
    3c22:	dc 01       	movw	r26, r24
    3c24:	cb 01       	movw	r24, r22
    3c26:	bc 01       	movw	r22, r24
    3c28:	cd 01       	movw	r24, r26
    3c2a:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <__fixunssfsi>
    3c2e:	dc 01       	movw	r26, r24
    3c30:	cb 01       	movw	r24, r22
    3c32:	9e 83       	std	Y+6, r25	; 0x06
    3c34:	8d 83       	std	Y+5, r24	; 0x05
    3c36:	0f c0       	rjmp	.+30     	; 0x3c56 <main+0x154>
    3c38:	80 e9       	ldi	r24, 0x90	; 144
    3c3a:	91 e0       	ldi	r25, 0x01	; 1
    3c3c:	9c 83       	std	Y+4, r25	; 0x04
    3c3e:	8b 83       	std	Y+3, r24	; 0x03
    3c40:	8b 81       	ldd	r24, Y+3	; 0x03
    3c42:	9c 81       	ldd	r25, Y+4	; 0x04
    3c44:	01 97       	sbiw	r24, 0x01	; 1
    3c46:	f1 f7       	brne	.-4      	; 0x3c44 <main+0x142>
    3c48:	9c 83       	std	Y+4, r25	; 0x04
    3c4a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c4c:	8d 81       	ldd	r24, Y+5	; 0x05
    3c4e:	9e 81       	ldd	r25, Y+6	; 0x06
    3c50:	01 97       	sbiw	r24, 0x01	; 1
    3c52:	9e 83       	std	Y+6, r25	; 0x06
    3c54:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c56:	8d 81       	ldd	r24, Y+5	; 0x05
    3c58:	9e 81       	ldd	r25, Y+6	; 0x06
    3c5a:	00 97       	sbiw	r24, 0x00	; 0
    3c5c:	69 f7       	brne	.-38     	; 0x3c38 <main+0x136>
    3c5e:	8b cf       	rjmp	.-234    	; 0x3b76 <main+0x74>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3c60:	6f 81       	ldd	r22, Y+7	; 0x07
    3c62:	78 85       	ldd	r23, Y+8	; 0x08
    3c64:	89 85       	ldd	r24, Y+9	; 0x09
    3c66:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c68:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <__fixunssfsi>
    3c6c:	dc 01       	movw	r26, r24
    3c6e:	cb 01       	movw	r24, r22
    3c70:	9e 83       	std	Y+6, r25	; 0x06
    3c72:	8d 83       	std	Y+5, r24	; 0x05
    3c74:	8d 81       	ldd	r24, Y+5	; 0x05
    3c76:	9e 81       	ldd	r25, Y+6	; 0x06
    3c78:	9a 83       	std	Y+2, r25	; 0x02
    3c7a:	89 83       	std	Y+1, r24	; 0x01
    3c7c:	89 81       	ldd	r24, Y+1	; 0x01
    3c7e:	9a 81       	ldd	r25, Y+2	; 0x02
    3c80:	01 97       	sbiw	r24, 0x01	; 1
    3c82:	f1 f7       	brne	.-4      	; 0x3c80 <main+0x17e>
    3c84:	9a 83       	std	Y+2, r25	; 0x02
    3c86:	89 83       	std	Y+1, r24	; 0x01
    3c88:	76 cf       	rjmp	.-276    	; 0x3b76 <main+0x74>

00003c8a <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
    3c8a:	df 93       	push	r29
    3c8c:	cf 93       	push	r28
    3c8e:	cd b7       	in	r28, 0x3d	; 61
    3c90:	de b7       	in	r29, 0x3e	; 62
    3c92:	cf 91       	pop	r28
    3c94:	df 91       	pop	r29
    3c96:	08 95       	ret

00003c98 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
    3c98:	df 93       	push	r29
    3c9a:	cf 93       	push	r28
    3c9c:	cd b7       	in	r28, 0x3d	; 61
    3c9e:	de b7       	in	r29, 0x3e	; 62
    3ca0:	cf 91       	pop	r28
    3ca2:	df 91       	pop	r29
    3ca4:	08 95       	ret

00003ca6 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {
    3ca6:	df 93       	push	r29
    3ca8:	cf 93       	push	r28
    3caa:	cd b7       	in	r28, 0x3d	; 61
    3cac:	de b7       	in	r29, 0x3e	; 62
//	PIN_B1_OFF;
}
    3cae:	cf 91       	pop	r28
    3cb0:	df 91       	pop	r29
    3cb2:	08 95       	ret

00003cb4 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {
    3cb4:	df 93       	push	r29
    3cb6:	cf 93       	push	r28
    3cb8:	cd b7       	in	r28, 0x3d	; 61
    3cba:	de b7       	in	r29, 0x3e	; 62
//	PIN_B1_ON;
}
    3cbc:	cf 91       	pop	r28
    3cbe:	df 91       	pop	r29
    3cc0:	08 95       	ret

00003cc2 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
    3cc2:	df 93       	push	r29
    3cc4:	cf 93       	push	r28
    3cc6:	00 d0       	rcall	.+0      	; 0x3cc8 <wizchip_bus_readdata+0x6>
    3cc8:	00 d0       	rcall	.+0      	; 0x3cca <wizchip_bus_readdata+0x8>
    3cca:	cd b7       	in	r28, 0x3d	; 61
    3ccc:	de b7       	in	r29, 0x3e	; 62
    3cce:	69 83       	std	Y+1, r22	; 0x01
    3cd0:	7a 83       	std	Y+2, r23	; 0x02
    3cd2:	8b 83       	std	Y+3, r24	; 0x03
    3cd4:	9c 83       	std	Y+4, r25	; 0x04
    3cd6:	89 81       	ldd	r24, Y+1	; 0x01
    3cd8:	9a 81       	ldd	r25, Y+2	; 0x02
    3cda:	fc 01       	movw	r30, r24
    3cdc:	80 81       	ld	r24, Z
    3cde:	0f 90       	pop	r0
    3ce0:	0f 90       	pop	r0
    3ce2:	0f 90       	pop	r0
    3ce4:	0f 90       	pop	r0
    3ce6:	cf 91       	pop	r28
    3ce8:	df 91       	pop	r29
    3cea:	08 95       	ret

00003cec <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
    3cec:	df 93       	push	r29
    3cee:	cf 93       	push	r28
    3cf0:	00 d0       	rcall	.+0      	; 0x3cf2 <wizchip_bus_writedata+0x6>
    3cf2:	00 d0       	rcall	.+0      	; 0x3cf4 <wizchip_bus_writedata+0x8>
    3cf4:	0f 92       	push	r0
    3cf6:	cd b7       	in	r28, 0x3d	; 61
    3cf8:	de b7       	in	r29, 0x3e	; 62
    3cfa:	69 83       	std	Y+1, r22	; 0x01
    3cfc:	7a 83       	std	Y+2, r23	; 0x02
    3cfe:	8b 83       	std	Y+3, r24	; 0x03
    3d00:	9c 83       	std	Y+4, r25	; 0x04
    3d02:	4d 83       	std	Y+5, r20	; 0x05
    3d04:	89 81       	ldd	r24, Y+1	; 0x01
    3d06:	9a 81       	ldd	r25, Y+2	; 0x02
    3d08:	fc 01       	movw	r30, r24
    3d0a:	8d 81       	ldd	r24, Y+5	; 0x05
    3d0c:	80 83       	st	Z, r24
    3d0e:	0f 90       	pop	r0
    3d10:	0f 90       	pop	r0
    3d12:	0f 90       	pop	r0
    3d14:	0f 90       	pop	r0
    3d16:	0f 90       	pop	r0
    3d18:	cf 91       	pop	r28
    3d1a:	df 91       	pop	r29
    3d1c:	08 95       	ret

00003d1e <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
    3d1e:	df 93       	push	r29
    3d20:	cf 93       	push	r28
    3d22:	cd b7       	in	r28, 0x3d	; 61
    3d24:	de b7       	in	r29, 0x3e	; 62
 return 0;
    3d26:	80 e0       	ldi	r24, 0x00	; 0
}
    3d28:	cf 91       	pop	r28
    3d2a:	df 91       	pop	r29
    3d2c:	08 95       	ret

00003d2e <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {
    3d2e:	df 93       	push	r29
    3d30:	cf 93       	push	r28
    3d32:	0f 92       	push	r0
    3d34:	cd b7       	in	r28, 0x3d	; 61
    3d36:	de b7       	in	r29, 0x3e	; 62
    3d38:	89 83       	std	Y+1, r24	; 0x01
//	SPI_TransferByte(wb);
}
    3d3a:	0f 90       	pop	r0
    3d3c:	cf 91       	pop	r28
    3d3e:	df 91       	pop	r29
    3d40:	08 95       	ret

00003d42 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{
    3d42:	df 93       	push	r29
    3d44:	cf 93       	push	r28
    3d46:	00 d0       	rcall	.+0      	; 0x3d48 <wizchip_spi_readburst+0x6>
    3d48:	00 d0       	rcall	.+0      	; 0x3d4a <wizchip_spi_readburst+0x8>
    3d4a:	cd b7       	in	r28, 0x3d	; 61
    3d4c:	de b7       	in	r29, 0x3e	; 62
    3d4e:	9a 83       	std	Y+2, r25	; 0x02
    3d50:	89 83       	std	Y+1, r24	; 0x01
    3d52:	7c 83       	std	Y+4, r23	; 0x04
    3d54:	6b 83       	std	Y+3, r22	; 0x03
// 	for (uint16_t i = 0 ; i < len ; i++){
// 		pBuf[i] = SPI_TransferByte(0);
// 	}
}
    3d56:	0f 90       	pop	r0
    3d58:	0f 90       	pop	r0
    3d5a:	0f 90       	pop	r0
    3d5c:	0f 90       	pop	r0
    3d5e:	cf 91       	pop	r28
    3d60:	df 91       	pop	r29
    3d62:	08 95       	ret

00003d64 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {
    3d64:	df 93       	push	r29
    3d66:	cf 93       	push	r28
    3d68:	00 d0       	rcall	.+0      	; 0x3d6a <wizchip_spi_writeburst+0x6>
    3d6a:	00 d0       	rcall	.+0      	; 0x3d6c <wizchip_spi_writeburst+0x8>
    3d6c:	cd b7       	in	r28, 0x3d	; 61
    3d6e:	de b7       	in	r29, 0x3e	; 62
    3d70:	9a 83       	std	Y+2, r25	; 0x02
    3d72:	89 83       	std	Y+1, r24	; 0x01
    3d74:	7c 83       	std	Y+4, r23	; 0x04
    3d76:	6b 83       	std	Y+3, r22	; 0x03
// 	for (uint16_t i = 0 ; i < len ; i++){
// 		PI_TransferByte(pBuf[i]);
// 	}
}
    3d78:	0f 90       	pop	r0
    3d7a:	0f 90       	pop	r0
    3d7c:	0f 90       	pop	r0
    3d7e:	0f 90       	pop	r0
    3d80:	cf 91       	pop	r28
    3d82:	df 91       	pop	r29
    3d84:	08 95       	ret

00003d86 <reg_wizchip_cris_cbfunc>:

static uint8_t    _DNS_[4];      // DNS server ip address
static dhcp_mode  _DHCP_;        // DHCP mode

void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))
{
    3d86:	df 93       	push	r29
    3d88:	cf 93       	push	r28
    3d8a:	00 d0       	rcall	.+0      	; 0x3d8c <reg_wizchip_cris_cbfunc+0x6>
    3d8c:	00 d0       	rcall	.+0      	; 0x3d8e <reg_wizchip_cris_cbfunc+0x8>
    3d8e:	cd b7       	in	r28, 0x3d	; 61
    3d90:	de b7       	in	r29, 0x3e	; 62
    3d92:	9a 83       	std	Y+2, r25	; 0x02
    3d94:	89 83       	std	Y+1, r24	; 0x01
    3d96:	7c 83       	std	Y+4, r23	; 0x04
    3d98:	6b 83       	std	Y+3, r22	; 0x03
   if(!cris_en || !cris_ex)
    3d9a:	89 81       	ldd	r24, Y+1	; 0x01
    3d9c:	9a 81       	ldd	r25, Y+2	; 0x02
    3d9e:	00 97       	sbiw	r24, 0x00	; 0
    3da0:	21 f0       	breq	.+8      	; 0x3daa <reg_wizchip_cris_cbfunc+0x24>
    3da2:	8b 81       	ldd	r24, Y+3	; 0x03
    3da4:	9c 81       	ldd	r25, Y+4	; 0x04
    3da6:	00 97       	sbiw	r24, 0x00	; 0
    3da8:	69 f4       	brne	.+26     	; 0x3dc4 <reg_wizchip_cris_cbfunc+0x3e>
   {
      WIZCHIP.CRIS._enter = wizchip_cris_enter;
    3daa:	85 e4       	ldi	r24, 0x45	; 69
    3dac:	9e e1       	ldi	r25, 0x1E	; 30
    3dae:	90 93 75 01 	sts	0x0175, r25
    3db2:	80 93 74 01 	sts	0x0174, r24
      WIZCHIP.CRIS._exit  = wizchip_cris_exit;
    3db6:	8c e4       	ldi	r24, 0x4C	; 76
    3db8:	9e e1       	ldi	r25, 0x1E	; 30
    3dba:	90 93 77 01 	sts	0x0177, r25
    3dbe:	80 93 76 01 	sts	0x0176, r24
    3dc2:	0c c0       	rjmp	.+24     	; 0x3ddc <reg_wizchip_cris_cbfunc+0x56>
   }
   else
   {
      WIZCHIP.CRIS._enter = cris_en;
    3dc4:	89 81       	ldd	r24, Y+1	; 0x01
    3dc6:	9a 81       	ldd	r25, Y+2	; 0x02
    3dc8:	90 93 75 01 	sts	0x0175, r25
    3dcc:	80 93 74 01 	sts	0x0174, r24
      WIZCHIP.CRIS._exit  = cris_ex;
    3dd0:	8b 81       	ldd	r24, Y+3	; 0x03
    3dd2:	9c 81       	ldd	r25, Y+4	; 0x04
    3dd4:	90 93 77 01 	sts	0x0177, r25
    3dd8:	80 93 76 01 	sts	0x0176, r24
   }
}
    3ddc:	0f 90       	pop	r0
    3dde:	0f 90       	pop	r0
    3de0:	0f 90       	pop	r0
    3de2:	0f 90       	pop	r0
    3de4:	cf 91       	pop	r28
    3de6:	df 91       	pop	r29
    3de8:	08 95       	ret

00003dea <reg_wizchip_cs_cbfunc>:

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
    3dea:	df 93       	push	r29
    3dec:	cf 93       	push	r28
    3dee:	00 d0       	rcall	.+0      	; 0x3df0 <reg_wizchip_cs_cbfunc+0x6>
    3df0:	00 d0       	rcall	.+0      	; 0x3df2 <reg_wizchip_cs_cbfunc+0x8>
    3df2:	cd b7       	in	r28, 0x3d	; 61
    3df4:	de b7       	in	r29, 0x3e	; 62
    3df6:	9a 83       	std	Y+2, r25	; 0x02
    3df8:	89 83       	std	Y+1, r24	; 0x01
    3dfa:	7c 83       	std	Y+4, r23	; 0x04
    3dfc:	6b 83       	std	Y+3, r22	; 0x03
   if(!cs_sel || !cs_desel)
    3dfe:	89 81       	ldd	r24, Y+1	; 0x01
    3e00:	9a 81       	ldd	r25, Y+2	; 0x02
    3e02:	00 97       	sbiw	r24, 0x00	; 0
    3e04:	21 f0       	breq	.+8      	; 0x3e0e <reg_wizchip_cs_cbfunc+0x24>
    3e06:	8b 81       	ldd	r24, Y+3	; 0x03
    3e08:	9c 81       	ldd	r25, Y+4	; 0x04
    3e0a:	00 97       	sbiw	r24, 0x00	; 0
    3e0c:	69 f4       	brne	.+26     	; 0x3e28 <reg_wizchip_cs_cbfunc+0x3e>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
    3e0e:	83 e5       	ldi	r24, 0x53	; 83
    3e10:	9e e1       	ldi	r25, 0x1E	; 30
    3e12:	90 93 79 01 	sts	0x0179, r25
    3e16:	80 93 78 01 	sts	0x0178, r24
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
    3e1a:	8a e5       	ldi	r24, 0x5A	; 90
    3e1c:	9e e1       	ldi	r25, 0x1E	; 30
    3e1e:	90 93 7b 01 	sts	0x017B, r25
    3e22:	80 93 7a 01 	sts	0x017A, r24
    3e26:	0c c0       	rjmp	.+24     	; 0x3e40 <reg_wizchip_cs_cbfunc+0x56>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
    3e28:	89 81       	ldd	r24, Y+1	; 0x01
    3e2a:	9a 81       	ldd	r25, Y+2	; 0x02
    3e2c:	90 93 79 01 	sts	0x0179, r25
    3e30:	80 93 78 01 	sts	0x0178, r24
      WIZCHIP.CS._deselect = cs_desel;
    3e34:	8b 81       	ldd	r24, Y+3	; 0x03
    3e36:	9c 81       	ldd	r25, Y+4	; 0x04
    3e38:	90 93 7b 01 	sts	0x017B, r25
    3e3c:	80 93 7a 01 	sts	0x017A, r24
   }
}
    3e40:	0f 90       	pop	r0
    3e42:	0f 90       	pop	r0
    3e44:	0f 90       	pop	r0
    3e46:	0f 90       	pop	r0
    3e48:	cf 91       	pop	r28
    3e4a:	df 91       	pop	r29
    3e4c:	08 95       	ret

00003e4e <reg_wizchip_bus_cbfunc>:

//M20150515 : For integrating with W5300
//void reg_wizchip_bus_cbfunc(uint8_t(*bus_rb)(uint32_t addr), void (*bus_wb)(uint32_t addr, uint8_t wb))
void reg_wizchip_bus_cbfunc(iodata_t(*bus_rb)(uint32_t addr), void (*bus_wb)(uint32_t addr, iodata_t wb))
{
    3e4e:	df 93       	push	r29
    3e50:	cf 93       	push	r28
    3e52:	00 d0       	rcall	.+0      	; 0x3e54 <reg_wizchip_bus_cbfunc+0x6>
    3e54:	00 d0       	rcall	.+0      	; 0x3e56 <reg_wizchip_bus_cbfunc+0x8>
    3e56:	cd b7       	in	r28, 0x3d	; 61
    3e58:	de b7       	in	r29, 0x3e	; 62
    3e5a:	9a 83       	std	Y+2, r25	; 0x02
    3e5c:	89 83       	std	Y+1, r24	; 0x01
    3e5e:	7c 83       	std	Y+4, r23	; 0x04
    3e60:	6b 83       	std	Y+3, r22	; 0x03
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_BUS_));
    3e62:	80 91 6c 01 	lds	r24, 0x016C
    3e66:	90 91 6d 01 	lds	r25, 0x016D
    3e6a:	80 70       	andi	r24, 0x00	; 0
    3e6c:	91 70       	andi	r25, 0x01	; 1
    3e6e:	00 97       	sbiw	r24, 0x00	; 0
    3e70:	c1 f3       	breq	.-16     	; 0x3e62 <reg_wizchip_bus_cbfunc+0x14>
   {
      WIZCHIP.IF.BUS._read_byte   = bus_rb;
      WIZCHIP.IF.BUS._write_byte  = bus_wb;
   }
   */
   if(!bus_rb || !bus_wb)
    3e72:	89 81       	ldd	r24, Y+1	; 0x01
    3e74:	9a 81       	ldd	r25, Y+2	; 0x02
    3e76:	00 97       	sbiw	r24, 0x00	; 0
    3e78:	21 f0       	breq	.+8      	; 0x3e82 <reg_wizchip_bus_cbfunc+0x34>
    3e7a:	8b 81       	ldd	r24, Y+3	; 0x03
    3e7c:	9c 81       	ldd	r25, Y+4	; 0x04
    3e7e:	00 97       	sbiw	r24, 0x00	; 0
    3e80:	69 f4       	brne	.+26     	; 0x3e9c <reg_wizchip_bus_cbfunc+0x4e>
   {
      WIZCHIP.IF.BUS._read_data   = wizchip_bus_readdata;
    3e82:	81 e6       	ldi	r24, 0x61	; 97
    3e84:	9e e1       	ldi	r25, 0x1E	; 30
    3e86:	90 93 7d 01 	sts	0x017D, r25
    3e8a:	80 93 7c 01 	sts	0x017C, r24
      WIZCHIP.IF.BUS._write_data  = wizchip_bus_writedata;
    3e8e:	86 e7       	ldi	r24, 0x76	; 118
    3e90:	9e e1       	ldi	r25, 0x1E	; 30
    3e92:	90 93 7f 01 	sts	0x017F, r25
    3e96:	80 93 7e 01 	sts	0x017E, r24
    3e9a:	0c c0       	rjmp	.+24     	; 0x3eb4 <reg_wizchip_bus_cbfunc+0x66>
   }
   else
   {
      WIZCHIP.IF.BUS._read_data   = bus_rb;
    3e9c:	89 81       	ldd	r24, Y+1	; 0x01
    3e9e:	9a 81       	ldd	r25, Y+2	; 0x02
    3ea0:	90 93 7d 01 	sts	0x017D, r25
    3ea4:	80 93 7c 01 	sts	0x017C, r24
      WIZCHIP.IF.BUS._write_data  = bus_wb;
    3ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    3eaa:	9c 81       	ldd	r25, Y+4	; 0x04
    3eac:	90 93 7f 01 	sts	0x017F, r25
    3eb0:	80 93 7e 01 	sts	0x017E, r24
   }
}
    3eb4:	0f 90       	pop	r0
    3eb6:	0f 90       	pop	r0
    3eb8:	0f 90       	pop	r0
    3eba:	0f 90       	pop	r0
    3ebc:	cf 91       	pop	r28
    3ebe:	df 91       	pop	r29
    3ec0:	08 95       	ret

00003ec2 <reg_wizchip_spi_cbfunc>:

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
    3ec2:	df 93       	push	r29
    3ec4:	cf 93       	push	r28
    3ec6:	00 d0       	rcall	.+0      	; 0x3ec8 <reg_wizchip_spi_cbfunc+0x6>
    3ec8:	00 d0       	rcall	.+0      	; 0x3eca <reg_wizchip_spi_cbfunc+0x8>
    3eca:	cd b7       	in	r28, 0x3d	; 61
    3ecc:	de b7       	in	r29, 0x3e	; 62
    3ece:	9a 83       	std	Y+2, r25	; 0x02
    3ed0:	89 83       	std	Y+1, r24	; 0x01
    3ed2:	7c 83       	std	Y+4, r23	; 0x04
    3ed4:	6b 83       	std	Y+3, r22	; 0x03
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
    3ed6:	80 91 6c 01 	lds	r24, 0x016C
    3eda:	90 91 6d 01 	lds	r25, 0x016D
    3ede:	80 70       	andi	r24, 0x00	; 0
    3ee0:	92 70       	andi	r25, 0x02	; 2
    3ee2:	00 97       	sbiw	r24, 0x00	; 0
    3ee4:	c1 f3       	breq	.-16     	; 0x3ed6 <reg_wizchip_spi_cbfunc+0x14>
   
   if(!spi_rb || !spi_wb)
    3ee6:	89 81       	ldd	r24, Y+1	; 0x01
    3ee8:	9a 81       	ldd	r25, Y+2	; 0x02
    3eea:	00 97       	sbiw	r24, 0x00	; 0
    3eec:	21 f0       	breq	.+8      	; 0x3ef6 <reg_wizchip_spi_cbfunc+0x34>
    3eee:	8b 81       	ldd	r24, Y+3	; 0x03
    3ef0:	9c 81       	ldd	r25, Y+4	; 0x04
    3ef2:	00 97       	sbiw	r24, 0x00	; 0
    3ef4:	69 f4       	brne	.+26     	; 0x3f10 <reg_wizchip_spi_cbfunc+0x4e>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
    3ef6:	8f e8       	ldi	r24, 0x8F	; 143
    3ef8:	9e e1       	ldi	r25, 0x1E	; 30
    3efa:	90 93 7d 01 	sts	0x017D, r25
    3efe:	80 93 7c 01 	sts	0x017C, r24
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
    3f02:	87 e9       	ldi	r24, 0x97	; 151
    3f04:	9e e1       	ldi	r25, 0x1E	; 30
    3f06:	90 93 7f 01 	sts	0x017F, r25
    3f0a:	80 93 7e 01 	sts	0x017E, r24
    3f0e:	0c c0       	rjmp	.+24     	; 0x3f28 <reg_wizchip_spi_cbfunc+0x66>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
    3f10:	89 81       	ldd	r24, Y+1	; 0x01
    3f12:	9a 81       	ldd	r25, Y+2	; 0x02
    3f14:	90 93 7d 01 	sts	0x017D, r25
    3f18:	80 93 7c 01 	sts	0x017C, r24
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
    3f1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3f1e:	9c 81       	ldd	r25, Y+4	; 0x04
    3f20:	90 93 7f 01 	sts	0x017F, r25
    3f24:	80 93 7e 01 	sts	0x017E, r24
   }
}
    3f28:	0f 90       	pop	r0
    3f2a:	0f 90       	pop	r0
    3f2c:	0f 90       	pop	r0
    3f2e:	0f 90       	pop	r0
    3f30:	cf 91       	pop	r28
    3f32:	df 91       	pop	r29
    3f34:	08 95       	ret

00003f36 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
    3f36:	df 93       	push	r29
    3f38:	cf 93       	push	r28
    3f3a:	00 d0       	rcall	.+0      	; 0x3f3c <reg_wizchip_spiburst_cbfunc+0x6>
    3f3c:	00 d0       	rcall	.+0      	; 0x3f3e <reg_wizchip_spiburst_cbfunc+0x8>
    3f3e:	cd b7       	in	r28, 0x3d	; 61
    3f40:	de b7       	in	r29, 0x3e	; 62
    3f42:	9a 83       	std	Y+2, r25	; 0x02
    3f44:	89 83       	std	Y+1, r24	; 0x01
    3f46:	7c 83       	std	Y+4, r23	; 0x04
    3f48:	6b 83       	std	Y+3, r22	; 0x03
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
    3f4a:	80 91 6c 01 	lds	r24, 0x016C
    3f4e:	90 91 6d 01 	lds	r25, 0x016D
    3f52:	80 70       	andi	r24, 0x00	; 0
    3f54:	92 70       	andi	r25, 0x02	; 2
    3f56:	00 97       	sbiw	r24, 0x00	; 0
    3f58:	c1 f3       	breq	.-16     	; 0x3f4a <reg_wizchip_spiburst_cbfunc+0x14>

   if(!spi_rb || !spi_wb)
    3f5a:	89 81       	ldd	r24, Y+1	; 0x01
    3f5c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f5e:	00 97       	sbiw	r24, 0x00	; 0
    3f60:	21 f0       	breq	.+8      	; 0x3f6a <reg_wizchip_spiburst_cbfunc+0x34>
    3f62:	8b 81       	ldd	r24, Y+3	; 0x03
    3f64:	9c 81       	ldd	r25, Y+4	; 0x04
    3f66:	00 97       	sbiw	r24, 0x00	; 0
    3f68:	69 f4       	brne	.+26     	; 0x3f84 <reg_wizchip_spiburst_cbfunc+0x4e>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
    3f6a:	81 ea       	ldi	r24, 0xA1	; 161
    3f6c:	9e e1       	ldi	r25, 0x1E	; 30
    3f6e:	90 93 81 01 	sts	0x0181, r25
    3f72:	80 93 80 01 	sts	0x0180, r24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
    3f76:	82 eb       	ldi	r24, 0xB2	; 178
    3f78:	9e e1       	ldi	r25, 0x1E	; 30
    3f7a:	90 93 83 01 	sts	0x0183, r25
    3f7e:	80 93 82 01 	sts	0x0182, r24
    3f82:	0c c0       	rjmp	.+24     	; 0x3f9c <reg_wizchip_spiburst_cbfunc+0x66>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
    3f84:	89 81       	ldd	r24, Y+1	; 0x01
    3f86:	9a 81       	ldd	r25, Y+2	; 0x02
    3f88:	90 93 81 01 	sts	0x0181, r25
    3f8c:	80 93 80 01 	sts	0x0180, r24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
    3f90:	8b 81       	ldd	r24, Y+3	; 0x03
    3f92:	9c 81       	ldd	r25, Y+4	; 0x04
    3f94:	90 93 83 01 	sts	0x0183, r25
    3f98:	80 93 82 01 	sts	0x0182, r24
   }
}
    3f9c:	0f 90       	pop	r0
    3f9e:	0f 90       	pop	r0
    3fa0:	0f 90       	pop	r0
    3fa2:	0f 90       	pop	r0
    3fa4:	cf 91       	pop	r28
    3fa6:	df 91       	pop	r29
    3fa8:	08 95       	ret

00003faa <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
    3faa:	ef 92       	push	r14
    3fac:	ff 92       	push	r15
    3fae:	0f 93       	push	r16
    3fb0:	1f 93       	push	r17
    3fb2:	df 93       	push	r29
    3fb4:	cf 93       	push	r28
    3fb6:	cd b7       	in	r28, 0x3d	; 61
    3fb8:	de b7       	in	r29, 0x3e	; 62
    3fba:	2b 97       	sbiw	r28, 0x0b	; 11
    3fbc:	0f b6       	in	r0, 0x3f	; 63
    3fbe:	f8 94       	cli
    3fc0:	de bf       	out	0x3e, r29	; 62
    3fc2:	0f be       	out	0x3f, r0	; 63
    3fc4:	cd bf       	out	0x3d, r28	; 61
    3fc6:	8e 83       	std	Y+6, r24	; 0x06
    3fc8:	78 87       	std	Y+8, r23	; 0x08
    3fca:	6f 83       	std	Y+7, r22	; 0x07
#if	_WIZCHIP_ == 5200 || _WIZCHIP_ == 5500
   uint8_t tmp = 0;
    3fcc:	19 82       	std	Y+1, r1	; 0x01
#endif
   uint8_t* ptmp[2] = {0,0};
    3fce:	1b 82       	std	Y+3, r1	; 0x03
    3fd0:	1a 82       	std	Y+2, r1	; 0x02
    3fd2:	1d 82       	std	Y+5, r1	; 0x05
    3fd4:	1c 82       	std	Y+4, r1	; 0x04
   switch(cwtype)
    3fd6:	8e 81       	ldd	r24, Y+6	; 0x06
    3fd8:	28 2f       	mov	r18, r24
    3fda:	30 e0       	ldi	r19, 0x00	; 0
    3fdc:	3b 87       	std	Y+11, r19	; 0x0b
    3fde:	2a 87       	std	Y+10, r18	; 0x0a
    3fe0:	8a 85       	ldd	r24, Y+10	; 0x0a
    3fe2:	9b 85       	ldd	r25, Y+11	; 0x0b
    3fe4:	87 30       	cpi	r24, 0x07	; 7
    3fe6:	91 05       	cpc	r25, r1
    3fe8:	09 f4       	brne	.+2      	; 0x3fec <ctlwizchip+0x42>
    3fea:	b2 c0       	rjmp	.+356    	; 0x4150 <ctlwizchip+0x1a6>
    3fec:	ea 85       	ldd	r30, Y+10	; 0x0a
    3fee:	fb 85       	ldd	r31, Y+11	; 0x0b
    3ff0:	e8 30       	cpi	r30, 0x08	; 8
    3ff2:	f1 05       	cpc	r31, r1
    3ff4:	54 f5       	brge	.+84     	; 0x404a <ctlwizchip+0xa0>
    3ff6:	2a 85       	ldd	r18, Y+10	; 0x0a
    3ff8:	3b 85       	ldd	r19, Y+11	; 0x0b
    3ffa:	23 30       	cpi	r18, 0x03	; 3
    3ffc:	31 05       	cpc	r19, r1
    3ffe:	09 f4       	brne	.+2      	; 0x4002 <ctlwizchip+0x58>
    4000:	6e c0       	rjmp	.+220    	; 0x40de <ctlwizchip+0x134>
    4002:	8a 85       	ldd	r24, Y+10	; 0x0a
    4004:	9b 85       	ldd	r25, Y+11	; 0x0b
    4006:	84 30       	cpi	r24, 0x04	; 4
    4008:	91 05       	cpc	r25, r1
    400a:	94 f4       	brge	.+36     	; 0x4030 <ctlwizchip+0x86>
    400c:	ea 85       	ldd	r30, Y+10	; 0x0a
    400e:	fb 85       	ldd	r31, Y+11	; 0x0b
    4010:	e1 30       	cpi	r30, 0x01	; 1
    4012:	f1 05       	cpc	r31, r1
    4014:	09 f4       	brne	.+2      	; 0x4018 <ctlwizchip+0x6e>
    4016:	4d c0       	rjmp	.+154    	; 0x40b2 <ctlwizchip+0x108>
    4018:	2a 85       	ldd	r18, Y+10	; 0x0a
    401a:	3b 85       	ldd	r19, Y+11	; 0x0b
    401c:	22 30       	cpi	r18, 0x02	; 2
    401e:	31 05       	cpc	r19, r1
    4020:	0c f0       	brlt	.+2      	; 0x4024 <ctlwizchip+0x7a>
    4022:	64 c0       	rjmp	.+200    	; 0x40ec <ctlwizchip+0x142>
    4024:	8a 85       	ldd	r24, Y+10	; 0x0a
    4026:	9b 85       	ldd	r25, Y+11	; 0x0b
    4028:	00 97       	sbiw	r24, 0x00	; 0
    402a:	09 f4       	brne	.+2      	; 0x402e <ctlwizchip+0x84>
    402c:	3f c0       	rjmp	.+126    	; 0x40ac <ctlwizchip+0x102>
    402e:	01 c1       	rjmp	.+514    	; 0x4232 <ctlwizchip+0x288>
    4030:	ea 85       	ldd	r30, Y+10	; 0x0a
    4032:	fb 85       	ldd	r31, Y+11	; 0x0b
    4034:	e5 30       	cpi	r30, 0x05	; 5
    4036:	f1 05       	cpc	r31, r1
    4038:	09 f4       	brne	.+2      	; 0x403c <ctlwizchip+0x92>
    403a:	67 c0       	rjmp	.+206    	; 0x410a <ctlwizchip+0x160>
    403c:	2a 85       	ldd	r18, Y+10	; 0x0a
    403e:	3b 85       	ldd	r19, Y+11	; 0x0b
    4040:	26 30       	cpi	r18, 0x06	; 6
    4042:	31 05       	cpc	r19, r1
    4044:	0c f0       	brlt	.+2      	; 0x4048 <ctlwizchip+0x9e>
    4046:	69 c0       	rjmp	.+210    	; 0x411a <ctlwizchip+0x170>
    4048:	59 c0       	rjmp	.+178    	; 0x40fc <ctlwizchip+0x152>
    404a:	8a 85       	ldd	r24, Y+10	; 0x0a
    404c:	9b 85       	ldd	r25, Y+11	; 0x0b
    404e:	8b 30       	cpi	r24, 0x0B	; 11
    4050:	91 05       	cpc	r25, r1
    4052:	09 f4       	brne	.+2      	; 0x4056 <ctlwizchip+0xac>
    4054:	c6 c0       	rjmp	.+396    	; 0x41e2 <ctlwizchip+0x238>
    4056:	ea 85       	ldd	r30, Y+10	; 0x0a
    4058:	fb 85       	ldd	r31, Y+11	; 0x0b
    405a:	ec 30       	cpi	r30, 0x0C	; 12
    405c:	f1 05       	cpc	r31, r1
    405e:	6c f4       	brge	.+26     	; 0x407a <ctlwizchip+0xd0>
    4060:	2a 85       	ldd	r18, Y+10	; 0x0a
    4062:	3b 85       	ldd	r19, Y+11	; 0x0b
    4064:	29 30       	cpi	r18, 0x09	; 9
    4066:	31 05       	cpc	r19, r1
    4068:	09 f4       	brne	.+2      	; 0x406c <ctlwizchip+0xc2>
    406a:	b3 c0       	rjmp	.+358    	; 0x41d2 <ctlwizchip+0x228>
    406c:	8a 85       	ldd	r24, Y+10	; 0x0a
    406e:	9b 85       	ldd	r25, Y+11	; 0x0b
    4070:	8a 30       	cpi	r24, 0x0A	; 10
    4072:	91 05       	cpc	r25, r1
    4074:	0c f0       	brlt	.+2      	; 0x4078 <ctlwizchip+0xce>
    4076:	b0 c0       	rjmp	.+352    	; 0x41d8 <ctlwizchip+0x22e>
    4078:	85 c0       	rjmp	.+266    	; 0x4184 <ctlwizchip+0x1da>
    407a:	ea 85       	ldd	r30, Y+10	; 0x0a
    407c:	fb 85       	ldd	r31, Y+11	; 0x0b
    407e:	ed 30       	cpi	r30, 0x0D	; 13
    4080:	f1 05       	cpc	r31, r1
    4082:	09 f4       	brne	.+2      	; 0x4086 <ctlwizchip+0xdc>
    4084:	b3 c0       	rjmp	.+358    	; 0x41ec <ctlwizchip+0x242>
    4086:	2a 85       	ldd	r18, Y+10	; 0x0a
    4088:	3b 85       	ldd	r19, Y+11	; 0x0b
    408a:	2d 30       	cpi	r18, 0x0D	; 13
    408c:	31 05       	cpc	r19, r1
    408e:	0c f4       	brge	.+2      	; 0x4092 <ctlwizchip+0xe8>
    4090:	d3 c0       	rjmp	.+422    	; 0x4238 <ctlwizchip+0x28e>
    4092:	8a 85       	ldd	r24, Y+10	; 0x0a
    4094:	9b 85       	ldd	r25, Y+11	; 0x0b
    4096:	8e 30       	cpi	r24, 0x0E	; 14
    4098:	91 05       	cpc	r25, r1
    409a:	09 f4       	brne	.+2      	; 0x409e <ctlwizchip+0xf4>
    409c:	ae c0       	rjmp	.+348    	; 0x41fa <ctlwizchip+0x250>
    409e:	ea 85       	ldd	r30, Y+10	; 0x0a
    40a0:	fb 85       	ldd	r31, Y+11	; 0x0b
    40a2:	ef 30       	cpi	r30, 0x0F	; 15
    40a4:	f1 05       	cpc	r31, r1
    40a6:	09 f4       	brne	.+2      	; 0x40aa <ctlwizchip+0x100>
    40a8:	b6 c0       	rjmp	.+364    	; 0x4216 <ctlwizchip+0x26c>
    40aa:	c3 c0       	rjmp	.+390    	; 0x4232 <ctlwizchip+0x288>
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
    40ac:	0e 94 93 21 	call	0x4326	; 0x4326 <wizchip_sw_reset>
    40b0:	c3 c0       	rjmp	.+390    	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
    40b2:	8f 81       	ldd	r24, Y+7	; 0x07
    40b4:	98 85       	ldd	r25, Y+8	; 0x08
    40b6:	00 97       	sbiw	r24, 0x00	; 0
    40b8:	49 f0       	breq	.+18     	; 0x40cc <ctlwizchip+0x122>
         {
            ptmp[0] = (uint8_t*)arg;
    40ba:	8f 81       	ldd	r24, Y+7	; 0x07
    40bc:	98 85       	ldd	r25, Y+8	; 0x08
    40be:	9b 83       	std	Y+3, r25	; 0x03
    40c0:	8a 83       	std	Y+2, r24	; 0x02
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
    40c2:	8a 81       	ldd	r24, Y+2	; 0x02
    40c4:	9b 81       	ldd	r25, Y+3	; 0x03
    40c6:	08 96       	adiw	r24, 0x08	; 8
    40c8:	9d 83       	std	Y+5, r25	; 0x05
    40ca:	8c 83       	std	Y+4, r24	; 0x04
         }
         return wizchip_init(ptmp[0], ptmp[1]);
    40cc:	8a 81       	ldd	r24, Y+2	; 0x02
    40ce:	9b 81       	ldd	r25, Y+3	; 0x03
    40d0:	2c 81       	ldd	r18, Y+4	; 0x04
    40d2:	3d 81       	ldd	r19, Y+5	; 0x05
    40d4:	b9 01       	movw	r22, r18
    40d6:	0e 94 13 22 	call	0x4426	; 0x4426 <wizchip_init>
    40da:	89 87       	std	Y+9, r24	; 0x09
    40dc:	ae c0       	rjmp	.+348    	; 0x423a <ctlwizchip+0x290>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
    40de:	ef 81       	ldd	r30, Y+7	; 0x07
    40e0:	f8 85       	ldd	r31, Y+8	; 0x08
    40e2:	80 81       	ld	r24, Z
    40e4:	91 81       	ldd	r25, Z+1	; 0x01
    40e6:	0e 94 cf 22 	call	0x459e	; 0x459e <wizchip_clrinterrupt>
    40ea:	a6 c0       	rjmp	.+332    	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
    40ec:	0f 81       	ldd	r16, Y+7	; 0x07
    40ee:	18 85       	ldd	r17, Y+8	; 0x08
    40f0:	0e 94 f6 22 	call	0x45ec	; 0x45ec <wizchip_getinterrupt>
    40f4:	f8 01       	movw	r30, r16
    40f6:	91 83       	std	Z+1, r25	; 0x01
    40f8:	80 83       	st	Z, r24
    40fa:	9e c0       	rjmp	.+316    	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
    40fc:	ef 81       	ldd	r30, Y+7	; 0x07
    40fe:	f8 85       	ldd	r31, Y+8	; 0x08
    4100:	80 81       	ld	r24, Z
    4102:	91 81       	ldd	r25, Z+1	; 0x01
    4104:	0e 94 28 23 	call	0x4650	; 0x4650 <wizchip_setinterruptmask>
    4108:	97 c0       	rjmp	.+302    	; 0x4238 <ctlwizchip+0x28e>
         break;         
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
    410a:	0f 81       	ldd	r16, Y+7	; 0x07
    410c:	18 85       	ldd	r17, Y+8	; 0x08
    410e:	0e 94 4c 23 	call	0x4698	; 0x4698 <wizchip_getinterruptmask>
    4112:	f8 01       	movw	r30, r16
    4114:	91 83       	std	Z+1, r25	; 0x01
    4116:	80 83       	st	Z, r24
    4118:	8f c0       	rjmp	.+286    	; 0x4238 <ctlwizchip+0x28e>
         break;
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > 5100
   #if (_WIZCHIP_ == 5200 || _WIZCHIP_ == 5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
    411a:	ef 81       	ldd	r30, Y+7	; 0x07
    411c:	f8 85       	ldd	r31, Y+8	; 0x08
    411e:	80 81       	ld	r24, Z
    4120:	91 81       	ldd	r25, Z+1	; 0x01
    4122:	89 2f       	mov	r24, r25
    4124:	99 27       	eor	r25, r25
    4126:	28 2f       	mov	r18, r24
    4128:	60 e0       	ldi	r22, 0x00	; 0
    412a:	73 e1       	ldi	r23, 0x13	; 19
    412c:	80 e0       	ldi	r24, 0x00	; 0
    412e:	90 e0       	ldi	r25, 0x00	; 0
    4130:	42 2f       	mov	r20, r18
    4132:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    4136:	ef 81       	ldd	r30, Y+7	; 0x07
    4138:	f8 85       	ldd	r31, Y+8	; 0x08
    413a:	80 81       	ld	r24, Z
    413c:	91 81       	ldd	r25, Z+1	; 0x01
    413e:	28 2f       	mov	r18, r24
    4140:	60 e0       	ldi	r22, 0x00	; 0
    4142:	74 e1       	ldi	r23, 0x14	; 20
    4144:	80 e0       	ldi	r24, 0x00	; 0
    4146:	90 e0       	ldi	r25, 0x00	; 0
    4148:	42 2f       	mov	r20, r18
    414a:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    414e:	74 c0       	rjmp	.+232    	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
    4150:	ef 80       	ldd	r14, Y+7	; 0x07
    4152:	f8 84       	ldd	r15, Y+8	; 0x08
    4154:	60 e0       	ldi	r22, 0x00	; 0
    4156:	73 e1       	ldi	r23, 0x13	; 19
    4158:	80 e0       	ldi	r24, 0x00	; 0
    415a:	90 e0       	ldi	r25, 0x00	; 0
    415c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4160:	88 2f       	mov	r24, r24
    4162:	90 e0       	ldi	r25, 0x00	; 0
    4164:	18 2f       	mov	r17, r24
    4166:	00 27       	eor	r16, r16
    4168:	60 e0       	ldi	r22, 0x00	; 0
    416a:	74 e1       	ldi	r23, 0x14	; 20
    416c:	80 e0       	ldi	r24, 0x00	; 0
    416e:	90 e0       	ldi	r25, 0x00	; 0
    4170:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4174:	88 2f       	mov	r24, r24
    4176:	90 e0       	ldi	r25, 0x00	; 0
    4178:	80 0f       	add	r24, r16
    417a:	91 1f       	adc	r25, r17
    417c:	f7 01       	movw	r30, r14
    417e:	91 83       	std	Z+1, r25	; 0x01
    4180:	80 83       	st	Z, r24
    4182:	5a c0       	rjmp	.+180    	; 0x4238 <ctlwizchip+0x28e>
         break;
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
    4184:	ef 81       	ldd	r30, Y+7	; 0x07
    4186:	f8 85       	ldd	r31, Y+8	; 0x08
    4188:	80 91 6e 01 	lds	r24, 0x016E
    418c:	80 83       	st	Z, r24
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
    418e:	8f 81       	ldd	r24, Y+7	; 0x07
    4190:	98 85       	ldd	r25, Y+8	; 0x08
    4192:	fc 01       	movw	r30, r24
    4194:	31 96       	adiw	r30, 0x01	; 1
    4196:	80 91 6f 01 	lds	r24, 0x016F
    419a:	80 83       	st	Z, r24
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
    419c:	8f 81       	ldd	r24, Y+7	; 0x07
    419e:	98 85       	ldd	r25, Y+8	; 0x08
    41a0:	fc 01       	movw	r30, r24
    41a2:	32 96       	adiw	r30, 0x02	; 2
    41a4:	80 91 70 01 	lds	r24, 0x0170
    41a8:	80 83       	st	Z, r24
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
    41aa:	8f 81       	ldd	r24, Y+7	; 0x07
    41ac:	98 85       	ldd	r25, Y+8	; 0x08
    41ae:	fc 01       	movw	r30, r24
    41b0:	33 96       	adiw	r30, 0x03	; 3
    41b2:	80 91 71 01 	lds	r24, 0x0171
    41b6:	80 83       	st	Z, r24
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
    41b8:	8f 81       	ldd	r24, Y+7	; 0x07
    41ba:	98 85       	ldd	r25, Y+8	; 0x08
    41bc:	fc 01       	movw	r30, r24
    41be:	34 96       	adiw	r30, 0x04	; 4
    41c0:	80 91 72 01 	lds	r24, 0x0172
    41c4:	80 83       	st	Z, r24
         ((uint8_t*)arg)[5] = 0;
    41c6:	8f 81       	ldd	r24, Y+7	; 0x07
    41c8:	98 85       	ldd	r25, Y+8	; 0x08
    41ca:	fc 01       	movw	r30, r24
    41cc:	35 96       	adiw	r30, 0x05	; 5
    41ce:	10 82       	st	Z, r1
    41d0:	33 c0       	rjmp	.+102    	; 0x4238 <ctlwizchip+0x28e>
         break;
   #if _WIZCHIP_ ==  5500
      case CW_RESET_PHY:
         wizphy_reset();
    41d2:	0e 94 b2 23 	call	0x4764	; 0x4764 <wizphy_reset>
    41d6:	30 c0       	rjmp	.+96     	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
    41d8:	8f 81       	ldd	r24, Y+7	; 0x07
    41da:	98 85       	ldd	r25, Y+8	; 0x08
    41dc:	0e 94 dd 23 	call	0x47ba	; 0x47ba <wizphy_setphyconf>
    41e0:	2b c0       	rjmp	.+86     	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
    41e2:	8f 81       	ldd	r24, Y+7	; 0x07
    41e4:	98 85       	ldd	r25, Y+8	; 0x08
    41e6:	0e 94 24 24 	call	0x4848	; 0x4848 <wizphy_getphyconf>
    41ea:	26 c0       	rjmp	.+76     	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
    41ec:	ef 81       	ldd	r30, Y+7	; 0x07
    41ee:	f8 85       	ldd	r31, Y+8	; 0x08
    41f0:	80 81       	ld	r24, Z
    41f2:	0e 94 db 24 	call	0x49b6	; 0x49b6 <wizphy_setphypmode>
    41f6:	89 87       	std	Y+9, r24	; 0x09
    41f8:	20 c0       	rjmp	.+64     	; 0x423a <ctlwizchip+0x290>
   #endif
   #if _WIZCHIP_ == 5200 || _WIZCHIP_ == 5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
    41fa:	0e 94 97 23 	call	0x472e	; 0x472e <wizphy_getphypmode>
    41fe:	89 83       	std	Y+1, r24	; 0x01
         if((int8_t)tmp == -1) return -1;
    4200:	89 81       	ldd	r24, Y+1	; 0x01
    4202:	8f 3f       	cpi	r24, 0xFF	; 255
    4204:	19 f4       	brne	.+6      	; 0x420c <ctlwizchip+0x262>
    4206:	ff ef       	ldi	r31, 0xFF	; 255
    4208:	f9 87       	std	Y+9, r31	; 0x09
    420a:	17 c0       	rjmp	.+46     	; 0x423a <ctlwizchip+0x290>
         *(uint8_t*)arg = tmp;
    420c:	ef 81       	ldd	r30, Y+7	; 0x07
    420e:	f8 85       	ldd	r31, Y+8	; 0x08
    4210:	89 81       	ldd	r24, Y+1	; 0x01
    4212:	80 83       	st	Z, r24
    4214:	11 c0       	rjmp	.+34     	; 0x4238 <ctlwizchip+0x28e>
         break;
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
    4216:	0e 94 7d 23 	call	0x46fa	; 0x46fa <wizphy_getphylink>
    421a:	89 83       	std	Y+1, r24	; 0x01
         if((int8_t)tmp == -1) return -1;
    421c:	89 81       	ldd	r24, Y+1	; 0x01
    421e:	8f 3f       	cpi	r24, 0xFF	; 255
    4220:	19 f4       	brne	.+6      	; 0x4228 <ctlwizchip+0x27e>
    4222:	2f ef       	ldi	r18, 0xFF	; 255
    4224:	29 87       	std	Y+9, r18	; 0x09
    4226:	09 c0       	rjmp	.+18     	; 0x423a <ctlwizchip+0x290>
         *(uint8_t*)arg = tmp;
    4228:	ef 81       	ldd	r30, Y+7	; 0x07
    422a:	f8 85       	ldd	r31, Y+8	; 0x08
    422c:	89 81       	ldd	r24, Y+1	; 0x01
    422e:	80 83       	st	Z, r24
    4230:	03 c0       	rjmp	.+6      	; 0x4238 <ctlwizchip+0x28e>
         break;
   #endif      
      default:
         return -1;
    4232:	3f ef       	ldi	r19, 0xFF	; 255
    4234:	39 87       	std	Y+9, r19	; 0x09
    4236:	01 c0       	rjmp	.+2      	; 0x423a <ctlwizchip+0x290>
   }
   return 0;
    4238:	19 86       	std	Y+9, r1	; 0x09
    423a:	89 85       	ldd	r24, Y+9	; 0x09
}
    423c:	2b 96       	adiw	r28, 0x0b	; 11
    423e:	0f b6       	in	r0, 0x3f	; 63
    4240:	f8 94       	cli
    4242:	de bf       	out	0x3e, r29	; 62
    4244:	0f be       	out	0x3f, r0	; 63
    4246:	cd bf       	out	0x3d, r28	; 61
    4248:	cf 91       	pop	r28
    424a:	df 91       	pop	r29
    424c:	1f 91       	pop	r17
    424e:	0f 91       	pop	r16
    4250:	ff 90       	pop	r15
    4252:	ef 90       	pop	r14
    4254:	08 95       	ret

00004256 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
    4256:	0f 93       	push	r16
    4258:	1f 93       	push	r17
    425a:	df 93       	push	r29
    425c:	cf 93       	push	r28
    425e:	00 d0       	rcall	.+0      	; 0x4260 <ctlnetwork+0xa>
    4260:	00 d0       	rcall	.+0      	; 0x4262 <ctlnetwork+0xc>
    4262:	00 d0       	rcall	.+0      	; 0x4264 <ctlnetwork+0xe>
    4264:	cd b7       	in	r28, 0x3d	; 61
    4266:	de b7       	in	r29, 0x3e	; 62
    4268:	89 83       	std	Y+1, r24	; 0x01
    426a:	7b 83       	std	Y+3, r23	; 0x03
    426c:	6a 83       	std	Y+2, r22	; 0x02
   
   switch(cntype)
    426e:	89 81       	ldd	r24, Y+1	; 0x01
    4270:	28 2f       	mov	r18, r24
    4272:	30 e0       	ldi	r19, 0x00	; 0
    4274:	3e 83       	std	Y+6, r19	; 0x06
    4276:	2d 83       	std	Y+5, r18	; 0x05
    4278:	8d 81       	ldd	r24, Y+5	; 0x05
    427a:	9e 81       	ldd	r25, Y+6	; 0x06
    427c:	82 30       	cpi	r24, 0x02	; 2
    427e:	91 05       	cpc	r25, r1
    4280:	51 f1       	breq	.+84     	; 0x42d6 <ctlnetwork+0x80>
    4282:	ed 81       	ldd	r30, Y+5	; 0x05
    4284:	fe 81       	ldd	r31, Y+6	; 0x06
    4286:	e3 30       	cpi	r30, 0x03	; 3
    4288:	f1 05       	cpc	r31, r1
    428a:	5c f4       	brge	.+22     	; 0x42a2 <ctlnetwork+0x4c>
    428c:	2d 81       	ldd	r18, Y+5	; 0x05
    428e:	3e 81       	ldd	r19, Y+6	; 0x06
    4290:	21 15       	cp	r18, r1
    4292:	31 05       	cpc	r19, r1
    4294:	b1 f0       	breq	.+44     	; 0x42c2 <ctlnetwork+0x6c>
    4296:	8d 81       	ldd	r24, Y+5	; 0x05
    4298:	9e 81       	ldd	r25, Y+6	; 0x06
    429a:	81 30       	cpi	r24, 0x01	; 1
    429c:	91 05       	cpc	r25, r1
    429e:	b1 f0       	breq	.+44     	; 0x42cc <ctlnetwork+0x76>
    42a0:	32 c0       	rjmp	.+100    	; 0x4306 <ctlnetwork+0xb0>
    42a2:	ed 81       	ldd	r30, Y+5	; 0x05
    42a4:	fe 81       	ldd	r31, Y+6	; 0x06
    42a6:	e4 30       	cpi	r30, 0x04	; 4
    42a8:	f1 05       	cpc	r31, r1
    42aa:	19 f1       	breq	.+70     	; 0x42f2 <ctlnetwork+0x9c>
    42ac:	2d 81       	ldd	r18, Y+5	; 0x05
    42ae:	3e 81       	ldd	r19, Y+6	; 0x06
    42b0:	24 30       	cpi	r18, 0x04	; 4
    42b2:	31 05       	cpc	r19, r1
    42b4:	bc f0       	brlt	.+46     	; 0x42e4 <ctlnetwork+0x8e>
    42b6:	8d 81       	ldd	r24, Y+5	; 0x05
    42b8:	9e 81       	ldd	r25, Y+6	; 0x06
    42ba:	85 30       	cpi	r24, 0x05	; 5
    42bc:	91 05       	cpc	r25, r1
    42be:	f1 f0       	breq	.+60     	; 0x42fc <ctlnetwork+0xa6>
    42c0:	22 c0       	rjmp	.+68     	; 0x4306 <ctlnetwork+0xb0>
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
    42c2:	8a 81       	ldd	r24, Y+2	; 0x02
    42c4:	9b 81       	ldd	r25, Y+3	; 0x03
    42c6:	0e 94 2f 25 	call	0x4a5e	; 0x4a5e <wizchip_setnetinfo>
    42ca:	20 c0       	rjmp	.+64     	; 0x430c <ctlnetwork+0xb6>
         break;
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
    42cc:	8a 81       	ldd	r24, Y+2	; 0x02
    42ce:	9b 81       	ldd	r25, Y+3	; 0x03
    42d0:	0e 94 89 25 	call	0x4b12	; 0x4b12 <wizchip_getnetinfo>
    42d4:	1b c0       	rjmp	.+54     	; 0x430c <ctlnetwork+0xb6>
         break;
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
    42d6:	ea 81       	ldd	r30, Y+2	; 0x02
    42d8:	fb 81       	ldd	r31, Y+3	; 0x03
    42da:	80 81       	ld	r24, Z
    42dc:	0e 94 e3 25 	call	0x4bc6	; 0x4bc6 <wizchip_setnetmode>
    42e0:	8c 83       	std	Y+4, r24	; 0x04
    42e2:	15 c0       	rjmp	.+42     	; 0x430e <ctlnetwork+0xb8>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
    42e4:	0a 81       	ldd	r16, Y+2	; 0x02
    42e6:	1b 81       	ldd	r17, Y+3	; 0x03
    42e8:	0e 94 0e 26 	call	0x4c1c	; 0x4c1c <wizchip_getnetmode>
    42ec:	f8 01       	movw	r30, r16
    42ee:	80 83       	st	Z, r24
    42f0:	0d c0       	rjmp	.+26     	; 0x430c <ctlnetwork+0xb6>
         break;
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
    42f2:	8a 81       	ldd	r24, Y+2	; 0x02
    42f4:	9b 81       	ldd	r25, Y+3	; 0x03
    42f6:	0e 94 1b 26 	call	0x4c36	; 0x4c36 <wizchip_settimeout>
    42fa:	08 c0       	rjmp	.+16     	; 0x430c <ctlnetwork+0xb6>
         break;
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
    42fc:	8a 81       	ldd	r24, Y+2	; 0x02
    42fe:	9b 81       	ldd	r25, Y+3	; 0x03
    4300:	0e 94 4b 26 	call	0x4c96	; 0x4c96 <wizchip_gettimeout>
    4304:	03 c0       	rjmp	.+6      	; 0x430c <ctlnetwork+0xb6>
         break;
      default:
         return -1;
    4306:	ff ef       	ldi	r31, 0xFF	; 255
    4308:	fc 83       	std	Y+4, r31	; 0x04
    430a:	01 c0       	rjmp	.+2      	; 0x430e <ctlnetwork+0xb8>
   }
   return 0;
    430c:	1c 82       	std	Y+4, r1	; 0x04
    430e:	8c 81       	ldd	r24, Y+4	; 0x04
}
    4310:	26 96       	adiw	r28, 0x06	; 6
    4312:	0f b6       	in	r0, 0x3f	; 63
    4314:	f8 94       	cli
    4316:	de bf       	out	0x3e, r29	; 62
    4318:	0f be       	out	0x3f, r0	; 63
    431a:	cd bf       	out	0x3d, r28	; 61
    431c:	cf 91       	pop	r28
    431e:	df 91       	pop	r29
    4320:	1f 91       	pop	r17
    4322:	0f 91       	pop	r16
    4324:	08 95       	ret

00004326 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
    4326:	df 93       	push	r29
    4328:	cf 93       	push	r28
    432a:	cd b7       	in	r28, 0x3d	; 61
    432c:	de b7       	in	r29, 0x3e	; 62
    432e:	62 97       	sbiw	r28, 0x12	; 18
    4330:	0f b6       	in	r0, 0x3f	; 63
    4332:	f8 94       	cli
    4334:	de bf       	out	0x3e, r29	; 62
    4336:	0f be       	out	0x3f, r0	; 63
    4338:	cd bf       	out	0x3d, r28	; 61
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
    433a:	9e 01       	movw	r18, r28
    433c:	23 5f       	subi	r18, 0xF3	; 243
    433e:	3f 4f       	sbci	r19, 0xFF	; 255
    4340:	60 e0       	ldi	r22, 0x00	; 0
    4342:	79 e0       	ldi	r23, 0x09	; 9
    4344:	80 e0       	ldi	r24, 0x00	; 0
    4346:	90 e0       	ldi	r25, 0x00	; 0
    4348:	a9 01       	movw	r20, r18
    434a:	26 e0       	ldi	r18, 0x06	; 6
    434c:	30 e0       	ldi	r19, 0x00	; 0
    434e:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
    4352:	60 e0       	ldi	r22, 0x00	; 0
    4354:	71 e0       	ldi	r23, 0x01	; 1
    4356:	80 e0       	ldi	r24, 0x00	; 0
    4358:	90 e0       	ldi	r25, 0x00	; 0
    435a:	9e 01       	movw	r18, r28
    435c:	2f 5f       	subi	r18, 0xFF	; 255
    435e:	3f 4f       	sbci	r19, 0xFF	; 255
    4360:	a9 01       	movw	r20, r18
    4362:	24 e0       	ldi	r18, 0x04	; 4
    4364:	30 e0       	ldi	r19, 0x00	; 0
    4366:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
    436a:	9e 01       	movw	r18, r28
    436c:	2b 5f       	subi	r18, 0xFB	; 251
    436e:	3f 4f       	sbci	r19, 0xFF	; 255
    4370:	60 e0       	ldi	r22, 0x00	; 0
    4372:	75 e0       	ldi	r23, 0x05	; 5
    4374:	80 e0       	ldi	r24, 0x00	; 0
    4376:	90 e0       	ldi	r25, 0x00	; 0
    4378:	a9 01       	movw	r20, r18
    437a:	24 e0       	ldi	r18, 0x04	; 4
    437c:	30 e0       	ldi	r19, 0x00	; 0
    437e:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
    4382:	9e 01       	movw	r18, r28
    4384:	27 5f       	subi	r18, 0xF7	; 247
    4386:	3f 4f       	sbci	r19, 0xFF	; 255
    4388:	60 e0       	ldi	r22, 0x00	; 0
    438a:	7f e0       	ldi	r23, 0x0F	; 15
    438c:	80 e0       	ldi	r24, 0x00	; 0
    438e:	90 e0       	ldi	r25, 0x00	; 0
    4390:	a9 01       	movw	r20, r18
    4392:	24 e0       	ldi	r18, 0x04	; 4
    4394:	30 e0       	ldi	r19, 0x00	; 0
    4396:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
   setMR(MR_RST);
    439a:	60 e0       	ldi	r22, 0x00	; 0
    439c:	70 e0       	ldi	r23, 0x00	; 0
    439e:	80 e0       	ldi	r24, 0x00	; 0
    43a0:	90 e0       	ldi	r25, 0x00	; 0
    43a2:	40 e8       	ldi	r20, 0x80	; 128
    43a4:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   getMR(); // for delay
    43a8:	60 e0       	ldi	r22, 0x00	; 0
    43aa:	70 e0       	ldi	r23, 0x00	; 0
    43ac:	80 e0       	ldi	r24, 0x00	; 0
    43ae:	90 e0       	ldi	r25, 0x00	; 0
    43b0:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
    43b4:	9e 01       	movw	r18, r28
    43b6:	23 5f       	subi	r18, 0xF3	; 243
    43b8:	3f 4f       	sbci	r19, 0xFF	; 255
    43ba:	60 e0       	ldi	r22, 0x00	; 0
    43bc:	79 e0       	ldi	r23, 0x09	; 9
    43be:	80 e0       	ldi	r24, 0x00	; 0
    43c0:	90 e0       	ldi	r25, 0x00	; 0
    43c2:	a9 01       	movw	r20, r18
    43c4:	26 e0       	ldi	r18, 0x06	; 6
    43c6:	30 e0       	ldi	r19, 0x00	; 0
    43c8:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   setGAR(gw);
    43cc:	60 e0       	ldi	r22, 0x00	; 0
    43ce:	71 e0       	ldi	r23, 0x01	; 1
    43d0:	80 e0       	ldi	r24, 0x00	; 0
    43d2:	90 e0       	ldi	r25, 0x00	; 0
    43d4:	9e 01       	movw	r18, r28
    43d6:	2f 5f       	subi	r18, 0xFF	; 255
    43d8:	3f 4f       	sbci	r19, 0xFF	; 255
    43da:	a9 01       	movw	r20, r18
    43dc:	24 e0       	ldi	r18, 0x04	; 4
    43de:	30 e0       	ldi	r19, 0x00	; 0
    43e0:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
    43e4:	9e 01       	movw	r18, r28
    43e6:	2b 5f       	subi	r18, 0xFB	; 251
    43e8:	3f 4f       	sbci	r19, 0xFF	; 255
    43ea:	60 e0       	ldi	r22, 0x00	; 0
    43ec:	75 e0       	ldi	r23, 0x05	; 5
    43ee:	80 e0       	ldi	r24, 0x00	; 0
    43f0:	90 e0       	ldi	r25, 0x00	; 0
    43f2:	a9 01       	movw	r20, r18
    43f4:	24 e0       	ldi	r18, 0x04	; 4
    43f6:	30 e0       	ldi	r19, 0x00	; 0
    43f8:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
    43fc:	9e 01       	movw	r18, r28
    43fe:	27 5f       	subi	r18, 0xF7	; 247
    4400:	3f 4f       	sbci	r19, 0xFF	; 255
    4402:	60 e0       	ldi	r22, 0x00	; 0
    4404:	7f e0       	ldi	r23, 0x0F	; 15
    4406:	80 e0       	ldi	r24, 0x00	; 0
    4408:	90 e0       	ldi	r25, 0x00	; 0
    440a:	a9 01       	movw	r20, r18
    440c:	24 e0       	ldi	r18, 0x04	; 4
    440e:	30 e0       	ldi	r19, 0x00	; 0
    4410:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
}
    4414:	62 96       	adiw	r28, 0x12	; 18
    4416:	0f b6       	in	r0, 0x3f	; 63
    4418:	f8 94       	cli
    441a:	de bf       	out	0x3e, r29	; 62
    441c:	0f be       	out	0x3f, r0	; 63
    441e:	cd bf       	out	0x3d, r28	; 61
    4420:	cf 91       	pop	r28
    4422:	df 91       	pop	r29
    4424:	08 95       	ret

00004426 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
    4426:	df 93       	push	r29
    4428:	cf 93       	push	r28
    442a:	cd b7       	in	r28, 0x3d	; 61
    442c:	de b7       	in	r29, 0x3e	; 62
    442e:	27 97       	sbiw	r28, 0x07	; 7
    4430:	0f b6       	in	r0, 0x3f	; 63
    4432:	f8 94       	cli
    4434:	de bf       	out	0x3e, r29	; 62
    4436:	0f be       	out	0x3f, r0	; 63
    4438:	cd bf       	out	0x3d, r28	; 61
    443a:	9c 83       	std	Y+4, r25	; 0x04
    443c:	8b 83       	std	Y+3, r24	; 0x03
    443e:	7e 83       	std	Y+6, r23	; 0x06
    4440:	6d 83       	std	Y+5, r22	; 0x05
   int8_t i;
   int8_t tmp = 0;
    4442:	19 82       	std	Y+1, r1	; 0x01
   wizchip_sw_reset();
    4444:	0e 94 93 21 	call	0x4326	; 0x4326 <wizchip_sw_reset>
   if(txsize)
    4448:	8b 81       	ldd	r24, Y+3	; 0x03
    444a:	9c 81       	ldd	r25, Y+4	; 0x04
    444c:	00 97       	sbiw	r24, 0x00	; 0
    444e:	09 f4       	brne	.+2      	; 0x4452 <wizchip_init+0x2c>
    4450:	4b c0       	rjmp	.+150    	; 0x44e8 <wizchip_init+0xc2>
   {
      tmp = 0;
    4452:	19 82       	std	Y+1, r1	; 0x01
         tmp += txsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else      
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    4454:	1a 82       	std	Y+2, r1	; 0x02
    4456:	17 c0       	rjmp	.+46     	; 0x4486 <wizchip_init+0x60>
      {
         tmp += txsize[i];
    4458:	8a 81       	ldd	r24, Y+2	; 0x02
    445a:	28 2f       	mov	r18, r24
    445c:	33 27       	eor	r19, r19
    445e:	27 fd       	sbrc	r18, 7
    4460:	30 95       	com	r19
    4462:	8b 81       	ldd	r24, Y+3	; 0x03
    4464:	9c 81       	ldd	r25, Y+4	; 0x04
    4466:	fc 01       	movw	r30, r24
    4468:	e2 0f       	add	r30, r18
    446a:	f3 1f       	adc	r31, r19
    446c:	90 81       	ld	r25, Z
    446e:	89 81       	ldd	r24, Y+1	; 0x01
    4470:	89 0f       	add	r24, r25
    4472:	89 83       	std	Y+1, r24	; 0x01
         if(tmp > 16) return -1;
    4474:	89 81       	ldd	r24, Y+1	; 0x01
    4476:	81 31       	cpi	r24, 0x11	; 17
    4478:	1c f0       	brlt	.+6      	; 0x4480 <wizchip_init+0x5a>
    447a:	8f ef       	ldi	r24, 0xFF	; 255
    447c:	8f 83       	std	Y+7, r24	; 0x07
    447e:	85 c0       	rjmp	.+266    	; 0x458a <wizchip_init+0x164>
         tmp += txsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else      
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    4480:	8a 81       	ldd	r24, Y+2	; 0x02
    4482:	8f 5f       	subi	r24, 0xFF	; 255
    4484:	8a 83       	std	Y+2, r24	; 0x02
    4486:	8a 81       	ldd	r24, Y+2	; 0x02
    4488:	88 30       	cpi	r24, 0x08	; 8
    448a:	34 f3       	brlt	.-52     	; 0x4458 <wizchip_init+0x32>
      {
         tmp += txsize[i];
         if(tmp > 16) return -1;
      }
   #endif
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    448c:	1a 82       	std	Y+2, r1	; 0x02
    448e:	29 c0       	rjmp	.+82     	; 0x44e2 <wizchip_init+0xbc>
         setSn_TXBUF_SIZE(i, txsize[i]);
    4490:	8a 81       	ldd	r24, Y+2	; 0x02
    4492:	99 27       	eor	r25, r25
    4494:	87 fd       	sbrc	r24, 7
    4496:	90 95       	com	r25
    4498:	88 0f       	add	r24, r24
    449a:	99 1f       	adc	r25, r25
    449c:	88 0f       	add	r24, r24
    449e:	99 1f       	adc	r25, r25
    44a0:	01 96       	adiw	r24, 0x01	; 1
    44a2:	88 0f       	add	r24, r24
    44a4:	99 1f       	adc	r25, r25
    44a6:	88 0f       	add	r24, r24
    44a8:	99 1f       	adc	r25, r25
    44aa:	88 0f       	add	r24, r24
    44ac:	99 1f       	adc	r25, r25
    44ae:	80 50       	subi	r24, 0x00	; 0
    44b0:	91 4e       	sbci	r25, 0xE1	; 225
    44b2:	ac 01       	movw	r20, r24
    44b4:	66 27       	eor	r22, r22
    44b6:	57 fd       	sbrc	r21, 7
    44b8:	60 95       	com	r22
    44ba:	76 2f       	mov	r23, r22
    44bc:	8a 81       	ldd	r24, Y+2	; 0x02
    44be:	28 2f       	mov	r18, r24
    44c0:	33 27       	eor	r19, r19
    44c2:	27 fd       	sbrc	r18, 7
    44c4:	30 95       	com	r19
    44c6:	8b 81       	ldd	r24, Y+3	; 0x03
    44c8:	9c 81       	ldd	r25, Y+4	; 0x04
    44ca:	fc 01       	movw	r30, r24
    44cc:	e2 0f       	add	r30, r18
    44ce:	f3 1f       	adc	r31, r19
    44d0:	20 81       	ld	r18, Z
    44d2:	cb 01       	movw	r24, r22
    44d4:	ba 01       	movw	r22, r20
    44d6:	42 2f       	mov	r20, r18
    44d8:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
      {
         tmp += txsize[i];
         if(tmp > 16) return -1;
      }
   #endif
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    44dc:	8a 81       	ldd	r24, Y+2	; 0x02
    44de:	8f 5f       	subi	r24, 0xFF	; 255
    44e0:	8a 83       	std	Y+2, r24	; 0x02
    44e2:	8a 81       	ldd	r24, Y+2	; 0x02
    44e4:	88 30       	cpi	r24, 0x08	; 8
    44e6:	a4 f2       	brlt	.-88     	; 0x4490 <wizchip_init+0x6a>
         setSn_TXBUF_SIZE(i, txsize[i]);
   }
   if(rxsize)
    44e8:	8d 81       	ldd	r24, Y+5	; 0x05
    44ea:	9e 81       	ldd	r25, Y+6	; 0x06
    44ec:	00 97       	sbiw	r24, 0x00	; 0
    44ee:	09 f4       	brne	.+2      	; 0x44f2 <wizchip_init+0xcc>
    44f0:	4b c0       	rjmp	.+150    	; 0x4588 <wizchip_init+0x162>
   {
      tmp = 0;
    44f2:	19 82       	std	Y+1, r1	; 0x01
         tmp += rxsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else         
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    44f4:	1a 82       	std	Y+2, r1	; 0x02
    44f6:	17 c0       	rjmp	.+46     	; 0x4526 <wizchip_init+0x100>
      {
         tmp += rxsize[i];
    44f8:	8a 81       	ldd	r24, Y+2	; 0x02
    44fa:	28 2f       	mov	r18, r24
    44fc:	33 27       	eor	r19, r19
    44fe:	27 fd       	sbrc	r18, 7
    4500:	30 95       	com	r19
    4502:	8d 81       	ldd	r24, Y+5	; 0x05
    4504:	9e 81       	ldd	r25, Y+6	; 0x06
    4506:	fc 01       	movw	r30, r24
    4508:	e2 0f       	add	r30, r18
    450a:	f3 1f       	adc	r31, r19
    450c:	90 81       	ld	r25, Z
    450e:	89 81       	ldd	r24, Y+1	; 0x01
    4510:	89 0f       	add	r24, r25
    4512:	89 83       	std	Y+1, r24	; 0x01
         if(tmp > 16) return -1;
    4514:	89 81       	ldd	r24, Y+1	; 0x01
    4516:	81 31       	cpi	r24, 0x11	; 17
    4518:	1c f0       	brlt	.+6      	; 0x4520 <wizchip_init+0xfa>
    451a:	8f ef       	ldi	r24, 0xFF	; 255
    451c:	8f 83       	std	Y+7, r24	; 0x07
    451e:	35 c0       	rjmp	.+106    	; 0x458a <wizchip_init+0x164>
         tmp += rxsize[i];
         if(tmp > 128) return -1;
      }
      if(tmp % 8) return -1;
   #else         
      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    4520:	8a 81       	ldd	r24, Y+2	; 0x02
    4522:	8f 5f       	subi	r24, 0xFF	; 255
    4524:	8a 83       	std	Y+2, r24	; 0x02
    4526:	8a 81       	ldd	r24, Y+2	; 0x02
    4528:	88 30       	cpi	r24, 0x08	; 8
    452a:	34 f3       	brlt	.-52     	; 0x44f8 <wizchip_init+0xd2>
         tmp += rxsize[i];
         if(tmp > 16) return -1;
      }
   #endif

      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    452c:	1a 82       	std	Y+2, r1	; 0x02
    452e:	29 c0       	rjmp	.+82     	; 0x4582 <wizchip_init+0x15c>
         setSn_RXBUF_SIZE(i, rxsize[i]);
    4530:	8a 81       	ldd	r24, Y+2	; 0x02
    4532:	99 27       	eor	r25, r25
    4534:	87 fd       	sbrc	r24, 7
    4536:	90 95       	com	r25
    4538:	88 0f       	add	r24, r24
    453a:	99 1f       	adc	r25, r25
    453c:	88 0f       	add	r24, r24
    453e:	99 1f       	adc	r25, r25
    4540:	01 96       	adiw	r24, 0x01	; 1
    4542:	88 0f       	add	r24, r24
    4544:	99 1f       	adc	r25, r25
    4546:	88 0f       	add	r24, r24
    4548:	99 1f       	adc	r25, r25
    454a:	88 0f       	add	r24, r24
    454c:	99 1f       	adc	r25, r25
    454e:	80 50       	subi	r24, 0x00	; 0
    4550:	92 4e       	sbci	r25, 0xE2	; 226
    4552:	ac 01       	movw	r20, r24
    4554:	66 27       	eor	r22, r22
    4556:	57 fd       	sbrc	r21, 7
    4558:	60 95       	com	r22
    455a:	76 2f       	mov	r23, r22
    455c:	8a 81       	ldd	r24, Y+2	; 0x02
    455e:	28 2f       	mov	r18, r24
    4560:	33 27       	eor	r19, r19
    4562:	27 fd       	sbrc	r18, 7
    4564:	30 95       	com	r19
    4566:	8d 81       	ldd	r24, Y+5	; 0x05
    4568:	9e 81       	ldd	r25, Y+6	; 0x06
    456a:	fc 01       	movw	r30, r24
    456c:	e2 0f       	add	r30, r18
    456e:	f3 1f       	adc	r31, r19
    4570:	20 81       	ld	r18, Z
    4572:	cb 01       	movw	r24, r22
    4574:	ba 01       	movw	r22, r20
    4576:	42 2f       	mov	r20, r18
    4578:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
         tmp += rxsize[i];
         if(tmp > 16) return -1;
      }
   #endif

      for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
    457c:	8a 81       	ldd	r24, Y+2	; 0x02
    457e:	8f 5f       	subi	r24, 0xFF	; 255
    4580:	8a 83       	std	Y+2, r24	; 0x02
    4582:	8a 81       	ldd	r24, Y+2	; 0x02
    4584:	88 30       	cpi	r24, 0x08	; 8
    4586:	a4 f2       	brlt	.-88     	; 0x4530 <wizchip_init+0x10a>
         setSn_RXBUF_SIZE(i, rxsize[i]);
   }
   return 0;
    4588:	1f 82       	std	Y+7, r1	; 0x07
    458a:	8f 81       	ldd	r24, Y+7	; 0x07
}
    458c:	27 96       	adiw	r28, 0x07	; 7
    458e:	0f b6       	in	r0, 0x3f	; 63
    4590:	f8 94       	cli
    4592:	de bf       	out	0x3e, r29	; 62
    4594:	0f be       	out	0x3f, r0	; 63
    4596:	cd bf       	out	0x3d, r28	; 61
    4598:	cf 91       	pop	r28
    459a:	df 91       	pop	r29
    459c:	08 95       	ret

0000459e <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
    459e:	df 93       	push	r29
    45a0:	cf 93       	push	r28
    45a2:	00 d0       	rcall	.+0      	; 0x45a4 <wizchip_clrinterrupt+0x6>
    45a4:	00 d0       	rcall	.+0      	; 0x45a6 <wizchip_clrinterrupt+0x8>
    45a6:	cd b7       	in	r28, 0x3d	; 61
    45a8:	de b7       	in	r29, 0x3e	; 62
    45aa:	9c 83       	std	Y+4, r25	; 0x04
    45ac:	8b 83       	std	Y+3, r24	; 0x03
   uint8_t ir  = (uint8_t)intr;
    45ae:	8b 81       	ldd	r24, Y+3	; 0x03
    45b0:	8a 83       	std	Y+2, r24	; 0x02
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
    45b2:	8b 81       	ldd	r24, Y+3	; 0x03
    45b4:	9c 81       	ldd	r25, Y+4	; 0x04
    45b6:	89 2f       	mov	r24, r25
    45b8:	99 27       	eor	r25, r25
    45ba:	89 83       	std	Y+1, r24	; 0x01
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == 5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
    45bc:	8a 81       	ldd	r24, Y+2	; 0x02
    45be:	28 2f       	mov	r18, r24
    45c0:	20 7f       	andi	r18, 0xF0	; 240
    45c2:	60 e0       	ldi	r22, 0x00	; 0
    45c4:	75 e1       	ldi	r23, 0x15	; 21
    45c6:	80 e0       	ldi	r24, 0x00	; 0
    45c8:	90 e0       	ldi	r25, 0x00	; 0
    45ca:	42 2f       	mov	r20, r18
    45cc:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   setSIR(sir);
    45d0:	60 e0       	ldi	r22, 0x00	; 0
    45d2:	77 e1       	ldi	r23, 0x17	; 23
    45d4:	80 e0       	ldi	r24, 0x00	; 0
    45d6:	90 e0       	ldi	r25, 0x00	; 0
    45d8:	49 81       	ldd	r20, Y+1	; 0x01
    45da:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
#endif   
}
    45de:	0f 90       	pop	r0
    45e0:	0f 90       	pop	r0
    45e2:	0f 90       	pop	r0
    45e4:	0f 90       	pop	r0
    45e6:	cf 91       	pop	r28
    45e8:	df 91       	pop	r29
    45ea:	08 95       	ret

000045ec <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
    45ec:	df 93       	push	r29
    45ee:	cf 93       	push	r28
    45f0:	00 d0       	rcall	.+0      	; 0x45f2 <wizchip_getinterrupt+0x6>
    45f2:	00 d0       	rcall	.+0      	; 0x45f4 <wizchip_getinterrupt+0x8>
    45f4:	cd b7       	in	r28, 0x3d	; 61
    45f6:	de b7       	in	r29, 0x3e	; 62
   uint8_t ir  = 0;
    45f8:	1c 82       	std	Y+4, r1	; 0x04
   uint8_t sir = 0;
    45fa:	1b 82       	std	Y+3, r1	; 0x03
   uint16_t ret = 0;
    45fc:	1a 82       	std	Y+2, r1	; 0x02
    45fe:	19 82       	std	Y+1, r1	; 0x01
#elif _WIZCHIP_  == 5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
    4600:	60 e0       	ldi	r22, 0x00	; 0
    4602:	75 e1       	ldi	r23, 0x15	; 21
    4604:	80 e0       	ldi	r24, 0x00	; 0
    4606:	90 e0       	ldi	r25, 0x00	; 0
    4608:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    460c:	80 7f       	andi	r24, 0xF0	; 240
    460e:	8c 83       	std	Y+4, r24	; 0x04
   sir = getSIR();
    4610:	60 e0       	ldi	r22, 0x00	; 0
    4612:	77 e1       	ldi	r23, 0x17	; 23
    4614:	80 e0       	ldi	r24, 0x00	; 0
    4616:	90 e0       	ldi	r25, 0x00	; 0
    4618:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    461c:	8b 83       	std	Y+3, r24	; 0x03
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
    461e:	8b 81       	ldd	r24, Y+3	; 0x03
    4620:	88 2f       	mov	r24, r24
    4622:	90 e0       	ldi	r25, 0x00	; 0
    4624:	9a 83       	std	Y+2, r25	; 0x02
    4626:	89 83       	std	Y+1, r24	; 0x01
  ret = (ret << 8) + ir;
    4628:	89 81       	ldd	r24, Y+1	; 0x01
    462a:	9a 81       	ldd	r25, Y+2	; 0x02
    462c:	38 2f       	mov	r19, r24
    462e:	22 27       	eor	r18, r18
    4630:	8c 81       	ldd	r24, Y+4	; 0x04
    4632:	88 2f       	mov	r24, r24
    4634:	90 e0       	ldi	r25, 0x00	; 0
    4636:	82 0f       	add	r24, r18
    4638:	93 1f       	adc	r25, r19
    463a:	9a 83       	std	Y+2, r25	; 0x02
    463c:	89 83       	std	Y+1, r24	; 0x01
  return (intr_kind)ret;
    463e:	89 81       	ldd	r24, Y+1	; 0x01
    4640:	9a 81       	ldd	r25, Y+2	; 0x02
}
    4642:	0f 90       	pop	r0
    4644:	0f 90       	pop	r0
    4646:	0f 90       	pop	r0
    4648:	0f 90       	pop	r0
    464a:	cf 91       	pop	r28
    464c:	df 91       	pop	r29
    464e:	08 95       	ret

00004650 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
    4650:	df 93       	push	r29
    4652:	cf 93       	push	r28
    4654:	00 d0       	rcall	.+0      	; 0x4656 <wizchip_setinterruptmask+0x6>
    4656:	00 d0       	rcall	.+0      	; 0x4658 <wizchip_setinterruptmask+0x8>
    4658:	cd b7       	in	r28, 0x3d	; 61
    465a:	de b7       	in	r29, 0x3e	; 62
    465c:	9c 83       	std	Y+4, r25	; 0x04
    465e:	8b 83       	std	Y+3, r24	; 0x03
   uint8_t imr  = (uint8_t)intr;
    4660:	8b 81       	ldd	r24, Y+3	; 0x03
    4662:	8a 83       	std	Y+2, r24	; 0x02
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
    4664:	8b 81       	ldd	r24, Y+3	; 0x03
    4666:	9c 81       	ldd	r25, Y+4	; 0x04
    4668:	89 2f       	mov	r24, r25
    466a:	99 27       	eor	r25, r25
    466c:	89 83       	std	Y+1, r24	; 0x01
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == 5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
    466e:	60 e0       	ldi	r22, 0x00	; 0
    4670:	76 e1       	ldi	r23, 0x16	; 22
    4672:	80 e0       	ldi	r24, 0x00	; 0
    4674:	90 e0       	ldi	r25, 0x00	; 0
    4676:	4a 81       	ldd	r20, Y+2	; 0x02
    4678:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   setSIMR(simr);
    467c:	60 e0       	ldi	r22, 0x00	; 0
    467e:	78 e1       	ldi	r23, 0x18	; 24
    4680:	80 e0       	ldi	r24, 0x00	; 0
    4682:	90 e0       	ldi	r25, 0x00	; 0
    4684:	49 81       	ldd	r20, Y+1	; 0x01
    4686:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
#endif   
}
    468a:	0f 90       	pop	r0
    468c:	0f 90       	pop	r0
    468e:	0f 90       	pop	r0
    4690:	0f 90       	pop	r0
    4692:	cf 91       	pop	r28
    4694:	df 91       	pop	r29
    4696:	08 95       	ret

00004698 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
    4698:	df 93       	push	r29
    469a:	cf 93       	push	r28
    469c:	00 d0       	rcall	.+0      	; 0x469e <wizchip_getinterruptmask+0x6>
    469e:	00 d0       	rcall	.+0      	; 0x46a0 <wizchip_getinterruptmask+0x8>
    46a0:	cd b7       	in	r28, 0x3d	; 61
    46a2:	de b7       	in	r29, 0x3e	; 62
   uint8_t imr  = 0;
    46a4:	1c 82       	std	Y+4, r1	; 0x04
   uint8_t simr = 0;
    46a6:	1b 82       	std	Y+3, r1	; 0x03
   uint16_t ret = 0;
    46a8:	1a 82       	std	Y+2, r1	; 0x02
    46aa:	19 82       	std	Y+1, r1	; 0x01
#elif _WIZCHIP_ == 5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
    46ac:	60 e0       	ldi	r22, 0x00	; 0
    46ae:	76 e1       	ldi	r23, 0x16	; 22
    46b0:	80 e0       	ldi	r24, 0x00	; 0
    46b2:	90 e0       	ldi	r25, 0x00	; 0
    46b4:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    46b8:	8c 83       	std	Y+4, r24	; 0x04
   simr = getSIMR();
    46ba:	60 e0       	ldi	r22, 0x00	; 0
    46bc:	78 e1       	ldi	r23, 0x18	; 24
    46be:	80 e0       	ldi	r24, 0x00	; 0
    46c0:	90 e0       	ldi	r25, 0x00	; 0
    46c2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    46c6:	8b 83       	std	Y+3, r24	; 0x03
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == 5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
    46c8:	8b 81       	ldd	r24, Y+3	; 0x03
    46ca:	88 2f       	mov	r24, r24
    46cc:	90 e0       	ldi	r25, 0x00	; 0
    46ce:	9a 83       	std	Y+2, r25	; 0x02
    46d0:	89 83       	std	Y+1, r24	; 0x01
  ret = (ret << 8) + imr;
    46d2:	89 81       	ldd	r24, Y+1	; 0x01
    46d4:	9a 81       	ldd	r25, Y+2	; 0x02
    46d6:	38 2f       	mov	r19, r24
    46d8:	22 27       	eor	r18, r18
    46da:	8c 81       	ldd	r24, Y+4	; 0x04
    46dc:	88 2f       	mov	r24, r24
    46de:	90 e0       	ldi	r25, 0x00	; 0
    46e0:	82 0f       	add	r24, r18
    46e2:	93 1f       	adc	r25, r19
    46e4:	9a 83       	std	Y+2, r25	; 0x02
    46e6:	89 83       	std	Y+1, r24	; 0x01
  return (intr_kind)ret;
    46e8:	89 81       	ldd	r24, Y+1	; 0x01
    46ea:	9a 81       	ldd	r25, Y+2	; 0x02
}
    46ec:	0f 90       	pop	r0
    46ee:	0f 90       	pop	r0
    46f0:	0f 90       	pop	r0
    46f2:	0f 90       	pop	r0
    46f4:	cf 91       	pop	r28
    46f6:	df 91       	pop	r29
    46f8:	08 95       	ret

000046fa <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
    46fa:	df 93       	push	r29
    46fc:	cf 93       	push	r28
    46fe:	0f 92       	push	r0
    4700:	cd b7       	in	r28, 0x3d	; 61
    4702:	de b7       	in	r29, 0x3e	; 62
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
   else
      tmp = PHY_LINK_OFF;
#elif _WIZCHIP_ == 5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
    4704:	60 e0       	ldi	r22, 0x00	; 0
    4706:	7e e2       	ldi	r23, 0x2E	; 46
    4708:	80 e0       	ldi	r24, 0x00	; 0
    470a:	90 e0       	ldi	r25, 0x00	; 0
    470c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4710:	88 2f       	mov	r24, r24
    4712:	90 e0       	ldi	r25, 0x00	; 0
    4714:	81 70       	andi	r24, 0x01	; 1
    4716:	90 70       	andi	r25, 0x00	; 0
    4718:	88 23       	and	r24, r24
    471a:	19 f0       	breq	.+6      	; 0x4722 <wizphy_getphylink+0x28>
      tmp = PHY_LINK_ON;
    471c:	81 e0       	ldi	r24, 0x01	; 1
    471e:	89 83       	std	Y+1, r24	; 0x01
    4720:	01 c0       	rjmp	.+2      	; 0x4724 <wizphy_getphylink+0x2a>
   else
      tmp = PHY_LINK_OFF;
    4722:	19 82       	std	Y+1, r1	; 0x01
#else
   tmp = -1;
#endif
   return tmp;
    4724:	89 81       	ldd	r24, Y+1	; 0x01
}
    4726:	0f 90       	pop	r0
    4728:	cf 91       	pop	r28
    472a:	df 91       	pop	r29
    472c:	08 95       	ret

0000472e <wizphy_getphypmode>:

#if _WIZCHIP_ > 5100

int8_t wizphy_getphypmode(void)
{
    472e:	df 93       	push	r29
    4730:	cf 93       	push	r28
    4732:	0f 92       	push	r0
    4734:	cd b7       	in	r28, 0x3d	; 61
    4736:	de b7       	in	r29, 0x3e	; 62
   int8_t tmp = 0;
    4738:	19 82       	std	Y+1, r1	; 0x01
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if(getPHYCFGR() & PHYCFGR_OPMDC_PDOWN)
    473a:	60 e0       	ldi	r22, 0x00	; 0
    473c:	7e e2       	ldi	r23, 0x2E	; 46
    473e:	80 e0       	ldi	r24, 0x00	; 0
    4740:	90 e0       	ldi	r25, 0x00	; 0
    4742:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4746:	88 2f       	mov	r24, r24
    4748:	90 e0       	ldi	r25, 0x00	; 0
    474a:	80 73       	andi	r24, 0x30	; 48
    474c:	90 70       	andi	r25, 0x00	; 0
    474e:	00 97       	sbiw	r24, 0x00	; 0
    4750:	19 f0       	breq	.+6      	; 0x4758 <wizphy_getphypmode+0x2a>
         tmp = PHY_POWER_DOWN;
    4752:	81 e0       	ldi	r24, 0x01	; 1
    4754:	89 83       	std	Y+1, r24	; 0x01
    4756:	01 c0       	rjmp	.+2      	; 0x475a <wizphy_getphypmode+0x2c>
      else 
         tmp = PHY_POWER_NORM;
    4758:	19 82       	std	Y+1, r1	; 0x01
   #else
      tmp = -1;
   #endif
   return tmp;
    475a:	89 81       	ldd	r24, Y+1	; 0x01
}
    475c:	0f 90       	pop	r0
    475e:	cf 91       	pop	r28
    4760:	df 91       	pop	r29
    4762:	08 95       	ret

00004764 <wizphy_reset>:
#endif

#if _WIZCHIP_ == 5500
void wizphy_reset(void)
{
    4764:	df 93       	push	r29
    4766:	cf 93       	push	r28
    4768:	0f 92       	push	r0
    476a:	cd b7       	in	r28, 0x3d	; 61
    476c:	de b7       	in	r29, 0x3e	; 62
   uint8_t tmp = getPHYCFGR();
    476e:	60 e0       	ldi	r22, 0x00	; 0
    4770:	7e e2       	ldi	r23, 0x2E	; 46
    4772:	80 e0       	ldi	r24, 0x00	; 0
    4774:	90 e0       	ldi	r25, 0x00	; 0
    4776:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    477a:	89 83       	std	Y+1, r24	; 0x01
   tmp &= PHYCFGR_RST;
    477c:	89 81       	ldd	r24, Y+1	; 0x01
    477e:	8f 77       	andi	r24, 0x7F	; 127
    4780:	89 83       	std	Y+1, r24	; 0x01
   setPHYCFGR(tmp);
    4782:	60 e0       	ldi	r22, 0x00	; 0
    4784:	7e e2       	ldi	r23, 0x2E	; 46
    4786:	80 e0       	ldi	r24, 0x00	; 0
    4788:	90 e0       	ldi	r25, 0x00	; 0
    478a:	49 81       	ldd	r20, Y+1	; 0x01
    478c:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   tmp = getPHYCFGR(); 
    4790:	60 e0       	ldi	r22, 0x00	; 0
    4792:	7e e2       	ldi	r23, 0x2E	; 46
    4794:	80 e0       	ldi	r24, 0x00	; 0
    4796:	90 e0       	ldi	r25, 0x00	; 0
    4798:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    479c:	89 83       	std	Y+1, r24	; 0x01
   tmp |= ~PHYCFGR_RST;
    479e:	89 81       	ldd	r24, Y+1	; 0x01
    47a0:	80 68       	ori	r24, 0x80	; 128
    47a2:	89 83       	std	Y+1, r24	; 0x01
   setPHYCFGR(tmp);
    47a4:	60 e0       	ldi	r22, 0x00	; 0
    47a6:	7e e2       	ldi	r23, 0x2E	; 46
    47a8:	80 e0       	ldi	r24, 0x00	; 0
    47aa:	90 e0       	ldi	r25, 0x00	; 0
    47ac:	49 81       	ldd	r20, Y+1	; 0x01
    47ae:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
}
    47b2:	0f 90       	pop	r0
    47b4:	cf 91       	pop	r28
    47b6:	df 91       	pop	r29
    47b8:	08 95       	ret

000047ba <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
    47ba:	df 93       	push	r29
    47bc:	cf 93       	push	r28
    47be:	00 d0       	rcall	.+0      	; 0x47c0 <wizphy_setphyconf+0x6>
    47c0:	0f 92       	push	r0
    47c2:	cd b7       	in	r28, 0x3d	; 61
    47c4:	de b7       	in	r29, 0x3e	; 62
    47c6:	9b 83       	std	Y+3, r25	; 0x03
    47c8:	8a 83       	std	Y+2, r24	; 0x02
   uint8_t tmp = 0;
    47ca:	19 82       	std	Y+1, r1	; 0x01
   if(phyconf->by == PHY_CONFBY_SW)
    47cc:	ea 81       	ldd	r30, Y+2	; 0x02
    47ce:	fb 81       	ldd	r31, Y+3	; 0x03
    47d0:	80 81       	ld	r24, Z
    47d2:	81 30       	cpi	r24, 0x01	; 1
    47d4:	21 f4       	brne	.+8      	; 0x47de <wizphy_setphyconf+0x24>
      tmp |= PHYCFGR_OPMD;
    47d6:	89 81       	ldd	r24, Y+1	; 0x01
    47d8:	80 64       	ori	r24, 0x40	; 64
    47da:	89 83       	std	Y+1, r24	; 0x01
    47dc:	03 c0       	rjmp	.+6      	; 0x47e4 <wizphy_setphyconf+0x2a>
   else
      tmp &= ~PHYCFGR_OPMD;
    47de:	89 81       	ldd	r24, Y+1	; 0x01
    47e0:	8f 7b       	andi	r24, 0xBF	; 191
    47e2:	89 83       	std	Y+1, r24	; 0x01
   if(phyconf->mode == PHY_MODE_AUTONEGO)
    47e4:	ea 81       	ldd	r30, Y+2	; 0x02
    47e6:	fb 81       	ldd	r31, Y+3	; 0x03
    47e8:	81 81       	ldd	r24, Z+1	; 0x01
    47ea:	81 30       	cpi	r24, 0x01	; 1
    47ec:	21 f4       	brne	.+8      	; 0x47f6 <wizphy_setphyconf+0x3c>
      tmp |= PHYCFGR_OPMDC_ALLA;
    47ee:	89 81       	ldd	r24, Y+1	; 0x01
    47f0:	88 63       	ori	r24, 0x38	; 56
    47f2:	89 83       	std	Y+1, r24	; 0x01
    47f4:	1a c0       	rjmp	.+52     	; 0x482a <wizphy_setphyconf+0x70>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
    47f6:	ea 81       	ldd	r30, Y+2	; 0x02
    47f8:	fb 81       	ldd	r31, Y+3	; 0x03
    47fa:	83 81       	ldd	r24, Z+3	; 0x03
    47fc:	81 30       	cpi	r24, 0x01	; 1
    47fe:	69 f4       	brne	.+26     	; 0x481a <wizphy_setphyconf+0x60>
      {
         if(phyconf->speed == PHY_SPEED_100)
    4800:	ea 81       	ldd	r30, Y+2	; 0x02
    4802:	fb 81       	ldd	r31, Y+3	; 0x03
    4804:	82 81       	ldd	r24, Z+2	; 0x02
    4806:	81 30       	cpi	r24, 0x01	; 1
    4808:	21 f4       	brne	.+8      	; 0x4812 <wizphy_setphyconf+0x58>
            tmp |= PHYCFGR_OPMDC_100F;
    480a:	89 81       	ldd	r24, Y+1	; 0x01
    480c:	88 61       	ori	r24, 0x18	; 24
    480e:	89 83       	std	Y+1, r24	; 0x01
    4810:	0c c0       	rjmp	.+24     	; 0x482a <wizphy_setphyconf+0x70>
         else
            tmp |= PHYCFGR_OPMDC_10F;
    4812:	89 81       	ldd	r24, Y+1	; 0x01
    4814:	88 60       	ori	r24, 0x08	; 8
    4816:	89 83       	std	Y+1, r24	; 0x01
    4818:	08 c0       	rjmp	.+16     	; 0x482a <wizphy_setphyconf+0x70>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
    481a:	ea 81       	ldd	r30, Y+2	; 0x02
    481c:	fb 81       	ldd	r31, Y+3	; 0x03
    481e:	82 81       	ldd	r24, Z+2	; 0x02
    4820:	81 30       	cpi	r24, 0x01	; 1
    4822:	19 f4       	brne	.+6      	; 0x482a <wizphy_setphyconf+0x70>
            tmp |= PHYCFGR_OPMDC_100H;
    4824:	89 81       	ldd	r24, Y+1	; 0x01
    4826:	80 61       	ori	r24, 0x10	; 16
    4828:	89 83       	std	Y+1, r24	; 0x01
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
    482a:	60 e0       	ldi	r22, 0x00	; 0
    482c:	7e e2       	ldi	r23, 0x2E	; 46
    482e:	80 e0       	ldi	r24, 0x00	; 0
    4830:	90 e0       	ldi	r25, 0x00	; 0
    4832:	49 81       	ldd	r20, Y+1	; 0x01
    4834:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   wizphy_reset();
    4838:	0e 94 b2 23 	call	0x4764	; 0x4764 <wizphy_reset>
}
    483c:	0f 90       	pop	r0
    483e:	0f 90       	pop	r0
    4840:	0f 90       	pop	r0
    4842:	cf 91       	pop	r28
    4844:	df 91       	pop	r29
    4846:	08 95       	ret

00004848 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
    4848:	df 93       	push	r29
    484a:	cf 93       	push	r28
    484c:	cd b7       	in	r28, 0x3d	; 61
    484e:	de b7       	in	r29, 0x3e	; 62
    4850:	2a 97       	sbiw	r28, 0x0a	; 10
    4852:	0f b6       	in	r0, 0x3f	; 63
    4854:	f8 94       	cli
    4856:	de bf       	out	0x3e, r29	; 62
    4858:	0f be       	out	0x3f, r0	; 63
    485a:	cd bf       	out	0x3d, r28	; 61
    485c:	9b 83       	std	Y+3, r25	; 0x03
    485e:	8a 83       	std	Y+2, r24	; 0x02
   uint8_t tmp = 0;
    4860:	19 82       	std	Y+1, r1	; 0x01
   tmp = getPHYCFGR();
    4862:	60 e0       	ldi	r22, 0x00	; 0
    4864:	7e e2       	ldi	r23, 0x2E	; 46
    4866:	80 e0       	ldi	r24, 0x00	; 0
    4868:	90 e0       	ldi	r25, 0x00	; 0
    486a:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    486e:	89 83       	std	Y+1, r24	; 0x01
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
    4870:	89 81       	ldd	r24, Y+1	; 0x01
    4872:	88 2f       	mov	r24, r24
    4874:	90 e0       	ldi	r25, 0x00	; 0
    4876:	80 74       	andi	r24, 0x40	; 64
    4878:	90 70       	andi	r25, 0x00	; 0
    487a:	1a 86       	std	Y+10, r1	; 0x0a
    487c:	00 97       	sbiw	r24, 0x00	; 0
    487e:	11 f0       	breq	.+4      	; 0x4884 <wizphy_getphyconf+0x3c>
    4880:	21 e0       	ldi	r18, 0x01	; 1
    4882:	2a 87       	std	Y+10, r18	; 0x0a
    4884:	ea 81       	ldd	r30, Y+2	; 0x02
    4886:	fb 81       	ldd	r31, Y+3	; 0x03
    4888:	3a 85       	ldd	r19, Y+10	; 0x0a
    488a:	30 83       	st	Z, r19
   switch(tmp & PHYCFGR_OPMDC_ALLA)
    488c:	89 81       	ldd	r24, Y+1	; 0x01
    488e:	88 2f       	mov	r24, r24
    4890:	90 e0       	ldi	r25, 0x00	; 0
    4892:	9c 01       	movw	r18, r24
    4894:	28 73       	andi	r18, 0x38	; 56
    4896:	30 70       	andi	r19, 0x00	; 0
    4898:	39 87       	std	Y+9, r19	; 0x09
    489a:	28 87       	std	Y+8, r18	; 0x08
    489c:	88 85       	ldd	r24, Y+8	; 0x08
    489e:	99 85       	ldd	r25, Y+9	; 0x09
    48a0:	80 32       	cpi	r24, 0x20	; 32
    48a2:	91 05       	cpc	r25, r1
    48a4:	29 f0       	breq	.+10     	; 0x48b0 <wizphy_getphyconf+0x68>
    48a6:	28 85       	ldd	r18, Y+8	; 0x08
    48a8:	39 85       	ldd	r19, Y+9	; 0x09
    48aa:	28 33       	cpi	r18, 0x38	; 56
    48ac:	31 05       	cpc	r19, r1
    48ae:	29 f4       	brne	.+10     	; 0x48ba <wizphy_getphyconf+0x72>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
    48b0:	ea 81       	ldd	r30, Y+2	; 0x02
    48b2:	fb 81       	ldd	r31, Y+3	; 0x03
    48b4:	81 e0       	ldi	r24, 0x01	; 1
    48b6:	81 83       	std	Z+1, r24	; 0x01
    48b8:	03 c0       	rjmp	.+6      	; 0x48c0 <wizphy_getphyconf+0x78>
         break;
      default:
         phyconf->mode = PHY_MODE_MANUAL;
    48ba:	ea 81       	ldd	r30, Y+2	; 0x02
    48bc:	fb 81       	ldd	r31, Y+3	; 0x03
    48be:	11 82       	std	Z+1, r1	; 0x01
         break;
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
    48c0:	89 81       	ldd	r24, Y+1	; 0x01
    48c2:	88 2f       	mov	r24, r24
    48c4:	90 e0       	ldi	r25, 0x00	; 0
    48c6:	9c 01       	movw	r18, r24
    48c8:	28 73       	andi	r18, 0x38	; 56
    48ca:	30 70       	andi	r19, 0x00	; 0
    48cc:	3f 83       	std	Y+7, r19	; 0x07
    48ce:	2e 83       	std	Y+6, r18	; 0x06
    48d0:	8e 81       	ldd	r24, Y+6	; 0x06
    48d2:	9f 81       	ldd	r25, Y+7	; 0x07
    48d4:	88 31       	cpi	r24, 0x18	; 24
    48d6:	91 05       	cpc	r25, r1
    48d8:	51 f0       	breq	.+20     	; 0x48ee <wizphy_getphyconf+0xa6>
    48da:	2e 81       	ldd	r18, Y+6	; 0x06
    48dc:	3f 81       	ldd	r19, Y+7	; 0x07
    48de:	20 32       	cpi	r18, 0x20	; 32
    48e0:	31 05       	cpc	r19, r1
    48e2:	29 f0       	breq	.+10     	; 0x48ee <wizphy_getphyconf+0xa6>
    48e4:	8e 81       	ldd	r24, Y+6	; 0x06
    48e6:	9f 81       	ldd	r25, Y+7	; 0x07
    48e8:	80 31       	cpi	r24, 0x10	; 16
    48ea:	91 05       	cpc	r25, r1
    48ec:	29 f4       	brne	.+10     	; 0x48f8 <wizphy_getphyconf+0xb0>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
    48ee:	ea 81       	ldd	r30, Y+2	; 0x02
    48f0:	fb 81       	ldd	r31, Y+3	; 0x03
    48f2:	81 e0       	ldi	r24, 0x01	; 1
    48f4:	82 83       	std	Z+2, r24	; 0x02
    48f6:	03 c0       	rjmp	.+6      	; 0x48fe <wizphy_getphyconf+0xb6>
         break;
      default:
         phyconf->speed = PHY_SPEED_10;
    48f8:	ea 81       	ldd	r30, Y+2	; 0x02
    48fa:	fb 81       	ldd	r31, Y+3	; 0x03
    48fc:	12 82       	std	Z+2, r1	; 0x02
         break;
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
    48fe:	89 81       	ldd	r24, Y+1	; 0x01
    4900:	88 2f       	mov	r24, r24
    4902:	90 e0       	ldi	r25, 0x00	; 0
    4904:	9c 01       	movw	r18, r24
    4906:	28 73       	andi	r18, 0x38	; 56
    4908:	30 70       	andi	r19, 0x00	; 0
    490a:	3d 83       	std	Y+5, r19	; 0x05
    490c:	2c 83       	std	Y+4, r18	; 0x04
    490e:	8c 81       	ldd	r24, Y+4	; 0x04
    4910:	9d 81       	ldd	r25, Y+5	; 0x05
    4912:	88 31       	cpi	r24, 0x18	; 24
    4914:	91 05       	cpc	r25, r1
    4916:	51 f0       	breq	.+20     	; 0x492c <wizphy_getphyconf+0xe4>
    4918:	2c 81       	ldd	r18, Y+4	; 0x04
    491a:	3d 81       	ldd	r19, Y+5	; 0x05
    491c:	20 32       	cpi	r18, 0x20	; 32
    491e:	31 05       	cpc	r19, r1
    4920:	29 f0       	breq	.+10     	; 0x492c <wizphy_getphyconf+0xe4>
    4922:	8c 81       	ldd	r24, Y+4	; 0x04
    4924:	9d 81       	ldd	r25, Y+5	; 0x05
    4926:	88 30       	cpi	r24, 0x08	; 8
    4928:	91 05       	cpc	r25, r1
    492a:	29 f4       	brne	.+10     	; 0x4936 <wizphy_getphyconf+0xee>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
    492c:	ea 81       	ldd	r30, Y+2	; 0x02
    492e:	fb 81       	ldd	r31, Y+3	; 0x03
    4930:	81 e0       	ldi	r24, 0x01	; 1
    4932:	83 83       	std	Z+3, r24	; 0x03
    4934:	03 c0       	rjmp	.+6      	; 0x493c <wizphy_getphyconf+0xf4>
         break;
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
    4936:	ea 81       	ldd	r30, Y+2	; 0x02
    4938:	fb 81       	ldd	r31, Y+3	; 0x03
    493a:	13 82       	std	Z+3, r1	; 0x03
         break;
   }
}
    493c:	2a 96       	adiw	r28, 0x0a	; 10
    493e:	0f b6       	in	r0, 0x3f	; 63
    4940:	f8 94       	cli
    4942:	de bf       	out	0x3e, r29	; 62
    4944:	0f be       	out	0x3f, r0	; 63
    4946:	cd bf       	out	0x3d, r28	; 61
    4948:	cf 91       	pop	r28
    494a:	df 91       	pop	r29
    494c:	08 95       	ret

0000494e <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf)
{
    494e:	df 93       	push	r29
    4950:	cf 93       	push	r28
    4952:	00 d0       	rcall	.+0      	; 0x4954 <wizphy_getphystat+0x6>
    4954:	00 d0       	rcall	.+0      	; 0x4956 <wizphy_getphystat+0x8>
    4956:	0f 92       	push	r0
    4958:	cd b7       	in	r28, 0x3d	; 61
    495a:	de b7       	in	r29, 0x3e	; 62
    495c:	9b 83       	std	Y+3, r25	; 0x03
    495e:	8a 83       	std	Y+2, r24	; 0x02
   uint8_t tmp = getPHYCFGR();
    4960:	60 e0       	ldi	r22, 0x00	; 0
    4962:	7e e2       	ldi	r23, 0x2E	; 46
    4964:	80 e0       	ldi	r24, 0x00	; 0
    4966:	90 e0       	ldi	r25, 0x00	; 0
    4968:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    496c:	89 83       	std	Y+1, r24	; 0x01
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
    496e:	89 81       	ldd	r24, Y+1	; 0x01
    4970:	88 2f       	mov	r24, r24
    4972:	90 e0       	ldi	r25, 0x00	; 0
    4974:	84 70       	andi	r24, 0x04	; 4
    4976:	90 70       	andi	r25, 0x00	; 0
    4978:	1d 82       	std	Y+5, r1	; 0x05
    497a:	00 97       	sbiw	r24, 0x00	; 0
    497c:	11 f0       	breq	.+4      	; 0x4982 <wizphy_getphystat+0x34>
    497e:	81 e0       	ldi	r24, 0x01	; 1
    4980:	8d 83       	std	Y+5, r24	; 0x05
    4982:	ea 81       	ldd	r30, Y+2	; 0x02
    4984:	fb 81       	ldd	r31, Y+3	; 0x03
    4986:	8d 81       	ldd	r24, Y+5	; 0x05
    4988:	83 83       	std	Z+3, r24	; 0x03
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
    498a:	89 81       	ldd	r24, Y+1	; 0x01
    498c:	88 2f       	mov	r24, r24
    498e:	90 e0       	ldi	r25, 0x00	; 0
    4990:	82 70       	andi	r24, 0x02	; 2
    4992:	90 70       	andi	r25, 0x00	; 0
    4994:	1c 82       	std	Y+4, r1	; 0x04
    4996:	00 97       	sbiw	r24, 0x00	; 0
    4998:	11 f0       	breq	.+4      	; 0x499e <wizphy_getphystat+0x50>
    499a:	81 e0       	ldi	r24, 0x01	; 1
    499c:	8c 83       	std	Y+4, r24	; 0x04
    499e:	ea 81       	ldd	r30, Y+2	; 0x02
    49a0:	fb 81       	ldd	r31, Y+3	; 0x03
    49a2:	8c 81       	ldd	r24, Y+4	; 0x04
    49a4:	82 83       	std	Z+2, r24	; 0x02
}
    49a6:	0f 90       	pop	r0
    49a8:	0f 90       	pop	r0
    49aa:	0f 90       	pop	r0
    49ac:	0f 90       	pop	r0
    49ae:	0f 90       	pop	r0
    49b0:	cf 91       	pop	r28
    49b2:	df 91       	pop	r29
    49b4:	08 95       	ret

000049b6 <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode)
{
    49b6:	df 93       	push	r29
    49b8:	cf 93       	push	r28
    49ba:	00 d0       	rcall	.+0      	; 0x49bc <wizphy_setphypmode+0x6>
    49bc:	0f 92       	push	r0
    49be:	cd b7       	in	r28, 0x3d	; 61
    49c0:	de b7       	in	r29, 0x3e	; 62
    49c2:	8a 83       	std	Y+2, r24	; 0x02
   uint8_t tmp = 0;
    49c4:	19 82       	std	Y+1, r1	; 0x01
   tmp = getPHYCFGR();
    49c6:	60 e0       	ldi	r22, 0x00	; 0
    49c8:	7e e2       	ldi	r23, 0x2E	; 46
    49ca:	80 e0       	ldi	r24, 0x00	; 0
    49cc:	90 e0       	ldi	r25, 0x00	; 0
    49ce:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    49d2:	89 83       	std	Y+1, r24	; 0x01
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
    49d4:	89 81       	ldd	r24, Y+1	; 0x01
    49d6:	88 2f       	mov	r24, r24
    49d8:	90 e0       	ldi	r25, 0x00	; 0
    49da:	80 74       	andi	r24, 0x40	; 64
    49dc:	90 70       	andi	r25, 0x00	; 0
    49de:	00 97       	sbiw	r24, 0x00	; 0
    49e0:	19 f4       	brne	.+6      	; 0x49e8 <wizphy_setphypmode+0x32>
    49e2:	8f ef       	ldi	r24, 0xFF	; 255
    49e4:	8b 83       	std	Y+3, r24	; 0x03
    49e6:	34 c0       	rjmp	.+104    	; 0x4a50 <wizphy_setphypmode+0x9a>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
    49e8:	89 81       	ldd	r24, Y+1	; 0x01
    49ea:	87 7c       	andi	r24, 0xC7	; 199
    49ec:	89 83       	std	Y+1, r24	; 0x01
   if( pmode == PHY_POWER_DOWN)
    49ee:	8a 81       	ldd	r24, Y+2	; 0x02
    49f0:	81 30       	cpi	r24, 0x01	; 1
    49f2:	21 f4       	brne	.+8      	; 0x49fc <wizphy_setphypmode+0x46>
      tmp |= PHYCFGR_OPMDC_PDOWN;
    49f4:	89 81       	ldd	r24, Y+1	; 0x01
    49f6:	80 63       	ori	r24, 0x30	; 48
    49f8:	89 83       	std	Y+1, r24	; 0x01
    49fa:	03 c0       	rjmp	.+6      	; 0x4a02 <wizphy_setphypmode+0x4c>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
    49fc:	89 81       	ldd	r24, Y+1	; 0x01
    49fe:	88 63       	ori	r24, 0x38	; 56
    4a00:	89 83       	std	Y+1, r24	; 0x01
   setPHYCFGR(tmp);
    4a02:	60 e0       	ldi	r22, 0x00	; 0
    4a04:	7e e2       	ldi	r23, 0x2E	; 46
    4a06:	80 e0       	ldi	r24, 0x00	; 0
    4a08:	90 e0       	ldi	r25, 0x00	; 0
    4a0a:	49 81       	ldd	r20, Y+1	; 0x01
    4a0c:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   wizphy_reset();
    4a10:	0e 94 b2 23 	call	0x4764	; 0x4764 <wizphy_reset>
   tmp = getPHYCFGR();
    4a14:	60 e0       	ldi	r22, 0x00	; 0
    4a16:	7e e2       	ldi	r23, 0x2E	; 46
    4a18:	80 e0       	ldi	r24, 0x00	; 0
    4a1a:	90 e0       	ldi	r25, 0x00	; 0
    4a1c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4a20:	89 83       	std	Y+1, r24	; 0x01
   if( pmode == PHY_POWER_DOWN)
    4a22:	8a 81       	ldd	r24, Y+2	; 0x02
    4a24:	81 30       	cpi	r24, 0x01	; 1
    4a26:	49 f4       	brne	.+18     	; 0x4a3a <wizphy_setphypmode+0x84>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
    4a28:	89 81       	ldd	r24, Y+1	; 0x01
    4a2a:	88 2f       	mov	r24, r24
    4a2c:	90 e0       	ldi	r25, 0x00	; 0
    4a2e:	80 73       	andi	r24, 0x30	; 48
    4a30:	90 70       	andi	r25, 0x00	; 0
    4a32:	00 97       	sbiw	r24, 0x00	; 0
    4a34:	59 f0       	breq	.+22     	; 0x4a4c <wizphy_setphypmode+0x96>
    4a36:	1b 82       	std	Y+3, r1	; 0x03
    4a38:	0b c0       	rjmp	.+22     	; 0x4a50 <wizphy_setphypmode+0x9a>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
    4a3a:	89 81       	ldd	r24, Y+1	; 0x01
    4a3c:	88 2f       	mov	r24, r24
    4a3e:	90 e0       	ldi	r25, 0x00	; 0
    4a40:	88 73       	andi	r24, 0x38	; 56
    4a42:	90 70       	andi	r25, 0x00	; 0
    4a44:	00 97       	sbiw	r24, 0x00	; 0
    4a46:	11 f0       	breq	.+4      	; 0x4a4c <wizphy_setphypmode+0x96>
    4a48:	1b 82       	std	Y+3, r1	; 0x03
    4a4a:	02 c0       	rjmp	.+4      	; 0x4a50 <wizphy_setphypmode+0x9a>
   }
   return -1;
    4a4c:	8f ef       	ldi	r24, 0xFF	; 255
    4a4e:	8b 83       	std	Y+3, r24	; 0x03
    4a50:	8b 81       	ldd	r24, Y+3	; 0x03
}
    4a52:	0f 90       	pop	r0
    4a54:	0f 90       	pop	r0
    4a56:	0f 90       	pop	r0
    4a58:	cf 91       	pop	r28
    4a5a:	df 91       	pop	r29
    4a5c:	08 95       	ret

00004a5e <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
    4a5e:	df 93       	push	r29
    4a60:	cf 93       	push	r28
    4a62:	00 d0       	rcall	.+0      	; 0x4a64 <wizchip_setnetinfo+0x6>
    4a64:	cd b7       	in	r28, 0x3d	; 61
    4a66:	de b7       	in	r29, 0x3e	; 62
    4a68:	9a 83       	std	Y+2, r25	; 0x02
    4a6a:	89 83       	std	Y+1, r24	; 0x01
   setSHAR(pnetinfo->mac);
    4a6c:	29 81       	ldd	r18, Y+1	; 0x01
    4a6e:	3a 81       	ldd	r19, Y+2	; 0x02
    4a70:	60 e0       	ldi	r22, 0x00	; 0
    4a72:	79 e0       	ldi	r23, 0x09	; 9
    4a74:	80 e0       	ldi	r24, 0x00	; 0
    4a76:	90 e0       	ldi	r25, 0x00	; 0
    4a78:	a9 01       	movw	r20, r18
    4a7a:	26 e0       	ldi	r18, 0x06	; 6
    4a7c:	30 e0       	ldi	r19, 0x00	; 0
    4a7e:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
    4a82:	89 81       	ldd	r24, Y+1	; 0x01
    4a84:	9a 81       	ldd	r25, Y+2	; 0x02
    4a86:	9c 01       	movw	r18, r24
    4a88:	22 5f       	subi	r18, 0xF2	; 242
    4a8a:	3f 4f       	sbci	r19, 0xFF	; 255
    4a8c:	60 e0       	ldi	r22, 0x00	; 0
    4a8e:	71 e0       	ldi	r23, 0x01	; 1
    4a90:	80 e0       	ldi	r24, 0x00	; 0
    4a92:	90 e0       	ldi	r25, 0x00	; 0
    4a94:	a9 01       	movw	r20, r18
    4a96:	24 e0       	ldi	r18, 0x04	; 4
    4a98:	30 e0       	ldi	r19, 0x00	; 0
    4a9a:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
    4a9e:	89 81       	ldd	r24, Y+1	; 0x01
    4aa0:	9a 81       	ldd	r25, Y+2	; 0x02
    4aa2:	9c 01       	movw	r18, r24
    4aa4:	26 5f       	subi	r18, 0xF6	; 246
    4aa6:	3f 4f       	sbci	r19, 0xFF	; 255
    4aa8:	60 e0       	ldi	r22, 0x00	; 0
    4aaa:	75 e0       	ldi	r23, 0x05	; 5
    4aac:	80 e0       	ldi	r24, 0x00	; 0
    4aae:	90 e0       	ldi	r25, 0x00	; 0
    4ab0:	a9 01       	movw	r20, r18
    4ab2:	24 e0       	ldi	r18, 0x04	; 4
    4ab4:	30 e0       	ldi	r19, 0x00	; 0
    4ab6:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
    4aba:	89 81       	ldd	r24, Y+1	; 0x01
    4abc:	9a 81       	ldd	r25, Y+2	; 0x02
    4abe:	9c 01       	movw	r18, r24
    4ac0:	2a 5f       	subi	r18, 0xFA	; 250
    4ac2:	3f 4f       	sbci	r19, 0xFF	; 255
    4ac4:	60 e0       	ldi	r22, 0x00	; 0
    4ac6:	7f e0       	ldi	r23, 0x0F	; 15
    4ac8:	80 e0       	ldi	r24, 0x00	; 0
    4aca:	90 e0       	ldi	r25, 0x00	; 0
    4acc:	a9 01       	movw	r20, r18
    4ace:	24 e0       	ldi	r18, 0x04	; 4
    4ad0:	30 e0       	ldi	r19, 0x00	; 0
    4ad2:	0e 94 ad 16 	call	0x2d5a	; 0x2d5a <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
    4ad6:	e9 81       	ldd	r30, Y+1	; 0x01
    4ad8:	fa 81       	ldd	r31, Y+2	; 0x02
    4ada:	82 89       	ldd	r24, Z+18	; 0x12
    4adc:	80 93 aa 01 	sts	0x01AA, r24
   _DNS_[1] = pnetinfo->dns[1];
    4ae0:	e9 81       	ldd	r30, Y+1	; 0x01
    4ae2:	fa 81       	ldd	r31, Y+2	; 0x02
    4ae4:	83 89       	ldd	r24, Z+19	; 0x13
    4ae6:	80 93 ab 01 	sts	0x01AB, r24
   _DNS_[2] = pnetinfo->dns[2];
    4aea:	e9 81       	ldd	r30, Y+1	; 0x01
    4aec:	fa 81       	ldd	r31, Y+2	; 0x02
    4aee:	84 89       	ldd	r24, Z+20	; 0x14
    4af0:	80 93 ac 01 	sts	0x01AC, r24
   _DNS_[3] = pnetinfo->dns[3];
    4af4:	e9 81       	ldd	r30, Y+1	; 0x01
    4af6:	fa 81       	ldd	r31, Y+2	; 0x02
    4af8:	85 89       	ldd	r24, Z+21	; 0x15
    4afa:	80 93 ad 01 	sts	0x01AD, r24
   _DHCP_   = pnetinfo->dhcp;
    4afe:	e9 81       	ldd	r30, Y+1	; 0x01
    4b00:	fa 81       	ldd	r31, Y+2	; 0x02
    4b02:	86 89       	ldd	r24, Z+22	; 0x16
    4b04:	80 93 ae 01 	sts	0x01AE, r24
}
    4b08:	0f 90       	pop	r0
    4b0a:	0f 90       	pop	r0
    4b0c:	cf 91       	pop	r28
    4b0e:	df 91       	pop	r29
    4b10:	08 95       	ret

00004b12 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
    4b12:	df 93       	push	r29
    4b14:	cf 93       	push	r28
    4b16:	00 d0       	rcall	.+0      	; 0x4b18 <wizchip_getnetinfo+0x6>
    4b18:	cd b7       	in	r28, 0x3d	; 61
    4b1a:	de b7       	in	r29, 0x3e	; 62
    4b1c:	9a 83       	std	Y+2, r25	; 0x02
    4b1e:	89 83       	std	Y+1, r24	; 0x01
   getSHAR(pnetinfo->mac);
    4b20:	29 81       	ldd	r18, Y+1	; 0x01
    4b22:	3a 81       	ldd	r19, Y+2	; 0x02
    4b24:	60 e0       	ldi	r22, 0x00	; 0
    4b26:	79 e0       	ldi	r23, 0x09	; 9
    4b28:	80 e0       	ldi	r24, 0x00	; 0
    4b2a:	90 e0       	ldi	r25, 0x00	; 0
    4b2c:	a9 01       	movw	r20, r18
    4b2e:	26 e0       	ldi	r18, 0x06	; 6
    4b30:	30 e0       	ldi	r19, 0x00	; 0
    4b32:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
    4b36:	89 81       	ldd	r24, Y+1	; 0x01
    4b38:	9a 81       	ldd	r25, Y+2	; 0x02
    4b3a:	9c 01       	movw	r18, r24
    4b3c:	22 5f       	subi	r18, 0xF2	; 242
    4b3e:	3f 4f       	sbci	r19, 0xFF	; 255
    4b40:	60 e0       	ldi	r22, 0x00	; 0
    4b42:	71 e0       	ldi	r23, 0x01	; 1
    4b44:	80 e0       	ldi	r24, 0x00	; 0
    4b46:	90 e0       	ldi	r25, 0x00	; 0
    4b48:	a9 01       	movw	r20, r18
    4b4a:	24 e0       	ldi	r18, 0x04	; 4
    4b4c:	30 e0       	ldi	r19, 0x00	; 0
    4b4e:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
    4b52:	89 81       	ldd	r24, Y+1	; 0x01
    4b54:	9a 81       	ldd	r25, Y+2	; 0x02
    4b56:	9c 01       	movw	r18, r24
    4b58:	26 5f       	subi	r18, 0xF6	; 246
    4b5a:	3f 4f       	sbci	r19, 0xFF	; 255
    4b5c:	60 e0       	ldi	r22, 0x00	; 0
    4b5e:	75 e0       	ldi	r23, 0x05	; 5
    4b60:	80 e0       	ldi	r24, 0x00	; 0
    4b62:	90 e0       	ldi	r25, 0x00	; 0
    4b64:	a9 01       	movw	r20, r18
    4b66:	24 e0       	ldi	r18, 0x04	; 4
    4b68:	30 e0       	ldi	r19, 0x00	; 0
    4b6a:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
    4b6e:	89 81       	ldd	r24, Y+1	; 0x01
    4b70:	9a 81       	ldd	r25, Y+2	; 0x02
    4b72:	9c 01       	movw	r18, r24
    4b74:	2a 5f       	subi	r18, 0xFA	; 250
    4b76:	3f 4f       	sbci	r19, 0xFF	; 255
    4b78:	60 e0       	ldi	r22, 0x00	; 0
    4b7a:	7f e0       	ldi	r23, 0x0F	; 15
    4b7c:	80 e0       	ldi	r24, 0x00	; 0
    4b7e:	90 e0       	ldi	r25, 0x00	; 0
    4b80:	a9 01       	movw	r20, r18
    4b82:	24 e0       	ldi	r18, 0x04	; 4
    4b84:	30 e0       	ldi	r19, 0x00	; 0
    4b86:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
    4b8a:	80 91 aa 01 	lds	r24, 0x01AA
    4b8e:	e9 81       	ldd	r30, Y+1	; 0x01
    4b90:	fa 81       	ldd	r31, Y+2	; 0x02
    4b92:	82 8b       	std	Z+18, r24	; 0x12
   pnetinfo->dns[1]= _DNS_[1];
    4b94:	80 91 ab 01 	lds	r24, 0x01AB
    4b98:	e9 81       	ldd	r30, Y+1	; 0x01
    4b9a:	fa 81       	ldd	r31, Y+2	; 0x02
    4b9c:	83 8b       	std	Z+19, r24	; 0x13
   pnetinfo->dns[2]= _DNS_[2];
    4b9e:	80 91 ac 01 	lds	r24, 0x01AC
    4ba2:	e9 81       	ldd	r30, Y+1	; 0x01
    4ba4:	fa 81       	ldd	r31, Y+2	; 0x02
    4ba6:	84 8b       	std	Z+20, r24	; 0x14
   pnetinfo->dns[3]= _DNS_[3];
    4ba8:	80 91 ad 01 	lds	r24, 0x01AD
    4bac:	e9 81       	ldd	r30, Y+1	; 0x01
    4bae:	fa 81       	ldd	r31, Y+2	; 0x02
    4bb0:	85 8b       	std	Z+21, r24	; 0x15
   pnetinfo->dhcp  = _DHCP_;
    4bb2:	80 91 ae 01 	lds	r24, 0x01AE
    4bb6:	e9 81       	ldd	r30, Y+1	; 0x01
    4bb8:	fa 81       	ldd	r31, Y+2	; 0x02
    4bba:	86 8b       	std	Z+22, r24	; 0x16
}
    4bbc:	0f 90       	pop	r0
    4bbe:	0f 90       	pop	r0
    4bc0:	cf 91       	pop	r28
    4bc2:	df 91       	pop	r29
    4bc4:	08 95       	ret

00004bc6 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
    4bc6:	df 93       	push	r29
    4bc8:	cf 93       	push	r28
    4bca:	00 d0       	rcall	.+0      	; 0x4bcc <wizchip_setnetmode+0x6>
    4bcc:	0f 92       	push	r0
    4bce:	cd b7       	in	r28, 0x3d	; 61
    4bd0:	de b7       	in	r29, 0x3e	; 62
    4bd2:	8a 83       	std	Y+2, r24	; 0x02
   uint8_t tmp = 0;
    4bd4:	19 82       	std	Y+1, r1	; 0x01
#if _WIZCHIP_ != 5500   
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
    4bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    4bd8:	88 2f       	mov	r24, r24
    4bda:	90 e0       	ldi	r25, 0x00	; 0
    4bdc:	85 7c       	andi	r24, 0xC5	; 197
    4bde:	00 97       	sbiw	r24, 0x00	; 0
    4be0:	19 f0       	breq	.+6      	; 0x4be8 <wizchip_setnetmode+0x22>
    4be2:	8f ef       	ldi	r24, 0xFF	; 255
    4be4:	8b 83       	std	Y+3, r24	; 0x03
    4be6:	13 c0       	rjmp	.+38     	; 0x4c0e <wizchip_setnetmode+0x48>
#endif      
   tmp = getMR();
    4be8:	60 e0       	ldi	r22, 0x00	; 0
    4bea:	70 e0       	ldi	r23, 0x00	; 0
    4bec:	80 e0       	ldi	r24, 0x00	; 0
    4bee:	90 e0       	ldi	r25, 0x00	; 0
    4bf0:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4bf4:	89 83       	std	Y+1, r24	; 0x01
   tmp |= (uint8_t)netmode;
    4bf6:	99 81       	ldd	r25, Y+1	; 0x01
    4bf8:	8a 81       	ldd	r24, Y+2	; 0x02
    4bfa:	89 2b       	or	r24, r25
    4bfc:	89 83       	std	Y+1, r24	; 0x01
   setMR(tmp);
    4bfe:	60 e0       	ldi	r22, 0x00	; 0
    4c00:	70 e0       	ldi	r23, 0x00	; 0
    4c02:	80 e0       	ldi	r24, 0x00	; 0
    4c04:	90 e0       	ldi	r25, 0x00	; 0
    4c06:	49 81       	ldd	r20, Y+1	; 0x01
    4c08:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   return 0;
    4c0c:	1b 82       	std	Y+3, r1	; 0x03
    4c0e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    4c10:	0f 90       	pop	r0
    4c12:	0f 90       	pop	r0
    4c14:	0f 90       	pop	r0
    4c16:	cf 91       	pop	r28
    4c18:	df 91       	pop	r29
    4c1a:	08 95       	ret

00004c1c <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
    4c1c:	df 93       	push	r29
    4c1e:	cf 93       	push	r28
    4c20:	cd b7       	in	r28, 0x3d	; 61
    4c22:	de b7       	in	r29, 0x3e	; 62
   return (netmode_type) getMR();
    4c24:	60 e0       	ldi	r22, 0x00	; 0
    4c26:	70 e0       	ldi	r23, 0x00	; 0
    4c28:	80 e0       	ldi	r24, 0x00	; 0
    4c2a:	90 e0       	ldi	r25, 0x00	; 0
    4c2c:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
}
    4c30:	cf 91       	pop	r28
    4c32:	df 91       	pop	r29
    4c34:	08 95       	ret

00004c36 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
    4c36:	df 93       	push	r29
    4c38:	cf 93       	push	r28
    4c3a:	00 d0       	rcall	.+0      	; 0x4c3c <wizchip_settimeout+0x6>
    4c3c:	cd b7       	in	r28, 0x3d	; 61
    4c3e:	de b7       	in	r29, 0x3e	; 62
    4c40:	9a 83       	std	Y+2, r25	; 0x02
    4c42:	89 83       	std	Y+1, r24	; 0x01
   setRCR(nettime->retry_cnt);
    4c44:	e9 81       	ldd	r30, Y+1	; 0x01
    4c46:	fa 81       	ldd	r31, Y+2	; 0x02
    4c48:	20 81       	ld	r18, Z
    4c4a:	60 e0       	ldi	r22, 0x00	; 0
    4c4c:	7b e1       	ldi	r23, 0x1B	; 27
    4c4e:	80 e0       	ldi	r24, 0x00	; 0
    4c50:	90 e0       	ldi	r25, 0x00	; 0
    4c52:	42 2f       	mov	r20, r18
    4c54:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
    4c58:	e9 81       	ldd	r30, Y+1	; 0x01
    4c5a:	fa 81       	ldd	r31, Y+2	; 0x02
    4c5c:	81 81       	ldd	r24, Z+1	; 0x01
    4c5e:	92 81       	ldd	r25, Z+2	; 0x02
    4c60:	89 2f       	mov	r24, r25
    4c62:	99 27       	eor	r25, r25
    4c64:	28 2f       	mov	r18, r24
    4c66:	60 e0       	ldi	r22, 0x00	; 0
    4c68:	79 e1       	ldi	r23, 0x19	; 25
    4c6a:	80 e0       	ldi	r24, 0x00	; 0
    4c6c:	90 e0       	ldi	r25, 0x00	; 0
    4c6e:	42 2f       	mov	r20, r18
    4c70:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
    4c74:	e9 81       	ldd	r30, Y+1	; 0x01
    4c76:	fa 81       	ldd	r31, Y+2	; 0x02
    4c78:	81 81       	ldd	r24, Z+1	; 0x01
    4c7a:	92 81       	ldd	r25, Z+2	; 0x02
    4c7c:	28 2f       	mov	r18, r24
    4c7e:	60 e0       	ldi	r22, 0x00	; 0
    4c80:	7a e1       	ldi	r23, 0x1A	; 26
    4c82:	80 e0       	ldi	r24, 0x00	; 0
    4c84:	90 e0       	ldi	r25, 0x00	; 0
    4c86:	42 2f       	mov	r20, r18
    4c88:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <WIZCHIP_WRITE>
}
    4c8c:	0f 90       	pop	r0
    4c8e:	0f 90       	pop	r0
    4c90:	cf 91       	pop	r28
    4c92:	df 91       	pop	r29
    4c94:	08 95       	ret

00004c96 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
    4c96:	0f 93       	push	r16
    4c98:	1f 93       	push	r17
    4c9a:	df 93       	push	r29
    4c9c:	cf 93       	push	r28
    4c9e:	00 d0       	rcall	.+0      	; 0x4ca0 <wizchip_gettimeout+0xa>
    4ca0:	cd b7       	in	r28, 0x3d	; 61
    4ca2:	de b7       	in	r29, 0x3e	; 62
    4ca4:	9a 83       	std	Y+2, r25	; 0x02
    4ca6:	89 83       	std	Y+1, r24	; 0x01
   nettime->retry_cnt = getRCR();
    4ca8:	60 e0       	ldi	r22, 0x00	; 0
    4caa:	7b e1       	ldi	r23, 0x1B	; 27
    4cac:	80 e0       	ldi	r24, 0x00	; 0
    4cae:	90 e0       	ldi	r25, 0x00	; 0
    4cb0:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4cb4:	e9 81       	ldd	r30, Y+1	; 0x01
    4cb6:	fa 81       	ldd	r31, Y+2	; 0x02
    4cb8:	80 83       	st	Z, r24
   nettime->time_100us = getRTR();
    4cba:	60 e0       	ldi	r22, 0x00	; 0
    4cbc:	79 e1       	ldi	r23, 0x19	; 25
    4cbe:	80 e0       	ldi	r24, 0x00	; 0
    4cc0:	90 e0       	ldi	r25, 0x00	; 0
    4cc2:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4cc6:	88 2f       	mov	r24, r24
    4cc8:	90 e0       	ldi	r25, 0x00	; 0
    4cca:	18 2f       	mov	r17, r24
    4ccc:	00 27       	eor	r16, r16
    4cce:	60 e0       	ldi	r22, 0x00	; 0
    4cd0:	7a e1       	ldi	r23, 0x1A	; 26
    4cd2:	80 e0       	ldi	r24, 0x00	; 0
    4cd4:	90 e0       	ldi	r25, 0x00	; 0
    4cd6:	0e 94 ed 14 	call	0x29da	; 0x29da <WIZCHIP_READ>
    4cda:	88 2f       	mov	r24, r24
    4cdc:	90 e0       	ldi	r25, 0x00	; 0
    4cde:	80 0f       	add	r24, r16
    4ce0:	91 1f       	adc	r25, r17
    4ce2:	e9 81       	ldd	r30, Y+1	; 0x01
    4ce4:	fa 81       	ldd	r31, Y+2	; 0x02
    4ce6:	92 83       	std	Z+2, r25	; 0x02
    4ce8:	81 83       	std	Z+1, r24	; 0x01
}
    4cea:	0f 90       	pop	r0
    4cec:	0f 90       	pop	r0
    4cee:	cf 91       	pop	r28
    4cf0:	df 91       	pop	r29
    4cf2:	1f 91       	pop	r17
    4cf4:	0f 91       	pop	r16
    4cf6:	08 95       	ret

00004cf8 <SPI_MasterInit>:
#include <avr/io.h>
#include <util/delay.h>     /* for _delay_ms() */
#include "atmega128_system.h"

void SPI_MasterInit(void)
{
    4cf8:	df 93       	push	r29
    4cfa:	cf 93       	push	r28
    4cfc:	cd b7       	in	r28, 0x3d	; 61
    4cfe:	de b7       	in	r29, 0x3e	; 62
    4d00:	2e 97       	sbiw	r28, 0x0e	; 14
    4d02:	0f b6       	in	r0, 0x3f	; 63
    4d04:	f8 94       	cli
    4d06:	de bf       	out	0x3e, r29	; 62
    4d08:	0f be       	out	0x3f, r0	; 63
    4d0a:	cd bf       	out	0x3d, r28	; 61
	W5500_SPI_PORT= (1<<W5500_MISO)|(1<<W5500_SS); 	// Initial Pull-up High MISO = SS = 1
    4d0c:	e8 e3       	ldi	r30, 0x38	; 56
    4d0e:	f0 e0       	ldi	r31, 0x00	; 0
    4d10:	89 e0       	ldi	r24, 0x09	; 9
    4d12:	80 83       	st	Z, r24
	W5500_SPI_PORT &= ~((1<<W5500_MOSI)|(1<<W5500_SCK)); // Initial MOSI=SCK = LOW = 0  
    4d14:	a8 e3       	ldi	r26, 0x38	; 56
    4d16:	b0 e0       	ldi	r27, 0x00	; 0
    4d18:	e8 e3       	ldi	r30, 0x38	; 56
    4d1a:	f0 e0       	ldi	r31, 0x00	; 0
    4d1c:	80 81       	ld	r24, Z
    4d1e:	89 7f       	andi	r24, 0xF9	; 249
    4d20:	8c 93       	st	X, r24

	W5500_SPI_DDR |= (1<<W5500_MOSI)|(1<<W5500_SCK)|(1<<W5500_SS); 	// Output Setting
    4d22:	a7 e3       	ldi	r26, 0x37	; 55
    4d24:	b0 e0       	ldi	r27, 0x00	; 0
    4d26:	e7 e3       	ldi	r30, 0x37	; 55
    4d28:	f0 e0       	ldi	r31, 0x00	; 0
    4d2a:	80 81       	ld	r24, Z
    4d2c:	87 60       	ori	r24, 0x07	; 7
    4d2e:	8c 93       	st	X, r24
	W5500_SPI_DDR &= ~(1<<W5500_MISO);								// Input  Setting
    4d30:	a7 e3       	ldi	r26, 0x37	; 55
    4d32:	b0 e0       	ldi	r27, 0x00	; 0
    4d34:	e7 e3       	ldi	r30, 0x37	; 55
    4d36:	f0 e0       	ldi	r31, 0x00	; 0
    4d38:	80 81       	ld	r24, Z
    4d3a:	87 7f       	andi	r24, 0xF7	; 247
    4d3c:	8c 93       	st	X, r24

	W5500_IO_PORT |= (1<< W5500_RESET)|(1<<W5500_INT);	// Initial Pull-up High RESET = INT = 1
    4d3e:	a3 e2       	ldi	r26, 0x23	; 35
    4d40:	b0 e0       	ldi	r27, 0x00	; 0
    4d42:	e3 e2       	ldi	r30, 0x23	; 35
    4d44:	f0 e0       	ldi	r31, 0x00	; 0
    4d46:	80 81       	ld	r24, Z
    4d48:	80 63       	ori	r24, 0x30	; 48
    4d4a:	8c 93       	st	X, r24
	W5500_IO_DDR  |= (1<< W5500_RESET)|(1<<W5500_INT);	// Output Setting
    4d4c:	a2 e2       	ldi	r26, 0x22	; 34
    4d4e:	b0 e0       	ldi	r27, 0x00	; 0
    4d50:	e2 e2       	ldi	r30, 0x22	; 34
    4d52:	f0 e0       	ldi	r31, 0x00	; 0
    4d54:	80 81       	ld	r24, Z
    4d56:	80 63       	ori	r24, 0x30	; 48
    4d58:	8c 93       	st	X, r24
	
	W5500_IO_PORT &= ~(1<< W5500_RESET);	// W5500 Reset Low
    4d5a:	a3 e2       	ldi	r26, 0x23	; 35
    4d5c:	b0 e0       	ldi	r27, 0x00	; 0
    4d5e:	e3 e2       	ldi	r30, 0x23	; 35
    4d60:	f0 e0       	ldi	r31, 0x00	; 0
    4d62:	80 81       	ld	r24, Z
    4d64:	8f 7d       	andi	r24, 0xDF	; 223
    4d66:	8c 93       	st	X, r24
    4d68:	80 e0       	ldi	r24, 0x00	; 0
    4d6a:	90 e0       	ldi	r25, 0x00	; 0
    4d6c:	a0 e8       	ldi	r26, 0x80	; 128
    4d6e:	bf e3       	ldi	r27, 0x3F	; 63
    4d70:	8b 87       	std	Y+11, r24	; 0x0b
    4d72:	9c 87       	std	Y+12, r25	; 0x0c
    4d74:	ad 87       	std	Y+13, r26	; 0x0d
    4d76:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d78:	6b 85       	ldd	r22, Y+11	; 0x0b
    4d7a:	7c 85       	ldd	r23, Y+12	; 0x0c
    4d7c:	8d 85       	ldd	r24, Y+13	; 0x0d
    4d7e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4d80:	20 e0       	ldi	r18, 0x00	; 0
    4d82:	30 e0       	ldi	r19, 0x00	; 0
    4d84:	4a e7       	ldi	r20, 0x7A	; 122
    4d86:	55 e4       	ldi	r21, 0x45	; 69
    4d88:	0e 94 29 29 	call	0x5252	; 0x5252 <__mulsf3>
    4d8c:	dc 01       	movw	r26, r24
    4d8e:	cb 01       	movw	r24, r22
    4d90:	8f 83       	std	Y+7, r24	; 0x07
    4d92:	98 87       	std	Y+8, r25	; 0x08
    4d94:	a9 87       	std	Y+9, r26	; 0x09
    4d96:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4d98:	6f 81       	ldd	r22, Y+7	; 0x07
    4d9a:	78 85       	ldd	r23, Y+8	; 0x08
    4d9c:	89 85       	ldd	r24, Y+9	; 0x09
    4d9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4da0:	20 e0       	ldi	r18, 0x00	; 0
    4da2:	30 e0       	ldi	r19, 0x00	; 0
    4da4:	40 e8       	ldi	r20, 0x80	; 128
    4da6:	5f e3       	ldi	r21, 0x3F	; 63
    4da8:	0e 94 83 2a 	call	0x5506	; 0x5506 <__ltsf2>
    4dac:	88 23       	and	r24, r24
    4dae:	2c f4       	brge	.+10     	; 0x4dba <SPI_MasterInit+0xc2>
		__ticks = 1;
    4db0:	81 e0       	ldi	r24, 0x01	; 1
    4db2:	90 e0       	ldi	r25, 0x00	; 0
    4db4:	9e 83       	std	Y+6, r25	; 0x06
    4db6:	8d 83       	std	Y+5, r24	; 0x05
    4db8:	3f c0       	rjmp	.+126    	; 0x4e38 <SPI_MasterInit+0x140>
	else if (__tmp > 65535)
    4dba:	6f 81       	ldd	r22, Y+7	; 0x07
    4dbc:	78 85       	ldd	r23, Y+8	; 0x08
    4dbe:	89 85       	ldd	r24, Y+9	; 0x09
    4dc0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4dc2:	20 e0       	ldi	r18, 0x00	; 0
    4dc4:	3f ef       	ldi	r19, 0xFF	; 255
    4dc6:	4f e7       	ldi	r20, 0x7F	; 127
    4dc8:	57 e4       	ldi	r21, 0x47	; 71
    4dca:	0e 94 23 2a 	call	0x5446	; 0x5446 <__gtsf2>
    4dce:	18 16       	cp	r1, r24
    4dd0:	4c f5       	brge	.+82     	; 0x4e24 <SPI_MasterInit+0x12c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4dd2:	6b 85       	ldd	r22, Y+11	; 0x0b
    4dd4:	7c 85       	ldd	r23, Y+12	; 0x0c
    4dd6:	8d 85       	ldd	r24, Y+13	; 0x0d
    4dd8:	9e 85       	ldd	r25, Y+14	; 0x0e
    4dda:	20 e0       	ldi	r18, 0x00	; 0
    4ddc:	30 e0       	ldi	r19, 0x00	; 0
    4dde:	40 e2       	ldi	r20, 0x20	; 32
    4de0:	51 e4       	ldi	r21, 0x41	; 65
    4de2:	0e 94 29 29 	call	0x5252	; 0x5252 <__mulsf3>
    4de6:	dc 01       	movw	r26, r24
    4de8:	cb 01       	movw	r24, r22
    4dea:	bc 01       	movw	r22, r24
    4dec:	cd 01       	movw	r24, r26
    4dee:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <__fixunssfsi>
    4df2:	dc 01       	movw	r26, r24
    4df4:	cb 01       	movw	r24, r22
    4df6:	9e 83       	std	Y+6, r25	; 0x06
    4df8:	8d 83       	std	Y+5, r24	; 0x05
    4dfa:	0f c0       	rjmp	.+30     	; 0x4e1a <SPI_MasterInit+0x122>
    4dfc:	80 e9       	ldi	r24, 0x90	; 144
    4dfe:	91 e0       	ldi	r25, 0x01	; 1
    4e00:	9c 83       	std	Y+4, r25	; 0x04
    4e02:	8b 83       	std	Y+3, r24	; 0x03
    4e04:	8b 81       	ldd	r24, Y+3	; 0x03
    4e06:	9c 81       	ldd	r25, Y+4	; 0x04
    4e08:	01 97       	sbiw	r24, 0x01	; 1
    4e0a:	f1 f7       	brne	.-4      	; 0x4e08 <SPI_MasterInit+0x110>
    4e0c:	9c 83       	std	Y+4, r25	; 0x04
    4e0e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e10:	8d 81       	ldd	r24, Y+5	; 0x05
    4e12:	9e 81       	ldd	r25, Y+6	; 0x06
    4e14:	01 97       	sbiw	r24, 0x01	; 1
    4e16:	9e 83       	std	Y+6, r25	; 0x06
    4e18:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e1a:	8d 81       	ldd	r24, Y+5	; 0x05
    4e1c:	9e 81       	ldd	r25, Y+6	; 0x06
    4e1e:	00 97       	sbiw	r24, 0x00	; 0
    4e20:	69 f7       	brne	.-38     	; 0x4dfc <SPI_MasterInit+0x104>
    4e22:	14 c0       	rjmp	.+40     	; 0x4e4c <SPI_MasterInit+0x154>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e24:	6f 81       	ldd	r22, Y+7	; 0x07
    4e26:	78 85       	ldd	r23, Y+8	; 0x08
    4e28:	89 85       	ldd	r24, Y+9	; 0x09
    4e2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e2c:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <__fixunssfsi>
    4e30:	dc 01       	movw	r26, r24
    4e32:	cb 01       	movw	r24, r22
    4e34:	9e 83       	std	Y+6, r25	; 0x06
    4e36:	8d 83       	std	Y+5, r24	; 0x05
    4e38:	8d 81       	ldd	r24, Y+5	; 0x05
    4e3a:	9e 81       	ldd	r25, Y+6	; 0x06
    4e3c:	9a 83       	std	Y+2, r25	; 0x02
    4e3e:	89 83       	std	Y+1, r24	; 0x01
    4e40:	89 81       	ldd	r24, Y+1	; 0x01
    4e42:	9a 81       	ldd	r25, Y+2	; 0x02
    4e44:	01 97       	sbiw	r24, 0x01	; 1
    4e46:	f1 f7       	brne	.-4      	; 0x4e44 <SPI_MasterInit+0x14c>
    4e48:	9a 83       	std	Y+2, r25	; 0x02
    4e4a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);					// Sustain Low for delay time
	W5500_IO_PORT |= (1<< W5500_RESET);		// W5500 Reset High
    4e4c:	a3 e2       	ldi	r26, 0x23	; 35
    4e4e:	b0 e0       	ldi	r27, 0x00	; 0
    4e50:	e3 e2       	ldi	r30, 0x23	; 35
    4e52:	f0 e0       	ldi	r31, 0x00	; 0
    4e54:	80 81       	ld	r24, Z
    4e56:	80 62       	ori	r24, 0x20	; 32
    4e58:	8c 93       	st	X, r24


	SPCR |= ((1<<SPE)|(1<<MSTR)|(1<<SPR0));  // SPI enable, Master, f/16
    4e5a:	ad e2       	ldi	r26, 0x2D	; 45
    4e5c:	b0 e0       	ldi	r27, 0x00	; 0
    4e5e:	ed e2       	ldi	r30, 0x2D	; 45
    4e60:	f0 e0       	ldi	r31, 0x00	; 0
    4e62:	80 81       	ld	r24, Z
    4e64:	81 65       	ori	r24, 0x51	; 81
    4e66:	8c 93       	st	X, r24
}
    4e68:	2e 96       	adiw	r28, 0x0e	; 14
    4e6a:	0f b6       	in	r0, 0x3f	; 63
    4e6c:	f8 94       	cli
    4e6e:	de bf       	out	0x3e, r29	; 62
    4e70:	0f be       	out	0x3f, r0	; 63
    4e72:	cd bf       	out	0x3d, r28	; 61
    4e74:	cf 91       	pop	r28
    4e76:	df 91       	pop	r29
    4e78:	08 95       	ret

00004e7a <SPI_TransferByte>:

uint8_t SPI_TransferByte (uint8_t data)
{
    4e7a:	df 93       	push	r29
    4e7c:	cf 93       	push	r28
    4e7e:	0f 92       	push	r0
    4e80:	cd b7       	in	r28, 0x3d	; 61
    4e82:	de b7       	in	r29, 0x3e	; 62
    4e84:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;
    4e86:	ef e2       	ldi	r30, 0x2F	; 47
    4e88:	f0 e0       	ldi	r31, 0x00	; 0
    4e8a:	89 81       	ldd	r24, Y+1	; 0x01
    4e8c:	80 83       	st	Z, r24
	while(!(SPSR & (1<<SPIF))){
    4e8e:	ee e2       	ldi	r30, 0x2E	; 46
    4e90:	f0 e0       	ldi	r31, 0x00	; 0
    4e92:	80 81       	ld	r24, Z
    4e94:	88 23       	and	r24, r24
    4e96:	dc f7       	brge	.-10     	; 0x4e8e <SPI_TransferByte+0x14>
	}
	return SPDR;
    4e98:	ef e2       	ldi	r30, 0x2F	; 47
    4e9a:	f0 e0       	ldi	r31, 0x00	; 0
    4e9c:	80 81       	ld	r24, Z
}
    4e9e:	0f 90       	pop	r0
    4ea0:	cf 91       	pop	r28
    4ea2:	df 91       	pop	r29
    4ea4:	08 95       	ret

00004ea6 <__fixunssfsi>:
    4ea6:	ef 92       	push	r14
    4ea8:	ff 92       	push	r15
    4eaa:	0f 93       	push	r16
    4eac:	1f 93       	push	r17
    4eae:	7b 01       	movw	r14, r22
    4eb0:	8c 01       	movw	r16, r24
    4eb2:	20 e0       	ldi	r18, 0x00	; 0
    4eb4:	30 e0       	ldi	r19, 0x00	; 0
    4eb6:	40 e0       	ldi	r20, 0x00	; 0
    4eb8:	5f e4       	ldi	r21, 0x4F	; 79
    4eba:	0e 94 53 2a 	call	0x54a6	; 0x54a6 <__gesf2>
    4ebe:	88 23       	and	r24, r24
    4ec0:	8c f0       	brlt	.+34     	; 0x4ee4 <__fixunssfsi+0x3e>
    4ec2:	c8 01       	movw	r24, r16
    4ec4:	b7 01       	movw	r22, r14
    4ec6:	20 e0       	ldi	r18, 0x00	; 0
    4ec8:	30 e0       	ldi	r19, 0x00	; 0
    4eca:	40 e0       	ldi	r20, 0x00	; 0
    4ecc:	5f e4       	ldi	r21, 0x4F	; 79
    4ece:	0e 94 cb 28 	call	0x5196	; 0x5196 <__subsf3>
    4ed2:	0e 94 b3 2a 	call	0x5566	; 0x5566 <__fixsfsi>
    4ed6:	9b 01       	movw	r18, r22
    4ed8:	ac 01       	movw	r20, r24
    4eda:	20 50       	subi	r18, 0x00	; 0
    4edc:	30 40       	sbci	r19, 0x00	; 0
    4ede:	40 40       	sbci	r20, 0x00	; 0
    4ee0:	50 48       	sbci	r21, 0x80	; 128
    4ee2:	06 c0       	rjmp	.+12     	; 0x4ef0 <__fixunssfsi+0x4a>
    4ee4:	c8 01       	movw	r24, r16
    4ee6:	b7 01       	movw	r22, r14
    4ee8:	0e 94 b3 2a 	call	0x5566	; 0x5566 <__fixsfsi>
    4eec:	9b 01       	movw	r18, r22
    4eee:	ac 01       	movw	r20, r24
    4ef0:	b9 01       	movw	r22, r18
    4ef2:	ca 01       	movw	r24, r20
    4ef4:	1f 91       	pop	r17
    4ef6:	0f 91       	pop	r16
    4ef8:	ff 90       	pop	r15
    4efa:	ef 90       	pop	r14
    4efc:	08 95       	ret

00004efe <_fpadd_parts>:
    4efe:	a0 e0       	ldi	r26, 0x00	; 0
    4f00:	b0 e0       	ldi	r27, 0x00	; 0
    4f02:	e5 e8       	ldi	r30, 0x85	; 133
    4f04:	f7 e2       	ldi	r31, 0x27	; 39
    4f06:	0c 94 ad 2c 	jmp	0x595a	; 0x595a <__prologue_saves__>
    4f0a:	dc 01       	movw	r26, r24
    4f0c:	2b 01       	movw	r4, r22
    4f0e:	fa 01       	movw	r30, r20
    4f10:	9c 91       	ld	r25, X
    4f12:	92 30       	cpi	r25, 0x02	; 2
    4f14:	08 f4       	brcc	.+2      	; 0x4f18 <_fpadd_parts+0x1a>
    4f16:	39 c1       	rjmp	.+626    	; 0x518a <_fpadd_parts+0x28c>
    4f18:	eb 01       	movw	r28, r22
    4f1a:	88 81       	ld	r24, Y
    4f1c:	82 30       	cpi	r24, 0x02	; 2
    4f1e:	08 f4       	brcc	.+2      	; 0x4f22 <_fpadd_parts+0x24>
    4f20:	33 c1       	rjmp	.+614    	; 0x5188 <_fpadd_parts+0x28a>
    4f22:	94 30       	cpi	r25, 0x04	; 4
    4f24:	69 f4       	brne	.+26     	; 0x4f40 <_fpadd_parts+0x42>
    4f26:	84 30       	cpi	r24, 0x04	; 4
    4f28:	09 f0       	breq	.+2      	; 0x4f2c <_fpadd_parts+0x2e>
    4f2a:	2f c1       	rjmp	.+606    	; 0x518a <_fpadd_parts+0x28c>
    4f2c:	11 96       	adiw	r26, 0x01	; 1
    4f2e:	9c 91       	ld	r25, X
    4f30:	11 97       	sbiw	r26, 0x01	; 1
    4f32:	89 81       	ldd	r24, Y+1	; 0x01
    4f34:	98 17       	cp	r25, r24
    4f36:	09 f4       	brne	.+2      	; 0x4f3a <_fpadd_parts+0x3c>
    4f38:	28 c1       	rjmp	.+592    	; 0x518a <_fpadd_parts+0x28c>
    4f3a:	a4 e8       	ldi	r26, 0x84	; 132
    4f3c:	b1 e0       	ldi	r27, 0x01	; 1
    4f3e:	25 c1       	rjmp	.+586    	; 0x518a <_fpadd_parts+0x28c>
    4f40:	84 30       	cpi	r24, 0x04	; 4
    4f42:	09 f4       	brne	.+2      	; 0x4f46 <_fpadd_parts+0x48>
    4f44:	21 c1       	rjmp	.+578    	; 0x5188 <_fpadd_parts+0x28a>
    4f46:	82 30       	cpi	r24, 0x02	; 2
    4f48:	a9 f4       	brne	.+42     	; 0x4f74 <_fpadd_parts+0x76>
    4f4a:	92 30       	cpi	r25, 0x02	; 2
    4f4c:	09 f0       	breq	.+2      	; 0x4f50 <_fpadd_parts+0x52>
    4f4e:	1d c1       	rjmp	.+570    	; 0x518a <_fpadd_parts+0x28c>
    4f50:	9a 01       	movw	r18, r20
    4f52:	ad 01       	movw	r20, r26
    4f54:	88 e0       	ldi	r24, 0x08	; 8
    4f56:	ea 01       	movw	r28, r20
    4f58:	09 90       	ld	r0, Y+
    4f5a:	ae 01       	movw	r20, r28
    4f5c:	e9 01       	movw	r28, r18
    4f5e:	09 92       	st	Y+, r0
    4f60:	9e 01       	movw	r18, r28
    4f62:	81 50       	subi	r24, 0x01	; 1
    4f64:	c1 f7       	brne	.-16     	; 0x4f56 <_fpadd_parts+0x58>
    4f66:	e2 01       	movw	r28, r4
    4f68:	89 81       	ldd	r24, Y+1	; 0x01
    4f6a:	11 96       	adiw	r26, 0x01	; 1
    4f6c:	9c 91       	ld	r25, X
    4f6e:	89 23       	and	r24, r25
    4f70:	81 83       	std	Z+1, r24	; 0x01
    4f72:	08 c1       	rjmp	.+528    	; 0x5184 <_fpadd_parts+0x286>
    4f74:	92 30       	cpi	r25, 0x02	; 2
    4f76:	09 f4       	brne	.+2      	; 0x4f7a <_fpadd_parts+0x7c>
    4f78:	07 c1       	rjmp	.+526    	; 0x5188 <_fpadd_parts+0x28a>
    4f7a:	12 96       	adiw	r26, 0x02	; 2
    4f7c:	2d 90       	ld	r2, X+
    4f7e:	3c 90       	ld	r3, X
    4f80:	13 97       	sbiw	r26, 0x03	; 3
    4f82:	eb 01       	movw	r28, r22
    4f84:	8a 81       	ldd	r24, Y+2	; 0x02
    4f86:	9b 81       	ldd	r25, Y+3	; 0x03
    4f88:	14 96       	adiw	r26, 0x04	; 4
    4f8a:	ad 90       	ld	r10, X+
    4f8c:	bd 90       	ld	r11, X+
    4f8e:	cd 90       	ld	r12, X+
    4f90:	dc 90       	ld	r13, X
    4f92:	17 97       	sbiw	r26, 0x07	; 7
    4f94:	ec 80       	ldd	r14, Y+4	; 0x04
    4f96:	fd 80       	ldd	r15, Y+5	; 0x05
    4f98:	0e 81       	ldd	r16, Y+6	; 0x06
    4f9a:	1f 81       	ldd	r17, Y+7	; 0x07
    4f9c:	91 01       	movw	r18, r2
    4f9e:	28 1b       	sub	r18, r24
    4fa0:	39 0b       	sbc	r19, r25
    4fa2:	b9 01       	movw	r22, r18
    4fa4:	37 ff       	sbrs	r19, 7
    4fa6:	04 c0       	rjmp	.+8      	; 0x4fb0 <_fpadd_parts+0xb2>
    4fa8:	66 27       	eor	r22, r22
    4faa:	77 27       	eor	r23, r23
    4fac:	62 1b       	sub	r22, r18
    4fae:	73 0b       	sbc	r23, r19
    4fb0:	60 32       	cpi	r22, 0x20	; 32
    4fb2:	71 05       	cpc	r23, r1
    4fb4:	0c f0       	brlt	.+2      	; 0x4fb8 <_fpadd_parts+0xba>
    4fb6:	61 c0       	rjmp	.+194    	; 0x507a <_fpadd_parts+0x17c>
    4fb8:	12 16       	cp	r1, r18
    4fba:	13 06       	cpc	r1, r19
    4fbc:	6c f5       	brge	.+90     	; 0x5018 <_fpadd_parts+0x11a>
    4fbe:	37 01       	movw	r6, r14
    4fc0:	48 01       	movw	r8, r16
    4fc2:	06 2e       	mov	r0, r22
    4fc4:	04 c0       	rjmp	.+8      	; 0x4fce <_fpadd_parts+0xd0>
    4fc6:	96 94       	lsr	r9
    4fc8:	87 94       	ror	r8
    4fca:	77 94       	ror	r7
    4fcc:	67 94       	ror	r6
    4fce:	0a 94       	dec	r0
    4fd0:	d2 f7       	brpl	.-12     	; 0x4fc6 <_fpadd_parts+0xc8>
    4fd2:	21 e0       	ldi	r18, 0x01	; 1
    4fd4:	30 e0       	ldi	r19, 0x00	; 0
    4fd6:	40 e0       	ldi	r20, 0x00	; 0
    4fd8:	50 e0       	ldi	r21, 0x00	; 0
    4fda:	04 c0       	rjmp	.+8      	; 0x4fe4 <_fpadd_parts+0xe6>
    4fdc:	22 0f       	add	r18, r18
    4fde:	33 1f       	adc	r19, r19
    4fe0:	44 1f       	adc	r20, r20
    4fe2:	55 1f       	adc	r21, r21
    4fe4:	6a 95       	dec	r22
    4fe6:	d2 f7       	brpl	.-12     	; 0x4fdc <_fpadd_parts+0xde>
    4fe8:	21 50       	subi	r18, 0x01	; 1
    4fea:	30 40       	sbci	r19, 0x00	; 0
    4fec:	40 40       	sbci	r20, 0x00	; 0
    4fee:	50 40       	sbci	r21, 0x00	; 0
    4ff0:	2e 21       	and	r18, r14
    4ff2:	3f 21       	and	r19, r15
    4ff4:	40 23       	and	r20, r16
    4ff6:	51 23       	and	r21, r17
    4ff8:	21 15       	cp	r18, r1
    4ffa:	31 05       	cpc	r19, r1
    4ffc:	41 05       	cpc	r20, r1
    4ffe:	51 05       	cpc	r21, r1
    5000:	21 f0       	breq	.+8      	; 0x500a <_fpadd_parts+0x10c>
    5002:	21 e0       	ldi	r18, 0x01	; 1
    5004:	30 e0       	ldi	r19, 0x00	; 0
    5006:	40 e0       	ldi	r20, 0x00	; 0
    5008:	50 e0       	ldi	r21, 0x00	; 0
    500a:	79 01       	movw	r14, r18
    500c:	8a 01       	movw	r16, r20
    500e:	e6 28       	or	r14, r6
    5010:	f7 28       	or	r15, r7
    5012:	08 29       	or	r16, r8
    5014:	19 29       	or	r17, r9
    5016:	3c c0       	rjmp	.+120    	; 0x5090 <_fpadd_parts+0x192>
    5018:	23 2b       	or	r18, r19
    501a:	d1 f1       	breq	.+116    	; 0x5090 <_fpadd_parts+0x192>
    501c:	26 0e       	add	r2, r22
    501e:	37 1e       	adc	r3, r23
    5020:	35 01       	movw	r6, r10
    5022:	46 01       	movw	r8, r12
    5024:	06 2e       	mov	r0, r22
    5026:	04 c0       	rjmp	.+8      	; 0x5030 <_fpadd_parts+0x132>
    5028:	96 94       	lsr	r9
    502a:	87 94       	ror	r8
    502c:	77 94       	ror	r7
    502e:	67 94       	ror	r6
    5030:	0a 94       	dec	r0
    5032:	d2 f7       	brpl	.-12     	; 0x5028 <_fpadd_parts+0x12a>
    5034:	21 e0       	ldi	r18, 0x01	; 1
    5036:	30 e0       	ldi	r19, 0x00	; 0
    5038:	40 e0       	ldi	r20, 0x00	; 0
    503a:	50 e0       	ldi	r21, 0x00	; 0
    503c:	04 c0       	rjmp	.+8      	; 0x5046 <_fpadd_parts+0x148>
    503e:	22 0f       	add	r18, r18
    5040:	33 1f       	adc	r19, r19
    5042:	44 1f       	adc	r20, r20
    5044:	55 1f       	adc	r21, r21
    5046:	6a 95       	dec	r22
    5048:	d2 f7       	brpl	.-12     	; 0x503e <_fpadd_parts+0x140>
    504a:	21 50       	subi	r18, 0x01	; 1
    504c:	30 40       	sbci	r19, 0x00	; 0
    504e:	40 40       	sbci	r20, 0x00	; 0
    5050:	50 40       	sbci	r21, 0x00	; 0
    5052:	2a 21       	and	r18, r10
    5054:	3b 21       	and	r19, r11
    5056:	4c 21       	and	r20, r12
    5058:	5d 21       	and	r21, r13
    505a:	21 15       	cp	r18, r1
    505c:	31 05       	cpc	r19, r1
    505e:	41 05       	cpc	r20, r1
    5060:	51 05       	cpc	r21, r1
    5062:	21 f0       	breq	.+8      	; 0x506c <_fpadd_parts+0x16e>
    5064:	21 e0       	ldi	r18, 0x01	; 1
    5066:	30 e0       	ldi	r19, 0x00	; 0
    5068:	40 e0       	ldi	r20, 0x00	; 0
    506a:	50 e0       	ldi	r21, 0x00	; 0
    506c:	59 01       	movw	r10, r18
    506e:	6a 01       	movw	r12, r20
    5070:	a6 28       	or	r10, r6
    5072:	b7 28       	or	r11, r7
    5074:	c8 28       	or	r12, r8
    5076:	d9 28       	or	r13, r9
    5078:	0b c0       	rjmp	.+22     	; 0x5090 <_fpadd_parts+0x192>
    507a:	82 15       	cp	r24, r2
    507c:	93 05       	cpc	r25, r3
    507e:	2c f0       	brlt	.+10     	; 0x508a <_fpadd_parts+0x18c>
    5080:	1c 01       	movw	r2, r24
    5082:	aa 24       	eor	r10, r10
    5084:	bb 24       	eor	r11, r11
    5086:	65 01       	movw	r12, r10
    5088:	03 c0       	rjmp	.+6      	; 0x5090 <_fpadd_parts+0x192>
    508a:	ee 24       	eor	r14, r14
    508c:	ff 24       	eor	r15, r15
    508e:	87 01       	movw	r16, r14
    5090:	11 96       	adiw	r26, 0x01	; 1
    5092:	9c 91       	ld	r25, X
    5094:	d2 01       	movw	r26, r4
    5096:	11 96       	adiw	r26, 0x01	; 1
    5098:	8c 91       	ld	r24, X
    509a:	98 17       	cp	r25, r24
    509c:	09 f4       	brne	.+2      	; 0x50a0 <_fpadd_parts+0x1a2>
    509e:	45 c0       	rjmp	.+138    	; 0x512a <_fpadd_parts+0x22c>
    50a0:	99 23       	and	r25, r25
    50a2:	39 f0       	breq	.+14     	; 0x50b2 <_fpadd_parts+0x1b4>
    50a4:	a8 01       	movw	r20, r16
    50a6:	97 01       	movw	r18, r14
    50a8:	2a 19       	sub	r18, r10
    50aa:	3b 09       	sbc	r19, r11
    50ac:	4c 09       	sbc	r20, r12
    50ae:	5d 09       	sbc	r21, r13
    50b0:	06 c0       	rjmp	.+12     	; 0x50be <_fpadd_parts+0x1c0>
    50b2:	a6 01       	movw	r20, r12
    50b4:	95 01       	movw	r18, r10
    50b6:	2e 19       	sub	r18, r14
    50b8:	3f 09       	sbc	r19, r15
    50ba:	40 0b       	sbc	r20, r16
    50bc:	51 0b       	sbc	r21, r17
    50be:	57 fd       	sbrc	r21, 7
    50c0:	08 c0       	rjmp	.+16     	; 0x50d2 <_fpadd_parts+0x1d4>
    50c2:	11 82       	std	Z+1, r1	; 0x01
    50c4:	33 82       	std	Z+3, r3	; 0x03
    50c6:	22 82       	std	Z+2, r2	; 0x02
    50c8:	24 83       	std	Z+4, r18	; 0x04
    50ca:	35 83       	std	Z+5, r19	; 0x05
    50cc:	46 83       	std	Z+6, r20	; 0x06
    50ce:	57 83       	std	Z+7, r21	; 0x07
    50d0:	1d c0       	rjmp	.+58     	; 0x510c <_fpadd_parts+0x20e>
    50d2:	81 e0       	ldi	r24, 0x01	; 1
    50d4:	81 83       	std	Z+1, r24	; 0x01
    50d6:	33 82       	std	Z+3, r3	; 0x03
    50d8:	22 82       	std	Z+2, r2	; 0x02
    50da:	88 27       	eor	r24, r24
    50dc:	99 27       	eor	r25, r25
    50de:	dc 01       	movw	r26, r24
    50e0:	82 1b       	sub	r24, r18
    50e2:	93 0b       	sbc	r25, r19
    50e4:	a4 0b       	sbc	r26, r20
    50e6:	b5 0b       	sbc	r27, r21
    50e8:	84 83       	std	Z+4, r24	; 0x04
    50ea:	95 83       	std	Z+5, r25	; 0x05
    50ec:	a6 83       	std	Z+6, r26	; 0x06
    50ee:	b7 83       	std	Z+7, r27	; 0x07
    50f0:	0d c0       	rjmp	.+26     	; 0x510c <_fpadd_parts+0x20e>
    50f2:	22 0f       	add	r18, r18
    50f4:	33 1f       	adc	r19, r19
    50f6:	44 1f       	adc	r20, r20
    50f8:	55 1f       	adc	r21, r21
    50fa:	24 83       	std	Z+4, r18	; 0x04
    50fc:	35 83       	std	Z+5, r19	; 0x05
    50fe:	46 83       	std	Z+6, r20	; 0x06
    5100:	57 83       	std	Z+7, r21	; 0x07
    5102:	82 81       	ldd	r24, Z+2	; 0x02
    5104:	93 81       	ldd	r25, Z+3	; 0x03
    5106:	01 97       	sbiw	r24, 0x01	; 1
    5108:	93 83       	std	Z+3, r25	; 0x03
    510a:	82 83       	std	Z+2, r24	; 0x02
    510c:	24 81       	ldd	r18, Z+4	; 0x04
    510e:	35 81       	ldd	r19, Z+5	; 0x05
    5110:	46 81       	ldd	r20, Z+6	; 0x06
    5112:	57 81       	ldd	r21, Z+7	; 0x07
    5114:	da 01       	movw	r26, r20
    5116:	c9 01       	movw	r24, r18
    5118:	01 97       	sbiw	r24, 0x01	; 1
    511a:	a1 09       	sbc	r26, r1
    511c:	b1 09       	sbc	r27, r1
    511e:	8f 5f       	subi	r24, 0xFF	; 255
    5120:	9f 4f       	sbci	r25, 0xFF	; 255
    5122:	af 4f       	sbci	r26, 0xFF	; 255
    5124:	bf 43       	sbci	r27, 0x3F	; 63
    5126:	28 f3       	brcs	.-54     	; 0x50f2 <_fpadd_parts+0x1f4>
    5128:	0b c0       	rjmp	.+22     	; 0x5140 <_fpadd_parts+0x242>
    512a:	91 83       	std	Z+1, r25	; 0x01
    512c:	33 82       	std	Z+3, r3	; 0x03
    512e:	22 82       	std	Z+2, r2	; 0x02
    5130:	ea 0c       	add	r14, r10
    5132:	fb 1c       	adc	r15, r11
    5134:	0c 1d       	adc	r16, r12
    5136:	1d 1d       	adc	r17, r13
    5138:	e4 82       	std	Z+4, r14	; 0x04
    513a:	f5 82       	std	Z+5, r15	; 0x05
    513c:	06 83       	std	Z+6, r16	; 0x06
    513e:	17 83       	std	Z+7, r17	; 0x07
    5140:	83 e0       	ldi	r24, 0x03	; 3
    5142:	80 83       	st	Z, r24
    5144:	24 81       	ldd	r18, Z+4	; 0x04
    5146:	35 81       	ldd	r19, Z+5	; 0x05
    5148:	46 81       	ldd	r20, Z+6	; 0x06
    514a:	57 81       	ldd	r21, Z+7	; 0x07
    514c:	57 ff       	sbrs	r21, 7
    514e:	1a c0       	rjmp	.+52     	; 0x5184 <_fpadd_parts+0x286>
    5150:	c9 01       	movw	r24, r18
    5152:	aa 27       	eor	r26, r26
    5154:	97 fd       	sbrc	r25, 7
    5156:	a0 95       	com	r26
    5158:	ba 2f       	mov	r27, r26
    515a:	81 70       	andi	r24, 0x01	; 1
    515c:	90 70       	andi	r25, 0x00	; 0
    515e:	a0 70       	andi	r26, 0x00	; 0
    5160:	b0 70       	andi	r27, 0x00	; 0
    5162:	56 95       	lsr	r21
    5164:	47 95       	ror	r20
    5166:	37 95       	ror	r19
    5168:	27 95       	ror	r18
    516a:	82 2b       	or	r24, r18
    516c:	93 2b       	or	r25, r19
    516e:	a4 2b       	or	r26, r20
    5170:	b5 2b       	or	r27, r21
    5172:	84 83       	std	Z+4, r24	; 0x04
    5174:	95 83       	std	Z+5, r25	; 0x05
    5176:	a6 83       	std	Z+6, r26	; 0x06
    5178:	b7 83       	std	Z+7, r27	; 0x07
    517a:	82 81       	ldd	r24, Z+2	; 0x02
    517c:	93 81       	ldd	r25, Z+3	; 0x03
    517e:	01 96       	adiw	r24, 0x01	; 1
    5180:	93 83       	std	Z+3, r25	; 0x03
    5182:	82 83       	std	Z+2, r24	; 0x02
    5184:	df 01       	movw	r26, r30
    5186:	01 c0       	rjmp	.+2      	; 0x518a <_fpadd_parts+0x28c>
    5188:	d2 01       	movw	r26, r4
    518a:	cd 01       	movw	r24, r26
    518c:	cd b7       	in	r28, 0x3d	; 61
    518e:	de b7       	in	r29, 0x3e	; 62
    5190:	e2 e1       	ldi	r30, 0x12	; 18
    5192:	0c 94 c9 2c 	jmp	0x5992	; 0x5992 <__epilogue_restores__>

00005196 <__subsf3>:
    5196:	a0 e2       	ldi	r26, 0x20	; 32
    5198:	b0 e0       	ldi	r27, 0x00	; 0
    519a:	e1 ed       	ldi	r30, 0xD1	; 209
    519c:	f8 e2       	ldi	r31, 0x28	; 40
    519e:	0c 94 b9 2c 	jmp	0x5972	; 0x5972 <__prologue_saves__+0x18>
    51a2:	69 83       	std	Y+1, r22	; 0x01
    51a4:	7a 83       	std	Y+2, r23	; 0x02
    51a6:	8b 83       	std	Y+3, r24	; 0x03
    51a8:	9c 83       	std	Y+4, r25	; 0x04
    51aa:	2d 83       	std	Y+5, r18	; 0x05
    51ac:	3e 83       	std	Y+6, r19	; 0x06
    51ae:	4f 83       	std	Y+7, r20	; 0x07
    51b0:	58 87       	std	Y+8, r21	; 0x08
    51b2:	e9 e0       	ldi	r30, 0x09	; 9
    51b4:	ee 2e       	mov	r14, r30
    51b6:	f1 2c       	mov	r15, r1
    51b8:	ec 0e       	add	r14, r28
    51ba:	fd 1e       	adc	r15, r29
    51bc:	ce 01       	movw	r24, r28
    51be:	01 96       	adiw	r24, 0x01	; 1
    51c0:	b7 01       	movw	r22, r14
    51c2:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    51c6:	8e 01       	movw	r16, r28
    51c8:	0f 5e       	subi	r16, 0xEF	; 239
    51ca:	1f 4f       	sbci	r17, 0xFF	; 255
    51cc:	ce 01       	movw	r24, r28
    51ce:	05 96       	adiw	r24, 0x05	; 5
    51d0:	b8 01       	movw	r22, r16
    51d2:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    51d6:	8a 89       	ldd	r24, Y+18	; 0x12
    51d8:	91 e0       	ldi	r25, 0x01	; 1
    51da:	89 27       	eor	r24, r25
    51dc:	8a 8b       	std	Y+18, r24	; 0x12
    51de:	c7 01       	movw	r24, r14
    51e0:	b8 01       	movw	r22, r16
    51e2:	ae 01       	movw	r20, r28
    51e4:	47 5e       	subi	r20, 0xE7	; 231
    51e6:	5f 4f       	sbci	r21, 0xFF	; 255
    51e8:	0e 94 7f 27 	call	0x4efe	; 0x4efe <_fpadd_parts>
    51ec:	0e 94 07 2b 	call	0x560e	; 0x560e <__pack_f>
    51f0:	a0 96       	adiw	r28, 0x20	; 32
    51f2:	e6 e0       	ldi	r30, 0x06	; 6
    51f4:	0c 94 d5 2c 	jmp	0x59aa	; 0x59aa <__epilogue_restores__+0x18>

000051f8 <__addsf3>:
    51f8:	a0 e2       	ldi	r26, 0x20	; 32
    51fa:	b0 e0       	ldi	r27, 0x00	; 0
    51fc:	e2 e0       	ldi	r30, 0x02	; 2
    51fe:	f9 e2       	ldi	r31, 0x29	; 41
    5200:	0c 94 b9 2c 	jmp	0x5972	; 0x5972 <__prologue_saves__+0x18>
    5204:	69 83       	std	Y+1, r22	; 0x01
    5206:	7a 83       	std	Y+2, r23	; 0x02
    5208:	8b 83       	std	Y+3, r24	; 0x03
    520a:	9c 83       	std	Y+4, r25	; 0x04
    520c:	2d 83       	std	Y+5, r18	; 0x05
    520e:	3e 83       	std	Y+6, r19	; 0x06
    5210:	4f 83       	std	Y+7, r20	; 0x07
    5212:	58 87       	std	Y+8, r21	; 0x08
    5214:	f9 e0       	ldi	r31, 0x09	; 9
    5216:	ef 2e       	mov	r14, r31
    5218:	f1 2c       	mov	r15, r1
    521a:	ec 0e       	add	r14, r28
    521c:	fd 1e       	adc	r15, r29
    521e:	ce 01       	movw	r24, r28
    5220:	01 96       	adiw	r24, 0x01	; 1
    5222:	b7 01       	movw	r22, r14
    5224:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    5228:	8e 01       	movw	r16, r28
    522a:	0f 5e       	subi	r16, 0xEF	; 239
    522c:	1f 4f       	sbci	r17, 0xFF	; 255
    522e:	ce 01       	movw	r24, r28
    5230:	05 96       	adiw	r24, 0x05	; 5
    5232:	b8 01       	movw	r22, r16
    5234:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    5238:	c7 01       	movw	r24, r14
    523a:	b8 01       	movw	r22, r16
    523c:	ae 01       	movw	r20, r28
    523e:	47 5e       	subi	r20, 0xE7	; 231
    5240:	5f 4f       	sbci	r21, 0xFF	; 255
    5242:	0e 94 7f 27 	call	0x4efe	; 0x4efe <_fpadd_parts>
    5246:	0e 94 07 2b 	call	0x560e	; 0x560e <__pack_f>
    524a:	a0 96       	adiw	r28, 0x20	; 32
    524c:	e6 e0       	ldi	r30, 0x06	; 6
    524e:	0c 94 d5 2c 	jmp	0x59aa	; 0x59aa <__epilogue_restores__+0x18>

00005252 <__mulsf3>:
    5252:	a0 e2       	ldi	r26, 0x20	; 32
    5254:	b0 e0       	ldi	r27, 0x00	; 0
    5256:	ef e2       	ldi	r30, 0x2F	; 47
    5258:	f9 e2       	ldi	r31, 0x29	; 41
    525a:	0c 94 ad 2c 	jmp	0x595a	; 0x595a <__prologue_saves__>
    525e:	69 83       	std	Y+1, r22	; 0x01
    5260:	7a 83       	std	Y+2, r23	; 0x02
    5262:	8b 83       	std	Y+3, r24	; 0x03
    5264:	9c 83       	std	Y+4, r25	; 0x04
    5266:	2d 83       	std	Y+5, r18	; 0x05
    5268:	3e 83       	std	Y+6, r19	; 0x06
    526a:	4f 83       	std	Y+7, r20	; 0x07
    526c:	58 87       	std	Y+8, r21	; 0x08
    526e:	ce 01       	movw	r24, r28
    5270:	01 96       	adiw	r24, 0x01	; 1
    5272:	be 01       	movw	r22, r28
    5274:	67 5f       	subi	r22, 0xF7	; 247
    5276:	7f 4f       	sbci	r23, 0xFF	; 255
    5278:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    527c:	ce 01       	movw	r24, r28
    527e:	05 96       	adiw	r24, 0x05	; 5
    5280:	be 01       	movw	r22, r28
    5282:	6f 5e       	subi	r22, 0xEF	; 239
    5284:	7f 4f       	sbci	r23, 0xFF	; 255
    5286:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    528a:	99 85       	ldd	r25, Y+9	; 0x09
    528c:	92 30       	cpi	r25, 0x02	; 2
    528e:	88 f0       	brcs	.+34     	; 0x52b2 <__mulsf3+0x60>
    5290:	89 89       	ldd	r24, Y+17	; 0x11
    5292:	82 30       	cpi	r24, 0x02	; 2
    5294:	c8 f0       	brcs	.+50     	; 0x52c8 <__mulsf3+0x76>
    5296:	94 30       	cpi	r25, 0x04	; 4
    5298:	19 f4       	brne	.+6      	; 0x52a0 <__mulsf3+0x4e>
    529a:	82 30       	cpi	r24, 0x02	; 2
    529c:	51 f4       	brne	.+20     	; 0x52b2 <__mulsf3+0x60>
    529e:	04 c0       	rjmp	.+8      	; 0x52a8 <__mulsf3+0x56>
    52a0:	84 30       	cpi	r24, 0x04	; 4
    52a2:	29 f4       	brne	.+10     	; 0x52ae <__mulsf3+0x5c>
    52a4:	92 30       	cpi	r25, 0x02	; 2
    52a6:	81 f4       	brne	.+32     	; 0x52c8 <__mulsf3+0x76>
    52a8:	84 e8       	ldi	r24, 0x84	; 132
    52aa:	91 e0       	ldi	r25, 0x01	; 1
    52ac:	c6 c0       	rjmp	.+396    	; 0x543a <__mulsf3+0x1e8>
    52ae:	92 30       	cpi	r25, 0x02	; 2
    52b0:	49 f4       	brne	.+18     	; 0x52c4 <__mulsf3+0x72>
    52b2:	20 e0       	ldi	r18, 0x00	; 0
    52b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    52b6:	8a 89       	ldd	r24, Y+18	; 0x12
    52b8:	98 13       	cpse	r25, r24
    52ba:	21 e0       	ldi	r18, 0x01	; 1
    52bc:	2a 87       	std	Y+10, r18	; 0x0a
    52be:	ce 01       	movw	r24, r28
    52c0:	09 96       	adiw	r24, 0x09	; 9
    52c2:	bb c0       	rjmp	.+374    	; 0x543a <__mulsf3+0x1e8>
    52c4:	82 30       	cpi	r24, 0x02	; 2
    52c6:	49 f4       	brne	.+18     	; 0x52da <__mulsf3+0x88>
    52c8:	20 e0       	ldi	r18, 0x00	; 0
    52ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    52cc:	8a 89       	ldd	r24, Y+18	; 0x12
    52ce:	98 13       	cpse	r25, r24
    52d0:	21 e0       	ldi	r18, 0x01	; 1
    52d2:	2a 8b       	std	Y+18, r18	; 0x12
    52d4:	ce 01       	movw	r24, r28
    52d6:	41 96       	adiw	r24, 0x11	; 17
    52d8:	b0 c0       	rjmp	.+352    	; 0x543a <__mulsf3+0x1e8>
    52da:	2d 84       	ldd	r2, Y+13	; 0x0d
    52dc:	3e 84       	ldd	r3, Y+14	; 0x0e
    52de:	4f 84       	ldd	r4, Y+15	; 0x0f
    52e0:	58 88       	ldd	r5, Y+16	; 0x10
    52e2:	6d 88       	ldd	r6, Y+21	; 0x15
    52e4:	7e 88       	ldd	r7, Y+22	; 0x16
    52e6:	8f 88       	ldd	r8, Y+23	; 0x17
    52e8:	98 8c       	ldd	r9, Y+24	; 0x18
    52ea:	ee 24       	eor	r14, r14
    52ec:	ff 24       	eor	r15, r15
    52ee:	87 01       	movw	r16, r14
    52f0:	aa 24       	eor	r10, r10
    52f2:	bb 24       	eor	r11, r11
    52f4:	65 01       	movw	r12, r10
    52f6:	40 e0       	ldi	r20, 0x00	; 0
    52f8:	50 e0       	ldi	r21, 0x00	; 0
    52fa:	60 e0       	ldi	r22, 0x00	; 0
    52fc:	70 e0       	ldi	r23, 0x00	; 0
    52fe:	e0 e0       	ldi	r30, 0x00	; 0
    5300:	f0 e0       	ldi	r31, 0x00	; 0
    5302:	c1 01       	movw	r24, r2
    5304:	81 70       	andi	r24, 0x01	; 1
    5306:	90 70       	andi	r25, 0x00	; 0
    5308:	89 2b       	or	r24, r25
    530a:	e9 f0       	breq	.+58     	; 0x5346 <__mulsf3+0xf4>
    530c:	e6 0c       	add	r14, r6
    530e:	f7 1c       	adc	r15, r7
    5310:	08 1d       	adc	r16, r8
    5312:	19 1d       	adc	r17, r9
    5314:	9a 01       	movw	r18, r20
    5316:	ab 01       	movw	r20, r22
    5318:	2a 0d       	add	r18, r10
    531a:	3b 1d       	adc	r19, r11
    531c:	4c 1d       	adc	r20, r12
    531e:	5d 1d       	adc	r21, r13
    5320:	80 e0       	ldi	r24, 0x00	; 0
    5322:	90 e0       	ldi	r25, 0x00	; 0
    5324:	a0 e0       	ldi	r26, 0x00	; 0
    5326:	b0 e0       	ldi	r27, 0x00	; 0
    5328:	e6 14       	cp	r14, r6
    532a:	f7 04       	cpc	r15, r7
    532c:	08 05       	cpc	r16, r8
    532e:	19 05       	cpc	r17, r9
    5330:	20 f4       	brcc	.+8      	; 0x533a <__mulsf3+0xe8>
    5332:	81 e0       	ldi	r24, 0x01	; 1
    5334:	90 e0       	ldi	r25, 0x00	; 0
    5336:	a0 e0       	ldi	r26, 0x00	; 0
    5338:	b0 e0       	ldi	r27, 0x00	; 0
    533a:	ba 01       	movw	r22, r20
    533c:	a9 01       	movw	r20, r18
    533e:	48 0f       	add	r20, r24
    5340:	59 1f       	adc	r21, r25
    5342:	6a 1f       	adc	r22, r26
    5344:	7b 1f       	adc	r23, r27
    5346:	aa 0c       	add	r10, r10
    5348:	bb 1c       	adc	r11, r11
    534a:	cc 1c       	adc	r12, r12
    534c:	dd 1c       	adc	r13, r13
    534e:	97 fe       	sbrs	r9, 7
    5350:	08 c0       	rjmp	.+16     	; 0x5362 <__mulsf3+0x110>
    5352:	81 e0       	ldi	r24, 0x01	; 1
    5354:	90 e0       	ldi	r25, 0x00	; 0
    5356:	a0 e0       	ldi	r26, 0x00	; 0
    5358:	b0 e0       	ldi	r27, 0x00	; 0
    535a:	a8 2a       	or	r10, r24
    535c:	b9 2a       	or	r11, r25
    535e:	ca 2a       	or	r12, r26
    5360:	db 2a       	or	r13, r27
    5362:	31 96       	adiw	r30, 0x01	; 1
    5364:	e0 32       	cpi	r30, 0x20	; 32
    5366:	f1 05       	cpc	r31, r1
    5368:	49 f0       	breq	.+18     	; 0x537c <__mulsf3+0x12a>
    536a:	66 0c       	add	r6, r6
    536c:	77 1c       	adc	r7, r7
    536e:	88 1c       	adc	r8, r8
    5370:	99 1c       	adc	r9, r9
    5372:	56 94       	lsr	r5
    5374:	47 94       	ror	r4
    5376:	37 94       	ror	r3
    5378:	27 94       	ror	r2
    537a:	c3 cf       	rjmp	.-122    	; 0x5302 <__mulsf3+0xb0>
    537c:	fa 85       	ldd	r31, Y+10	; 0x0a
    537e:	ea 89       	ldd	r30, Y+18	; 0x12
    5380:	2b 89       	ldd	r18, Y+19	; 0x13
    5382:	3c 89       	ldd	r19, Y+20	; 0x14
    5384:	8b 85       	ldd	r24, Y+11	; 0x0b
    5386:	9c 85       	ldd	r25, Y+12	; 0x0c
    5388:	28 0f       	add	r18, r24
    538a:	39 1f       	adc	r19, r25
    538c:	2e 5f       	subi	r18, 0xFE	; 254
    538e:	3f 4f       	sbci	r19, 0xFF	; 255
    5390:	17 c0       	rjmp	.+46     	; 0x53c0 <__mulsf3+0x16e>
    5392:	ca 01       	movw	r24, r20
    5394:	81 70       	andi	r24, 0x01	; 1
    5396:	90 70       	andi	r25, 0x00	; 0
    5398:	89 2b       	or	r24, r25
    539a:	61 f0       	breq	.+24     	; 0x53b4 <__mulsf3+0x162>
    539c:	16 95       	lsr	r17
    539e:	07 95       	ror	r16
    53a0:	f7 94       	ror	r15
    53a2:	e7 94       	ror	r14
    53a4:	80 e0       	ldi	r24, 0x00	; 0
    53a6:	90 e0       	ldi	r25, 0x00	; 0
    53a8:	a0 e0       	ldi	r26, 0x00	; 0
    53aa:	b0 e8       	ldi	r27, 0x80	; 128
    53ac:	e8 2a       	or	r14, r24
    53ae:	f9 2a       	or	r15, r25
    53b0:	0a 2b       	or	r16, r26
    53b2:	1b 2b       	or	r17, r27
    53b4:	76 95       	lsr	r23
    53b6:	67 95       	ror	r22
    53b8:	57 95       	ror	r21
    53ba:	47 95       	ror	r20
    53bc:	2f 5f       	subi	r18, 0xFF	; 255
    53be:	3f 4f       	sbci	r19, 0xFF	; 255
    53c0:	77 fd       	sbrc	r23, 7
    53c2:	e7 cf       	rjmp	.-50     	; 0x5392 <__mulsf3+0x140>
    53c4:	0c c0       	rjmp	.+24     	; 0x53de <__mulsf3+0x18c>
    53c6:	44 0f       	add	r20, r20
    53c8:	55 1f       	adc	r21, r21
    53ca:	66 1f       	adc	r22, r22
    53cc:	77 1f       	adc	r23, r23
    53ce:	17 fd       	sbrc	r17, 7
    53d0:	41 60       	ori	r20, 0x01	; 1
    53d2:	ee 0c       	add	r14, r14
    53d4:	ff 1c       	adc	r15, r15
    53d6:	00 1f       	adc	r16, r16
    53d8:	11 1f       	adc	r17, r17
    53da:	21 50       	subi	r18, 0x01	; 1
    53dc:	30 40       	sbci	r19, 0x00	; 0
    53de:	40 30       	cpi	r20, 0x00	; 0
    53e0:	90 e0       	ldi	r25, 0x00	; 0
    53e2:	59 07       	cpc	r21, r25
    53e4:	90 e0       	ldi	r25, 0x00	; 0
    53e6:	69 07       	cpc	r22, r25
    53e8:	90 e4       	ldi	r25, 0x40	; 64
    53ea:	79 07       	cpc	r23, r25
    53ec:	60 f3       	brcs	.-40     	; 0x53c6 <__mulsf3+0x174>
    53ee:	2b 8f       	std	Y+27, r18	; 0x1b
    53f0:	3c 8f       	std	Y+28, r19	; 0x1c
    53f2:	db 01       	movw	r26, r22
    53f4:	ca 01       	movw	r24, r20
    53f6:	8f 77       	andi	r24, 0x7F	; 127
    53f8:	90 70       	andi	r25, 0x00	; 0
    53fa:	a0 70       	andi	r26, 0x00	; 0
    53fc:	b0 70       	andi	r27, 0x00	; 0
    53fe:	80 34       	cpi	r24, 0x40	; 64
    5400:	91 05       	cpc	r25, r1
    5402:	a1 05       	cpc	r26, r1
    5404:	b1 05       	cpc	r27, r1
    5406:	61 f4       	brne	.+24     	; 0x5420 <__mulsf3+0x1ce>
    5408:	47 fd       	sbrc	r20, 7
    540a:	0a c0       	rjmp	.+20     	; 0x5420 <__mulsf3+0x1ce>
    540c:	e1 14       	cp	r14, r1
    540e:	f1 04       	cpc	r15, r1
    5410:	01 05       	cpc	r16, r1
    5412:	11 05       	cpc	r17, r1
    5414:	29 f0       	breq	.+10     	; 0x5420 <__mulsf3+0x1ce>
    5416:	40 5c       	subi	r20, 0xC0	; 192
    5418:	5f 4f       	sbci	r21, 0xFF	; 255
    541a:	6f 4f       	sbci	r22, 0xFF	; 255
    541c:	7f 4f       	sbci	r23, 0xFF	; 255
    541e:	40 78       	andi	r20, 0x80	; 128
    5420:	1a 8e       	std	Y+26, r1	; 0x1a
    5422:	fe 17       	cp	r31, r30
    5424:	11 f0       	breq	.+4      	; 0x542a <__mulsf3+0x1d8>
    5426:	81 e0       	ldi	r24, 0x01	; 1
    5428:	8a 8f       	std	Y+26, r24	; 0x1a
    542a:	4d 8f       	std	Y+29, r20	; 0x1d
    542c:	5e 8f       	std	Y+30, r21	; 0x1e
    542e:	6f 8f       	std	Y+31, r22	; 0x1f
    5430:	78 a3       	std	Y+32, r23	; 0x20
    5432:	83 e0       	ldi	r24, 0x03	; 3
    5434:	89 8f       	std	Y+25, r24	; 0x19
    5436:	ce 01       	movw	r24, r28
    5438:	49 96       	adiw	r24, 0x19	; 25
    543a:	0e 94 07 2b 	call	0x560e	; 0x560e <__pack_f>
    543e:	a0 96       	adiw	r28, 0x20	; 32
    5440:	e2 e1       	ldi	r30, 0x12	; 18
    5442:	0c 94 c9 2c 	jmp	0x5992	; 0x5992 <__epilogue_restores__>

00005446 <__gtsf2>:
    5446:	a8 e1       	ldi	r26, 0x18	; 24
    5448:	b0 e0       	ldi	r27, 0x00	; 0
    544a:	e9 e2       	ldi	r30, 0x29	; 41
    544c:	fa e2       	ldi	r31, 0x2A	; 42
    544e:	0c 94 b9 2c 	jmp	0x5972	; 0x5972 <__prologue_saves__+0x18>
    5452:	69 83       	std	Y+1, r22	; 0x01
    5454:	7a 83       	std	Y+2, r23	; 0x02
    5456:	8b 83       	std	Y+3, r24	; 0x03
    5458:	9c 83       	std	Y+4, r25	; 0x04
    545a:	2d 83       	std	Y+5, r18	; 0x05
    545c:	3e 83       	std	Y+6, r19	; 0x06
    545e:	4f 83       	std	Y+7, r20	; 0x07
    5460:	58 87       	std	Y+8, r21	; 0x08
    5462:	89 e0       	ldi	r24, 0x09	; 9
    5464:	e8 2e       	mov	r14, r24
    5466:	f1 2c       	mov	r15, r1
    5468:	ec 0e       	add	r14, r28
    546a:	fd 1e       	adc	r15, r29
    546c:	ce 01       	movw	r24, r28
    546e:	01 96       	adiw	r24, 0x01	; 1
    5470:	b7 01       	movw	r22, r14
    5472:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    5476:	8e 01       	movw	r16, r28
    5478:	0f 5e       	subi	r16, 0xEF	; 239
    547a:	1f 4f       	sbci	r17, 0xFF	; 255
    547c:	ce 01       	movw	r24, r28
    547e:	05 96       	adiw	r24, 0x05	; 5
    5480:	b8 01       	movw	r22, r16
    5482:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    5486:	89 85       	ldd	r24, Y+9	; 0x09
    5488:	82 30       	cpi	r24, 0x02	; 2
    548a:	40 f0       	brcs	.+16     	; 0x549c <__gtsf2+0x56>
    548c:	89 89       	ldd	r24, Y+17	; 0x11
    548e:	82 30       	cpi	r24, 0x02	; 2
    5490:	28 f0       	brcs	.+10     	; 0x549c <__gtsf2+0x56>
    5492:	c7 01       	movw	r24, r14
    5494:	b8 01       	movw	r22, r16
    5496:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <__fpcmp_parts_f>
    549a:	01 c0       	rjmp	.+2      	; 0x549e <__gtsf2+0x58>
    549c:	8f ef       	ldi	r24, 0xFF	; 255
    549e:	68 96       	adiw	r28, 0x18	; 24
    54a0:	e6 e0       	ldi	r30, 0x06	; 6
    54a2:	0c 94 d5 2c 	jmp	0x59aa	; 0x59aa <__epilogue_restores__+0x18>

000054a6 <__gesf2>:
    54a6:	a8 e1       	ldi	r26, 0x18	; 24
    54a8:	b0 e0       	ldi	r27, 0x00	; 0
    54aa:	e9 e5       	ldi	r30, 0x59	; 89
    54ac:	fa e2       	ldi	r31, 0x2A	; 42
    54ae:	0c 94 b9 2c 	jmp	0x5972	; 0x5972 <__prologue_saves__+0x18>
    54b2:	69 83       	std	Y+1, r22	; 0x01
    54b4:	7a 83       	std	Y+2, r23	; 0x02
    54b6:	8b 83       	std	Y+3, r24	; 0x03
    54b8:	9c 83       	std	Y+4, r25	; 0x04
    54ba:	2d 83       	std	Y+5, r18	; 0x05
    54bc:	3e 83       	std	Y+6, r19	; 0x06
    54be:	4f 83       	std	Y+7, r20	; 0x07
    54c0:	58 87       	std	Y+8, r21	; 0x08
    54c2:	89 e0       	ldi	r24, 0x09	; 9
    54c4:	e8 2e       	mov	r14, r24
    54c6:	f1 2c       	mov	r15, r1
    54c8:	ec 0e       	add	r14, r28
    54ca:	fd 1e       	adc	r15, r29
    54cc:	ce 01       	movw	r24, r28
    54ce:	01 96       	adiw	r24, 0x01	; 1
    54d0:	b7 01       	movw	r22, r14
    54d2:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    54d6:	8e 01       	movw	r16, r28
    54d8:	0f 5e       	subi	r16, 0xEF	; 239
    54da:	1f 4f       	sbci	r17, 0xFF	; 255
    54dc:	ce 01       	movw	r24, r28
    54de:	05 96       	adiw	r24, 0x05	; 5
    54e0:	b8 01       	movw	r22, r16
    54e2:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    54e6:	89 85       	ldd	r24, Y+9	; 0x09
    54e8:	82 30       	cpi	r24, 0x02	; 2
    54ea:	40 f0       	brcs	.+16     	; 0x54fc <__gesf2+0x56>
    54ec:	89 89       	ldd	r24, Y+17	; 0x11
    54ee:	82 30       	cpi	r24, 0x02	; 2
    54f0:	28 f0       	brcs	.+10     	; 0x54fc <__gesf2+0x56>
    54f2:	c7 01       	movw	r24, r14
    54f4:	b8 01       	movw	r22, r16
    54f6:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <__fpcmp_parts_f>
    54fa:	01 c0       	rjmp	.+2      	; 0x54fe <__gesf2+0x58>
    54fc:	8f ef       	ldi	r24, 0xFF	; 255
    54fe:	68 96       	adiw	r28, 0x18	; 24
    5500:	e6 e0       	ldi	r30, 0x06	; 6
    5502:	0c 94 d5 2c 	jmp	0x59aa	; 0x59aa <__epilogue_restores__+0x18>

00005506 <__ltsf2>:
    5506:	a8 e1       	ldi	r26, 0x18	; 24
    5508:	b0 e0       	ldi	r27, 0x00	; 0
    550a:	e9 e8       	ldi	r30, 0x89	; 137
    550c:	fa e2       	ldi	r31, 0x2A	; 42
    550e:	0c 94 b9 2c 	jmp	0x5972	; 0x5972 <__prologue_saves__+0x18>
    5512:	69 83       	std	Y+1, r22	; 0x01
    5514:	7a 83       	std	Y+2, r23	; 0x02
    5516:	8b 83       	std	Y+3, r24	; 0x03
    5518:	9c 83       	std	Y+4, r25	; 0x04
    551a:	2d 83       	std	Y+5, r18	; 0x05
    551c:	3e 83       	std	Y+6, r19	; 0x06
    551e:	4f 83       	std	Y+7, r20	; 0x07
    5520:	58 87       	std	Y+8, r21	; 0x08
    5522:	89 e0       	ldi	r24, 0x09	; 9
    5524:	e8 2e       	mov	r14, r24
    5526:	f1 2c       	mov	r15, r1
    5528:	ec 0e       	add	r14, r28
    552a:	fd 1e       	adc	r15, r29
    552c:	ce 01       	movw	r24, r28
    552e:	01 96       	adiw	r24, 0x01	; 1
    5530:	b7 01       	movw	r22, r14
    5532:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    5536:	8e 01       	movw	r16, r28
    5538:	0f 5e       	subi	r16, 0xEF	; 239
    553a:	1f 4f       	sbci	r17, 0xFF	; 255
    553c:	ce 01       	movw	r24, r28
    553e:	05 96       	adiw	r24, 0x05	; 5
    5540:	b8 01       	movw	r22, r16
    5542:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    5546:	89 85       	ldd	r24, Y+9	; 0x09
    5548:	82 30       	cpi	r24, 0x02	; 2
    554a:	40 f0       	brcs	.+16     	; 0x555c <__ltsf2+0x56>
    554c:	89 89       	ldd	r24, Y+17	; 0x11
    554e:	82 30       	cpi	r24, 0x02	; 2
    5550:	28 f0       	brcs	.+10     	; 0x555c <__ltsf2+0x56>
    5552:	c7 01       	movw	r24, r14
    5554:	b8 01       	movw	r22, r16
    5556:	0e 94 54 2c 	call	0x58a8	; 0x58a8 <__fpcmp_parts_f>
    555a:	01 c0       	rjmp	.+2      	; 0x555e <__ltsf2+0x58>
    555c:	81 e0       	ldi	r24, 0x01	; 1
    555e:	68 96       	adiw	r28, 0x18	; 24
    5560:	e6 e0       	ldi	r30, 0x06	; 6
    5562:	0c 94 d5 2c 	jmp	0x59aa	; 0x59aa <__epilogue_restores__+0x18>

00005566 <__fixsfsi>:
    5566:	ac e0       	ldi	r26, 0x0C	; 12
    5568:	b0 e0       	ldi	r27, 0x00	; 0
    556a:	e9 eb       	ldi	r30, 0xB9	; 185
    556c:	fa e2       	ldi	r31, 0x2A	; 42
    556e:	0c 94 bd 2c 	jmp	0x597a	; 0x597a <__prologue_saves__+0x20>
    5572:	69 83       	std	Y+1, r22	; 0x01
    5574:	7a 83       	std	Y+2, r23	; 0x02
    5576:	8b 83       	std	Y+3, r24	; 0x03
    5578:	9c 83       	std	Y+4, r25	; 0x04
    557a:	ce 01       	movw	r24, r28
    557c:	01 96       	adiw	r24, 0x01	; 1
    557e:	be 01       	movw	r22, r28
    5580:	6b 5f       	subi	r22, 0xFB	; 251
    5582:	7f 4f       	sbci	r23, 0xFF	; 255
    5584:	0e 94 dc 2b 	call	0x57b8	; 0x57b8 <__unpack_f>
    5588:	8d 81       	ldd	r24, Y+5	; 0x05
    558a:	82 30       	cpi	r24, 0x02	; 2
    558c:	61 f1       	breq	.+88     	; 0x55e6 <__fixsfsi+0x80>
    558e:	82 30       	cpi	r24, 0x02	; 2
    5590:	50 f1       	brcs	.+84     	; 0x55e6 <__fixsfsi+0x80>
    5592:	84 30       	cpi	r24, 0x04	; 4
    5594:	21 f4       	brne	.+8      	; 0x559e <__fixsfsi+0x38>
    5596:	8e 81       	ldd	r24, Y+6	; 0x06
    5598:	88 23       	and	r24, r24
    559a:	51 f1       	breq	.+84     	; 0x55f0 <__fixsfsi+0x8a>
    559c:	2e c0       	rjmp	.+92     	; 0x55fa <__fixsfsi+0x94>
    559e:	2f 81       	ldd	r18, Y+7	; 0x07
    55a0:	38 85       	ldd	r19, Y+8	; 0x08
    55a2:	37 fd       	sbrc	r19, 7
    55a4:	20 c0       	rjmp	.+64     	; 0x55e6 <__fixsfsi+0x80>
    55a6:	6e 81       	ldd	r22, Y+6	; 0x06
    55a8:	2f 31       	cpi	r18, 0x1F	; 31
    55aa:	31 05       	cpc	r19, r1
    55ac:	1c f0       	brlt	.+6      	; 0x55b4 <__fixsfsi+0x4e>
    55ae:	66 23       	and	r22, r22
    55b0:	f9 f0       	breq	.+62     	; 0x55f0 <__fixsfsi+0x8a>
    55b2:	23 c0       	rjmp	.+70     	; 0x55fa <__fixsfsi+0x94>
    55b4:	8e e1       	ldi	r24, 0x1E	; 30
    55b6:	90 e0       	ldi	r25, 0x00	; 0
    55b8:	82 1b       	sub	r24, r18
    55ba:	93 0b       	sbc	r25, r19
    55bc:	29 85       	ldd	r18, Y+9	; 0x09
    55be:	3a 85       	ldd	r19, Y+10	; 0x0a
    55c0:	4b 85       	ldd	r20, Y+11	; 0x0b
    55c2:	5c 85       	ldd	r21, Y+12	; 0x0c
    55c4:	04 c0       	rjmp	.+8      	; 0x55ce <__fixsfsi+0x68>
    55c6:	56 95       	lsr	r21
    55c8:	47 95       	ror	r20
    55ca:	37 95       	ror	r19
    55cc:	27 95       	ror	r18
    55ce:	8a 95       	dec	r24
    55d0:	d2 f7       	brpl	.-12     	; 0x55c6 <__fixsfsi+0x60>
    55d2:	66 23       	and	r22, r22
    55d4:	b1 f0       	breq	.+44     	; 0x5602 <__fixsfsi+0x9c>
    55d6:	50 95       	com	r21
    55d8:	40 95       	com	r20
    55da:	30 95       	com	r19
    55dc:	21 95       	neg	r18
    55de:	3f 4f       	sbci	r19, 0xFF	; 255
    55e0:	4f 4f       	sbci	r20, 0xFF	; 255
    55e2:	5f 4f       	sbci	r21, 0xFF	; 255
    55e4:	0e c0       	rjmp	.+28     	; 0x5602 <__fixsfsi+0x9c>
    55e6:	20 e0       	ldi	r18, 0x00	; 0
    55e8:	30 e0       	ldi	r19, 0x00	; 0
    55ea:	40 e0       	ldi	r20, 0x00	; 0
    55ec:	50 e0       	ldi	r21, 0x00	; 0
    55ee:	09 c0       	rjmp	.+18     	; 0x5602 <__fixsfsi+0x9c>
    55f0:	2f ef       	ldi	r18, 0xFF	; 255
    55f2:	3f ef       	ldi	r19, 0xFF	; 255
    55f4:	4f ef       	ldi	r20, 0xFF	; 255
    55f6:	5f e7       	ldi	r21, 0x7F	; 127
    55f8:	04 c0       	rjmp	.+8      	; 0x5602 <__fixsfsi+0x9c>
    55fa:	20 e0       	ldi	r18, 0x00	; 0
    55fc:	30 e0       	ldi	r19, 0x00	; 0
    55fe:	40 e0       	ldi	r20, 0x00	; 0
    5600:	50 e8       	ldi	r21, 0x80	; 128
    5602:	b9 01       	movw	r22, r18
    5604:	ca 01       	movw	r24, r20
    5606:	2c 96       	adiw	r28, 0x0c	; 12
    5608:	e2 e0       	ldi	r30, 0x02	; 2
    560a:	0c 94 d9 2c 	jmp	0x59b2	; 0x59b2 <__epilogue_restores__+0x20>

0000560e <__pack_f>:
    560e:	df 92       	push	r13
    5610:	ef 92       	push	r14
    5612:	ff 92       	push	r15
    5614:	0f 93       	push	r16
    5616:	1f 93       	push	r17
    5618:	fc 01       	movw	r30, r24
    561a:	e4 80       	ldd	r14, Z+4	; 0x04
    561c:	f5 80       	ldd	r15, Z+5	; 0x05
    561e:	06 81       	ldd	r16, Z+6	; 0x06
    5620:	17 81       	ldd	r17, Z+7	; 0x07
    5622:	d1 80       	ldd	r13, Z+1	; 0x01
    5624:	80 81       	ld	r24, Z
    5626:	82 30       	cpi	r24, 0x02	; 2
    5628:	48 f4       	brcc	.+18     	; 0x563c <__pack_f+0x2e>
    562a:	80 e0       	ldi	r24, 0x00	; 0
    562c:	90 e0       	ldi	r25, 0x00	; 0
    562e:	a0 e1       	ldi	r26, 0x10	; 16
    5630:	b0 e0       	ldi	r27, 0x00	; 0
    5632:	e8 2a       	or	r14, r24
    5634:	f9 2a       	or	r15, r25
    5636:	0a 2b       	or	r16, r26
    5638:	1b 2b       	or	r17, r27
    563a:	a5 c0       	rjmp	.+330    	; 0x5786 <__pack_f+0x178>
    563c:	84 30       	cpi	r24, 0x04	; 4
    563e:	09 f4       	brne	.+2      	; 0x5642 <__pack_f+0x34>
    5640:	9f c0       	rjmp	.+318    	; 0x5780 <__pack_f+0x172>
    5642:	82 30       	cpi	r24, 0x02	; 2
    5644:	21 f4       	brne	.+8      	; 0x564e <__pack_f+0x40>
    5646:	ee 24       	eor	r14, r14
    5648:	ff 24       	eor	r15, r15
    564a:	87 01       	movw	r16, r14
    564c:	05 c0       	rjmp	.+10     	; 0x5658 <__pack_f+0x4a>
    564e:	e1 14       	cp	r14, r1
    5650:	f1 04       	cpc	r15, r1
    5652:	01 05       	cpc	r16, r1
    5654:	11 05       	cpc	r17, r1
    5656:	19 f4       	brne	.+6      	; 0x565e <__pack_f+0x50>
    5658:	e0 e0       	ldi	r30, 0x00	; 0
    565a:	f0 e0       	ldi	r31, 0x00	; 0
    565c:	96 c0       	rjmp	.+300    	; 0x578a <__pack_f+0x17c>
    565e:	62 81       	ldd	r22, Z+2	; 0x02
    5660:	73 81       	ldd	r23, Z+3	; 0x03
    5662:	9f ef       	ldi	r25, 0xFF	; 255
    5664:	62 38       	cpi	r22, 0x82	; 130
    5666:	79 07       	cpc	r23, r25
    5668:	0c f0       	brlt	.+2      	; 0x566c <__pack_f+0x5e>
    566a:	5b c0       	rjmp	.+182    	; 0x5722 <__pack_f+0x114>
    566c:	22 e8       	ldi	r18, 0x82	; 130
    566e:	3f ef       	ldi	r19, 0xFF	; 255
    5670:	26 1b       	sub	r18, r22
    5672:	37 0b       	sbc	r19, r23
    5674:	2a 31       	cpi	r18, 0x1A	; 26
    5676:	31 05       	cpc	r19, r1
    5678:	2c f0       	brlt	.+10     	; 0x5684 <__pack_f+0x76>
    567a:	20 e0       	ldi	r18, 0x00	; 0
    567c:	30 e0       	ldi	r19, 0x00	; 0
    567e:	40 e0       	ldi	r20, 0x00	; 0
    5680:	50 e0       	ldi	r21, 0x00	; 0
    5682:	2a c0       	rjmp	.+84     	; 0x56d8 <__pack_f+0xca>
    5684:	b8 01       	movw	r22, r16
    5686:	a7 01       	movw	r20, r14
    5688:	02 2e       	mov	r0, r18
    568a:	04 c0       	rjmp	.+8      	; 0x5694 <__pack_f+0x86>
    568c:	76 95       	lsr	r23
    568e:	67 95       	ror	r22
    5690:	57 95       	ror	r21
    5692:	47 95       	ror	r20
    5694:	0a 94       	dec	r0
    5696:	d2 f7       	brpl	.-12     	; 0x568c <__pack_f+0x7e>
    5698:	81 e0       	ldi	r24, 0x01	; 1
    569a:	90 e0       	ldi	r25, 0x00	; 0
    569c:	a0 e0       	ldi	r26, 0x00	; 0
    569e:	b0 e0       	ldi	r27, 0x00	; 0
    56a0:	04 c0       	rjmp	.+8      	; 0x56aa <__pack_f+0x9c>
    56a2:	88 0f       	add	r24, r24
    56a4:	99 1f       	adc	r25, r25
    56a6:	aa 1f       	adc	r26, r26
    56a8:	bb 1f       	adc	r27, r27
    56aa:	2a 95       	dec	r18
    56ac:	d2 f7       	brpl	.-12     	; 0x56a2 <__pack_f+0x94>
    56ae:	01 97       	sbiw	r24, 0x01	; 1
    56b0:	a1 09       	sbc	r26, r1
    56b2:	b1 09       	sbc	r27, r1
    56b4:	8e 21       	and	r24, r14
    56b6:	9f 21       	and	r25, r15
    56b8:	a0 23       	and	r26, r16
    56ba:	b1 23       	and	r27, r17
    56bc:	00 97       	sbiw	r24, 0x00	; 0
    56be:	a1 05       	cpc	r26, r1
    56c0:	b1 05       	cpc	r27, r1
    56c2:	21 f0       	breq	.+8      	; 0x56cc <__pack_f+0xbe>
    56c4:	81 e0       	ldi	r24, 0x01	; 1
    56c6:	90 e0       	ldi	r25, 0x00	; 0
    56c8:	a0 e0       	ldi	r26, 0x00	; 0
    56ca:	b0 e0       	ldi	r27, 0x00	; 0
    56cc:	9a 01       	movw	r18, r20
    56ce:	ab 01       	movw	r20, r22
    56d0:	28 2b       	or	r18, r24
    56d2:	39 2b       	or	r19, r25
    56d4:	4a 2b       	or	r20, r26
    56d6:	5b 2b       	or	r21, r27
    56d8:	da 01       	movw	r26, r20
    56da:	c9 01       	movw	r24, r18
    56dc:	8f 77       	andi	r24, 0x7F	; 127
    56de:	90 70       	andi	r25, 0x00	; 0
    56e0:	a0 70       	andi	r26, 0x00	; 0
    56e2:	b0 70       	andi	r27, 0x00	; 0
    56e4:	80 34       	cpi	r24, 0x40	; 64
    56e6:	91 05       	cpc	r25, r1
    56e8:	a1 05       	cpc	r26, r1
    56ea:	b1 05       	cpc	r27, r1
    56ec:	39 f4       	brne	.+14     	; 0x56fc <__pack_f+0xee>
    56ee:	27 ff       	sbrs	r18, 7
    56f0:	09 c0       	rjmp	.+18     	; 0x5704 <__pack_f+0xf6>
    56f2:	20 5c       	subi	r18, 0xC0	; 192
    56f4:	3f 4f       	sbci	r19, 0xFF	; 255
    56f6:	4f 4f       	sbci	r20, 0xFF	; 255
    56f8:	5f 4f       	sbci	r21, 0xFF	; 255
    56fa:	04 c0       	rjmp	.+8      	; 0x5704 <__pack_f+0xf6>
    56fc:	21 5c       	subi	r18, 0xC1	; 193
    56fe:	3f 4f       	sbci	r19, 0xFF	; 255
    5700:	4f 4f       	sbci	r20, 0xFF	; 255
    5702:	5f 4f       	sbci	r21, 0xFF	; 255
    5704:	e0 e0       	ldi	r30, 0x00	; 0
    5706:	f0 e0       	ldi	r31, 0x00	; 0
    5708:	20 30       	cpi	r18, 0x00	; 0
    570a:	a0 e0       	ldi	r26, 0x00	; 0
    570c:	3a 07       	cpc	r19, r26
    570e:	a0 e0       	ldi	r26, 0x00	; 0
    5710:	4a 07       	cpc	r20, r26
    5712:	a0 e4       	ldi	r26, 0x40	; 64
    5714:	5a 07       	cpc	r21, r26
    5716:	10 f0       	brcs	.+4      	; 0x571c <__pack_f+0x10e>
    5718:	e1 e0       	ldi	r30, 0x01	; 1
    571a:	f0 e0       	ldi	r31, 0x00	; 0
    571c:	79 01       	movw	r14, r18
    571e:	8a 01       	movw	r16, r20
    5720:	27 c0       	rjmp	.+78     	; 0x5770 <__pack_f+0x162>
    5722:	60 38       	cpi	r22, 0x80	; 128
    5724:	71 05       	cpc	r23, r1
    5726:	64 f5       	brge	.+88     	; 0x5780 <__pack_f+0x172>
    5728:	fb 01       	movw	r30, r22
    572a:	e1 58       	subi	r30, 0x81	; 129
    572c:	ff 4f       	sbci	r31, 0xFF	; 255
    572e:	d8 01       	movw	r26, r16
    5730:	c7 01       	movw	r24, r14
    5732:	8f 77       	andi	r24, 0x7F	; 127
    5734:	90 70       	andi	r25, 0x00	; 0
    5736:	a0 70       	andi	r26, 0x00	; 0
    5738:	b0 70       	andi	r27, 0x00	; 0
    573a:	80 34       	cpi	r24, 0x40	; 64
    573c:	91 05       	cpc	r25, r1
    573e:	a1 05       	cpc	r26, r1
    5740:	b1 05       	cpc	r27, r1
    5742:	39 f4       	brne	.+14     	; 0x5752 <__pack_f+0x144>
    5744:	e7 fe       	sbrs	r14, 7
    5746:	0d c0       	rjmp	.+26     	; 0x5762 <__pack_f+0x154>
    5748:	80 e4       	ldi	r24, 0x40	; 64
    574a:	90 e0       	ldi	r25, 0x00	; 0
    574c:	a0 e0       	ldi	r26, 0x00	; 0
    574e:	b0 e0       	ldi	r27, 0x00	; 0
    5750:	04 c0       	rjmp	.+8      	; 0x575a <__pack_f+0x14c>
    5752:	8f e3       	ldi	r24, 0x3F	; 63
    5754:	90 e0       	ldi	r25, 0x00	; 0
    5756:	a0 e0       	ldi	r26, 0x00	; 0
    5758:	b0 e0       	ldi	r27, 0x00	; 0
    575a:	e8 0e       	add	r14, r24
    575c:	f9 1e       	adc	r15, r25
    575e:	0a 1f       	adc	r16, r26
    5760:	1b 1f       	adc	r17, r27
    5762:	17 ff       	sbrs	r17, 7
    5764:	05 c0       	rjmp	.+10     	; 0x5770 <__pack_f+0x162>
    5766:	16 95       	lsr	r17
    5768:	07 95       	ror	r16
    576a:	f7 94       	ror	r15
    576c:	e7 94       	ror	r14
    576e:	31 96       	adiw	r30, 0x01	; 1
    5770:	87 e0       	ldi	r24, 0x07	; 7
    5772:	16 95       	lsr	r17
    5774:	07 95       	ror	r16
    5776:	f7 94       	ror	r15
    5778:	e7 94       	ror	r14
    577a:	8a 95       	dec	r24
    577c:	d1 f7       	brne	.-12     	; 0x5772 <__pack_f+0x164>
    577e:	05 c0       	rjmp	.+10     	; 0x578a <__pack_f+0x17c>
    5780:	ee 24       	eor	r14, r14
    5782:	ff 24       	eor	r15, r15
    5784:	87 01       	movw	r16, r14
    5786:	ef ef       	ldi	r30, 0xFF	; 255
    5788:	f0 e0       	ldi	r31, 0x00	; 0
    578a:	6e 2f       	mov	r22, r30
    578c:	67 95       	ror	r22
    578e:	66 27       	eor	r22, r22
    5790:	67 95       	ror	r22
    5792:	90 2f       	mov	r25, r16
    5794:	9f 77       	andi	r25, 0x7F	; 127
    5796:	d7 94       	ror	r13
    5798:	dd 24       	eor	r13, r13
    579a:	d7 94       	ror	r13
    579c:	8e 2f       	mov	r24, r30
    579e:	86 95       	lsr	r24
    57a0:	49 2f       	mov	r20, r25
    57a2:	46 2b       	or	r20, r22
    57a4:	58 2f       	mov	r21, r24
    57a6:	5d 29       	or	r21, r13
    57a8:	b7 01       	movw	r22, r14
    57aa:	ca 01       	movw	r24, r20
    57ac:	1f 91       	pop	r17
    57ae:	0f 91       	pop	r16
    57b0:	ff 90       	pop	r15
    57b2:	ef 90       	pop	r14
    57b4:	df 90       	pop	r13
    57b6:	08 95       	ret

000057b8 <__unpack_f>:
    57b8:	fc 01       	movw	r30, r24
    57ba:	db 01       	movw	r26, r22
    57bc:	40 81       	ld	r20, Z
    57be:	51 81       	ldd	r21, Z+1	; 0x01
    57c0:	22 81       	ldd	r18, Z+2	; 0x02
    57c2:	62 2f       	mov	r22, r18
    57c4:	6f 77       	andi	r22, 0x7F	; 127
    57c6:	70 e0       	ldi	r23, 0x00	; 0
    57c8:	22 1f       	adc	r18, r18
    57ca:	22 27       	eor	r18, r18
    57cc:	22 1f       	adc	r18, r18
    57ce:	93 81       	ldd	r25, Z+3	; 0x03
    57d0:	89 2f       	mov	r24, r25
    57d2:	88 0f       	add	r24, r24
    57d4:	82 2b       	or	r24, r18
    57d6:	28 2f       	mov	r18, r24
    57d8:	30 e0       	ldi	r19, 0x00	; 0
    57da:	99 1f       	adc	r25, r25
    57dc:	99 27       	eor	r25, r25
    57de:	99 1f       	adc	r25, r25
    57e0:	11 96       	adiw	r26, 0x01	; 1
    57e2:	9c 93       	st	X, r25
    57e4:	11 97       	sbiw	r26, 0x01	; 1
    57e6:	21 15       	cp	r18, r1
    57e8:	31 05       	cpc	r19, r1
    57ea:	a9 f5       	brne	.+106    	; 0x5856 <__unpack_f+0x9e>
    57ec:	41 15       	cp	r20, r1
    57ee:	51 05       	cpc	r21, r1
    57f0:	61 05       	cpc	r22, r1
    57f2:	71 05       	cpc	r23, r1
    57f4:	11 f4       	brne	.+4      	; 0x57fa <__unpack_f+0x42>
    57f6:	82 e0       	ldi	r24, 0x02	; 2
    57f8:	37 c0       	rjmp	.+110    	; 0x5868 <__unpack_f+0xb0>
    57fa:	82 e8       	ldi	r24, 0x82	; 130
    57fc:	9f ef       	ldi	r25, 0xFF	; 255
    57fe:	13 96       	adiw	r26, 0x03	; 3
    5800:	9c 93       	st	X, r25
    5802:	8e 93       	st	-X, r24
    5804:	12 97       	sbiw	r26, 0x02	; 2
    5806:	9a 01       	movw	r18, r20
    5808:	ab 01       	movw	r20, r22
    580a:	67 e0       	ldi	r22, 0x07	; 7
    580c:	22 0f       	add	r18, r18
    580e:	33 1f       	adc	r19, r19
    5810:	44 1f       	adc	r20, r20
    5812:	55 1f       	adc	r21, r21
    5814:	6a 95       	dec	r22
    5816:	d1 f7       	brne	.-12     	; 0x580c <__unpack_f+0x54>
    5818:	83 e0       	ldi	r24, 0x03	; 3
    581a:	8c 93       	st	X, r24
    581c:	0d c0       	rjmp	.+26     	; 0x5838 <__unpack_f+0x80>
    581e:	22 0f       	add	r18, r18
    5820:	33 1f       	adc	r19, r19
    5822:	44 1f       	adc	r20, r20
    5824:	55 1f       	adc	r21, r21
    5826:	12 96       	adiw	r26, 0x02	; 2
    5828:	8d 91       	ld	r24, X+
    582a:	9c 91       	ld	r25, X
    582c:	13 97       	sbiw	r26, 0x03	; 3
    582e:	01 97       	sbiw	r24, 0x01	; 1
    5830:	13 96       	adiw	r26, 0x03	; 3
    5832:	9c 93       	st	X, r25
    5834:	8e 93       	st	-X, r24
    5836:	12 97       	sbiw	r26, 0x02	; 2
    5838:	20 30       	cpi	r18, 0x00	; 0
    583a:	80 e0       	ldi	r24, 0x00	; 0
    583c:	38 07       	cpc	r19, r24
    583e:	80 e0       	ldi	r24, 0x00	; 0
    5840:	48 07       	cpc	r20, r24
    5842:	80 e4       	ldi	r24, 0x40	; 64
    5844:	58 07       	cpc	r21, r24
    5846:	58 f3       	brcs	.-42     	; 0x581e <__unpack_f+0x66>
    5848:	14 96       	adiw	r26, 0x04	; 4
    584a:	2d 93       	st	X+, r18
    584c:	3d 93       	st	X+, r19
    584e:	4d 93       	st	X+, r20
    5850:	5c 93       	st	X, r21
    5852:	17 97       	sbiw	r26, 0x07	; 7
    5854:	08 95       	ret
    5856:	2f 3f       	cpi	r18, 0xFF	; 255
    5858:	31 05       	cpc	r19, r1
    585a:	79 f4       	brne	.+30     	; 0x587a <__unpack_f+0xc2>
    585c:	41 15       	cp	r20, r1
    585e:	51 05       	cpc	r21, r1
    5860:	61 05       	cpc	r22, r1
    5862:	71 05       	cpc	r23, r1
    5864:	19 f4       	brne	.+6      	; 0x586c <__unpack_f+0xb4>
    5866:	84 e0       	ldi	r24, 0x04	; 4
    5868:	8c 93       	st	X, r24
    586a:	08 95       	ret
    586c:	64 ff       	sbrs	r22, 4
    586e:	03 c0       	rjmp	.+6      	; 0x5876 <__unpack_f+0xbe>
    5870:	81 e0       	ldi	r24, 0x01	; 1
    5872:	8c 93       	st	X, r24
    5874:	12 c0       	rjmp	.+36     	; 0x589a <__unpack_f+0xe2>
    5876:	1c 92       	st	X, r1
    5878:	10 c0       	rjmp	.+32     	; 0x589a <__unpack_f+0xe2>
    587a:	2f 57       	subi	r18, 0x7F	; 127
    587c:	30 40       	sbci	r19, 0x00	; 0
    587e:	13 96       	adiw	r26, 0x03	; 3
    5880:	3c 93       	st	X, r19
    5882:	2e 93       	st	-X, r18
    5884:	12 97       	sbiw	r26, 0x02	; 2
    5886:	83 e0       	ldi	r24, 0x03	; 3
    5888:	8c 93       	st	X, r24
    588a:	87 e0       	ldi	r24, 0x07	; 7
    588c:	44 0f       	add	r20, r20
    588e:	55 1f       	adc	r21, r21
    5890:	66 1f       	adc	r22, r22
    5892:	77 1f       	adc	r23, r23
    5894:	8a 95       	dec	r24
    5896:	d1 f7       	brne	.-12     	; 0x588c <__unpack_f+0xd4>
    5898:	70 64       	ori	r23, 0x40	; 64
    589a:	14 96       	adiw	r26, 0x04	; 4
    589c:	4d 93       	st	X+, r20
    589e:	5d 93       	st	X+, r21
    58a0:	6d 93       	st	X+, r22
    58a2:	7c 93       	st	X, r23
    58a4:	17 97       	sbiw	r26, 0x07	; 7
    58a6:	08 95       	ret

000058a8 <__fpcmp_parts_f>:
    58a8:	1f 93       	push	r17
    58aa:	dc 01       	movw	r26, r24
    58ac:	fb 01       	movw	r30, r22
    58ae:	9c 91       	ld	r25, X
    58b0:	92 30       	cpi	r25, 0x02	; 2
    58b2:	08 f4       	brcc	.+2      	; 0x58b6 <__fpcmp_parts_f+0xe>
    58b4:	47 c0       	rjmp	.+142    	; 0x5944 <__fpcmp_parts_f+0x9c>
    58b6:	80 81       	ld	r24, Z
    58b8:	82 30       	cpi	r24, 0x02	; 2
    58ba:	08 f4       	brcc	.+2      	; 0x58be <__fpcmp_parts_f+0x16>
    58bc:	43 c0       	rjmp	.+134    	; 0x5944 <__fpcmp_parts_f+0x9c>
    58be:	94 30       	cpi	r25, 0x04	; 4
    58c0:	51 f4       	brne	.+20     	; 0x58d6 <__fpcmp_parts_f+0x2e>
    58c2:	11 96       	adiw	r26, 0x01	; 1
    58c4:	1c 91       	ld	r17, X
    58c6:	84 30       	cpi	r24, 0x04	; 4
    58c8:	99 f5       	brne	.+102    	; 0x5930 <__fpcmp_parts_f+0x88>
    58ca:	81 81       	ldd	r24, Z+1	; 0x01
    58cc:	68 2f       	mov	r22, r24
    58ce:	70 e0       	ldi	r23, 0x00	; 0
    58d0:	61 1b       	sub	r22, r17
    58d2:	71 09       	sbc	r23, r1
    58d4:	3f c0       	rjmp	.+126    	; 0x5954 <__fpcmp_parts_f+0xac>
    58d6:	84 30       	cpi	r24, 0x04	; 4
    58d8:	21 f0       	breq	.+8      	; 0x58e2 <__fpcmp_parts_f+0x3a>
    58da:	92 30       	cpi	r25, 0x02	; 2
    58dc:	31 f4       	brne	.+12     	; 0x58ea <__fpcmp_parts_f+0x42>
    58de:	82 30       	cpi	r24, 0x02	; 2
    58e0:	b9 f1       	breq	.+110    	; 0x5950 <__fpcmp_parts_f+0xa8>
    58e2:	81 81       	ldd	r24, Z+1	; 0x01
    58e4:	88 23       	and	r24, r24
    58e6:	89 f1       	breq	.+98     	; 0x594a <__fpcmp_parts_f+0xa2>
    58e8:	2d c0       	rjmp	.+90     	; 0x5944 <__fpcmp_parts_f+0x9c>
    58ea:	11 96       	adiw	r26, 0x01	; 1
    58ec:	1c 91       	ld	r17, X
    58ee:	11 97       	sbiw	r26, 0x01	; 1
    58f0:	82 30       	cpi	r24, 0x02	; 2
    58f2:	f1 f0       	breq	.+60     	; 0x5930 <__fpcmp_parts_f+0x88>
    58f4:	81 81       	ldd	r24, Z+1	; 0x01
    58f6:	18 17       	cp	r17, r24
    58f8:	d9 f4       	brne	.+54     	; 0x5930 <__fpcmp_parts_f+0x88>
    58fa:	12 96       	adiw	r26, 0x02	; 2
    58fc:	2d 91       	ld	r18, X+
    58fe:	3c 91       	ld	r19, X
    5900:	13 97       	sbiw	r26, 0x03	; 3
    5902:	82 81       	ldd	r24, Z+2	; 0x02
    5904:	93 81       	ldd	r25, Z+3	; 0x03
    5906:	82 17       	cp	r24, r18
    5908:	93 07       	cpc	r25, r19
    590a:	94 f0       	brlt	.+36     	; 0x5930 <__fpcmp_parts_f+0x88>
    590c:	28 17       	cp	r18, r24
    590e:	39 07       	cpc	r19, r25
    5910:	bc f0       	brlt	.+46     	; 0x5940 <__fpcmp_parts_f+0x98>
    5912:	14 96       	adiw	r26, 0x04	; 4
    5914:	8d 91       	ld	r24, X+
    5916:	9d 91       	ld	r25, X+
    5918:	0d 90       	ld	r0, X+
    591a:	bc 91       	ld	r27, X
    591c:	a0 2d       	mov	r26, r0
    591e:	24 81       	ldd	r18, Z+4	; 0x04
    5920:	35 81       	ldd	r19, Z+5	; 0x05
    5922:	46 81       	ldd	r20, Z+6	; 0x06
    5924:	57 81       	ldd	r21, Z+7	; 0x07
    5926:	28 17       	cp	r18, r24
    5928:	39 07       	cpc	r19, r25
    592a:	4a 07       	cpc	r20, r26
    592c:	5b 07       	cpc	r21, r27
    592e:	18 f4       	brcc	.+6      	; 0x5936 <__fpcmp_parts_f+0x8e>
    5930:	11 23       	and	r17, r17
    5932:	41 f0       	breq	.+16     	; 0x5944 <__fpcmp_parts_f+0x9c>
    5934:	0a c0       	rjmp	.+20     	; 0x594a <__fpcmp_parts_f+0xa2>
    5936:	82 17       	cp	r24, r18
    5938:	93 07       	cpc	r25, r19
    593a:	a4 07       	cpc	r26, r20
    593c:	b5 07       	cpc	r27, r21
    593e:	40 f4       	brcc	.+16     	; 0x5950 <__fpcmp_parts_f+0xa8>
    5940:	11 23       	and	r17, r17
    5942:	19 f0       	breq	.+6      	; 0x594a <__fpcmp_parts_f+0xa2>
    5944:	61 e0       	ldi	r22, 0x01	; 1
    5946:	70 e0       	ldi	r23, 0x00	; 0
    5948:	05 c0       	rjmp	.+10     	; 0x5954 <__fpcmp_parts_f+0xac>
    594a:	6f ef       	ldi	r22, 0xFF	; 255
    594c:	7f ef       	ldi	r23, 0xFF	; 255
    594e:	02 c0       	rjmp	.+4      	; 0x5954 <__fpcmp_parts_f+0xac>
    5950:	60 e0       	ldi	r22, 0x00	; 0
    5952:	70 e0       	ldi	r23, 0x00	; 0
    5954:	cb 01       	movw	r24, r22
    5956:	1f 91       	pop	r17
    5958:	08 95       	ret

0000595a <__prologue_saves__>:
    595a:	2f 92       	push	r2
    595c:	3f 92       	push	r3
    595e:	4f 92       	push	r4
    5960:	5f 92       	push	r5
    5962:	6f 92       	push	r6
    5964:	7f 92       	push	r7
    5966:	8f 92       	push	r8
    5968:	9f 92       	push	r9
    596a:	af 92       	push	r10
    596c:	bf 92       	push	r11
    596e:	cf 92       	push	r12
    5970:	df 92       	push	r13
    5972:	ef 92       	push	r14
    5974:	ff 92       	push	r15
    5976:	0f 93       	push	r16
    5978:	1f 93       	push	r17
    597a:	cf 93       	push	r28
    597c:	df 93       	push	r29
    597e:	cd b7       	in	r28, 0x3d	; 61
    5980:	de b7       	in	r29, 0x3e	; 62
    5982:	ca 1b       	sub	r28, r26
    5984:	db 0b       	sbc	r29, r27
    5986:	0f b6       	in	r0, 0x3f	; 63
    5988:	f8 94       	cli
    598a:	de bf       	out	0x3e, r29	; 62
    598c:	0f be       	out	0x3f, r0	; 63
    598e:	cd bf       	out	0x3d, r28	; 61
    5990:	09 94       	ijmp

00005992 <__epilogue_restores__>:
    5992:	2a 88       	ldd	r2, Y+18	; 0x12
    5994:	39 88       	ldd	r3, Y+17	; 0x11
    5996:	48 88       	ldd	r4, Y+16	; 0x10
    5998:	5f 84       	ldd	r5, Y+15	; 0x0f
    599a:	6e 84       	ldd	r6, Y+14	; 0x0e
    599c:	7d 84       	ldd	r7, Y+13	; 0x0d
    599e:	8c 84       	ldd	r8, Y+12	; 0x0c
    59a0:	9b 84       	ldd	r9, Y+11	; 0x0b
    59a2:	aa 84       	ldd	r10, Y+10	; 0x0a
    59a4:	b9 84       	ldd	r11, Y+9	; 0x09
    59a6:	c8 84       	ldd	r12, Y+8	; 0x08
    59a8:	df 80       	ldd	r13, Y+7	; 0x07
    59aa:	ee 80       	ldd	r14, Y+6	; 0x06
    59ac:	fd 80       	ldd	r15, Y+5	; 0x05
    59ae:	0c 81       	ldd	r16, Y+4	; 0x04
    59b0:	1b 81       	ldd	r17, Y+3	; 0x03
    59b2:	aa 81       	ldd	r26, Y+2	; 0x02
    59b4:	b9 81       	ldd	r27, Y+1	; 0x01
    59b6:	ce 0f       	add	r28, r30
    59b8:	d1 1d       	adc	r29, r1
    59ba:	0f b6       	in	r0, 0x3f	; 63
    59bc:	f8 94       	cli
    59be:	de bf       	out	0x3e, r29	; 62
    59c0:	0f be       	out	0x3f, r0	; 63
    59c2:	cd bf       	out	0x3d, r28	; 61
    59c4:	ed 01       	movw	r28, r26
    59c6:	08 95       	ret

000059c8 <toupper>:
    59c8:	91 11       	cpse	r25, r1
    59ca:	08 95       	ret
    59cc:	81 56       	subi	r24, 0x61	; 97
    59ce:	8a 51       	subi	r24, 0x1A	; 26
    59d0:	08 f4       	brcc	.+2      	; 0x59d4 <toupper+0xc>
    59d2:	80 52       	subi	r24, 0x20	; 32
    59d4:	85 58       	subi	r24, 0x85	; 133
    59d6:	08 95       	ret

000059d8 <memcpy_P>:
    59d8:	fb 01       	movw	r30, r22
    59da:	dc 01       	movw	r26, r24
    59dc:	02 c0       	rjmp	.+4      	; 0x59e2 <memcpy_P+0xa>
    59de:	05 90       	lpm	r0, Z+
    59e0:	0d 92       	st	X+, r0
    59e2:	41 50       	subi	r20, 0x01	; 1
    59e4:	50 40       	sbci	r21, 0x00	; 0
    59e6:	d8 f7       	brcc	.-10     	; 0x59de <memcpy_P+0x6>
    59e8:	08 95       	ret

000059ea <printf>:
    59ea:	df 93       	push	r29
    59ec:	cf 93       	push	r28
    59ee:	cd b7       	in	r28, 0x3d	; 61
    59f0:	de b7       	in	r29, 0x3e	; 62
    59f2:	fe 01       	movw	r30, r28
    59f4:	35 96       	adiw	r30, 0x05	; 5
    59f6:	61 91       	ld	r22, Z+
    59f8:	71 91       	ld	r23, Z+
    59fa:	80 91 51 02 	lds	r24, 0x0251
    59fe:	90 91 52 02 	lds	r25, 0x0252
    5a02:	af 01       	movw	r20, r30
    5a04:	0e 94 3c 2d 	call	0x5a78	; 0x5a78 <vfprintf>
    5a08:	cf 91       	pop	r28
    5a0a:	df 91       	pop	r29
    5a0c:	08 95       	ret

00005a0e <puts>:
    5a0e:	0f 93       	push	r16
    5a10:	1f 93       	push	r17
    5a12:	cf 93       	push	r28
    5a14:	df 93       	push	r29
    5a16:	8c 01       	movw	r16, r24
    5a18:	e0 91 51 02 	lds	r30, 0x0251
    5a1c:	f0 91 52 02 	lds	r31, 0x0252
    5a20:	83 81       	ldd	r24, Z+3	; 0x03
    5a22:	81 ff       	sbrs	r24, 1
    5a24:	21 c0       	rjmp	.+66     	; 0x5a68 <puts+0x5a>
    5a26:	c0 e0       	ldi	r28, 0x00	; 0
    5a28:	d0 e0       	ldi	r29, 0x00	; 0
    5a2a:	0d c0       	rjmp	.+26     	; 0x5a46 <puts+0x38>
    5a2c:	e0 91 51 02 	lds	r30, 0x0251
    5a30:	f0 91 52 02 	lds	r31, 0x0252
    5a34:	20 85       	ldd	r18, Z+8	; 0x08
    5a36:	31 85       	ldd	r19, Z+9	; 0x09
    5a38:	bf 01       	movw	r22, r30
    5a3a:	f9 01       	movw	r30, r18
    5a3c:	09 95       	icall
    5a3e:	89 2b       	or	r24, r25
    5a40:	11 f0       	breq	.+4      	; 0x5a46 <puts+0x38>
    5a42:	cf ef       	ldi	r28, 0xFF	; 255
    5a44:	df ef       	ldi	r29, 0xFF	; 255
    5a46:	f8 01       	movw	r30, r16
    5a48:	81 91       	ld	r24, Z+
    5a4a:	8f 01       	movw	r16, r30
    5a4c:	88 23       	and	r24, r24
    5a4e:	71 f7       	brne	.-36     	; 0x5a2c <puts+0x1e>
    5a50:	e0 91 51 02 	lds	r30, 0x0251
    5a54:	f0 91 52 02 	lds	r31, 0x0252
    5a58:	20 85       	ldd	r18, Z+8	; 0x08
    5a5a:	31 85       	ldd	r19, Z+9	; 0x09
    5a5c:	8a e0       	ldi	r24, 0x0A	; 10
    5a5e:	bf 01       	movw	r22, r30
    5a60:	f9 01       	movw	r30, r18
    5a62:	09 95       	icall
    5a64:	89 2b       	or	r24, r25
    5a66:	11 f0       	breq	.+4      	; 0x5a6c <puts+0x5e>
    5a68:	cf ef       	ldi	r28, 0xFF	; 255
    5a6a:	df ef       	ldi	r29, 0xFF	; 255
    5a6c:	ce 01       	movw	r24, r28
    5a6e:	df 91       	pop	r29
    5a70:	cf 91       	pop	r28
    5a72:	1f 91       	pop	r17
    5a74:	0f 91       	pop	r16
    5a76:	08 95       	ret

00005a78 <vfprintf>:
    5a78:	2f 92       	push	r2
    5a7a:	3f 92       	push	r3
    5a7c:	4f 92       	push	r4
    5a7e:	5f 92       	push	r5
    5a80:	6f 92       	push	r6
    5a82:	7f 92       	push	r7
    5a84:	8f 92       	push	r8
    5a86:	9f 92       	push	r9
    5a88:	af 92       	push	r10
    5a8a:	bf 92       	push	r11
    5a8c:	cf 92       	push	r12
    5a8e:	df 92       	push	r13
    5a90:	ef 92       	push	r14
    5a92:	ff 92       	push	r15
    5a94:	0f 93       	push	r16
    5a96:	1f 93       	push	r17
    5a98:	df 93       	push	r29
    5a9a:	cf 93       	push	r28
    5a9c:	cd b7       	in	r28, 0x3d	; 61
    5a9e:	de b7       	in	r29, 0x3e	; 62
    5aa0:	2b 97       	sbiw	r28, 0x0b	; 11
    5aa2:	0f b6       	in	r0, 0x3f	; 63
    5aa4:	f8 94       	cli
    5aa6:	de bf       	out	0x3e, r29	; 62
    5aa8:	0f be       	out	0x3f, r0	; 63
    5aaa:	cd bf       	out	0x3d, r28	; 61
    5aac:	3c 01       	movw	r6, r24
    5aae:	2b 01       	movw	r4, r22
    5ab0:	5a 01       	movw	r10, r20
    5ab2:	fc 01       	movw	r30, r24
    5ab4:	17 82       	std	Z+7, r1	; 0x07
    5ab6:	16 82       	std	Z+6, r1	; 0x06
    5ab8:	83 81       	ldd	r24, Z+3	; 0x03
    5aba:	81 fd       	sbrc	r24, 1
    5abc:	03 c0       	rjmp	.+6      	; 0x5ac4 <vfprintf+0x4c>
    5abe:	6f ef       	ldi	r22, 0xFF	; 255
    5ac0:	7f ef       	ldi	r23, 0xFF	; 255
    5ac2:	c6 c1       	rjmp	.+908    	; 0x5e50 <vfprintf+0x3d8>
    5ac4:	9a e0       	ldi	r25, 0x0A	; 10
    5ac6:	89 2e       	mov	r8, r25
    5ac8:	1e 01       	movw	r2, r28
    5aca:	08 94       	sec
    5acc:	21 1c       	adc	r2, r1
    5ace:	31 1c       	adc	r3, r1
    5ad0:	f3 01       	movw	r30, r6
    5ad2:	23 81       	ldd	r18, Z+3	; 0x03
    5ad4:	f2 01       	movw	r30, r4
    5ad6:	23 fd       	sbrc	r18, 3
    5ad8:	85 91       	lpm	r24, Z+
    5ada:	23 ff       	sbrs	r18, 3
    5adc:	81 91       	ld	r24, Z+
    5ade:	2f 01       	movw	r4, r30
    5ae0:	88 23       	and	r24, r24
    5ae2:	09 f4       	brne	.+2      	; 0x5ae6 <vfprintf+0x6e>
    5ae4:	b2 c1       	rjmp	.+868    	; 0x5e4a <vfprintf+0x3d2>
    5ae6:	85 32       	cpi	r24, 0x25	; 37
    5ae8:	39 f4       	brne	.+14     	; 0x5af8 <vfprintf+0x80>
    5aea:	23 fd       	sbrc	r18, 3
    5aec:	85 91       	lpm	r24, Z+
    5aee:	23 ff       	sbrs	r18, 3
    5af0:	81 91       	ld	r24, Z+
    5af2:	2f 01       	movw	r4, r30
    5af4:	85 32       	cpi	r24, 0x25	; 37
    5af6:	29 f4       	brne	.+10     	; 0x5b02 <vfprintf+0x8a>
    5af8:	90 e0       	ldi	r25, 0x00	; 0
    5afa:	b3 01       	movw	r22, r6
    5afc:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5b00:	e7 cf       	rjmp	.-50     	; 0x5ad0 <vfprintf+0x58>
    5b02:	98 2f       	mov	r25, r24
    5b04:	ff 24       	eor	r15, r15
    5b06:	ee 24       	eor	r14, r14
    5b08:	99 24       	eor	r9, r9
    5b0a:	ff e1       	ldi	r31, 0x1F	; 31
    5b0c:	ff 15       	cp	r31, r15
    5b0e:	d0 f0       	brcs	.+52     	; 0x5b44 <vfprintf+0xcc>
    5b10:	9b 32       	cpi	r25, 0x2B	; 43
    5b12:	69 f0       	breq	.+26     	; 0x5b2e <vfprintf+0xb6>
    5b14:	9c 32       	cpi	r25, 0x2C	; 44
    5b16:	28 f4       	brcc	.+10     	; 0x5b22 <vfprintf+0xaa>
    5b18:	90 32       	cpi	r25, 0x20	; 32
    5b1a:	59 f0       	breq	.+22     	; 0x5b32 <vfprintf+0xba>
    5b1c:	93 32       	cpi	r25, 0x23	; 35
    5b1e:	91 f4       	brne	.+36     	; 0x5b44 <vfprintf+0xcc>
    5b20:	0e c0       	rjmp	.+28     	; 0x5b3e <vfprintf+0xc6>
    5b22:	9d 32       	cpi	r25, 0x2D	; 45
    5b24:	49 f0       	breq	.+18     	; 0x5b38 <vfprintf+0xc0>
    5b26:	90 33       	cpi	r25, 0x30	; 48
    5b28:	69 f4       	brne	.+26     	; 0x5b44 <vfprintf+0xcc>
    5b2a:	41 e0       	ldi	r20, 0x01	; 1
    5b2c:	24 c0       	rjmp	.+72     	; 0x5b76 <vfprintf+0xfe>
    5b2e:	52 e0       	ldi	r21, 0x02	; 2
    5b30:	f5 2a       	or	r15, r21
    5b32:	84 e0       	ldi	r24, 0x04	; 4
    5b34:	f8 2a       	or	r15, r24
    5b36:	28 c0       	rjmp	.+80     	; 0x5b88 <vfprintf+0x110>
    5b38:	98 e0       	ldi	r25, 0x08	; 8
    5b3a:	f9 2a       	or	r15, r25
    5b3c:	25 c0       	rjmp	.+74     	; 0x5b88 <vfprintf+0x110>
    5b3e:	e0 e1       	ldi	r30, 0x10	; 16
    5b40:	fe 2a       	or	r15, r30
    5b42:	22 c0       	rjmp	.+68     	; 0x5b88 <vfprintf+0x110>
    5b44:	f7 fc       	sbrc	r15, 7
    5b46:	29 c0       	rjmp	.+82     	; 0x5b9a <vfprintf+0x122>
    5b48:	89 2f       	mov	r24, r25
    5b4a:	80 53       	subi	r24, 0x30	; 48
    5b4c:	8a 30       	cpi	r24, 0x0A	; 10
    5b4e:	70 f4       	brcc	.+28     	; 0x5b6c <vfprintf+0xf4>
    5b50:	f6 fe       	sbrs	r15, 6
    5b52:	05 c0       	rjmp	.+10     	; 0x5b5e <vfprintf+0xe6>
    5b54:	98 9c       	mul	r9, r8
    5b56:	90 2c       	mov	r9, r0
    5b58:	11 24       	eor	r1, r1
    5b5a:	98 0e       	add	r9, r24
    5b5c:	15 c0       	rjmp	.+42     	; 0x5b88 <vfprintf+0x110>
    5b5e:	e8 9c       	mul	r14, r8
    5b60:	e0 2c       	mov	r14, r0
    5b62:	11 24       	eor	r1, r1
    5b64:	e8 0e       	add	r14, r24
    5b66:	f0 e2       	ldi	r31, 0x20	; 32
    5b68:	ff 2a       	or	r15, r31
    5b6a:	0e c0       	rjmp	.+28     	; 0x5b88 <vfprintf+0x110>
    5b6c:	9e 32       	cpi	r25, 0x2E	; 46
    5b6e:	29 f4       	brne	.+10     	; 0x5b7a <vfprintf+0x102>
    5b70:	f6 fc       	sbrc	r15, 6
    5b72:	6b c1       	rjmp	.+726    	; 0x5e4a <vfprintf+0x3d2>
    5b74:	40 e4       	ldi	r20, 0x40	; 64
    5b76:	f4 2a       	or	r15, r20
    5b78:	07 c0       	rjmp	.+14     	; 0x5b88 <vfprintf+0x110>
    5b7a:	9c 36       	cpi	r25, 0x6C	; 108
    5b7c:	19 f4       	brne	.+6      	; 0x5b84 <vfprintf+0x10c>
    5b7e:	50 e8       	ldi	r21, 0x80	; 128
    5b80:	f5 2a       	or	r15, r21
    5b82:	02 c0       	rjmp	.+4      	; 0x5b88 <vfprintf+0x110>
    5b84:	98 36       	cpi	r25, 0x68	; 104
    5b86:	49 f4       	brne	.+18     	; 0x5b9a <vfprintf+0x122>
    5b88:	f2 01       	movw	r30, r4
    5b8a:	23 fd       	sbrc	r18, 3
    5b8c:	95 91       	lpm	r25, Z+
    5b8e:	23 ff       	sbrs	r18, 3
    5b90:	91 91       	ld	r25, Z+
    5b92:	2f 01       	movw	r4, r30
    5b94:	99 23       	and	r25, r25
    5b96:	09 f0       	breq	.+2      	; 0x5b9a <vfprintf+0x122>
    5b98:	b8 cf       	rjmp	.-144    	; 0x5b0a <vfprintf+0x92>
    5b9a:	89 2f       	mov	r24, r25
    5b9c:	85 54       	subi	r24, 0x45	; 69
    5b9e:	83 30       	cpi	r24, 0x03	; 3
    5ba0:	18 f0       	brcs	.+6      	; 0x5ba8 <vfprintf+0x130>
    5ba2:	80 52       	subi	r24, 0x20	; 32
    5ba4:	83 30       	cpi	r24, 0x03	; 3
    5ba6:	38 f4       	brcc	.+14     	; 0x5bb6 <vfprintf+0x13e>
    5ba8:	44 e0       	ldi	r20, 0x04	; 4
    5baa:	50 e0       	ldi	r21, 0x00	; 0
    5bac:	a4 0e       	add	r10, r20
    5bae:	b5 1e       	adc	r11, r21
    5bb0:	5f e3       	ldi	r21, 0x3F	; 63
    5bb2:	59 83       	std	Y+1, r21	; 0x01
    5bb4:	0f c0       	rjmp	.+30     	; 0x5bd4 <vfprintf+0x15c>
    5bb6:	93 36       	cpi	r25, 0x63	; 99
    5bb8:	31 f0       	breq	.+12     	; 0x5bc6 <vfprintf+0x14e>
    5bba:	93 37       	cpi	r25, 0x73	; 115
    5bbc:	79 f0       	breq	.+30     	; 0x5bdc <vfprintf+0x164>
    5bbe:	93 35       	cpi	r25, 0x53	; 83
    5bc0:	09 f0       	breq	.+2      	; 0x5bc4 <vfprintf+0x14c>
    5bc2:	56 c0       	rjmp	.+172    	; 0x5c70 <vfprintf+0x1f8>
    5bc4:	20 c0       	rjmp	.+64     	; 0x5c06 <vfprintf+0x18e>
    5bc6:	f5 01       	movw	r30, r10
    5bc8:	80 81       	ld	r24, Z
    5bca:	89 83       	std	Y+1, r24	; 0x01
    5bcc:	42 e0       	ldi	r20, 0x02	; 2
    5bce:	50 e0       	ldi	r21, 0x00	; 0
    5bd0:	a4 0e       	add	r10, r20
    5bd2:	b5 1e       	adc	r11, r21
    5bd4:	61 01       	movw	r12, r2
    5bd6:	01 e0       	ldi	r16, 0x01	; 1
    5bd8:	10 e0       	ldi	r17, 0x00	; 0
    5bda:	12 c0       	rjmp	.+36     	; 0x5c00 <vfprintf+0x188>
    5bdc:	f5 01       	movw	r30, r10
    5bde:	c0 80       	ld	r12, Z
    5be0:	d1 80       	ldd	r13, Z+1	; 0x01
    5be2:	f6 fc       	sbrc	r15, 6
    5be4:	03 c0       	rjmp	.+6      	; 0x5bec <vfprintf+0x174>
    5be6:	6f ef       	ldi	r22, 0xFF	; 255
    5be8:	7f ef       	ldi	r23, 0xFF	; 255
    5bea:	02 c0       	rjmp	.+4      	; 0x5bf0 <vfprintf+0x178>
    5bec:	69 2d       	mov	r22, r9
    5bee:	70 e0       	ldi	r23, 0x00	; 0
    5bf0:	42 e0       	ldi	r20, 0x02	; 2
    5bf2:	50 e0       	ldi	r21, 0x00	; 0
    5bf4:	a4 0e       	add	r10, r20
    5bf6:	b5 1e       	adc	r11, r21
    5bf8:	c6 01       	movw	r24, r12
    5bfa:	0e 94 4d 2f 	call	0x5e9a	; 0x5e9a <strnlen>
    5bfe:	8c 01       	movw	r16, r24
    5c00:	5f e7       	ldi	r21, 0x7F	; 127
    5c02:	f5 22       	and	r15, r21
    5c04:	14 c0       	rjmp	.+40     	; 0x5c2e <vfprintf+0x1b6>
    5c06:	f5 01       	movw	r30, r10
    5c08:	c0 80       	ld	r12, Z
    5c0a:	d1 80       	ldd	r13, Z+1	; 0x01
    5c0c:	f6 fc       	sbrc	r15, 6
    5c0e:	03 c0       	rjmp	.+6      	; 0x5c16 <vfprintf+0x19e>
    5c10:	6f ef       	ldi	r22, 0xFF	; 255
    5c12:	7f ef       	ldi	r23, 0xFF	; 255
    5c14:	02 c0       	rjmp	.+4      	; 0x5c1a <vfprintf+0x1a2>
    5c16:	69 2d       	mov	r22, r9
    5c18:	70 e0       	ldi	r23, 0x00	; 0
    5c1a:	42 e0       	ldi	r20, 0x02	; 2
    5c1c:	50 e0       	ldi	r21, 0x00	; 0
    5c1e:	a4 0e       	add	r10, r20
    5c20:	b5 1e       	adc	r11, r21
    5c22:	c6 01       	movw	r24, r12
    5c24:	0e 94 42 2f 	call	0x5e84	; 0x5e84 <strnlen_P>
    5c28:	8c 01       	movw	r16, r24
    5c2a:	50 e8       	ldi	r21, 0x80	; 128
    5c2c:	f5 2a       	or	r15, r21
    5c2e:	f3 fe       	sbrs	r15, 3
    5c30:	07 c0       	rjmp	.+14     	; 0x5c40 <vfprintf+0x1c8>
    5c32:	1a c0       	rjmp	.+52     	; 0x5c68 <vfprintf+0x1f0>
    5c34:	80 e2       	ldi	r24, 0x20	; 32
    5c36:	90 e0       	ldi	r25, 0x00	; 0
    5c38:	b3 01       	movw	r22, r6
    5c3a:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5c3e:	ea 94       	dec	r14
    5c40:	8e 2d       	mov	r24, r14
    5c42:	90 e0       	ldi	r25, 0x00	; 0
    5c44:	08 17       	cp	r16, r24
    5c46:	19 07       	cpc	r17, r25
    5c48:	a8 f3       	brcs	.-22     	; 0x5c34 <vfprintf+0x1bc>
    5c4a:	0e c0       	rjmp	.+28     	; 0x5c68 <vfprintf+0x1f0>
    5c4c:	f6 01       	movw	r30, r12
    5c4e:	f7 fc       	sbrc	r15, 7
    5c50:	85 91       	lpm	r24, Z+
    5c52:	f7 fe       	sbrs	r15, 7
    5c54:	81 91       	ld	r24, Z+
    5c56:	6f 01       	movw	r12, r30
    5c58:	90 e0       	ldi	r25, 0x00	; 0
    5c5a:	b3 01       	movw	r22, r6
    5c5c:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5c60:	e1 10       	cpse	r14, r1
    5c62:	ea 94       	dec	r14
    5c64:	01 50       	subi	r16, 0x01	; 1
    5c66:	10 40       	sbci	r17, 0x00	; 0
    5c68:	01 15       	cp	r16, r1
    5c6a:	11 05       	cpc	r17, r1
    5c6c:	79 f7       	brne	.-34     	; 0x5c4c <vfprintf+0x1d4>
    5c6e:	ea c0       	rjmp	.+468    	; 0x5e44 <vfprintf+0x3cc>
    5c70:	94 36       	cpi	r25, 0x64	; 100
    5c72:	11 f0       	breq	.+4      	; 0x5c78 <vfprintf+0x200>
    5c74:	99 36       	cpi	r25, 0x69	; 105
    5c76:	69 f5       	brne	.+90     	; 0x5cd2 <vfprintf+0x25a>
    5c78:	f7 fe       	sbrs	r15, 7
    5c7a:	08 c0       	rjmp	.+16     	; 0x5c8c <vfprintf+0x214>
    5c7c:	f5 01       	movw	r30, r10
    5c7e:	20 81       	ld	r18, Z
    5c80:	31 81       	ldd	r19, Z+1	; 0x01
    5c82:	42 81       	ldd	r20, Z+2	; 0x02
    5c84:	53 81       	ldd	r21, Z+3	; 0x03
    5c86:	84 e0       	ldi	r24, 0x04	; 4
    5c88:	90 e0       	ldi	r25, 0x00	; 0
    5c8a:	0a c0       	rjmp	.+20     	; 0x5ca0 <vfprintf+0x228>
    5c8c:	f5 01       	movw	r30, r10
    5c8e:	80 81       	ld	r24, Z
    5c90:	91 81       	ldd	r25, Z+1	; 0x01
    5c92:	9c 01       	movw	r18, r24
    5c94:	44 27       	eor	r20, r20
    5c96:	37 fd       	sbrc	r19, 7
    5c98:	40 95       	com	r20
    5c9a:	54 2f       	mov	r21, r20
    5c9c:	82 e0       	ldi	r24, 0x02	; 2
    5c9e:	90 e0       	ldi	r25, 0x00	; 0
    5ca0:	a8 0e       	add	r10, r24
    5ca2:	b9 1e       	adc	r11, r25
    5ca4:	9f e6       	ldi	r25, 0x6F	; 111
    5ca6:	f9 22       	and	r15, r25
    5ca8:	57 ff       	sbrs	r21, 7
    5caa:	09 c0       	rjmp	.+18     	; 0x5cbe <vfprintf+0x246>
    5cac:	50 95       	com	r21
    5cae:	40 95       	com	r20
    5cb0:	30 95       	com	r19
    5cb2:	21 95       	neg	r18
    5cb4:	3f 4f       	sbci	r19, 0xFF	; 255
    5cb6:	4f 4f       	sbci	r20, 0xFF	; 255
    5cb8:	5f 4f       	sbci	r21, 0xFF	; 255
    5cba:	e0 e8       	ldi	r30, 0x80	; 128
    5cbc:	fe 2a       	or	r15, r30
    5cbe:	ca 01       	movw	r24, r20
    5cc0:	b9 01       	movw	r22, r18
    5cc2:	a1 01       	movw	r20, r2
    5cc4:	2a e0       	ldi	r18, 0x0A	; 10
    5cc6:	30 e0       	ldi	r19, 0x00	; 0
    5cc8:	0e 94 84 2f 	call	0x5f08	; 0x5f08 <__ultoa_invert>
    5ccc:	d8 2e       	mov	r13, r24
    5cce:	d2 18       	sub	r13, r2
    5cd0:	40 c0       	rjmp	.+128    	; 0x5d52 <vfprintf+0x2da>
    5cd2:	95 37       	cpi	r25, 0x75	; 117
    5cd4:	29 f4       	brne	.+10     	; 0x5ce0 <vfprintf+0x268>
    5cd6:	1f 2d       	mov	r17, r15
    5cd8:	1f 7e       	andi	r17, 0xEF	; 239
    5cda:	2a e0       	ldi	r18, 0x0A	; 10
    5cdc:	30 e0       	ldi	r19, 0x00	; 0
    5cde:	1d c0       	rjmp	.+58     	; 0x5d1a <vfprintf+0x2a2>
    5ce0:	1f 2d       	mov	r17, r15
    5ce2:	19 7f       	andi	r17, 0xF9	; 249
    5ce4:	9f 36       	cpi	r25, 0x6F	; 111
    5ce6:	61 f0       	breq	.+24     	; 0x5d00 <vfprintf+0x288>
    5ce8:	90 37       	cpi	r25, 0x70	; 112
    5cea:	20 f4       	brcc	.+8      	; 0x5cf4 <vfprintf+0x27c>
    5cec:	98 35       	cpi	r25, 0x58	; 88
    5cee:	09 f0       	breq	.+2      	; 0x5cf2 <vfprintf+0x27a>
    5cf0:	ac c0       	rjmp	.+344    	; 0x5e4a <vfprintf+0x3d2>
    5cf2:	0f c0       	rjmp	.+30     	; 0x5d12 <vfprintf+0x29a>
    5cf4:	90 37       	cpi	r25, 0x70	; 112
    5cf6:	39 f0       	breq	.+14     	; 0x5d06 <vfprintf+0x28e>
    5cf8:	98 37       	cpi	r25, 0x78	; 120
    5cfa:	09 f0       	breq	.+2      	; 0x5cfe <vfprintf+0x286>
    5cfc:	a6 c0       	rjmp	.+332    	; 0x5e4a <vfprintf+0x3d2>
    5cfe:	04 c0       	rjmp	.+8      	; 0x5d08 <vfprintf+0x290>
    5d00:	28 e0       	ldi	r18, 0x08	; 8
    5d02:	30 e0       	ldi	r19, 0x00	; 0
    5d04:	0a c0       	rjmp	.+20     	; 0x5d1a <vfprintf+0x2a2>
    5d06:	10 61       	ori	r17, 0x10	; 16
    5d08:	14 fd       	sbrc	r17, 4
    5d0a:	14 60       	ori	r17, 0x04	; 4
    5d0c:	20 e1       	ldi	r18, 0x10	; 16
    5d0e:	30 e0       	ldi	r19, 0x00	; 0
    5d10:	04 c0       	rjmp	.+8      	; 0x5d1a <vfprintf+0x2a2>
    5d12:	14 fd       	sbrc	r17, 4
    5d14:	16 60       	ori	r17, 0x06	; 6
    5d16:	20 e1       	ldi	r18, 0x10	; 16
    5d18:	32 e0       	ldi	r19, 0x02	; 2
    5d1a:	17 ff       	sbrs	r17, 7
    5d1c:	08 c0       	rjmp	.+16     	; 0x5d2e <vfprintf+0x2b6>
    5d1e:	f5 01       	movw	r30, r10
    5d20:	60 81       	ld	r22, Z
    5d22:	71 81       	ldd	r23, Z+1	; 0x01
    5d24:	82 81       	ldd	r24, Z+2	; 0x02
    5d26:	93 81       	ldd	r25, Z+3	; 0x03
    5d28:	44 e0       	ldi	r20, 0x04	; 4
    5d2a:	50 e0       	ldi	r21, 0x00	; 0
    5d2c:	08 c0       	rjmp	.+16     	; 0x5d3e <vfprintf+0x2c6>
    5d2e:	f5 01       	movw	r30, r10
    5d30:	80 81       	ld	r24, Z
    5d32:	91 81       	ldd	r25, Z+1	; 0x01
    5d34:	bc 01       	movw	r22, r24
    5d36:	80 e0       	ldi	r24, 0x00	; 0
    5d38:	90 e0       	ldi	r25, 0x00	; 0
    5d3a:	42 e0       	ldi	r20, 0x02	; 2
    5d3c:	50 e0       	ldi	r21, 0x00	; 0
    5d3e:	a4 0e       	add	r10, r20
    5d40:	b5 1e       	adc	r11, r21
    5d42:	a1 01       	movw	r20, r2
    5d44:	0e 94 84 2f 	call	0x5f08	; 0x5f08 <__ultoa_invert>
    5d48:	d8 2e       	mov	r13, r24
    5d4a:	d2 18       	sub	r13, r2
    5d4c:	8f e7       	ldi	r24, 0x7F	; 127
    5d4e:	f8 2e       	mov	r15, r24
    5d50:	f1 22       	and	r15, r17
    5d52:	f6 fe       	sbrs	r15, 6
    5d54:	0b c0       	rjmp	.+22     	; 0x5d6c <vfprintf+0x2f4>
    5d56:	5e ef       	ldi	r21, 0xFE	; 254
    5d58:	f5 22       	and	r15, r21
    5d5a:	d9 14       	cp	r13, r9
    5d5c:	38 f4       	brcc	.+14     	; 0x5d6c <vfprintf+0x2f4>
    5d5e:	f4 fe       	sbrs	r15, 4
    5d60:	07 c0       	rjmp	.+14     	; 0x5d70 <vfprintf+0x2f8>
    5d62:	f2 fc       	sbrc	r15, 2
    5d64:	05 c0       	rjmp	.+10     	; 0x5d70 <vfprintf+0x2f8>
    5d66:	8f ee       	ldi	r24, 0xEF	; 239
    5d68:	f8 22       	and	r15, r24
    5d6a:	02 c0       	rjmp	.+4      	; 0x5d70 <vfprintf+0x2f8>
    5d6c:	1d 2d       	mov	r17, r13
    5d6e:	01 c0       	rjmp	.+2      	; 0x5d72 <vfprintf+0x2fa>
    5d70:	19 2d       	mov	r17, r9
    5d72:	f4 fe       	sbrs	r15, 4
    5d74:	0d c0       	rjmp	.+26     	; 0x5d90 <vfprintf+0x318>
    5d76:	fe 01       	movw	r30, r28
    5d78:	ed 0d       	add	r30, r13
    5d7a:	f1 1d       	adc	r31, r1
    5d7c:	80 81       	ld	r24, Z
    5d7e:	80 33       	cpi	r24, 0x30	; 48
    5d80:	19 f4       	brne	.+6      	; 0x5d88 <vfprintf+0x310>
    5d82:	99 ee       	ldi	r25, 0xE9	; 233
    5d84:	f9 22       	and	r15, r25
    5d86:	08 c0       	rjmp	.+16     	; 0x5d98 <vfprintf+0x320>
    5d88:	1f 5f       	subi	r17, 0xFF	; 255
    5d8a:	f2 fe       	sbrs	r15, 2
    5d8c:	05 c0       	rjmp	.+10     	; 0x5d98 <vfprintf+0x320>
    5d8e:	03 c0       	rjmp	.+6      	; 0x5d96 <vfprintf+0x31e>
    5d90:	8f 2d       	mov	r24, r15
    5d92:	86 78       	andi	r24, 0x86	; 134
    5d94:	09 f0       	breq	.+2      	; 0x5d98 <vfprintf+0x320>
    5d96:	1f 5f       	subi	r17, 0xFF	; 255
    5d98:	0f 2d       	mov	r16, r15
    5d9a:	f3 fc       	sbrc	r15, 3
    5d9c:	14 c0       	rjmp	.+40     	; 0x5dc6 <vfprintf+0x34e>
    5d9e:	f0 fe       	sbrs	r15, 0
    5da0:	0f c0       	rjmp	.+30     	; 0x5dc0 <vfprintf+0x348>
    5da2:	1e 15       	cp	r17, r14
    5da4:	10 f0       	brcs	.+4      	; 0x5daa <vfprintf+0x332>
    5da6:	9d 2c       	mov	r9, r13
    5da8:	0b c0       	rjmp	.+22     	; 0x5dc0 <vfprintf+0x348>
    5daa:	9d 2c       	mov	r9, r13
    5dac:	9e 0c       	add	r9, r14
    5dae:	91 1a       	sub	r9, r17
    5db0:	1e 2d       	mov	r17, r14
    5db2:	06 c0       	rjmp	.+12     	; 0x5dc0 <vfprintf+0x348>
    5db4:	80 e2       	ldi	r24, 0x20	; 32
    5db6:	90 e0       	ldi	r25, 0x00	; 0
    5db8:	b3 01       	movw	r22, r6
    5dba:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5dbe:	1f 5f       	subi	r17, 0xFF	; 255
    5dc0:	1e 15       	cp	r17, r14
    5dc2:	c0 f3       	brcs	.-16     	; 0x5db4 <vfprintf+0x33c>
    5dc4:	04 c0       	rjmp	.+8      	; 0x5dce <vfprintf+0x356>
    5dc6:	1e 15       	cp	r17, r14
    5dc8:	10 f4       	brcc	.+4      	; 0x5dce <vfprintf+0x356>
    5dca:	e1 1a       	sub	r14, r17
    5dcc:	01 c0       	rjmp	.+2      	; 0x5dd0 <vfprintf+0x358>
    5dce:	ee 24       	eor	r14, r14
    5dd0:	04 ff       	sbrs	r16, 4
    5dd2:	0f c0       	rjmp	.+30     	; 0x5df2 <vfprintf+0x37a>
    5dd4:	80 e3       	ldi	r24, 0x30	; 48
    5dd6:	90 e0       	ldi	r25, 0x00	; 0
    5dd8:	b3 01       	movw	r22, r6
    5dda:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5dde:	02 ff       	sbrs	r16, 2
    5de0:	1d c0       	rjmp	.+58     	; 0x5e1c <vfprintf+0x3a4>
    5de2:	01 fd       	sbrc	r16, 1
    5de4:	03 c0       	rjmp	.+6      	; 0x5dec <vfprintf+0x374>
    5de6:	88 e7       	ldi	r24, 0x78	; 120
    5de8:	90 e0       	ldi	r25, 0x00	; 0
    5dea:	0e c0       	rjmp	.+28     	; 0x5e08 <vfprintf+0x390>
    5dec:	88 e5       	ldi	r24, 0x58	; 88
    5dee:	90 e0       	ldi	r25, 0x00	; 0
    5df0:	0b c0       	rjmp	.+22     	; 0x5e08 <vfprintf+0x390>
    5df2:	80 2f       	mov	r24, r16
    5df4:	86 78       	andi	r24, 0x86	; 134
    5df6:	91 f0       	breq	.+36     	; 0x5e1c <vfprintf+0x3a4>
    5df8:	01 ff       	sbrs	r16, 1
    5dfa:	02 c0       	rjmp	.+4      	; 0x5e00 <vfprintf+0x388>
    5dfc:	8b e2       	ldi	r24, 0x2B	; 43
    5dfe:	01 c0       	rjmp	.+2      	; 0x5e02 <vfprintf+0x38a>
    5e00:	80 e2       	ldi	r24, 0x20	; 32
    5e02:	f7 fc       	sbrc	r15, 7
    5e04:	8d e2       	ldi	r24, 0x2D	; 45
    5e06:	90 e0       	ldi	r25, 0x00	; 0
    5e08:	b3 01       	movw	r22, r6
    5e0a:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5e0e:	06 c0       	rjmp	.+12     	; 0x5e1c <vfprintf+0x3a4>
    5e10:	80 e3       	ldi	r24, 0x30	; 48
    5e12:	90 e0       	ldi	r25, 0x00	; 0
    5e14:	b3 01       	movw	r22, r6
    5e16:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5e1a:	9a 94       	dec	r9
    5e1c:	d9 14       	cp	r13, r9
    5e1e:	c0 f3       	brcs	.-16     	; 0x5e10 <vfprintf+0x398>
    5e20:	da 94       	dec	r13
    5e22:	f1 01       	movw	r30, r2
    5e24:	ed 0d       	add	r30, r13
    5e26:	f1 1d       	adc	r31, r1
    5e28:	80 81       	ld	r24, Z
    5e2a:	90 e0       	ldi	r25, 0x00	; 0
    5e2c:	b3 01       	movw	r22, r6
    5e2e:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5e32:	dd 20       	and	r13, r13
    5e34:	a9 f7       	brne	.-22     	; 0x5e20 <vfprintf+0x3a8>
    5e36:	06 c0       	rjmp	.+12     	; 0x5e44 <vfprintf+0x3cc>
    5e38:	80 e2       	ldi	r24, 0x20	; 32
    5e3a:	90 e0       	ldi	r25, 0x00	; 0
    5e3c:	b3 01       	movw	r22, r6
    5e3e:	0e 94 58 2f 	call	0x5eb0	; 0x5eb0 <fputc>
    5e42:	ea 94       	dec	r14
    5e44:	ee 20       	and	r14, r14
    5e46:	c1 f7       	brne	.-16     	; 0x5e38 <vfprintf+0x3c0>
    5e48:	43 ce       	rjmp	.-890    	; 0x5ad0 <vfprintf+0x58>
    5e4a:	f3 01       	movw	r30, r6
    5e4c:	66 81       	ldd	r22, Z+6	; 0x06
    5e4e:	77 81       	ldd	r23, Z+7	; 0x07
    5e50:	cb 01       	movw	r24, r22
    5e52:	2b 96       	adiw	r28, 0x0b	; 11
    5e54:	0f b6       	in	r0, 0x3f	; 63
    5e56:	f8 94       	cli
    5e58:	de bf       	out	0x3e, r29	; 62
    5e5a:	0f be       	out	0x3f, r0	; 63
    5e5c:	cd bf       	out	0x3d, r28	; 61
    5e5e:	cf 91       	pop	r28
    5e60:	df 91       	pop	r29
    5e62:	1f 91       	pop	r17
    5e64:	0f 91       	pop	r16
    5e66:	ff 90       	pop	r15
    5e68:	ef 90       	pop	r14
    5e6a:	df 90       	pop	r13
    5e6c:	cf 90       	pop	r12
    5e6e:	bf 90       	pop	r11
    5e70:	af 90       	pop	r10
    5e72:	9f 90       	pop	r9
    5e74:	8f 90       	pop	r8
    5e76:	7f 90       	pop	r7
    5e78:	6f 90       	pop	r6
    5e7a:	5f 90       	pop	r5
    5e7c:	4f 90       	pop	r4
    5e7e:	3f 90       	pop	r3
    5e80:	2f 90       	pop	r2
    5e82:	08 95       	ret

00005e84 <strnlen_P>:
    5e84:	fc 01       	movw	r30, r24
    5e86:	05 90       	lpm	r0, Z+
    5e88:	61 50       	subi	r22, 0x01	; 1
    5e8a:	70 40       	sbci	r23, 0x00	; 0
    5e8c:	01 10       	cpse	r0, r1
    5e8e:	d8 f7       	brcc	.-10     	; 0x5e86 <strnlen_P+0x2>
    5e90:	80 95       	com	r24
    5e92:	90 95       	com	r25
    5e94:	8e 0f       	add	r24, r30
    5e96:	9f 1f       	adc	r25, r31
    5e98:	08 95       	ret

00005e9a <strnlen>:
    5e9a:	fc 01       	movw	r30, r24
    5e9c:	61 50       	subi	r22, 0x01	; 1
    5e9e:	70 40       	sbci	r23, 0x00	; 0
    5ea0:	01 90       	ld	r0, Z+
    5ea2:	01 10       	cpse	r0, r1
    5ea4:	d8 f7       	brcc	.-10     	; 0x5e9c <strnlen+0x2>
    5ea6:	80 95       	com	r24
    5ea8:	90 95       	com	r25
    5eaa:	8e 0f       	add	r24, r30
    5eac:	9f 1f       	adc	r25, r31
    5eae:	08 95       	ret

00005eb0 <fputc>:
    5eb0:	0f 93       	push	r16
    5eb2:	1f 93       	push	r17
    5eb4:	cf 93       	push	r28
    5eb6:	df 93       	push	r29
    5eb8:	8c 01       	movw	r16, r24
    5eba:	eb 01       	movw	r28, r22
    5ebc:	8b 81       	ldd	r24, Y+3	; 0x03
    5ebe:	81 ff       	sbrs	r24, 1
    5ec0:	1b c0       	rjmp	.+54     	; 0x5ef8 <fputc+0x48>
    5ec2:	82 ff       	sbrs	r24, 2
    5ec4:	0d c0       	rjmp	.+26     	; 0x5ee0 <fputc+0x30>
    5ec6:	2e 81       	ldd	r18, Y+6	; 0x06
    5ec8:	3f 81       	ldd	r19, Y+7	; 0x07
    5eca:	8c 81       	ldd	r24, Y+4	; 0x04
    5ecc:	9d 81       	ldd	r25, Y+5	; 0x05
    5ece:	28 17       	cp	r18, r24
    5ed0:	39 07       	cpc	r19, r25
    5ed2:	64 f4       	brge	.+24     	; 0x5eec <fputc+0x3c>
    5ed4:	e8 81       	ld	r30, Y
    5ed6:	f9 81       	ldd	r31, Y+1	; 0x01
    5ed8:	01 93       	st	Z+, r16
    5eda:	f9 83       	std	Y+1, r31	; 0x01
    5edc:	e8 83       	st	Y, r30
    5ede:	06 c0       	rjmp	.+12     	; 0x5eec <fputc+0x3c>
    5ee0:	e8 85       	ldd	r30, Y+8	; 0x08
    5ee2:	f9 85       	ldd	r31, Y+9	; 0x09
    5ee4:	80 2f       	mov	r24, r16
    5ee6:	09 95       	icall
    5ee8:	89 2b       	or	r24, r25
    5eea:	31 f4       	brne	.+12     	; 0x5ef8 <fputc+0x48>
    5eec:	8e 81       	ldd	r24, Y+6	; 0x06
    5eee:	9f 81       	ldd	r25, Y+7	; 0x07
    5ef0:	01 96       	adiw	r24, 0x01	; 1
    5ef2:	9f 83       	std	Y+7, r25	; 0x07
    5ef4:	8e 83       	std	Y+6, r24	; 0x06
    5ef6:	02 c0       	rjmp	.+4      	; 0x5efc <fputc+0x4c>
    5ef8:	0f ef       	ldi	r16, 0xFF	; 255
    5efa:	1f ef       	ldi	r17, 0xFF	; 255
    5efc:	c8 01       	movw	r24, r16
    5efe:	df 91       	pop	r29
    5f00:	cf 91       	pop	r28
    5f02:	1f 91       	pop	r17
    5f04:	0f 91       	pop	r16
    5f06:	08 95       	ret

00005f08 <__ultoa_invert>:
    5f08:	fa 01       	movw	r30, r20
    5f0a:	aa 27       	eor	r26, r26
    5f0c:	28 30       	cpi	r18, 0x08	; 8
    5f0e:	51 f1       	breq	.+84     	; 0x5f64 <__ultoa_invert+0x5c>
    5f10:	20 31       	cpi	r18, 0x10	; 16
    5f12:	81 f1       	breq	.+96     	; 0x5f74 <__ultoa_invert+0x6c>
    5f14:	e8 94       	clt
    5f16:	6f 93       	push	r22
    5f18:	6e 7f       	andi	r22, 0xFE	; 254
    5f1a:	6e 5f       	subi	r22, 0xFE	; 254
    5f1c:	7f 4f       	sbci	r23, 0xFF	; 255
    5f1e:	8f 4f       	sbci	r24, 0xFF	; 255
    5f20:	9f 4f       	sbci	r25, 0xFF	; 255
    5f22:	af 4f       	sbci	r26, 0xFF	; 255
    5f24:	b1 e0       	ldi	r27, 0x01	; 1
    5f26:	3e d0       	rcall	.+124    	; 0x5fa4 <__ultoa_invert+0x9c>
    5f28:	b4 e0       	ldi	r27, 0x04	; 4
    5f2a:	3c d0       	rcall	.+120    	; 0x5fa4 <__ultoa_invert+0x9c>
    5f2c:	67 0f       	add	r22, r23
    5f2e:	78 1f       	adc	r23, r24
    5f30:	89 1f       	adc	r24, r25
    5f32:	9a 1f       	adc	r25, r26
    5f34:	a1 1d       	adc	r26, r1
    5f36:	68 0f       	add	r22, r24
    5f38:	79 1f       	adc	r23, r25
    5f3a:	8a 1f       	adc	r24, r26
    5f3c:	91 1d       	adc	r25, r1
    5f3e:	a1 1d       	adc	r26, r1
    5f40:	6a 0f       	add	r22, r26
    5f42:	71 1d       	adc	r23, r1
    5f44:	81 1d       	adc	r24, r1
    5f46:	91 1d       	adc	r25, r1
    5f48:	a1 1d       	adc	r26, r1
    5f4a:	20 d0       	rcall	.+64     	; 0x5f8c <__ultoa_invert+0x84>
    5f4c:	09 f4       	brne	.+2      	; 0x5f50 <__ultoa_invert+0x48>
    5f4e:	68 94       	set
    5f50:	3f 91       	pop	r19
    5f52:	2a e0       	ldi	r18, 0x0A	; 10
    5f54:	26 9f       	mul	r18, r22
    5f56:	11 24       	eor	r1, r1
    5f58:	30 19       	sub	r19, r0
    5f5a:	30 5d       	subi	r19, 0xD0	; 208
    5f5c:	31 93       	st	Z+, r19
    5f5e:	de f6       	brtc	.-74     	; 0x5f16 <__ultoa_invert+0xe>
    5f60:	cf 01       	movw	r24, r30
    5f62:	08 95       	ret
    5f64:	46 2f       	mov	r20, r22
    5f66:	47 70       	andi	r20, 0x07	; 7
    5f68:	40 5d       	subi	r20, 0xD0	; 208
    5f6a:	41 93       	st	Z+, r20
    5f6c:	b3 e0       	ldi	r27, 0x03	; 3
    5f6e:	0f d0       	rcall	.+30     	; 0x5f8e <__ultoa_invert+0x86>
    5f70:	c9 f7       	brne	.-14     	; 0x5f64 <__ultoa_invert+0x5c>
    5f72:	f6 cf       	rjmp	.-20     	; 0x5f60 <__ultoa_invert+0x58>
    5f74:	46 2f       	mov	r20, r22
    5f76:	4f 70       	andi	r20, 0x0F	; 15
    5f78:	40 5d       	subi	r20, 0xD0	; 208
    5f7a:	4a 33       	cpi	r20, 0x3A	; 58
    5f7c:	18 f0       	brcs	.+6      	; 0x5f84 <__ultoa_invert+0x7c>
    5f7e:	49 5d       	subi	r20, 0xD9	; 217
    5f80:	31 fd       	sbrc	r19, 1
    5f82:	40 52       	subi	r20, 0x20	; 32
    5f84:	41 93       	st	Z+, r20
    5f86:	02 d0       	rcall	.+4      	; 0x5f8c <__ultoa_invert+0x84>
    5f88:	a9 f7       	brne	.-22     	; 0x5f74 <__ultoa_invert+0x6c>
    5f8a:	ea cf       	rjmp	.-44     	; 0x5f60 <__ultoa_invert+0x58>
    5f8c:	b4 e0       	ldi	r27, 0x04	; 4
    5f8e:	a6 95       	lsr	r26
    5f90:	97 95       	ror	r25
    5f92:	87 95       	ror	r24
    5f94:	77 95       	ror	r23
    5f96:	67 95       	ror	r22
    5f98:	ba 95       	dec	r27
    5f9a:	c9 f7       	brne	.-14     	; 0x5f8e <__ultoa_invert+0x86>
    5f9c:	00 97       	sbiw	r24, 0x00	; 0
    5f9e:	61 05       	cpc	r22, r1
    5fa0:	71 05       	cpc	r23, r1
    5fa2:	08 95       	ret
    5fa4:	9b 01       	movw	r18, r22
    5fa6:	ac 01       	movw	r20, r24
    5fa8:	0a 2e       	mov	r0, r26
    5faa:	06 94       	lsr	r0
    5fac:	57 95       	ror	r21
    5fae:	47 95       	ror	r20
    5fb0:	37 95       	ror	r19
    5fb2:	27 95       	ror	r18
    5fb4:	ba 95       	dec	r27
    5fb6:	c9 f7       	brne	.-14     	; 0x5faa <__ultoa_invert+0xa2>
    5fb8:	62 0f       	add	r22, r18
    5fba:	73 1f       	adc	r23, r19
    5fbc:	84 1f       	adc	r24, r20
    5fbe:	95 1f       	adc	r25, r21
    5fc0:	a0 1d       	adc	r26, r0
    5fc2:	08 95       	ret

00005fc4 <_exit>:
    5fc4:	f8 94       	cli

00005fc6 <__stop_program>:
    5fc6:	ff cf       	rjmp	.-2      	; 0x5fc6 <__stop_program>
