	component niosLab2 is
		port (
			clk_clk                            : in  std_logic                    := 'X';             -- clk
			leds_export                        : out std_logic_vector(5 downto 0);                    -- export
			pio_bot_external_connection_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			pio_mot_external_connection_export : out std_logic_vector(3 downto 0);                    -- export
			reset_reset_n                      : in  std_logic                    := 'X'              -- reset_n
		);
	end component niosLab2;

