Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May  9 17:51:41 2024
| Host         : LAPTOP-FMLQ1KFQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCCPUSOC_Top_timing_summary_routed.rpt -rpx SCCPUSOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : SCCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1120 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.069        0.000                      0                   80        0.187        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.069        0.000                      0                   80        0.187        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.069ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.158ns (29.904%)  route 2.714ns (70.096%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.352     7.092    U_7SEG/i_data_store[31]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.216    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     7.433 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.363     8.796    U_7SEG/sel0[3]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.299     9.095 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.095    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.035   105.086    
    SLICE_X34Y95         FDPE (Setup_fdpe_C_D)        0.077   105.163    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.163    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                 96.069    

Slack (MET) :             96.081ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.158ns (29.966%)  route 2.706ns (70.034%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.352     7.092    U_7SEG/i_data_store[31]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.216    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     7.433 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.355     8.788    U_7SEG/sel0[3]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.299     9.087 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.087    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.035   105.086    
    SLICE_X34Y95         FDPE (Setup_fdpe_C_D)        0.081   105.167    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.167    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 96.081    

Slack (MET) :             96.088ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.180ns (30.300%)  route 2.714ns (69.700%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.352     7.092    U_7SEG/i_data_store[31]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.216    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     7.433 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.363     8.796    U_7SEG/sel0[3]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.321     9.117 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.117    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.035   105.086    
    SLICE_X34Y95         FDPE (Setup_fdpe_C_D)        0.118   105.204    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.204    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                 96.088    

Slack (MET) :             96.090ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.186ns (30.470%)  route 2.706ns (69.530%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.352     7.092    U_7SEG/i_data_store[31]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.216    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     7.433 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.355     8.788    U_7SEG/sel0[3]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.327     9.115 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.115    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.035   105.086    
    SLICE_X34Y95         FDPE (Setup_fdpe_C_D)        0.118   105.204    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.204    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 96.090    

Slack (MET) :             96.416ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.158ns (32.829%)  route 2.369ns (67.171%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.352     7.092    U_7SEG/i_data_store[31]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.216    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     7.433 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.018     8.451    U_7SEG/sel0[3]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.299     8.750 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.750    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.035   105.086    
    SLICE_X34Y95         FDPE (Setup_fdpe_C_D)        0.079   105.165    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.165    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 96.416    

Slack (MET) :             96.426ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.187ns (33.377%)  route 2.369ns (66.623%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.222    U_7SEG/clk_IBUF_BUFG
    SLICE_X42Y102        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDCE (Prop_fdce_C_Q)         0.518     5.740 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.352     7.092    U_7SEG/i_data_store[31]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     7.216    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X40Y95         MUXF7 (Prop_muxf7_I1_O)      0.217     7.433 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.018     8.451    U_7SEG/sel0[3]
    SLICE_X34Y95         LUT4 (Prop_lut4_I0_O)        0.328     8.779 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.779    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.035   105.086    
    SLICE_X34Y95         FDPE (Setup_fdpe_C_D)        0.118   105.204    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.204    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                 96.426    

Slack (MET) :             96.619ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.096ns (33.009%)  route 2.224ns (66.991%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.624     5.226    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y100        FDCE                                         r  U_7SEG/i_data_store_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  U_7SEG/i_data_store_reg[26]/Q
                         net (fo=1, routed)           1.011     6.694    U_7SEG/i_data_store[26]
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124     6.818 r  U_7SEG/o_seg_r[6]_i_11/O
                         net (fo=1, routed)           0.000     6.818    U_7SEG/o_seg_r[6]_i_11_n_0
    SLICE_X43Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     7.035 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           1.213     8.248    U_7SEG/sel0[2]
    SLICE_X34Y95         LUT4 (Prop_lut4_I2_O)        0.299     8.547 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.547    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y95         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.035   105.086    
    SLICE_X34Y95         FDPE (Setup_fdpe_C_D)        0.079   105.165    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.165    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 96.619    

Slack (MET) :             97.011ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 1.091ns (37.501%)  route 1.818ns (62.499%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.235    U_Multi/CLK
    SLICE_X51Y95         FDCE                                         r  U_Multi/disp_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  U_Multi/disp_data_reg[11]/Q
                         net (fo=1, routed)           0.856     6.547    U_Multi/disp_data[11]
    SLICE_X51Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.671 r  U_Multi/i_data_store[11]_i_8/O
                         net (fo=1, routed)           0.000     6.671    U_Multi/i_data_store[11]_i_8_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     6.883 r  U_Multi/i_data_store_reg[11]_i_3/O
                         net (fo=1, routed)           0.962     7.845    U_Multi/i_data_store_reg[11]_i_3_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I5_O)        0.299     8.144 r  U_Multi/i_data_store[11]_i_1/O
                         net (fo=1, routed)           0.000     8.144    U_7SEG/D[11]
    SLICE_X54Y95         FDCE                                         r  U_7SEG/i_data_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y95         FDCE                                         r  U_7SEG/i_data_store_reg[11]/C
                         clock pessimism              0.187   105.114    
                         clock uncertainty           -0.035   105.078    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.077   105.155    U_7SEG/i_data_store_reg[11]
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                 97.011    

Slack (MET) :             97.100ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.086ns (37.860%)  route 1.782ns (62.140%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.640     5.243    U_Multi/CLK
    SLICE_X40Y97         FDPE                                         r  U_Multi/disp_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  U_Multi/disp_data_reg[16]/Q
                         net (fo=1, routed)           0.957     6.655    U_Multi/disp_data[16]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.124     6.779 r  U_Multi/i_data_store[16]_i_8/O
                         net (fo=1, routed)           0.000     6.779    U_Multi/i_data_store[16]_i_8_n_0
    SLICE_X42Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     6.988 r  U_Multi/i_data_store_reg[16]_i_3/O
                         net (fo=1, routed)           0.826     7.814    U_Multi/i_data_store_reg[16]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.297     8.111 r  U_Multi/i_data_store[16]_i_1/O
                         net (fo=1, routed)           0.000     8.111    U_7SEG/D[16]
    SLICE_X41Y98         FDCE                                         r  U_7SEG/i_data_store_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X41Y98         FDCE                                         r  U_7SEG/i_data_store_reg[16]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)        0.029   105.211    U_7SEG/i_data_store_reg[16]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 97.100    

Slack (MET) :             97.121ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.148ns (41.001%)  route 1.652ns (58.999%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.235    U_Multi/CLK
    SLICE_X50Y96         FDCE                                         r  U_Multi/disp_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  U_Multi/disp_data_reg[13]/Q
                         net (fo=1, routed)           0.638     6.391    U_Multi/disp_data[13]
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.515 r  U_Multi/i_data_store[13]_i_8/O
                         net (fo=1, routed)           0.000     6.515    U_Multi/i_data_store[13]_i_8_n_0
    SLICE_X50Y96         MUXF7 (Prop_muxf7_I0_O)      0.209     6.724 r  U_Multi/i_data_store_reg[13]_i_3/O
                         net (fo=1, routed)           1.014     7.738    U_Multi/i_data_store_reg[13]_i_3_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.297     8.035 r  U_Multi/i_data_store[13]_i_1/O
                         net (fo=1, routed)           0.000     8.035    U_7SEG/D[13]
    SLICE_X54Y96         FDCE                                         r  U_7SEG/i_data_store_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  U_7SEG/i_data_store_reg[13]/C
                         clock pessimism              0.187   105.114    
                         clock uncertainty           -0.035   105.078    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.077   105.155    U_7SEG/i_data_store_reg[13]
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                 97.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_Multi/disp_data_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.605%)  route 0.311ns (57.395%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.565     1.484    U_Multi/CLK
    SLICE_X51Y94         FDPE                                         r  U_Multi/disp_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  U_Multi/disp_data_reg[8]/Q
                         net (fo=1, routed)           0.190     1.816    U_Multi/disp_data[8]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  U_Multi/i_data_store[8]_i_4/O
                         net (fo=1, routed)           0.121     1.982    U_Multi/i_data_store[8]_i_4_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I4_O)        0.045     2.027 r  U_Multi/i_data_store[8]_i_1/O
                         net (fo=1, routed)           0.000     2.027    U_7SEG/D[8]
    SLICE_X52Y94         FDCE                                         r  U_7SEG/i_data_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    U_7SEG/clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.091     1.839    U_7SEG/i_data_store_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.571     1.490    U_CLKDIV/CLK
    SLICE_X35Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_CLKDIV/clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.740    U_CLKDIV/clkdiv_reg_n_0_[23]
    SLICE_X35Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    U_CLKDIV/clkdiv_reg[20]_i_1_n_4
    SLICE_X35Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.842     2.007    U_CLKDIV/CLK
    SLICE_X35Y97         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X35Y97         FDCE (Hold_fdce_C_D)         0.105     1.595    U_CLKDIV/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.569     1.488    U_CLKDIV/CLK
    SLICE_X35Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_CLKDIV/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.738    U_CLKDIV/clkdiv_reg_n_0_[3]
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  U_CLKDIV/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    U_CLKDIV/clkdiv_reg[0]_i_1_n_4
    SLICE_X35Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.840     2.005    U_CLKDIV/CLK
    SLICE_X35Y92         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X35Y92         FDCE (Hold_fdce_C_D)         0.105     1.593    U_CLKDIV/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.569     1.488    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.738    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  U_7SEG/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    U_7SEG/cnt_reg[0]_i_1_n_4
    SLICE_X31Y88         FDCE                                         r  U_7SEG/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.840     2.005    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  U_7SEG/cnt_reg[3]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X31Y88         FDCE (Hold_fdce_C_D)         0.105     1.593    U_7SEG/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.569     1.488    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  U_7SEG/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_7SEG/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.738    U_7SEG/cnt_reg_n_0_[7]
    SLICE_X31Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X31Y89         FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.840     2.005    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y89         FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X31Y89         FDCE (Hold_fdce_C_D)         0.105     1.593    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y90         FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.739    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X31Y90         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y90         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.105     1.594    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    U_CLKDIV/CLK
    SLICE_X35Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.739    U_CLKDIV/clkdiv_reg_n_0_[11]
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    U_CLKDIV/clkdiv_reg[8]_i_1_n_4
    SLICE_X35Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_CLKDIV/CLK
    SLICE_X35Y94         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X35Y94         FDCE (Hold_fdce_C_D)         0.105     1.594    U_CLKDIV/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    U_CLKDIV/CLK
    SLICE_X35Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.739    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    U_CLKDIV/clkdiv_reg[12]_i_1_n_4
    SLICE_X35Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_CLKDIV/CLK
    SLICE_X35Y95         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X35Y95         FDCE (Hold_fdce_C_D)         0.105     1.594    U_CLKDIV/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    U_CLKDIV/CLK
    SLICE_X35Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  U_CLKDIV/clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.739    U_CLKDIV/clkdiv_reg_n_0_[19]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    U_CLKDIV/clkdiv_reg[16]_i_1_n_4
    SLICE_X35Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_CLKDIV/CLK
    SLICE_X35Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X35Y96         FDCE (Hold_fdce_C_D)         0.105     1.594    U_CLKDIV/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.570     1.489    U_CLKDIV/CLK
    SLICE_X35Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  U_CLKDIV/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.739    U_CLKDIV/clkdiv_reg_n_0_[7]
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    U_CLKDIV/clkdiv_reg[4]_i_1_n_4
    SLICE_X35Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.841     2.006    U_CLKDIV/CLK
    SLICE_X35Y93         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X35Y93         FDCE (Hold_fdce_C_D)         0.105     1.594    U_CLKDIV/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y88    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y90    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y90    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y91    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y91    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y91    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y88    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y88    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X31Y88    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y90    U_7SEG/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y90    U_7SEG/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y91    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y91    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y91    U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y91    U_7SEG/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y91    U_7SEG/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y91    U_7SEG/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y90    U_7SEG/cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y90    U_7SEG/cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y92    U_7SEG/i_data_store_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y95    U_7SEG/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y95    U_7SEG/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y96    U_7SEG/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97    U_7SEG/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y102   U_7SEG/i_data_store_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X42Y102   U_7SEG/i_data_store_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y103   U_7SEG/i_data_store_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y100   U_7SEG/i_data_store_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   U_7SEG/i_data_store_reg[30]/C



