INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/crc32_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc32_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/ipEnvelope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipEnvelope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/uart_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/udp_envelope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_envelope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_5/project_5.srcs/sources_1/new/frame_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_tb
