 
****************************************
Report : qor
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 19:33:20 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             156.00
  Critical Path Length:          3.06
  Critical Path Slack:          -2.59
  Critical Path Clk Period:      0.50
  Total Negative Slack:        -87.44
  No. of Violating Paths:       34.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              10891
  Buf/Inv Cell Count:            2489
  Buf Cell Count:                 151
  Inv Cell Count:                2338
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     10824
  Sequential Cell Count:           67
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8968.553982
  Noncombinational Area:   188.496000
  Buf/Inv Area:            865.242006
  Total Buffer Area:           113.90
  Total Inverter Area:         751.34
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              9157.049982
  Design Area:            9157.049982


  Design Rules
  -----------------------------------
  Total Number of Nets:         10958
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhas209

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.34
  Logic Optimization:               3702.13
  Mapping Optimization:             4352.99
  -----------------------------------------
  Overall Compile Time:             8778.86
  Overall Compile Wall Clock Time:  1564.31

  --------------------------------------------------------------------

  Design  WNS: 2.59  TNS: 87.44  Number of Violating Paths: 34


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
