{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726163967637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726163967637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 23:29:27 2024 " "Processing started: Thu Sep 12 23:29:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726163967637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726163967637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1a_fs_pwm -c t1a_fs_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726163967637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726163969186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726163969186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1a_fs_pwm_bdf.v 1 1 " "Found 1 design units, including 1 entities, in source file code/t1a_fs_pwm_bdf.v" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm_bdf " "Found entity 1: t1a_fs_pwm_bdf" {  } { { "code/t1a_fs_pwm_bdf.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726163985159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726163985159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "code/pwm_generator.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/pwm_generator.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726163985159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726163985159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/frequency_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file code/frequency_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_scaler " "Found entity 1: frequency_scaler" {  } { { "code/frequency_scaler.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/frequency_scaler.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726163985159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726163985159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/t1a_fs_pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file code/t1a_fs_pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 t1a_fs_pwm " "Found entity 1: t1a_fs_pwm" {  } { { "code/t1a_fs_pwm.bdf" "" { Schematic "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/t1a_fs_pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726163985175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726163985175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t1a_fs_pwm_bdf " "Elaborating entity \"t1a_fs_pwm_bdf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726163985206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_scaler frequency_scaler:b2v_inst " "Elaborating entity \"frequency_scaler\" for hierarchy \"frequency_scaler:b2v_inst\"" {  } { { "code/t1a_fs_pwm_bdf.v" "b2v_inst" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726163985221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:b2v_inst1 " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:b2v_inst1\"" {  } { { "code/t1a_fs_pwm_bdf.v" "b2v_inst1" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/t1a_fs_pwm_bdf.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726163985247 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pwm_generator:b2v_inst1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pwm_generator:b2v_inst1\|Mult0\"" {  } { { "code/pwm_generator.v" "Mult0" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/pwm_generator.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726163985503 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726163985503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_generator:b2v_inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\"" {  } { { "code/pwm_generator.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/pwm_generator.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726163985707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_generator:b2v_inst1\|lpm_mult:Mult0 " "Instantiated megafunction \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726163985707 ""}  } { { "code/pwm_generator.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/pwm_generator.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726163985707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm_generator:b2v_inst1\|lpm_mult:Mult0\|multcore:mult_core pwm_generator:b2v_inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eyantra/intelfpgalite/20.01/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "code/pwm_generator.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/pwm_generator.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726163985801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm_generator:b2v_inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder pwm_generator:b2v_inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/eyantra/intelfpgalite/20.01/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "code/pwm_generator.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/pwm_generator.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726163985832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pwm_generator:b2v_inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs pwm_generator:b2v_inst1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pwm_generator:b2v_inst1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/eyantra/intelfpgalite/20.01/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "code/pwm_generator.v" "" { Text "D:/eyantra/intelFPGAlite/20.01/projects/t1a_fs_pwm/code/pwm_generator.v" 40 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726163985863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726163986035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726163986554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726163986554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726163986741 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726163986741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726163986741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726163986741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726163986772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 23:29:46 2024 " "Processing ended: Thu Sep 12 23:29:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726163986772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726163986772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726163986772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726163986772 ""}
