
Jig_PEHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eae0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003c7c  0800ec70  0800ec70  0001ec70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080128ec  080128ec  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  080128ec  080128ec  000228ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080128f4  080128f4  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080128f4  080128f4  000228f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080128f8  080128f8  000228f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080128fc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e0  2**0
                  CONTENTS
 10 .bss          00003a5c  200001e0  200001e0  000301e0  2**3
                  ALLOC
 11 ._user_heap_stack 00003004  20003c3c  20003c3c  000301e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d66c  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003192  00000000  00000000  0004d87c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001800  00000000  00000000  00050a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001700  00000000  00000000  00052210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024328  00000000  00000000  00053910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b6a5  00000000  00000000  00077c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5481  00000000  00000000  000932dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016875e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007dd0  00000000  00000000  001687b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ec58 	.word	0x0800ec58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800ec58 	.word	0x0800ec58

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <gpio_fast_input_read>:
/** @brief      Ham doc input gpio
    @param[in]  GPIO PORT, GPIO PIN
    @return     None
*/
static inline bool gpio_fast_input_read(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	807b      	strh	r3, [r7, #2]
    return (bool)(GPIO_Port->IDR & GPIO_Pin);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	691a      	ldr	r2, [r3, #16]
 8000ffc:	887b      	ldrh	r3, [r7, #2]
 8000ffe:	4013      	ands	r3, r2
 8001000:	2b00      	cmp	r3, #0
 8001002:	bf14      	ite	ne
 8001004:	2301      	movne	r3, #1
 8001006:	2300      	moveq	r3, #0
 8001008:	b2db      	uxtb	r3, r3
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <gpio_fast_input_set_pullup>:
/** @brief      Ham set input pullup cho gpio
    @param[in]  GPIO PORT, GPIO PIN
    @return     None
*/
static inline void gpio_fast_input_set_pullup(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	460b      	mov	r3, r1
 8001020:	807b      	strh	r3, [r7, #2]
    //Set pullup
    GPIO_Port->ODR |= GPIO_Pin;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	695a      	ldr	r2, [r3, #20]
 8001026:	887b      	ldrh	r3, [r7, #2]
 8001028:	431a      	orrs	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	615a      	str	r2, [r3, #20]
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr

0800103a <gpio_fast_input_set_pulldown>:
/** @brief      Ham set input pulldown cho gpio
    @param[in]  GPIO PORT, GPIO PIN
    @return     None
*/
static inline void gpio_fast_input_set_pulldown(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
 8001042:	460b      	mov	r3, r1
 8001044:	807b      	strh	r3, [r7, #2]
    //Set pulldown
    GPIO_Port->ODR &= (~GPIO_Pin);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	887a      	ldrh	r2, [r7, #2]
 800104c:	43d2      	mvns	r2, r2
 800104e:	401a      	ands	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	615a      	str	r2, [r3, #20]
}
 8001054:	bf00      	nop
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <gpio_fast_output_set>:
/** @brief      Ham set output cho gpio
    @param[in]  GPIO PORT, GPIO PIN
    @return     None
*/
static inline void gpio_fast_output_set(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	807b      	strh	r3, [r7, #2]
//    GPIO_Port->BSRR|=GPIO_Pin;
	GPIO_Port->BSRR = GPIO_Pin;
 800106c:	887a      	ldrh	r2, [r7, #2]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	619a      	str	r2, [r3, #24]
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <gpio_fast_output_reset>:
/** @brief      Ham reset output cho gpio
    @param[in]  GPIO PORT, GPIO PIN
    @return     None
*/
static inline void gpio_fast_output_reset(GPIO_TypeDef* GPIO_Port, uint16_t GPIO_Pin)
{
 800107e:	b480      	push	{r7}
 8001080:	b083      	sub	sp, #12
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
 8001086:	460b      	mov	r3, r1
 8001088:	807b      	strh	r3, [r7, #2]
    //GPIO_Port->BRR|=GPIO_Pin;
	GPIO_Port->BSRR |= (uint32_t)GPIO_Pin << 16U;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	699a      	ldr	r2, [r3, #24]
 800108e:	887b      	ldrh	r3, [r7, #2]
 8001090:	041b      	lsls	r3, r3, #16
 8001092:	431a      	orrs	r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	619a      	str	r2, [r3, #24]
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <pin_check_add>:
/** @brief      Ham them 1 connector vao de test
    @param[in]  Thuoc tinh cua connector
    @return     None
*/
static void pin_check_add(pin_check_t pin_check)
{
 80010a4:	b084      	sub	sp, #16
 80010a6:	b580      	push	{r7, lr}
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	f107 0c08 	add.w	ip, r7, #8
 80010ae:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    if(pin_check_data.size < PIN_CHECK_MAX_SIZE)
 80010b2:	4b10      	ldr	r3, [pc, #64]	; (80010f4 <pin_check_add+0x50>)
 80010b4:	785b      	ldrb	r3, [r3, #1]
 80010b6:	2b31      	cmp	r3, #49	; 0x31
 80010b8:	d816      	bhi.n	80010e8 <pin_check_add+0x44>
    {
        pin_check_data.array[pin_check_data.size] = pin_check;
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <pin_check_add+0x50>)
 80010bc:	785b      	ldrb	r3, [r3, #1]
 80010be:	4619      	mov	r1, r3
 80010c0:	4a0c      	ldr	r2, [pc, #48]	; (80010f4 <pin_check_add+0x50>)
 80010c2:	460b      	mov	r3, r1
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	440b      	add	r3, r1
 80010c8:	011b      	lsls	r3, r3, #4
 80010ca:	4413      	add	r3, r2
 80010cc:	3308      	adds	r3, #8
 80010ce:	4618      	mov	r0, r3
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2290      	movs	r2, #144	; 0x90
 80010d6:	4619      	mov	r1, r3
 80010d8:	f009 f98c 	bl	800a3f4 <memcpy>
        pin_check_data.size ++;
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <pin_check_add+0x50>)
 80010de:	785b      	ldrb	r3, [r3, #1]
 80010e0:	3301      	adds	r3, #1
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	4b03      	ldr	r3, [pc, #12]	; (80010f4 <pin_check_add+0x50>)
 80010e6:	705a      	strb	r2, [r3, #1]
    }
    else
    {
        //Thong bao loi
    }
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80010f0:	b004      	add	sp, #16
 80010f2:	4770      	bx	lr
 80010f4:	20000218 	.word	0x20000218

080010f8 <pin_check_init>:
/** @brief      Ham init pin check
    @param[in]  None
    @return     None
*/
static void pin_check_init(void)
{
 80010f8:	b4b0      	push	{r4, r5, r7}
 80010fa:	af00      	add	r7, sp, #0
     pin_check_data.size = 0;
 80010fc:	4bc0      	ldr	r3, [pc, #768]	; (8001400 <pin_check_init+0x308>)
 80010fe:	2200      	movs	r2, #0
 8001100:	705a      	strb	r2, [r3, #1]
     pin_check_data.count = 0;
 8001102:	4bbf      	ldr	r3, [pc, #764]	; (8001400 <pin_check_init+0x308>)
 8001104:	2200      	movs	r2, #0
 8001106:	701a      	strb	r2, [r3, #0]
     pin_check_data.state = PIN_CHECK_STATE_IDLE;
 8001108:	4bbd      	ldr	r3, [pc, #756]	; (8001400 <pin_check_init+0x308>)
 800110a:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 800110e:	3308      	adds	r3, #8
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
     //init pin test
     //##########GIMBAL CONTROL connector##########

     strcpy(ffcUartTx.pin_name, "FFC UartTx");
 8001114:	4abb      	ldr	r2, [pc, #748]	; (8001404 <pin_check_init+0x30c>)
 8001116:	4bbc      	ldr	r3, [pc, #752]	; (8001408 <pin_check_init+0x310>)
 8001118:	cb03      	ldmia	r3!, {r0, r1}
 800111a:	6010      	str	r0, [r2, #0]
 800111c:	6051      	str	r1, [r2, #4]
 800111e:	8819      	ldrh	r1, [r3, #0]
 8001120:	789b      	ldrb	r3, [r3, #2]
 8001122:	8111      	strh	r1, [r2, #8]
 8001124:	7293      	strb	r3, [r2, #10]
     strcpy(ffcUartTx.error_log, "ERR FFC_UartTx");
 8001126:	4ab9      	ldr	r2, [pc, #740]	; (800140c <pin_check_init+0x314>)
 8001128:	4bb9      	ldr	r3, [pc, #740]	; (8001410 <pin_check_init+0x318>)
 800112a:	4614      	mov	r4, r2
 800112c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800112e:	6020      	str	r0, [r4, #0]
 8001130:	6061      	str	r1, [r4, #4]
 8001132:	60a2      	str	r2, [r4, #8]
 8001134:	881a      	ldrh	r2, [r3, #0]
 8001136:	789b      	ldrb	r3, [r3, #2]
 8001138:	81a2      	strh	r2, [r4, #12]
 800113a:	73a3      	strb	r3, [r4, #14]
     ffcUartTx.pin_type = PIN_TYPE_EX;
 800113c:	4bb5      	ldr	r3, [pc, #724]	; (8001414 <pin_check_init+0x31c>)
 800113e:	2206      	movs	r2, #6
 8001140:	701a      	strb	r2, [r3, #0]
     ffcUartTx.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_UART_TX;
 8001142:	4bb4      	ldr	r3, [pc, #720]	; (8001414 <pin_check_init+0x31c>)
 8001144:	2201      	movs	r2, #1
 8001146:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcUartTx.type_ex_gpio.gpio_in_port 		= IN_FFC_UART_TX_GPIO_Port;
 800114a:	4bb2      	ldr	r3, [pc, #712]	; (8001414 <pin_check_init+0x31c>)
 800114c:	4ab2      	ldr	r2, [pc, #712]	; (8001418 <pin_check_init+0x320>)
 800114e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcUartTx.type_ex_gpio.gpio_in_pin		= IN_FFC_UART_TX_Pin;
 8001152:	4bb0      	ldr	r3, [pc, #704]	; (8001414 <pin_check_init+0x31c>)
 8001154:	2208      	movs	r2, #8
 8001156:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ffcUartRx.pin_name, "FFC UartRx");
 800115a:	4ab0      	ldr	r2, [pc, #704]	; (800141c <pin_check_init+0x324>)
 800115c:	4bb0      	ldr	r3, [pc, #704]	; (8001420 <pin_check_init+0x328>)
 800115e:	cb03      	ldmia	r3!, {r0, r1}
 8001160:	6010      	str	r0, [r2, #0]
 8001162:	6051      	str	r1, [r2, #4]
 8001164:	8819      	ldrh	r1, [r3, #0]
 8001166:	789b      	ldrb	r3, [r3, #2]
 8001168:	8111      	strh	r1, [r2, #8]
 800116a:	7293      	strb	r3, [r2, #10]
     strcpy(ffcUartRx.error_log, "ERR FFC_UartRx");
 800116c:	4aad      	ldr	r2, [pc, #692]	; (8001424 <pin_check_init+0x32c>)
 800116e:	4bae      	ldr	r3, [pc, #696]	; (8001428 <pin_check_init+0x330>)
 8001170:	4614      	mov	r4, r2
 8001172:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001174:	6020      	str	r0, [r4, #0]
 8001176:	6061      	str	r1, [r4, #4]
 8001178:	60a2      	str	r2, [r4, #8]
 800117a:	881a      	ldrh	r2, [r3, #0]
 800117c:	789b      	ldrb	r3, [r3, #2]
 800117e:	81a2      	strh	r2, [r4, #12]
 8001180:	73a3      	strb	r3, [r4, #14]
     ffcUartRx.pin_type = PIN_TYPE_EX;
 8001182:	4baa      	ldr	r3, [pc, #680]	; (800142c <pin_check_init+0x334>)
 8001184:	2206      	movs	r2, #6
 8001186:	701a      	strb	r2, [r3, #0]
     ffcUartRx.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_UART_RX;
 8001188:	4ba8      	ldr	r3, [pc, #672]	; (800142c <pin_check_init+0x334>)
 800118a:	2202      	movs	r2, #2
 800118c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcUartRx.type_ex_gpio.gpio_in_port 		= IN_FFC_UART_RX_GPIO_Port;
 8001190:	4ba6      	ldr	r3, [pc, #664]	; (800142c <pin_check_init+0x334>)
 8001192:	4aa1      	ldr	r2, [pc, #644]	; (8001418 <pin_check_init+0x320>)
 8001194:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcUartRx.type_ex_gpio.gpio_in_pin		= IN_FFC_UART_RX_Pin;
 8001198:	4ba4      	ldr	r3, [pc, #656]	; (800142c <pin_check_init+0x334>)
 800119a:	2210      	movs	r2, #16
 800119c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ffcCanH.pin_name, "FFC CanH");
 80011a0:	4aa3      	ldr	r2, [pc, #652]	; (8001430 <pin_check_init+0x338>)
 80011a2:	4ba4      	ldr	r3, [pc, #656]	; (8001434 <pin_check_init+0x33c>)
 80011a4:	cb03      	ldmia	r3!, {r0, r1}
 80011a6:	6010      	str	r0, [r2, #0]
 80011a8:	6051      	str	r1, [r2, #4]
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	7213      	strb	r3, [r2, #8]
     strcpy(ffcCanH.error_log, "ERR FFC_CanH");
 80011ae:	4aa2      	ldr	r2, [pc, #648]	; (8001438 <pin_check_init+0x340>)
 80011b0:	4ba2      	ldr	r3, [pc, #648]	; (800143c <pin_check_init+0x344>)
 80011b2:	4614      	mov	r4, r2
 80011b4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80011b6:	6020      	str	r0, [r4, #0]
 80011b8:	6061      	str	r1, [r4, #4]
 80011ba:	60a2      	str	r2, [r4, #8]
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	7323      	strb	r3, [r4, #12]
     ffcCanH.pin_type = PIN_TYPE_EX;
 80011c0:	4b9f      	ldr	r3, [pc, #636]	; (8001440 <pin_check_init+0x348>)
 80011c2:	2206      	movs	r2, #6
 80011c4:	701a      	strb	r2, [r3, #0]
     ffcCanH.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_CANH;
 80011c6:	4b9e      	ldr	r3, [pc, #632]	; (8001440 <pin_check_init+0x348>)
 80011c8:	2204      	movs	r2, #4
 80011ca:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcCanH.type_ex_gpio.gpio_in_port 		= IN_FFC_CANH_GPIO_Port;
 80011ce:	4b9c      	ldr	r3, [pc, #624]	; (8001440 <pin_check_init+0x348>)
 80011d0:	4a91      	ldr	r2, [pc, #580]	; (8001418 <pin_check_init+0x320>)
 80011d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcCanH.type_ex_gpio.gpio_in_pin		= IN_FFC_CANH_Pin;
 80011d6:	4b9a      	ldr	r3, [pc, #616]	; (8001440 <pin_check_init+0x348>)
 80011d8:	2220      	movs	r2, #32
 80011da:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ffcCanL.pin_name, "FFC ffcCanL");
 80011de:	4a99      	ldr	r2, [pc, #612]	; (8001444 <pin_check_init+0x34c>)
 80011e0:	4b99      	ldr	r3, [pc, #612]	; (8001448 <pin_check_init+0x350>)
 80011e2:	4614      	mov	r4, r2
 80011e4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80011e6:	6020      	str	r0, [r4, #0]
 80011e8:	6061      	str	r1, [r4, #4]
 80011ea:	60a2      	str	r2, [r4, #8]
     strcpy(ffcCanL.error_log, "ERR FFC_CanL");
 80011ec:	4a97      	ldr	r2, [pc, #604]	; (800144c <pin_check_init+0x354>)
 80011ee:	4b98      	ldr	r3, [pc, #608]	; (8001450 <pin_check_init+0x358>)
 80011f0:	4614      	mov	r4, r2
 80011f2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80011f4:	6020      	str	r0, [r4, #0]
 80011f6:	6061      	str	r1, [r4, #4]
 80011f8:	60a2      	str	r2, [r4, #8]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	7323      	strb	r3, [r4, #12]
     ffcCanL.pin_type = PIN_TYPE_EX;
 80011fe:	4b95      	ldr	r3, [pc, #596]	; (8001454 <pin_check_init+0x35c>)
 8001200:	2206      	movs	r2, #6
 8001202:	701a      	strb	r2, [r3, #0]
     ffcCanL.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_CANL;
 8001204:	4b93      	ldr	r3, [pc, #588]	; (8001454 <pin_check_init+0x35c>)
 8001206:	2208      	movs	r2, #8
 8001208:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcCanL.type_ex_gpio.gpio_in_port 		= IN_FFC_CANL_GPIO_Port;
 800120c:	4b91      	ldr	r3, [pc, #580]	; (8001454 <pin_check_init+0x35c>)
 800120e:	4a82      	ldr	r2, [pc, #520]	; (8001418 <pin_check_init+0x320>)
 8001210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcCanL.type_ex_gpio.gpio_in_pin		= IN_FFC_CANL_Pin;
 8001214:	4b8f      	ldr	r3, [pc, #572]	; (8001454 <pin_check_init+0x35c>)
 8001216:	f44f 7280 	mov.w	r2, #256	; 0x100
 800121a:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ffcEthTxp.pin_name, "FFC ffcEthTxp");
 800121e:	4a8e      	ldr	r2, [pc, #568]	; (8001458 <pin_check_init+0x360>)
 8001220:	4b8e      	ldr	r3, [pc, #568]	; (800145c <pin_check_init+0x364>)
 8001222:	4614      	mov	r4, r2
 8001224:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001226:	6020      	str	r0, [r4, #0]
 8001228:	6061      	str	r1, [r4, #4]
 800122a:	60a2      	str	r2, [r4, #8]
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	81a3      	strh	r3, [r4, #12]
     strcpy(ffcEthTxp.error_log, "ERR FFC_EthTxp");
 8001230:	4a8b      	ldr	r2, [pc, #556]	; (8001460 <pin_check_init+0x368>)
 8001232:	4b8c      	ldr	r3, [pc, #560]	; (8001464 <pin_check_init+0x36c>)
 8001234:	4614      	mov	r4, r2
 8001236:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001238:	6020      	str	r0, [r4, #0]
 800123a:	6061      	str	r1, [r4, #4]
 800123c:	60a2      	str	r2, [r4, #8]
 800123e:	881a      	ldrh	r2, [r3, #0]
 8001240:	789b      	ldrb	r3, [r3, #2]
 8001242:	81a2      	strh	r2, [r4, #12]
 8001244:	73a3      	strb	r3, [r4, #14]
     ffcEthTxp.pin_type = PIN_TYPE_EX;
 8001246:	4b88      	ldr	r3, [pc, #544]	; (8001468 <pin_check_init+0x370>)
 8001248:	2206      	movs	r2, #6
 800124a:	701a      	strb	r2, [r3, #0]
     ffcEthTxp.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_ETHTXP;
 800124c:	4b86      	ldr	r3, [pc, #536]	; (8001468 <pin_check_init+0x370>)
 800124e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001252:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcEthTxp.type_ex_gpio.gpio_in_port 		= IN_FFC_ETH_TXP_GPIO_Port;
 8001256:	4b84      	ldr	r3, [pc, #528]	; (8001468 <pin_check_init+0x370>)
 8001258:	4a6f      	ldr	r2, [pc, #444]	; (8001418 <pin_check_init+0x320>)
 800125a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcEthTxp.type_ex_gpio.gpio_in_pin		= IN_FFC_ETH_TXP_Pin;
 800125e:	4b82      	ldr	r3, [pc, #520]	; (8001468 <pin_check_init+0x370>)
 8001260:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001264:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88


     strcpy(ffcEthTxn.pin_name, "FFC ffcEthTxn");
 8001268:	4a80      	ldr	r2, [pc, #512]	; (800146c <pin_check_init+0x374>)
 800126a:	4b81      	ldr	r3, [pc, #516]	; (8001470 <pin_check_init+0x378>)
 800126c:	4614      	mov	r4, r2
 800126e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001270:	6020      	str	r0, [r4, #0]
 8001272:	6061      	str	r1, [r4, #4]
 8001274:	60a2      	str	r2, [r4, #8]
 8001276:	881b      	ldrh	r3, [r3, #0]
 8001278:	81a3      	strh	r3, [r4, #12]
     strcpy(ffcEthTxn.error_log, "ERR FFC_EthTxn");
 800127a:	4a7e      	ldr	r2, [pc, #504]	; (8001474 <pin_check_init+0x37c>)
 800127c:	4b7e      	ldr	r3, [pc, #504]	; (8001478 <pin_check_init+0x380>)
 800127e:	4614      	mov	r4, r2
 8001280:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001282:	6020      	str	r0, [r4, #0]
 8001284:	6061      	str	r1, [r4, #4]
 8001286:	60a2      	str	r2, [r4, #8]
 8001288:	881a      	ldrh	r2, [r3, #0]
 800128a:	789b      	ldrb	r3, [r3, #2]
 800128c:	81a2      	strh	r2, [r4, #12]
 800128e:	73a3      	strb	r3, [r4, #14]
     ffcEthTxn.pin_type = PIN_TYPE_EX;
 8001290:	4b7a      	ldr	r3, [pc, #488]	; (800147c <pin_check_init+0x384>)
 8001292:	2206      	movs	r2, #6
 8001294:	701a      	strb	r2, [r3, #0]
     ffcEthTxn.type_ex_gpio.GPIO_OutExPinNum    = IO_EX_ETHTXN;
 8001296:	4b79      	ldr	r3, [pc, #484]	; (800147c <pin_check_init+0x384>)
 8001298:	f44f 7200 	mov.w	r2, #512	; 0x200
 800129c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcEthTxn.type_ex_gpio.gpio_in_port 		= IN_FFC_ETH_TXN_GPIO_Port;
 80012a0:	4b76      	ldr	r3, [pc, #472]	; (800147c <pin_check_init+0x384>)
 80012a2:	4a5d      	ldr	r2, [pc, #372]	; (8001418 <pin_check_init+0x320>)
 80012a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcEthTxn.type_ex_gpio.gpio_in_pin			= IN_FFC_ETH_TXN_Pin;
 80012a8:	4b74      	ldr	r3, [pc, #464]	; (800147c <pin_check_init+0x384>)
 80012aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012ae:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88


     strcpy(ffcEthRxp.pin_name, "FFC EthRxp");
 80012b2:	4a73      	ldr	r2, [pc, #460]	; (8001480 <pin_check_init+0x388>)
 80012b4:	4b73      	ldr	r3, [pc, #460]	; (8001484 <pin_check_init+0x38c>)
 80012b6:	cb03      	ldmia	r3!, {r0, r1}
 80012b8:	6010      	str	r0, [r2, #0]
 80012ba:	6051      	str	r1, [r2, #4]
 80012bc:	8819      	ldrh	r1, [r3, #0]
 80012be:	789b      	ldrb	r3, [r3, #2]
 80012c0:	8111      	strh	r1, [r2, #8]
 80012c2:	7293      	strb	r3, [r2, #10]
     strcpy(ffcEthRxp.error_log, "ERR FFC_EthRxp");
 80012c4:	4a70      	ldr	r2, [pc, #448]	; (8001488 <pin_check_init+0x390>)
 80012c6:	4b71      	ldr	r3, [pc, #452]	; (800148c <pin_check_init+0x394>)
 80012c8:	4614      	mov	r4, r2
 80012ca:	cb07      	ldmia	r3!, {r0, r1, r2}
 80012cc:	6020      	str	r0, [r4, #0]
 80012ce:	6061      	str	r1, [r4, #4]
 80012d0:	60a2      	str	r2, [r4, #8]
 80012d2:	881a      	ldrh	r2, [r3, #0]
 80012d4:	789b      	ldrb	r3, [r3, #2]
 80012d6:	81a2      	strh	r2, [r4, #12]
 80012d8:	73a3      	strb	r3, [r4, #14]
     ffcEthRxp.pin_type = PIN_TYPE_EX;
 80012da:	4b6d      	ldr	r3, [pc, #436]	; (8001490 <pin_check_init+0x398>)
 80012dc:	2206      	movs	r2, #6
 80012de:	701a      	strb	r2, [r3, #0]
     ffcEthRxp.type_ex_gpio.GPIO_OutExPinNum    = IO_EX_ETHRXP;
 80012e0:	4b6b      	ldr	r3, [pc, #428]	; (8001490 <pin_check_init+0x398>)
 80012e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012e6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcEthRxp.type_ex_gpio.gpio_in_port 		= IN_FFC_ETH_RXP_GPIO_Port;
 80012ea:	4b69      	ldr	r3, [pc, #420]	; (8001490 <pin_check_init+0x398>)
 80012ec:	4a4a      	ldr	r2, [pc, #296]	; (8001418 <pin_check_init+0x320>)
 80012ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcEthRxp.type_ex_gpio.gpio_in_pin			= IN_FFC_ETH_RXP_Pin;
 80012f2:	4b67      	ldr	r3, [pc, #412]	; (8001490 <pin_check_init+0x398>)
 80012f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012f8:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ffcEthRxn.pin_name, "FFC ethRxn");
 80012fc:	4a65      	ldr	r2, [pc, #404]	; (8001494 <pin_check_init+0x39c>)
 80012fe:	4b66      	ldr	r3, [pc, #408]	; (8001498 <pin_check_init+0x3a0>)
 8001300:	cb03      	ldmia	r3!, {r0, r1}
 8001302:	6010      	str	r0, [r2, #0]
 8001304:	6051      	str	r1, [r2, #4]
 8001306:	8819      	ldrh	r1, [r3, #0]
 8001308:	789b      	ldrb	r3, [r3, #2]
 800130a:	8111      	strh	r1, [r2, #8]
 800130c:	7293      	strb	r3, [r2, #10]
     strcpy(ffcEthRxn.error_log, "ERR FFC_ethRxn");
 800130e:	4a63      	ldr	r2, [pc, #396]	; (800149c <pin_check_init+0x3a4>)
 8001310:	4b63      	ldr	r3, [pc, #396]	; (80014a0 <pin_check_init+0x3a8>)
 8001312:	4614      	mov	r4, r2
 8001314:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001316:	6020      	str	r0, [r4, #0]
 8001318:	6061      	str	r1, [r4, #4]
 800131a:	60a2      	str	r2, [r4, #8]
 800131c:	881a      	ldrh	r2, [r3, #0]
 800131e:	789b      	ldrb	r3, [r3, #2]
 8001320:	81a2      	strh	r2, [r4, #12]
 8001322:	73a3      	strb	r3, [r4, #14]
     ffcEthRxn.pin_type = PIN_TYPE_EX;
 8001324:	4b5f      	ldr	r3, [pc, #380]	; (80014a4 <pin_check_init+0x3ac>)
 8001326:	2206      	movs	r2, #6
 8001328:	701a      	strb	r2, [r3, #0]
     ffcEthRxn.type_ex_gpio.GPIO_OutExPinNum    = IO_EX_ETHRXN;
 800132a:	4b5e      	ldr	r3, [pc, #376]	; (80014a4 <pin_check_init+0x3ac>)
 800132c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001330:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcEthRxn.type_ex_gpio.gpio_in_port 		= IN_FFC_ETH_RXN_GPIO_Port;
 8001334:	4b5b      	ldr	r3, [pc, #364]	; (80014a4 <pin_check_init+0x3ac>)
 8001336:	4a38      	ldr	r2, [pc, #224]	; (8001418 <pin_check_init+0x320>)
 8001338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcEthRxn.type_ex_gpio.gpio_in_pin			= IN_FFC_ETH_RXN_Pin;
 800133c:	4b59      	ldr	r3, [pc, #356]	; (80014a4 <pin_check_init+0x3ac>)
 800133e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001342:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ffcusbDp.pin_name, "FFC usbDp");
 8001346:	4a58      	ldr	r2, [pc, #352]	; (80014a8 <pin_check_init+0x3b0>)
 8001348:	4b58      	ldr	r3, [pc, #352]	; (80014ac <pin_check_init+0x3b4>)
 800134a:	cb03      	ldmia	r3!, {r0, r1}
 800134c:	6010      	str	r0, [r2, #0]
 800134e:	6051      	str	r1, [r2, #4]
 8001350:	881b      	ldrh	r3, [r3, #0]
 8001352:	8113      	strh	r3, [r2, #8]
     strcpy(ffcusbDp.error_log, "ERR FFC_usbDp");
 8001354:	4a56      	ldr	r2, [pc, #344]	; (80014b0 <pin_check_init+0x3b8>)
 8001356:	4b57      	ldr	r3, [pc, #348]	; (80014b4 <pin_check_init+0x3bc>)
 8001358:	4614      	mov	r4, r2
 800135a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800135c:	6020      	str	r0, [r4, #0]
 800135e:	6061      	str	r1, [r4, #4]
 8001360:	60a2      	str	r2, [r4, #8]
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	81a3      	strh	r3, [r4, #12]
     ffcusbDp.pin_type = PIN_TYPE_EX;
 8001366:	4b54      	ldr	r3, [pc, #336]	; (80014b8 <pin_check_init+0x3c0>)
 8001368:	2206      	movs	r2, #6
 800136a:	701a      	strb	r2, [r3, #0]
     ffcusbDp.type_ex_gpio.GPIO_OutExPinNum    = IO_EX_USB_DP;
 800136c:	4b52      	ldr	r3, [pc, #328]	; (80014b8 <pin_check_init+0x3c0>)
 800136e:	2280      	movs	r2, #128	; 0x80
 8001370:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcusbDp.type_ex_gpio.gpio_in_port 		= IN_FFC_USB_DP_GPIO_Port;
 8001374:	4b50      	ldr	r3, [pc, #320]	; (80014b8 <pin_check_init+0x3c0>)
 8001376:	4a51      	ldr	r2, [pc, #324]	; (80014bc <pin_check_init+0x3c4>)
 8001378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcusbDp.type_ex_gpio.gpio_in_pin			= IN_FFC_USB_DP_Pin;
 800137c:	4b4e      	ldr	r3, [pc, #312]	; (80014b8 <pin_check_init+0x3c0>)
 800137e:	2204      	movs	r2, #4
 8001380:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ffcusbDn.pin_name, "FFC usbDn");
 8001384:	4a4e      	ldr	r2, [pc, #312]	; (80014c0 <pin_check_init+0x3c8>)
 8001386:	4b4f      	ldr	r3, [pc, #316]	; (80014c4 <pin_check_init+0x3cc>)
 8001388:	cb03      	ldmia	r3!, {r0, r1}
 800138a:	6010      	str	r0, [r2, #0]
 800138c:	6051      	str	r1, [r2, #4]
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	8113      	strh	r3, [r2, #8]
     strcpy(ffcusbDn.error_log, "ERR FFC_usbDn");
 8001392:	4a4d      	ldr	r2, [pc, #308]	; (80014c8 <pin_check_init+0x3d0>)
 8001394:	4b4d      	ldr	r3, [pc, #308]	; (80014cc <pin_check_init+0x3d4>)
 8001396:	4614      	mov	r4, r2
 8001398:	cb07      	ldmia	r3!, {r0, r1, r2}
 800139a:	6020      	str	r0, [r4, #0]
 800139c:	6061      	str	r1, [r4, #4]
 800139e:	60a2      	str	r2, [r4, #8]
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	81a3      	strh	r3, [r4, #12]
     ffcusbDn.pin_type = PIN_TYPE_EX;
 80013a4:	4b4a      	ldr	r3, [pc, #296]	; (80014d0 <pin_check_init+0x3d8>)
 80013a6:	2206      	movs	r2, #6
 80013a8:	701a      	strb	r2, [r3, #0]
     ffcusbDn.type_ex_gpio.GPIO_OutExPinNum    = IO_EX_USB_DN;
 80013aa:	4b49      	ldr	r3, [pc, #292]	; (80014d0 <pin_check_init+0x3d8>)
 80013ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013b0:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ffcusbDn.type_ex_gpio.gpio_in_port 		= IN_FFC_USB_DN_GPIO_Port;
 80013b4:	4b46      	ldr	r3, [pc, #280]	; (80014d0 <pin_check_init+0x3d8>)
 80013b6:	4a18      	ldr	r2, [pc, #96]	; (8001418 <pin_check_init+0x320>)
 80013b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ffcusbDn.type_ex_gpio.gpio_in_pin			= IN_FFC_USB_DN_Pin;
 80013bc:	4b44      	ldr	r3, [pc, #272]	; (80014d0 <pin_check_init+0x3d8>)
 80013be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013c2:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

    //##########CONNECTOR PIN##########
     strcpy(uartTx.pin_name, "PEHUB uartTx");
 80013c6:	4a43      	ldr	r2, [pc, #268]	; (80014d4 <pin_check_init+0x3dc>)
 80013c8:	4b43      	ldr	r3, [pc, #268]	; (80014d8 <pin_check_init+0x3e0>)
 80013ca:	4614      	mov	r4, r2
 80013cc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80013ce:	6020      	str	r0, [r4, #0]
 80013d0:	6061      	str	r1, [r4, #4]
 80013d2:	60a2      	str	r2, [r4, #8]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	7323      	strb	r3, [r4, #12]
     strcpy(uartTx.error_log, "ERR PEHUB uartTx");
 80013d8:	4a40      	ldr	r2, [pc, #256]	; (80014dc <pin_check_init+0x3e4>)
 80013da:	4b41      	ldr	r3, [pc, #260]	; (80014e0 <pin_check_init+0x3e8>)
 80013dc:	4615      	mov	r5, r2
 80013de:	461c      	mov	r4, r3
 80013e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013e2:	6028      	str	r0, [r5, #0]
 80013e4:	6069      	str	r1, [r5, #4]
 80013e6:	60aa      	str	r2, [r5, #8]
 80013e8:	60eb      	str	r3, [r5, #12]
 80013ea:	7823      	ldrb	r3, [r4, #0]
 80013ec:	742b      	strb	r3, [r5, #16]
     uartTx.pin_type = PIN_TYPE_EX;
 80013ee:	4b3d      	ldr	r3, [pc, #244]	; (80014e4 <pin_check_init+0x3ec>)
 80013f0:	2206      	movs	r2, #6
 80013f2:	701a      	strb	r2, [r3, #0]
     uartTx.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_UART_TX;
 80013f4:	4b3b      	ldr	r3, [pc, #236]	; (80014e4 <pin_check_init+0x3ec>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80013fc:	e074      	b.n	80014e8 <pin_check_init+0x3f0>
 80013fe:	bf00      	nop
 8001400:	20000218 	.word	0x20000218
 8001404:	20002e99 	.word	0x20002e99
 8001408:	0800ec70 	.word	0x0800ec70
 800140c:	20002ead 	.word	0x20002ead
 8001410:	0800ec7c 	.word	0x0800ec7c
 8001414:	20002e98 	.word	0x20002e98
 8001418:	40020400 	.word	0x40020400
 800141c:	20002f29 	.word	0x20002f29
 8001420:	0800ec8c 	.word	0x0800ec8c
 8001424:	20002f3d 	.word	0x20002f3d
 8001428:	0800ec98 	.word	0x0800ec98
 800142c:	20002f28 	.word	0x20002f28
 8001430:	20002fb9 	.word	0x20002fb9
 8001434:	0800eca8 	.word	0x0800eca8
 8001438:	20002fcd 	.word	0x20002fcd
 800143c:	0800ecb4 	.word	0x0800ecb4
 8001440:	20002fb8 	.word	0x20002fb8
 8001444:	20003049 	.word	0x20003049
 8001448:	0800ecc4 	.word	0x0800ecc4
 800144c:	2000305d 	.word	0x2000305d
 8001450:	0800ecd0 	.word	0x0800ecd0
 8001454:	20003048 	.word	0x20003048
 8001458:	200030d9 	.word	0x200030d9
 800145c:	0800ece0 	.word	0x0800ece0
 8001460:	200030ed 	.word	0x200030ed
 8001464:	0800ecf0 	.word	0x0800ecf0
 8001468:	200030d8 	.word	0x200030d8
 800146c:	20003169 	.word	0x20003169
 8001470:	0800ed00 	.word	0x0800ed00
 8001474:	2000317d 	.word	0x2000317d
 8001478:	0800ed10 	.word	0x0800ed10
 800147c:	20003168 	.word	0x20003168
 8001480:	200031f9 	.word	0x200031f9
 8001484:	0800ed20 	.word	0x0800ed20
 8001488:	2000320d 	.word	0x2000320d
 800148c:	0800ed2c 	.word	0x0800ed2c
 8001490:	200031f8 	.word	0x200031f8
 8001494:	20003289 	.word	0x20003289
 8001498:	0800ed3c 	.word	0x0800ed3c
 800149c:	2000329d 	.word	0x2000329d
 80014a0:	0800ed48 	.word	0x0800ed48
 80014a4:	20003288 	.word	0x20003288
 80014a8:	20003319 	.word	0x20003319
 80014ac:	0800ed58 	.word	0x0800ed58
 80014b0:	2000332d 	.word	0x2000332d
 80014b4:	0800ed64 	.word	0x0800ed64
 80014b8:	20003318 	.word	0x20003318
 80014bc:	40020c00 	.word	0x40020c00
 80014c0:	200033a9 	.word	0x200033a9
 80014c4:	0800ed74 	.word	0x0800ed74
 80014c8:	200033bd 	.word	0x200033bd
 80014cc:	0800ed80 	.word	0x0800ed80
 80014d0:	200033a8 	.word	0x200033a8
 80014d4:	20002749 	.word	0x20002749
 80014d8:	0800ed90 	.word	0x0800ed90
 80014dc:	2000275d 	.word	0x2000275d
 80014e0:	0800eda0 	.word	0x0800eda0
 80014e4:	20002748 	.word	0x20002748
     uartTx.type_ex_gpio.gpio_in_port 		= IN_COM_TX_GPIO_Port;
 80014e8:	4bc0      	ldr	r3, [pc, #768]	; (80017ec <pin_check_init+0x6f4>)
 80014ea:	4ac1      	ldr	r2, [pc, #772]	; (80017f0 <pin_check_init+0x6f8>)
 80014ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     uartTx.type_ex_gpio.gpio_in_pin		= IN_COM_TX_Pin;
 80014f0:	4bbe      	ldr	r3, [pc, #760]	; (80017ec <pin_check_init+0x6f4>)
 80014f2:	2202      	movs	r2, #2
 80014f4:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(uartRx.pin_name, "PEHUB uartRx");
 80014f8:	4abe      	ldr	r2, [pc, #760]	; (80017f4 <pin_check_init+0x6fc>)
 80014fa:	4bbf      	ldr	r3, [pc, #764]	; (80017f8 <pin_check_init+0x700>)
 80014fc:	4614      	mov	r4, r2
 80014fe:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001500:	6020      	str	r0, [r4, #0]
 8001502:	6061      	str	r1, [r4, #4]
 8001504:	60a2      	str	r2, [r4, #8]
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	7323      	strb	r3, [r4, #12]
     strcpy(uartRx.error_log, "ERR PEHUB uartRx");
 800150a:	4abc      	ldr	r2, [pc, #752]	; (80017fc <pin_check_init+0x704>)
 800150c:	4bbc      	ldr	r3, [pc, #752]	; (8001800 <pin_check_init+0x708>)
 800150e:	4615      	mov	r5, r2
 8001510:	461c      	mov	r4, r3
 8001512:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001514:	6028      	str	r0, [r5, #0]
 8001516:	6069      	str	r1, [r5, #4]
 8001518:	60aa      	str	r2, [r5, #8]
 800151a:	60eb      	str	r3, [r5, #12]
 800151c:	7823      	ldrb	r3, [r4, #0]
 800151e:	742b      	strb	r3, [r5, #16]
     uartRx.pin_type = PIN_TYPE_EX;
 8001520:	4bb8      	ldr	r3, [pc, #736]	; (8001804 <pin_check_init+0x70c>)
 8001522:	2206      	movs	r2, #6
 8001524:	701a      	strb	r2, [r3, #0]
     uartRx.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_UART_RX;
 8001526:	4bb7      	ldr	r3, [pc, #732]	; (8001804 <pin_check_init+0x70c>)
 8001528:	2202      	movs	r2, #2
 800152a:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     uartRx.type_ex_gpio.gpio_in_port 		= IN_COM_RX_GPIO_Port; //IN_COM_RX_GPIO_Port
 800152e:	4bb5      	ldr	r3, [pc, #724]	; (8001804 <pin_check_init+0x70c>)
 8001530:	4aaf      	ldr	r2, [pc, #700]	; (80017f0 <pin_check_init+0x6f8>)
 8001532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     uartRx.type_ex_gpio.gpio_in_pin		= IN_COM_RX_Pin;
 8001536:	4bb3      	ldr	r3, [pc, #716]	; (8001804 <pin_check_init+0x70c>)
 8001538:	2201      	movs	r2, #1
 800153a:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ethRxn.pin_name, "PEHUB ethRxn");
 800153e:	4ab2      	ldr	r2, [pc, #712]	; (8001808 <pin_check_init+0x710>)
 8001540:	4bb2      	ldr	r3, [pc, #712]	; (800180c <pin_check_init+0x714>)
 8001542:	4614      	mov	r4, r2
 8001544:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001546:	6020      	str	r0, [r4, #0]
 8001548:	6061      	str	r1, [r4, #4]
 800154a:	60a2      	str	r2, [r4, #8]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	7323      	strb	r3, [r4, #12]
     strcpy(ethRxn.error_log, "ERR PEHUB ethRxn");
 8001550:	4aaf      	ldr	r2, [pc, #700]	; (8001810 <pin_check_init+0x718>)
 8001552:	4bb0      	ldr	r3, [pc, #704]	; (8001814 <pin_check_init+0x71c>)
 8001554:	4615      	mov	r5, r2
 8001556:	461c      	mov	r4, r3
 8001558:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800155a:	6028      	str	r0, [r5, #0]
 800155c:	6069      	str	r1, [r5, #4]
 800155e:	60aa      	str	r2, [r5, #8]
 8001560:	60eb      	str	r3, [r5, #12]
 8001562:	7823      	ldrb	r3, [r4, #0]
 8001564:	742b      	strb	r3, [r5, #16]
     ethRxn.pin_type = PIN_TYPE_EX;
 8001566:	4bac      	ldr	r3, [pc, #688]	; (8001818 <pin_check_init+0x720>)
 8001568:	2206      	movs	r2, #6
 800156a:	701a      	strb	r2, [r3, #0]
     ethRxn.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_ETHRXN;
 800156c:	4baa      	ldr	r3, [pc, #680]	; (8001818 <pin_check_init+0x720>)
 800156e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001572:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ethRxn.type_ex_gpio.gpio_in_port 		= IN_ETH_RXN_GPIO_Port;
 8001576:	4ba8      	ldr	r3, [pc, #672]	; (8001818 <pin_check_init+0x720>)
 8001578:	4aa8      	ldr	r2, [pc, #672]	; (800181c <pin_check_init+0x724>)
 800157a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ethRxn.type_ex_gpio.gpio_in_pin		= IN_ETH_RXN_Pin;
 800157e:	4ba6      	ldr	r3, [pc, #664]	; (8001818 <pin_check_init+0x720>)
 8001580:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001584:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ethRxp.pin_name, "PEHUB ethRxp");
 8001588:	4aa5      	ldr	r2, [pc, #660]	; (8001820 <pin_check_init+0x728>)
 800158a:	4ba6      	ldr	r3, [pc, #664]	; (8001824 <pin_check_init+0x72c>)
 800158c:	4614      	mov	r4, r2
 800158e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001590:	6020      	str	r0, [r4, #0]
 8001592:	6061      	str	r1, [r4, #4]
 8001594:	60a2      	str	r2, [r4, #8]
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	7323      	strb	r3, [r4, #12]
     strcpy(ethRxp.error_log, "ERR PEHUB ethRxp");
 800159a:	4aa3      	ldr	r2, [pc, #652]	; (8001828 <pin_check_init+0x730>)
 800159c:	4ba3      	ldr	r3, [pc, #652]	; (800182c <pin_check_init+0x734>)
 800159e:	4615      	mov	r5, r2
 80015a0:	461c      	mov	r4, r3
 80015a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a4:	6028      	str	r0, [r5, #0]
 80015a6:	6069      	str	r1, [r5, #4]
 80015a8:	60aa      	str	r2, [r5, #8]
 80015aa:	60eb      	str	r3, [r5, #12]
 80015ac:	7823      	ldrb	r3, [r4, #0]
 80015ae:	742b      	strb	r3, [r5, #16]
     ethRxp.pin_type = PIN_TYPE_EX;
 80015b0:	4b9f      	ldr	r3, [pc, #636]	; (8001830 <pin_check_init+0x738>)
 80015b2:	2206      	movs	r2, #6
 80015b4:	701a      	strb	r2, [r3, #0]
     ethRxp.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_ETHRXP;
 80015b6:	4b9e      	ldr	r3, [pc, #632]	; (8001830 <pin_check_init+0x738>)
 80015b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015bc:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ethRxp.type_ex_gpio.gpio_in_port 		= IN_ETH_RXP_GPIO_Port;
 80015c0:	4b9b      	ldr	r3, [pc, #620]	; (8001830 <pin_check_init+0x738>)
 80015c2:	4a96      	ldr	r2, [pc, #600]	; (800181c <pin_check_init+0x724>)
 80015c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ethRxp.type_ex_gpio.gpio_in_pin		= IN_ETH_RXP_Pin;
 80015c8:	4b99      	ldr	r3, [pc, #612]	; (8001830 <pin_check_init+0x738>)
 80015ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015ce:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ethTxn.pin_name, "PEHUB ethTxn");
 80015d2:	4a98      	ldr	r2, [pc, #608]	; (8001834 <pin_check_init+0x73c>)
 80015d4:	4b98      	ldr	r3, [pc, #608]	; (8001838 <pin_check_init+0x740>)
 80015d6:	4614      	mov	r4, r2
 80015d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80015da:	6020      	str	r0, [r4, #0]
 80015dc:	6061      	str	r1, [r4, #4]
 80015de:	60a2      	str	r2, [r4, #8]
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	7323      	strb	r3, [r4, #12]
     strcpy(ethTxn.error_log, "ERR PEHUB ethTxn");
 80015e4:	4a95      	ldr	r2, [pc, #596]	; (800183c <pin_check_init+0x744>)
 80015e6:	4b96      	ldr	r3, [pc, #600]	; (8001840 <pin_check_init+0x748>)
 80015e8:	4615      	mov	r5, r2
 80015ea:	461c      	mov	r4, r3
 80015ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ee:	6028      	str	r0, [r5, #0]
 80015f0:	6069      	str	r1, [r5, #4]
 80015f2:	60aa      	str	r2, [r5, #8]
 80015f4:	60eb      	str	r3, [r5, #12]
 80015f6:	7823      	ldrb	r3, [r4, #0]
 80015f8:	742b      	strb	r3, [r5, #16]
     ethTxn.pin_type = PIN_TYPE_EX;
 80015fa:	4b92      	ldr	r3, [pc, #584]	; (8001844 <pin_check_init+0x74c>)
 80015fc:	2206      	movs	r2, #6
 80015fe:	701a      	strb	r2, [r3, #0]
     ethTxn.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_ETHTXN;
 8001600:	4b90      	ldr	r3, [pc, #576]	; (8001844 <pin_check_init+0x74c>)
 8001602:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001606:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ethTxn.type_ex_gpio.gpio_in_port 		= IN_ETH_TXN_GPIO_Port;
 800160a:	4b8e      	ldr	r3, [pc, #568]	; (8001844 <pin_check_init+0x74c>)
 800160c:	4a83      	ldr	r2, [pc, #524]	; (800181c <pin_check_init+0x724>)
 800160e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ethTxn.type_ex_gpio.gpio_in_pin		= IN_ETH_TXN_Pin;
 8001612:	4b8c      	ldr	r3, [pc, #560]	; (8001844 <pin_check_init+0x74c>)
 8001614:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001618:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(ethTxp.pin_name, "PEHUB ethTxp");
 800161c:	4a8a      	ldr	r2, [pc, #552]	; (8001848 <pin_check_init+0x750>)
 800161e:	4b8b      	ldr	r3, [pc, #556]	; (800184c <pin_check_init+0x754>)
 8001620:	4614      	mov	r4, r2
 8001622:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001624:	6020      	str	r0, [r4, #0]
 8001626:	6061      	str	r1, [r4, #4]
 8001628:	60a2      	str	r2, [r4, #8]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	7323      	strb	r3, [r4, #12]
     strcpy(ethTxp.error_log, "ERR PEHUB ethTxp");
 800162e:	4a88      	ldr	r2, [pc, #544]	; (8001850 <pin_check_init+0x758>)
 8001630:	4b88      	ldr	r3, [pc, #544]	; (8001854 <pin_check_init+0x75c>)
 8001632:	4615      	mov	r5, r2
 8001634:	461c      	mov	r4, r3
 8001636:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001638:	6028      	str	r0, [r5, #0]
 800163a:	6069      	str	r1, [r5, #4]
 800163c:	60aa      	str	r2, [r5, #8]
 800163e:	60eb      	str	r3, [r5, #12]
 8001640:	7823      	ldrb	r3, [r4, #0]
 8001642:	742b      	strb	r3, [r5, #16]
     ethTxp.pin_type = PIN_TYPE_EX;
 8001644:	4b84      	ldr	r3, [pc, #528]	; (8001858 <pin_check_init+0x760>)
 8001646:	2206      	movs	r2, #6
 8001648:	701a      	strb	r2, [r3, #0]
     ethTxp.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_ETHTXP;
 800164a:	4b83      	ldr	r3, [pc, #524]	; (8001858 <pin_check_init+0x760>)
 800164c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001650:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     ethTxp.type_ex_gpio.gpio_in_port 		= IN_ETH_TXP_GPIO_Port;
 8001654:	4b80      	ldr	r3, [pc, #512]	; (8001858 <pin_check_init+0x760>)
 8001656:	4a71      	ldr	r2, [pc, #452]	; (800181c <pin_check_init+0x724>)
 8001658:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     ethTxp.type_ex_gpio.gpio_in_pin		= IN_ETH_TXP_Pin;
 800165c:	4b7e      	ldr	r3, [pc, #504]	; (8001858 <pin_check_init+0x760>)
 800165e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001662:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(usbDp.pin_name, "PEHUB usbDp");
 8001666:	4a7d      	ldr	r2, [pc, #500]	; (800185c <pin_check_init+0x764>)
 8001668:	4b7d      	ldr	r3, [pc, #500]	; (8001860 <pin_check_init+0x768>)
 800166a:	4614      	mov	r4, r2
 800166c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800166e:	6020      	str	r0, [r4, #0]
 8001670:	6061      	str	r1, [r4, #4]
 8001672:	60a2      	str	r2, [r4, #8]
     strcpy(usbDp.error_log, "ERR PEHUB usbDp");
 8001674:	4a7b      	ldr	r2, [pc, #492]	; (8001864 <pin_check_init+0x76c>)
 8001676:	4b7c      	ldr	r3, [pc, #496]	; (8001868 <pin_check_init+0x770>)
 8001678:	4614      	mov	r4, r2
 800167a:	461d      	mov	r5, r3
 800167c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800167e:	6020      	str	r0, [r4, #0]
 8001680:	6061      	str	r1, [r4, #4]
 8001682:	60a2      	str	r2, [r4, #8]
 8001684:	60e3      	str	r3, [r4, #12]
     usbDp.pin_type = PIN_TYPE_EX;
 8001686:	4b79      	ldr	r3, [pc, #484]	; (800186c <pin_check_init+0x774>)
 8001688:	2206      	movs	r2, #6
 800168a:	701a      	strb	r2, [r3, #0]
     usbDp.type_ex_gpio.GPIO_OutExPinNum    = IO_EX_USB_DP;
 800168c:	4b77      	ldr	r3, [pc, #476]	; (800186c <pin_check_init+0x774>)
 800168e:	2280      	movs	r2, #128	; 0x80
 8001690:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     usbDp.type_ex_gpio.gpio_in_port 		= IN_USB_DP_GPIO_Port;
 8001694:	4b75      	ldr	r3, [pc, #468]	; (800186c <pin_check_init+0x774>)
 8001696:	4a56      	ldr	r2, [pc, #344]	; (80017f0 <pin_check_init+0x6f8>)
 8001698:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     usbDp.type_ex_gpio.gpio_in_pin			= IN_USB_DP_Pin;
 800169c:	4b73      	ldr	r3, [pc, #460]	; (800186c <pin_check_init+0x774>)
 800169e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016a2:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(usbDn.pin_name, "PEHUB usbDn");
 80016a6:	4a72      	ldr	r2, [pc, #456]	; (8001870 <pin_check_init+0x778>)
 80016a8:	4b72      	ldr	r3, [pc, #456]	; (8001874 <pin_check_init+0x77c>)
 80016aa:	4614      	mov	r4, r2
 80016ac:	cb07      	ldmia	r3!, {r0, r1, r2}
 80016ae:	6020      	str	r0, [r4, #0]
 80016b0:	6061      	str	r1, [r4, #4]
 80016b2:	60a2      	str	r2, [r4, #8]
     strcpy(usbDn.error_log, "ERR PEHUB usbDn");
 80016b4:	4a70      	ldr	r2, [pc, #448]	; (8001878 <pin_check_init+0x780>)
 80016b6:	4b71      	ldr	r3, [pc, #452]	; (800187c <pin_check_init+0x784>)
 80016b8:	4614      	mov	r4, r2
 80016ba:	461d      	mov	r5, r3
 80016bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016be:	6020      	str	r0, [r4, #0]
 80016c0:	6061      	str	r1, [r4, #4]
 80016c2:	60a2      	str	r2, [r4, #8]
 80016c4:	60e3      	str	r3, [r4, #12]
     usbDn.pin_type = PIN_TYPE_EX;
 80016c6:	4b6e      	ldr	r3, [pc, #440]	; (8001880 <pin_check_init+0x788>)
 80016c8:	2206      	movs	r2, #6
 80016ca:	701a      	strb	r2, [r3, #0]
     usbDn.type_ex_gpio.GPIO_OutExPinNum    = IO_EX_USB_DN;
 80016cc:	4b6c      	ldr	r3, [pc, #432]	; (8001880 <pin_check_init+0x788>)
 80016ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016d2:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     usbDn.type_ex_gpio.gpio_in_port 		= IN_USB_DN_GPIO_Port;
 80016d6:	4b6a      	ldr	r3, [pc, #424]	; (8001880 <pin_check_init+0x788>)
 80016d8:	4a45      	ldr	r2, [pc, #276]	; (80017f0 <pin_check_init+0x6f8>)
 80016da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     usbDn.type_ex_gpio.gpio_in_pin		    = IN_USB_DN_Pin;
 80016de:	4b68      	ldr	r3, [pc, #416]	; (8001880 <pin_check_init+0x788>)
 80016e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016e4:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(canL.pin_name, "PEHUB canL");
 80016e8:	4a66      	ldr	r2, [pc, #408]	; (8001884 <pin_check_init+0x78c>)
 80016ea:	4b67      	ldr	r3, [pc, #412]	; (8001888 <pin_check_init+0x790>)
 80016ec:	cb03      	ldmia	r3!, {r0, r1}
 80016ee:	6010      	str	r0, [r2, #0]
 80016f0:	6051      	str	r1, [r2, #4]
 80016f2:	8819      	ldrh	r1, [r3, #0]
 80016f4:	789b      	ldrb	r3, [r3, #2]
 80016f6:	8111      	strh	r1, [r2, #8]
 80016f8:	7293      	strb	r3, [r2, #10]
     strcpy(canL.error_log, "ERR PEHUB canL");
 80016fa:	4a64      	ldr	r2, [pc, #400]	; (800188c <pin_check_init+0x794>)
 80016fc:	4b64      	ldr	r3, [pc, #400]	; (8001890 <pin_check_init+0x798>)
 80016fe:	4614      	mov	r4, r2
 8001700:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001702:	6020      	str	r0, [r4, #0]
 8001704:	6061      	str	r1, [r4, #4]
 8001706:	60a2      	str	r2, [r4, #8]
 8001708:	881a      	ldrh	r2, [r3, #0]
 800170a:	789b      	ldrb	r3, [r3, #2]
 800170c:	81a2      	strh	r2, [r4, #12]
 800170e:	73a3      	strb	r3, [r4, #14]
     canL.pin_type = PIN_TYPE_EX;
 8001710:	4b60      	ldr	r3, [pc, #384]	; (8001894 <pin_check_init+0x79c>)
 8001712:	2206      	movs	r2, #6
 8001714:	701a      	strb	r2, [r3, #0]
     canL.type_ex_gpio.GPIO_OutExPinNum   	= IO_EX_CANL;
 8001716:	4b5f      	ldr	r3, [pc, #380]	; (8001894 <pin_check_init+0x79c>)
 8001718:	2208      	movs	r2, #8
 800171a:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     canL.type_ex_gpio.gpio_in_port 		= IN_CANL_GPIO_Port;
 800171e:	4b5d      	ldr	r3, [pc, #372]	; (8001894 <pin_check_init+0x79c>)
 8001720:	4a33      	ldr	r2, [pc, #204]	; (80017f0 <pin_check_init+0x6f8>)
 8001722:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     canL.type_ex_gpio.gpio_in_pin			= IN_CANL_Pin;
 8001726:	4b5b      	ldr	r3, [pc, #364]	; (8001894 <pin_check_init+0x79c>)
 8001728:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800172c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(canH.pin_name, "PEHUB canH");
 8001730:	4a59      	ldr	r2, [pc, #356]	; (8001898 <pin_check_init+0x7a0>)
 8001732:	4b5a      	ldr	r3, [pc, #360]	; (800189c <pin_check_init+0x7a4>)
 8001734:	cb03      	ldmia	r3!, {r0, r1}
 8001736:	6010      	str	r0, [r2, #0]
 8001738:	6051      	str	r1, [r2, #4]
 800173a:	8819      	ldrh	r1, [r3, #0]
 800173c:	789b      	ldrb	r3, [r3, #2]
 800173e:	8111      	strh	r1, [r2, #8]
 8001740:	7293      	strb	r3, [r2, #10]
     strcpy(canH.error_log, "ERR PEHUB canH");
 8001742:	4a57      	ldr	r2, [pc, #348]	; (80018a0 <pin_check_init+0x7a8>)
 8001744:	4b57      	ldr	r3, [pc, #348]	; (80018a4 <pin_check_init+0x7ac>)
 8001746:	4614      	mov	r4, r2
 8001748:	cb07      	ldmia	r3!, {r0, r1, r2}
 800174a:	6020      	str	r0, [r4, #0]
 800174c:	6061      	str	r1, [r4, #4]
 800174e:	60a2      	str	r2, [r4, #8]
 8001750:	881a      	ldrh	r2, [r3, #0]
 8001752:	789b      	ldrb	r3, [r3, #2]
 8001754:	81a2      	strh	r2, [r4, #12]
 8001756:	73a3      	strb	r3, [r4, #14]
     canH.pin_type = PIN_TYPE_EX;
 8001758:	4b53      	ldr	r3, [pc, #332]	; (80018a8 <pin_check_init+0x7b0>)
 800175a:	2206      	movs	r2, #6
 800175c:	701a      	strb	r2, [r3, #0]
     canH.type_ex_gpio.GPIO_OutExPinNum     = IO_EX_CANH;
 800175e:	4b52      	ldr	r3, [pc, #328]	; (80018a8 <pin_check_init+0x7b0>)
 8001760:	2204      	movs	r2, #4
 8001762:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     canH.type_ex_gpio.gpio_in_port 		= IN_CANH_GPIO_Port;
 8001766:	4b50      	ldr	r3, [pc, #320]	; (80018a8 <pin_check_init+0x7b0>)
 8001768:	4a21      	ldr	r2, [pc, #132]	; (80017f0 <pin_check_init+0x6f8>)
 800176a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     canH.type_ex_gpio.gpio_in_pin		    = IN_CANH_Pin;
 800176e:	4b4e      	ldr	r3, [pc, #312]	; (80018a8 <pin_check_init+0x7b0>)
 8001770:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001774:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(gpsPps.pin_name, "PEHUB gpsPps");
 8001778:	4a4c      	ldr	r2, [pc, #304]	; (80018ac <pin_check_init+0x7b4>)
 800177a:	4b4d      	ldr	r3, [pc, #308]	; (80018b0 <pin_check_init+0x7b8>)
 800177c:	4614      	mov	r4, r2
 800177e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001780:	6020      	str	r0, [r4, #0]
 8001782:	6061      	str	r1, [r4, #4]
 8001784:	60a2      	str	r2, [r4, #8]
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	7323      	strb	r3, [r4, #12]
     strcpy(gpsPps.error_log, "ERR PEHUB gpsPps");
 800178a:	4a4a      	ldr	r2, [pc, #296]	; (80018b4 <pin_check_init+0x7bc>)
 800178c:	4b4a      	ldr	r3, [pc, #296]	; (80018b8 <pin_check_init+0x7c0>)
 800178e:	4615      	mov	r5, r2
 8001790:	461c      	mov	r4, r3
 8001792:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001794:	6028      	str	r0, [r5, #0]
 8001796:	6069      	str	r1, [r5, #4]
 8001798:	60aa      	str	r2, [r5, #8]
 800179a:	60eb      	str	r3, [r5, #12]
 800179c:	7823      	ldrb	r3, [r4, #0]
 800179e:	742b      	strb	r3, [r5, #16]
     gpsPps.pin_type = PIN_TYPE_EX;
 80017a0:	4b46      	ldr	r3, [pc, #280]	; (80018bc <pin_check_init+0x7c4>)
 80017a2:	2206      	movs	r2, #6
 80017a4:	701a      	strb	r2, [r3, #0]
     gpsPps.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_GPS_PPS;
 80017a6:	4b45      	ldr	r3, [pc, #276]	; (80018bc <pin_check_init+0x7c4>)
 80017a8:	2220      	movs	r2, #32
 80017aa:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     gpsPps.type_ex_gpio.gpio_in_port 		= IN_GPS_PPS_GPIO_Port;
 80017ae:	4b43      	ldr	r3, [pc, #268]	; (80018bc <pin_check_init+0x7c4>)
 80017b0:	4a0f      	ldr	r2, [pc, #60]	; (80017f0 <pin_check_init+0x6f8>)
 80017b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     gpsPps.type_ex_gpio.gpio_in_pin		= IN_GPS_PPS_Pin;
 80017b6:	4b41      	ldr	r3, [pc, #260]	; (80018bc <pin_check_init+0x7c4>)
 80017b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017bc:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(capture.pin_name, "PEHUB capture");
 80017c0:	4a3f      	ldr	r2, [pc, #252]	; (80018c0 <pin_check_init+0x7c8>)
 80017c2:	4b40      	ldr	r3, [pc, #256]	; (80018c4 <pin_check_init+0x7cc>)
 80017c4:	4614      	mov	r4, r2
 80017c6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80017c8:	6020      	str	r0, [r4, #0]
 80017ca:	6061      	str	r1, [r4, #4]
 80017cc:	60a2      	str	r2, [r4, #8]
 80017ce:	881b      	ldrh	r3, [r3, #0]
 80017d0:	81a3      	strh	r3, [r4, #12]
     strcpy(capture.error_log, "ERR PEHUB capture");
 80017d2:	4a3d      	ldr	r2, [pc, #244]	; (80018c8 <pin_check_init+0x7d0>)
 80017d4:	4b3d      	ldr	r3, [pc, #244]	; (80018cc <pin_check_init+0x7d4>)
 80017d6:	4615      	mov	r5, r2
 80017d8:	461c      	mov	r4, r3
 80017da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017dc:	6028      	str	r0, [r5, #0]
 80017de:	6069      	str	r1, [r5, #4]
 80017e0:	60aa      	str	r2, [r5, #8]
 80017e2:	60eb      	str	r3, [r5, #12]
 80017e4:	8823      	ldrh	r3, [r4, #0]
 80017e6:	822b      	strh	r3, [r5, #16]
 80017e8:	e072      	b.n	80018d0 <pin_check_init+0x7d8>
 80017ea:	bf00      	nop
 80017ec:	20002748 	.word	0x20002748
 80017f0:	40020800 	.word	0x40020800
 80017f4:	200027d9 	.word	0x200027d9
 80017f8:	0800edb4 	.word	0x0800edb4
 80017fc:	200027ed 	.word	0x200027ed
 8001800:	0800edc4 	.word	0x0800edc4
 8001804:	200027d8 	.word	0x200027d8
 8001808:	20002869 	.word	0x20002869
 800180c:	0800edd8 	.word	0x0800edd8
 8001810:	2000287d 	.word	0x2000287d
 8001814:	0800ede8 	.word	0x0800ede8
 8001818:	20002868 	.word	0x20002868
 800181c:	40020000 	.word	0x40020000
 8001820:	200028f9 	.word	0x200028f9
 8001824:	0800edfc 	.word	0x0800edfc
 8001828:	2000290d 	.word	0x2000290d
 800182c:	0800ee0c 	.word	0x0800ee0c
 8001830:	200028f8 	.word	0x200028f8
 8001834:	20002989 	.word	0x20002989
 8001838:	0800ee20 	.word	0x0800ee20
 800183c:	2000299d 	.word	0x2000299d
 8001840:	0800ee30 	.word	0x0800ee30
 8001844:	20002988 	.word	0x20002988
 8001848:	20002a19 	.word	0x20002a19
 800184c:	0800ee44 	.word	0x0800ee44
 8001850:	20002a2d 	.word	0x20002a2d
 8001854:	0800ee54 	.word	0x0800ee54
 8001858:	20002a18 	.word	0x20002a18
 800185c:	20002aa9 	.word	0x20002aa9
 8001860:	0800ee68 	.word	0x0800ee68
 8001864:	20002abd 	.word	0x20002abd
 8001868:	0800ee74 	.word	0x0800ee74
 800186c:	20002aa8 	.word	0x20002aa8
 8001870:	20002b39 	.word	0x20002b39
 8001874:	0800ee84 	.word	0x0800ee84
 8001878:	20002b4d 	.word	0x20002b4d
 800187c:	0800ee90 	.word	0x0800ee90
 8001880:	20002b38 	.word	0x20002b38
 8001884:	20002bc9 	.word	0x20002bc9
 8001888:	0800eea0 	.word	0x0800eea0
 800188c:	20002bdd 	.word	0x20002bdd
 8001890:	0800eeac 	.word	0x0800eeac
 8001894:	20002bc8 	.word	0x20002bc8
 8001898:	20002c59 	.word	0x20002c59
 800189c:	0800eebc 	.word	0x0800eebc
 80018a0:	20002c6d 	.word	0x20002c6d
 80018a4:	0800eec8 	.word	0x0800eec8
 80018a8:	20002c58 	.word	0x20002c58
 80018ac:	20002ce9 	.word	0x20002ce9
 80018b0:	0800eed8 	.word	0x0800eed8
 80018b4:	20002cfd 	.word	0x20002cfd
 80018b8:	0800eee8 	.word	0x0800eee8
 80018bc:	20002ce8 	.word	0x20002ce8
 80018c0:	20002d79 	.word	0x20002d79
 80018c4:	0800eefc 	.word	0x0800eefc
 80018c8:	20002d8d 	.word	0x20002d8d
 80018cc:	0800ef0c 	.word	0x0800ef0c
     capture.pin_type = PIN_TYPE_EX;
 80018d0:	4ba9      	ldr	r3, [pc, #676]	; (8001b78 <pin_check_init+0xa80>)
 80018d2:	2206      	movs	r2, #6
 80018d4:	701a      	strb	r2, [r3, #0]
     capture.type_ex_gpio.GPIO_OutExPinNum   = IO_EX_CAPTURE;
 80018d6:	4ba8      	ldr	r3, [pc, #672]	; (8001b78 <pin_check_init+0xa80>)
 80018d8:	2210      	movs	r2, #16
 80018da:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     capture.type_ex_gpio.gpio_in_port 		 = IN_CAPTURE_GPIO_Port;
 80018de:	4ba6      	ldr	r3, [pc, #664]	; (8001b78 <pin_check_init+0xa80>)
 80018e0:	4aa6      	ldr	r2, [pc, #664]	; (8001b7c <pin_check_init+0xa84>)
 80018e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     capture.type_ex_gpio.gpio_in_pin		 = IN_CAPTURE_Pin;
 80018e6:	4ba4      	ldr	r3, [pc, #656]	; (8001b78 <pin_check_init+0xa80>)
 80018e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ec:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

     strcpy(trig.pin_name, "PEHUB spek");
 80018f0:	4aa3      	ldr	r2, [pc, #652]	; (8001b80 <pin_check_init+0xa88>)
 80018f2:	4ba4      	ldr	r3, [pc, #656]	; (8001b84 <pin_check_init+0xa8c>)
 80018f4:	cb03      	ldmia	r3!, {r0, r1}
 80018f6:	6010      	str	r0, [r2, #0]
 80018f8:	6051      	str	r1, [r2, #4]
 80018fa:	8819      	ldrh	r1, [r3, #0]
 80018fc:	789b      	ldrb	r3, [r3, #2]
 80018fe:	8111      	strh	r1, [r2, #8]
 8001900:	7293      	strb	r3, [r2, #10]
     strcpy(trig.error_log, "ERR PEHUB spek");
 8001902:	4aa1      	ldr	r2, [pc, #644]	; (8001b88 <pin_check_init+0xa90>)
 8001904:	4ba1      	ldr	r3, [pc, #644]	; (8001b8c <pin_check_init+0xa94>)
 8001906:	4614      	mov	r4, r2
 8001908:	cb07      	ldmia	r3!, {r0, r1, r2}
 800190a:	6020      	str	r0, [r4, #0]
 800190c:	6061      	str	r1, [r4, #4]
 800190e:	60a2      	str	r2, [r4, #8]
 8001910:	881a      	ldrh	r2, [r3, #0]
 8001912:	789b      	ldrb	r3, [r3, #2]
 8001914:	81a2      	strh	r2, [r4, #12]
 8001916:	73a3      	strb	r3, [r4, #14]
     trig.pin_type = PIN_TYPE_EX;
 8001918:	4b9d      	ldr	r3, [pc, #628]	; (8001b90 <pin_check_init+0xa98>)
 800191a:	2206      	movs	r2, #6
 800191c:	701a      	strb	r2, [r3, #0]
     trig.type_ex_gpio.GPIO_OutExPinNum      = IO_EX_TRIG;
 800191e:	4b9c      	ldr	r3, [pc, #624]	; (8001b90 <pin_check_init+0xa98>)
 8001920:	2240      	movs	r2, #64	; 0x40
 8001922:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
     trig.type_ex_gpio.gpio_in_port 		 = IN_TRIG_GPIO_Port;
 8001926:	4b9a      	ldr	r3, [pc, #616]	; (8001b90 <pin_check_init+0xa98>)
 8001928:	4a94      	ldr	r2, [pc, #592]	; (8001b7c <pin_check_init+0xa84>)
 800192a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     trig.type_ex_gpio.gpio_in_pin		     = IN_TRIG_Pin;
 800192e:	4b98      	ldr	r3, [pc, #608]	; (8001b90 <pin_check_init+0xa98>)
 8001930:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001934:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88

    //##########INIT POWER PIN##########
 	strcpy(com5v.pin_name, "com5v");
 8001938:	4b96      	ldr	r3, [pc, #600]	; (8001b94 <pin_check_init+0xa9c>)
 800193a:	4a97      	ldr	r2, [pc, #604]	; (8001b98 <pin_check_init+0xaa0>)
 800193c:	6810      	ldr	r0, [r2, #0]
 800193e:	6018      	str	r0, [r3, #0]
 8001940:	8892      	ldrh	r2, [r2, #4]
 8001942:	809a      	strh	r2, [r3, #4]
 	strcpy(com5v.error_log, "ERR com5v");
 8001944:	4a95      	ldr	r2, [pc, #596]	; (8001b9c <pin_check_init+0xaa4>)
 8001946:	4b96      	ldr	r3, [pc, #600]	; (8001ba0 <pin_check_init+0xaa8>)
 8001948:	cb03      	ldmia	r3!, {r0, r1}
 800194a:	6010      	str	r0, [r2, #0]
 800194c:	6051      	str	r1, [r2, #4]
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	8113      	strh	r3, [r2, #8]
 	com5v.pin_type = PIN_TYPE_ANALOG;
 8001952:	4b94      	ldr	r3, [pc, #592]	; (8001ba4 <pin_check_init+0xaac>)
 8001954:	2202      	movs	r2, #2
 8001956:	701a      	strb	r2, [r3, #0]
 	com5v.type_analog.p_analog_val  = &analog_buff[0];
 8001958:	4b92      	ldr	r3, [pc, #584]	; (8001ba4 <pin_check_init+0xaac>)
 800195a:	4a93      	ldr	r2, [pc, #588]	; (8001ba8 <pin_check_init+0xab0>)
 800195c:	631a      	str	r2, [r3, #48]	; 0x30
 	com5v.type_analog.analog_ratio   = 17.0/2.0;
 800195e:	4991      	ldr	r1, [pc, #580]	; (8001ba4 <pin_check_init+0xaac>)
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	4b91      	ldr	r3, [pc, #580]	; (8001bac <pin_check_init+0xab4>)
 8001966:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	com5v.type_analog.voltage_normal = 5.0;
 800196a:	498e      	ldr	r1, [pc, #568]	; (8001ba4 <pin_check_init+0xaac>)
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	4b8f      	ldr	r3, [pc, #572]	; (8001bb0 <pin_check_init+0xab8>)
 8001972:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	com5v.type_analog.voltage_delta  = 0.2;
 8001976:	498b      	ldr	r1, [pc, #556]	; (8001ba4 <pin_check_init+0xaac>)
 8001978:	a37b      	add	r3, pc, #492	; (adr r3, 8001b68 <pin_check_init+0xa70>)
 800197a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197e:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	com5v.type_analog.voltage_offset = 0.2;
 8001982:	4988      	ldr	r1, [pc, #544]	; (8001ba4 <pin_check_init+0xaac>)
 8001984:	a378      	add	r3, pc, #480	; (adr r3, 8001b68 <pin_check_init+0xa70>)
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(comGnd.pin_name, "comGnd");
 800198e:	4b89      	ldr	r3, [pc, #548]	; (8001bb4 <pin_check_init+0xabc>)
 8001990:	4a89      	ldr	r2, [pc, #548]	; (8001bb8 <pin_check_init+0xac0>)
 8001992:	6810      	ldr	r0, [r2, #0]
 8001994:	6018      	str	r0, [r3, #0]
 8001996:	8891      	ldrh	r1, [r2, #4]
 8001998:	7992      	ldrb	r2, [r2, #6]
 800199a:	8099      	strh	r1, [r3, #4]
 800199c:	719a      	strb	r2, [r3, #6]
 	strcpy(comGnd.error_log, "ERR comGnd");
 800199e:	4a87      	ldr	r2, [pc, #540]	; (8001bbc <pin_check_init+0xac4>)
 80019a0:	4b87      	ldr	r3, [pc, #540]	; (8001bc0 <pin_check_init+0xac8>)
 80019a2:	cb03      	ldmia	r3!, {r0, r1}
 80019a4:	6010      	str	r0, [r2, #0]
 80019a6:	6051      	str	r1, [r2, #4]
 80019a8:	8819      	ldrh	r1, [r3, #0]
 80019aa:	789b      	ldrb	r3, [r3, #2]
 80019ac:	8111      	strh	r1, [r2, #8]
 80019ae:	7293      	strb	r3, [r2, #10]
 	comGnd.pin_type = PIN_TYPE_ANALOG;
 80019b0:	4b84      	ldr	r3, [pc, #528]	; (8001bc4 <pin_check_init+0xacc>)
 80019b2:	2202      	movs	r2, #2
 80019b4:	701a      	strb	r2, [r3, #0]
 	comGnd.type_analog.p_analog_val  = &analog_buff[1];
 80019b6:	4b83      	ldr	r3, [pc, #524]	; (8001bc4 <pin_check_init+0xacc>)
 80019b8:	4a83      	ldr	r2, [pc, #524]	; (8001bc8 <pin_check_init+0xad0>)
 80019ba:	631a      	str	r2, [r3, #48]	; 0x30
 	comGnd.type_analog.analog_ratio   = 17.0/2.0;
 80019bc:	4981      	ldr	r1, [pc, #516]	; (8001bc4 <pin_check_init+0xacc>)
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	4b7a      	ldr	r3, [pc, #488]	; (8001bac <pin_check_init+0xab4>)
 80019c4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	comGnd.type_analog.voltage_normal = 0.0;
 80019c8:	497e      	ldr	r1, [pc, #504]	; (8001bc4 <pin_check_init+0xacc>)
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	f04f 0300 	mov.w	r3, #0
 80019d2:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	comGnd.type_analog.voltage_delta  = 0.1;
 80019d6:	497b      	ldr	r1, [pc, #492]	; (8001bc4 <pin_check_init+0xacc>)
 80019d8:	a365      	add	r3, pc, #404	; (adr r3, 8001b70 <pin_check_init+0xa78>)
 80019da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019de:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	comGnd.type_analog.voltage_offset = 0.0;
 80019e2:	4978      	ldr	r1, [pc, #480]	; (8001bc4 <pin_check_init+0xacc>)
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(can5v.pin_name, "can5v");
 80019f0:	4b76      	ldr	r3, [pc, #472]	; (8001bcc <pin_check_init+0xad4>)
 80019f2:	4a77      	ldr	r2, [pc, #476]	; (8001bd0 <pin_check_init+0xad8>)
 80019f4:	6810      	ldr	r0, [r2, #0]
 80019f6:	6018      	str	r0, [r3, #0]
 80019f8:	8892      	ldrh	r2, [r2, #4]
 80019fa:	809a      	strh	r2, [r3, #4]
 	strcpy(can5v.error_log, "ERR can5v");
 80019fc:	4a75      	ldr	r2, [pc, #468]	; (8001bd4 <pin_check_init+0xadc>)
 80019fe:	4b76      	ldr	r3, [pc, #472]	; (8001bd8 <pin_check_init+0xae0>)
 8001a00:	cb03      	ldmia	r3!, {r0, r1}
 8001a02:	6010      	str	r0, [r2, #0]
 8001a04:	6051      	str	r1, [r2, #4]
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	8113      	strh	r3, [r2, #8]
 	can5v.pin_type = PIN_TYPE_ANALOG;
 8001a0a:	4b74      	ldr	r3, [pc, #464]	; (8001bdc <pin_check_init+0xae4>)
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	701a      	strb	r2, [r3, #0]
 	can5v.type_analog.p_analog_val  = &analog_buff[2];
 8001a10:	4b72      	ldr	r3, [pc, #456]	; (8001bdc <pin_check_init+0xae4>)
 8001a12:	4a73      	ldr	r2, [pc, #460]	; (8001be0 <pin_check_init+0xae8>)
 8001a14:	631a      	str	r2, [r3, #48]	; 0x30
 	can5v.type_analog.analog_ratio   = 17.0/2.0;
 8001a16:	4971      	ldr	r1, [pc, #452]	; (8001bdc <pin_check_init+0xae4>)
 8001a18:	f04f 0200 	mov.w	r2, #0
 8001a1c:	4b63      	ldr	r3, [pc, #396]	; (8001bac <pin_check_init+0xab4>)
 8001a1e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	can5v.type_analog.voltage_normal = 5.0;
 8001a22:	496e      	ldr	r1, [pc, #440]	; (8001bdc <pin_check_init+0xae4>)
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	4b61      	ldr	r3, [pc, #388]	; (8001bb0 <pin_check_init+0xab8>)
 8001a2a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	can5v.type_analog.voltage_delta  = 0.2;
 8001a2e:	496b      	ldr	r1, [pc, #428]	; (8001bdc <pin_check_init+0xae4>)
 8001a30:	a34d      	add	r3, pc, #308	; (adr r3, 8001b68 <pin_check_init+0xa70>)
 8001a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a36:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	can5v.type_analog.voltage_offset = 0.2;
 8001a3a:	4968      	ldr	r1, [pc, #416]	; (8001bdc <pin_check_init+0xae4>)
 8001a3c:	a34a      	add	r3, pc, #296	; (adr r3, 8001b68 <pin_check_init+0xa70>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(canGnd.pin_name, "canGnd");
 8001a46:	4b67      	ldr	r3, [pc, #412]	; (8001be4 <pin_check_init+0xaec>)
 8001a48:	4a67      	ldr	r2, [pc, #412]	; (8001be8 <pin_check_init+0xaf0>)
 8001a4a:	6810      	ldr	r0, [r2, #0]
 8001a4c:	6018      	str	r0, [r3, #0]
 8001a4e:	8891      	ldrh	r1, [r2, #4]
 8001a50:	7992      	ldrb	r2, [r2, #6]
 8001a52:	8099      	strh	r1, [r3, #4]
 8001a54:	719a      	strb	r2, [r3, #6]
 	strcpy(canGnd.error_log, "ERR canGnd");
 8001a56:	4a65      	ldr	r2, [pc, #404]	; (8001bec <pin_check_init+0xaf4>)
 8001a58:	4b65      	ldr	r3, [pc, #404]	; (8001bf0 <pin_check_init+0xaf8>)
 8001a5a:	cb03      	ldmia	r3!, {r0, r1}
 8001a5c:	6010      	str	r0, [r2, #0]
 8001a5e:	6051      	str	r1, [r2, #4]
 8001a60:	8819      	ldrh	r1, [r3, #0]
 8001a62:	789b      	ldrb	r3, [r3, #2]
 8001a64:	8111      	strh	r1, [r2, #8]
 8001a66:	7293      	strb	r3, [r2, #10]
 	canGnd.pin_type = PIN_TYPE_ANALOG;
 8001a68:	4b62      	ldr	r3, [pc, #392]	; (8001bf4 <pin_check_init+0xafc>)
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	701a      	strb	r2, [r3, #0]
 	canGnd.type_analog.p_analog_val  = &analog_buff[3];
 8001a6e:	4b61      	ldr	r3, [pc, #388]	; (8001bf4 <pin_check_init+0xafc>)
 8001a70:	4a61      	ldr	r2, [pc, #388]	; (8001bf8 <pin_check_init+0xb00>)
 8001a72:	631a      	str	r2, [r3, #48]	; 0x30
 	canGnd.type_analog.analog_ratio   = 17.0/2.0;
 8001a74:	495f      	ldr	r1, [pc, #380]	; (8001bf4 <pin_check_init+0xafc>)
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	4b4c      	ldr	r3, [pc, #304]	; (8001bac <pin_check_init+0xab4>)
 8001a7c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	canGnd.type_analog.voltage_normal = 0.0;
 8001a80:	495c      	ldr	r1, [pc, #368]	; (8001bf4 <pin_check_init+0xafc>)
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	f04f 0300 	mov.w	r3, #0
 8001a8a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	canGnd.type_analog.voltage_delta  = 0.1;
 8001a8e:	4959      	ldr	r1, [pc, #356]	; (8001bf4 <pin_check_init+0xafc>)
 8001a90:	a337      	add	r3, pc, #220	; (adr r3, 8001b70 <pin_check_init+0xa78>)
 8001a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a96:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	canGnd.type_analog.voltage_offset = 0.0;
 8001a9a:	4956      	ldr	r1, [pc, #344]	; (8001bf4 <pin_check_init+0xafc>)
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(sbppmGnd.pin_name, "sbppmGnd");
 8001aa8:	4a54      	ldr	r2, [pc, #336]	; (8001bfc <pin_check_init+0xb04>)
 8001aaa:	4b55      	ldr	r3, [pc, #340]	; (8001c00 <pin_check_init+0xb08>)
 8001aac:	cb03      	ldmia	r3!, {r0, r1}
 8001aae:	6010      	str	r0, [r2, #0]
 8001ab0:	6051      	str	r1, [r2, #4]
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	7213      	strb	r3, [r2, #8]
 	strcpy(sbppmGnd.error_log, "ERR sbppmGnd");
 8001ab6:	4a53      	ldr	r2, [pc, #332]	; (8001c04 <pin_check_init+0xb0c>)
 8001ab8:	4b53      	ldr	r3, [pc, #332]	; (8001c08 <pin_check_init+0xb10>)
 8001aba:	4614      	mov	r4, r2
 8001abc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001abe:	6020      	str	r0, [r4, #0]
 8001ac0:	6061      	str	r1, [r4, #4]
 8001ac2:	60a2      	str	r2, [r4, #8]
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	7323      	strb	r3, [r4, #12]
 	sbppmGnd.pin_type = PIN_TYPE_ANALOG;
 8001ac8:	4b50      	ldr	r3, [pc, #320]	; (8001c0c <pin_check_init+0xb14>)
 8001aca:	2202      	movs	r2, #2
 8001acc:	701a      	strb	r2, [r3, #0]
 	sbppmGnd.type_analog.p_analog_val  = &analog_buff[5];
 8001ace:	4b4f      	ldr	r3, [pc, #316]	; (8001c0c <pin_check_init+0xb14>)
 8001ad0:	4a4f      	ldr	r2, [pc, #316]	; (8001c10 <pin_check_init+0xb18>)
 8001ad2:	631a      	str	r2, [r3, #48]	; 0x30
 	sbppmGnd.type_analog.analog_ratio   = 17.0/2.0;
 8001ad4:	494d      	ldr	r1, [pc, #308]	; (8001c0c <pin_check_init+0xb14>)
 8001ad6:	f04f 0200 	mov.w	r2, #0
 8001ada:	4b34      	ldr	r3, [pc, #208]	; (8001bac <pin_check_init+0xab4>)
 8001adc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	sbppmGnd.type_analog.voltage_normal = 0.0;
 8001ae0:	494a      	ldr	r1, [pc, #296]	; (8001c0c <pin_check_init+0xb14>)
 8001ae2:	f04f 0200 	mov.w	r2, #0
 8001ae6:	f04f 0300 	mov.w	r3, #0
 8001aea:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	sbppmGnd.type_analog.voltage_delta  = 0.1;
 8001aee:	4947      	ldr	r1, [pc, #284]	; (8001c0c <pin_check_init+0xb14>)
 8001af0:	a31f      	add	r3, pc, #124	; (adr r3, 8001b70 <pin_check_init+0xa78>)
 8001af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af6:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	sbppmGnd.type_analog.voltage_offset = 0.0;
 8001afa:	4944      	ldr	r1, [pc, #272]	; (8001c0c <pin_check_init+0xb14>)
 8001afc:	f04f 0200 	mov.w	r2, #0
 8001b00:	f04f 0300 	mov.w	r3, #0
 8001b04:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(sbppm5v.pin_name, "sbppm5v");
 8001b08:	4a42      	ldr	r2, [pc, #264]	; (8001c14 <pin_check_init+0xb1c>)
 8001b0a:	4b43      	ldr	r3, [pc, #268]	; (8001c18 <pin_check_init+0xb20>)
 8001b0c:	cb03      	ldmia	r3!, {r0, r1}
 8001b0e:	6010      	str	r0, [r2, #0]
 8001b10:	6051      	str	r1, [r2, #4]
 	strcpy(sbppm5v.error_log, "ERR sbppm5v");
 8001b12:	4a42      	ldr	r2, [pc, #264]	; (8001c1c <pin_check_init+0xb24>)
 8001b14:	4b42      	ldr	r3, [pc, #264]	; (8001c20 <pin_check_init+0xb28>)
 8001b16:	4614      	mov	r4, r2
 8001b18:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001b1a:	6020      	str	r0, [r4, #0]
 8001b1c:	6061      	str	r1, [r4, #4]
 8001b1e:	60a2      	str	r2, [r4, #8]
 	sbppm5v.pin_type = PIN_TYPE_ANALOG;
 8001b20:	4b40      	ldr	r3, [pc, #256]	; (8001c24 <pin_check_init+0xb2c>)
 8001b22:	2202      	movs	r2, #2
 8001b24:	701a      	strb	r2, [r3, #0]
 	sbppm5v.type_analog.p_analog_val  = &analog_buff[4]; // schematic check
 8001b26:	4b3f      	ldr	r3, [pc, #252]	; (8001c24 <pin_check_init+0xb2c>)
 8001b28:	4a3f      	ldr	r2, [pc, #252]	; (8001c28 <pin_check_init+0xb30>)
 8001b2a:	631a      	str	r2, [r3, #48]	; 0x30
 	sbppm5v.type_analog.analog_ratio   = 17.0/2.0;
 8001b2c:	493d      	ldr	r1, [pc, #244]	; (8001c24 <pin_check_init+0xb2c>)
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	4b1e      	ldr	r3, [pc, #120]	; (8001bac <pin_check_init+0xab4>)
 8001b34:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	sbppm5v.type_analog.voltage_normal = 5.0;
 8001b38:	493a      	ldr	r1, [pc, #232]	; (8001c24 <pin_check_init+0xb2c>)
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	; (8001bb0 <pin_check_init+0xab8>)
 8001b40:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	sbppm5v.type_analog.voltage_delta  = 0.2;
 8001b44:	4937      	ldr	r1, [pc, #220]	; (8001c24 <pin_check_init+0xb2c>)
 8001b46:	a308      	add	r3, pc, #32	; (adr r3, 8001b68 <pin_check_init+0xa70>)
 8001b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4c:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	sbppm5v.type_analog.voltage_offset = 0.2;
 8001b50:	4934      	ldr	r1, [pc, #208]	; (8001c24 <pin_check_init+0xb2c>)
 8001b52:	a305      	add	r3, pc, #20	; (adr r3, 8001b68 <pin_check_init+0xa70>)
 8001b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b58:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(spek5V.pin_name, "spek3V3");
 8001b5c:	4a33      	ldr	r2, [pc, #204]	; (8001c2c <pin_check_init+0xb34>)
 8001b5e:	4b34      	ldr	r3, [pc, #208]	; (8001c30 <pin_check_init+0xb38>)
 8001b60:	cb03      	ldmia	r3!, {r0, r1}
 8001b62:	e067      	b.n	8001c34 <pin_check_init+0xb3c>
 8001b64:	f3af 8000 	nop.w
 8001b68:	9999999a 	.word	0x9999999a
 8001b6c:	3fc99999 	.word	0x3fc99999
 8001b70:	9999999a 	.word	0x9999999a
 8001b74:	3fb99999 	.word	0x3fb99999
 8001b78:	20002d78 	.word	0x20002d78
 8001b7c:	40020800 	.word	0x40020800
 8001b80:	20002e09 	.word	0x20002e09
 8001b84:	0800ef20 	.word	0x0800ef20
 8001b88:	20002e1d 	.word	0x20002e1d
 8001b8c:	0800ef2c 	.word	0x0800ef2c
 8001b90:	20002e08 	.word	0x20002e08
 8001b94:	20001e49 	.word	0x20001e49
 8001b98:	0800ef3c 	.word	0x0800ef3c
 8001b9c:	20001e5d 	.word	0x20001e5d
 8001ba0:	0800ef44 	.word	0x0800ef44
 8001ba4:	20001e48 	.word	0x20001e48
 8001ba8:	200001fc 	.word	0x200001fc
 8001bac:	40210000 	.word	0x40210000
 8001bb0:	40140000 	.word	0x40140000
 8001bb4:	20001ed9 	.word	0x20001ed9
 8001bb8:	0800ef50 	.word	0x0800ef50
 8001bbc:	20001eed 	.word	0x20001eed
 8001bc0:	0800ef58 	.word	0x0800ef58
 8001bc4:	20001ed8 	.word	0x20001ed8
 8001bc8:	200001fe 	.word	0x200001fe
 8001bcc:	20001f69 	.word	0x20001f69
 8001bd0:	0800ef64 	.word	0x0800ef64
 8001bd4:	20001f7d 	.word	0x20001f7d
 8001bd8:	0800ef6c 	.word	0x0800ef6c
 8001bdc:	20001f68 	.word	0x20001f68
 8001be0:	20000200 	.word	0x20000200
 8001be4:	20001ff9 	.word	0x20001ff9
 8001be8:	0800ef78 	.word	0x0800ef78
 8001bec:	2000200d 	.word	0x2000200d
 8001bf0:	0800ef80 	.word	0x0800ef80
 8001bf4:	20001ff8 	.word	0x20001ff8
 8001bf8:	20000202 	.word	0x20000202
 8001bfc:	20002119 	.word	0x20002119
 8001c00:	0800ef8c 	.word	0x0800ef8c
 8001c04:	2000212d 	.word	0x2000212d
 8001c08:	0800ef98 	.word	0x0800ef98
 8001c0c:	20002118 	.word	0x20002118
 8001c10:	20000206 	.word	0x20000206
 8001c14:	20002089 	.word	0x20002089
 8001c18:	0800efa8 	.word	0x0800efa8
 8001c1c:	2000209d 	.word	0x2000209d
 8001c20:	0800efb0 	.word	0x0800efb0
 8001c24:	20002088 	.word	0x20002088
 8001c28:	20000204 	.word	0x20000204
 8001c2c:	200021a9 	.word	0x200021a9
 8001c30:	0800efbc 	.word	0x0800efbc
 8001c34:	6010      	str	r0, [r2, #0]
 8001c36:	6051      	str	r1, [r2, #4]
 	strcpy(spek5V.error_log, "ERR spek3V3");
 8001c38:	4aa5      	ldr	r2, [pc, #660]	; (8001ed0 <pin_check_init+0xdd8>)
 8001c3a:	4ba6      	ldr	r3, [pc, #664]	; (8001ed4 <pin_check_init+0xddc>)
 8001c3c:	4614      	mov	r4, r2
 8001c3e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001c40:	6020      	str	r0, [r4, #0]
 8001c42:	6061      	str	r1, [r4, #4]
 8001c44:	60a2      	str	r2, [r4, #8]
 	spek5V.pin_type = PIN_TYPE_ANALOG;
 8001c46:	4ba4      	ldr	r3, [pc, #656]	; (8001ed8 <pin_check_init+0xde0>)
 8001c48:	2202      	movs	r2, #2
 8001c4a:	701a      	strb	r2, [r3, #0]
 	spek5V.type_analog.p_analog_val  = &analog_buff[6];
 8001c4c:	4ba2      	ldr	r3, [pc, #648]	; (8001ed8 <pin_check_init+0xde0>)
 8001c4e:	4aa3      	ldr	r2, [pc, #652]	; (8001edc <pin_check_init+0xde4>)
 8001c50:	631a      	str	r2, [r3, #48]	; 0x30
 	spek5V.type_analog.analog_ratio   = 17.0/2.0;
 8001c52:	49a1      	ldr	r1, [pc, #644]	; (8001ed8 <pin_check_init+0xde0>)
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	4ba1      	ldr	r3, [pc, #644]	; (8001ee0 <pin_check_init+0xde8>)
 8001c5a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	spek5V.type_analog.voltage_normal = 3.3;
 8001c5e:	499e      	ldr	r1, [pc, #632]	; (8001ed8 <pin_check_init+0xde0>)
 8001c60:	a395      	add	r3, pc, #596	; (adr r3, 8001eb8 <pin_check_init+0xdc0>)
 8001c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c66:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	spek5V.type_analog.voltage_delta  = 0.2;
 8001c6a:	499b      	ldr	r1, [pc, #620]	; (8001ed8 <pin_check_init+0xde0>)
 8001c6c:	a394      	add	r3, pc, #592	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c72:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	spek5V.type_analog.voltage_offset = 0.2;
 8001c76:	4998      	ldr	r1, [pc, #608]	; (8001ed8 <pin_check_init+0xde0>)
 8001c78:	a391      	add	r3, pc, #580	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(spekGnd.pin_name, "spekGnd");
 8001c82:	4a98      	ldr	r2, [pc, #608]	; (8001ee4 <pin_check_init+0xdec>)
 8001c84:	4b98      	ldr	r3, [pc, #608]	; (8001ee8 <pin_check_init+0xdf0>)
 8001c86:	cb03      	ldmia	r3!, {r0, r1}
 8001c88:	6010      	str	r0, [r2, #0]
 8001c8a:	6051      	str	r1, [r2, #4]
 	strcpy(spekGnd.error_log, "ERR spekGnd");
 8001c8c:	4a97      	ldr	r2, [pc, #604]	; (8001eec <pin_check_init+0xdf4>)
 8001c8e:	4b98      	ldr	r3, [pc, #608]	; (8001ef0 <pin_check_init+0xdf8>)
 8001c90:	4614      	mov	r4, r2
 8001c92:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001c94:	6020      	str	r0, [r4, #0]
 8001c96:	6061      	str	r1, [r4, #4]
 8001c98:	60a2      	str	r2, [r4, #8]
 	spekGnd.pin_type = PIN_TYPE_ANALOG;
 8001c9a:	4b96      	ldr	r3, [pc, #600]	; (8001ef4 <pin_check_init+0xdfc>)
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	701a      	strb	r2, [r3, #0]
 	spekGnd.type_analog.p_analog_val  = &analog_buff[7];
 8001ca0:	4b94      	ldr	r3, [pc, #592]	; (8001ef4 <pin_check_init+0xdfc>)
 8001ca2:	4a95      	ldr	r2, [pc, #596]	; (8001ef8 <pin_check_init+0xe00>)
 8001ca4:	631a      	str	r2, [r3, #48]	; 0x30
 	spekGnd.type_analog.analog_ratio   = 17.0/2.0;
 8001ca6:	4993      	ldr	r1, [pc, #588]	; (8001ef4 <pin_check_init+0xdfc>)
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	4b8c      	ldr	r3, [pc, #560]	; (8001ee0 <pin_check_init+0xde8>)
 8001cae:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	spekGnd.type_analog.voltage_normal = 0.0;
 8001cb2:	4990      	ldr	r1, [pc, #576]	; (8001ef4 <pin_check_init+0xdfc>)
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	f04f 0300 	mov.w	r3, #0
 8001cbc:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	spekGnd.type_analog.voltage_delta  = 0.1;
 8001cc0:	498c      	ldr	r1, [pc, #560]	; (8001ef4 <pin_check_init+0xdfc>)
 8001cc2:	a381      	add	r3, pc, #516	; (adr r3, 8001ec8 <pin_check_init+0xdd0>)
 8001cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc8:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	spekGnd.type_analog.voltage_offset = 0.0;
 8001ccc:	4989      	ldr	r1, [pc, #548]	; (8001ef4 <pin_check_init+0xdfc>)
 8001cce:	f04f 0200 	mov.w	r2, #0
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(usb5v.pin_name, "usb5v");
 8001cda:	4b88      	ldr	r3, [pc, #544]	; (8001efc <pin_check_init+0xe04>)
 8001cdc:	4a88      	ldr	r2, [pc, #544]	; (8001f00 <pin_check_init+0xe08>)
 8001cde:	6810      	ldr	r0, [r2, #0]
 8001ce0:	6018      	str	r0, [r3, #0]
 8001ce2:	8892      	ldrh	r2, [r2, #4]
 8001ce4:	809a      	strh	r2, [r3, #4]
 	strcpy(usb5v.error_log, "ERR usb5v");
 8001ce6:	4a87      	ldr	r2, [pc, #540]	; (8001f04 <pin_check_init+0xe0c>)
 8001ce8:	4b87      	ldr	r3, [pc, #540]	; (8001f08 <pin_check_init+0xe10>)
 8001cea:	cb03      	ldmia	r3!, {r0, r1}
 8001cec:	6010      	str	r0, [r2, #0]
 8001cee:	6051      	str	r1, [r2, #4]
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	8113      	strh	r3, [r2, #8]
 	usb5v.pin_type = PIN_TYPE_ANALOG;
 8001cf4:	4b85      	ldr	r3, [pc, #532]	; (8001f0c <pin_check_init+0xe14>)
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	701a      	strb	r2, [r3, #0]
 	usb5v.type_analog.p_analog_val  = &analog_buff[8];
 8001cfa:	4b84      	ldr	r3, [pc, #528]	; (8001f0c <pin_check_init+0xe14>)
 8001cfc:	4a84      	ldr	r2, [pc, #528]	; (8001f10 <pin_check_init+0xe18>)
 8001cfe:	631a      	str	r2, [r3, #48]	; 0x30
 	usb5v.type_analog.analog_ratio   = 17.0/2.0;
 8001d00:	4982      	ldr	r1, [pc, #520]	; (8001f0c <pin_check_init+0xe14>)
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	4b76      	ldr	r3, [pc, #472]	; (8001ee0 <pin_check_init+0xde8>)
 8001d08:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	usb5v.type_analog.voltage_normal = 5.0;
 8001d0c:	497f      	ldr	r1, [pc, #508]	; (8001f0c <pin_check_init+0xe14>)
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	4b80      	ldr	r3, [pc, #512]	; (8001f14 <pin_check_init+0xe1c>)
 8001d14:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	usb5v.type_analog.voltage_delta  = 0.2;
 8001d18:	497c      	ldr	r1, [pc, #496]	; (8001f0c <pin_check_init+0xe14>)
 8001d1a:	a369      	add	r3, pc, #420	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d20:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	usb5v.type_analog.voltage_offset = 0.2;
 8001d24:	4979      	ldr	r1, [pc, #484]	; (8001f0c <pin_check_init+0xe14>)
 8001d26:	a366      	add	r3, pc, #408	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2c:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(usbGnd.pin_name, "usbGnd");
 8001d30:	4b79      	ldr	r3, [pc, #484]	; (8001f18 <pin_check_init+0xe20>)
 8001d32:	4a7a      	ldr	r2, [pc, #488]	; (8001f1c <pin_check_init+0xe24>)
 8001d34:	6810      	ldr	r0, [r2, #0]
 8001d36:	6018      	str	r0, [r3, #0]
 8001d38:	8891      	ldrh	r1, [r2, #4]
 8001d3a:	7992      	ldrb	r2, [r2, #6]
 8001d3c:	8099      	strh	r1, [r3, #4]
 8001d3e:	719a      	strb	r2, [r3, #6]
 	strcpy(usbGnd.error_log, "ERR usbGnd");
 8001d40:	4a77      	ldr	r2, [pc, #476]	; (8001f20 <pin_check_init+0xe28>)
 8001d42:	4b78      	ldr	r3, [pc, #480]	; (8001f24 <pin_check_init+0xe2c>)
 8001d44:	cb03      	ldmia	r3!, {r0, r1}
 8001d46:	6010      	str	r0, [r2, #0]
 8001d48:	6051      	str	r1, [r2, #4]
 8001d4a:	8819      	ldrh	r1, [r3, #0]
 8001d4c:	789b      	ldrb	r3, [r3, #2]
 8001d4e:	8111      	strh	r1, [r2, #8]
 8001d50:	7293      	strb	r3, [r2, #10]
 	usbGnd.pin_type = PIN_TYPE_ANALOG;
 8001d52:	4b75      	ldr	r3, [pc, #468]	; (8001f28 <pin_check_init+0xe30>)
 8001d54:	2202      	movs	r2, #2
 8001d56:	701a      	strb	r2, [r3, #0]
 	usbGnd.type_analog.p_analog_val  = &analog_buff[9];
 8001d58:	4b73      	ldr	r3, [pc, #460]	; (8001f28 <pin_check_init+0xe30>)
 8001d5a:	4a74      	ldr	r2, [pc, #464]	; (8001f2c <pin_check_init+0xe34>)
 8001d5c:	631a      	str	r2, [r3, #48]	; 0x30
 	usbGnd.type_analog.analog_ratio   = 17.0/2.0;
 8001d5e:	4972      	ldr	r1, [pc, #456]	; (8001f28 <pin_check_init+0xe30>)
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	4b5e      	ldr	r3, [pc, #376]	; (8001ee0 <pin_check_init+0xde8>)
 8001d66:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	usbGnd.type_analog.voltage_normal = 0.0;
 8001d6a:	496f      	ldr	r1, [pc, #444]	; (8001f28 <pin_check_init+0xe30>)
 8001d6c:	f04f 0200 	mov.w	r2, #0
 8001d70:	f04f 0300 	mov.w	r3, #0
 8001d74:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	usbGnd.type_analog.voltage_delta  = 0.1;
 8001d78:	496b      	ldr	r1, [pc, #428]	; (8001f28 <pin_check_init+0xe30>)
 8001d7a:	a353      	add	r3, pc, #332	; (adr r3, 8001ec8 <pin_check_init+0xdd0>)
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	usbGnd.type_analog.voltage_offset = 0.0;
 8001d84:	4968      	ldr	r1, [pc, #416]	; (8001f28 <pin_check_init+0xe30>)
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	f04f 0300 	mov.w	r3, #0
 8001d8e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(vcc1.pin_name, "linear vcc1");
 8001d92:	4a67      	ldr	r2, [pc, #412]	; (8001f30 <pin_check_init+0xe38>)
 8001d94:	4b67      	ldr	r3, [pc, #412]	; (8001f34 <pin_check_init+0xe3c>)
 8001d96:	4614      	mov	r4, r2
 8001d98:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d9a:	6020      	str	r0, [r4, #0]
 8001d9c:	6061      	str	r1, [r4, #4]
 8001d9e:	60a2      	str	r2, [r4, #8]
 	strcpy(vcc1.error_log, "ERR linear vcc1");
 8001da0:	4a65      	ldr	r2, [pc, #404]	; (8001f38 <pin_check_init+0xe40>)
 8001da2:	4b66      	ldr	r3, [pc, #408]	; (8001f3c <pin_check_init+0xe44>)
 8001da4:	4614      	mov	r4, r2
 8001da6:	461d      	mov	r5, r3
 8001da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001daa:	6020      	str	r0, [r4, #0]
 8001dac:	6061      	str	r1, [r4, #4]
 8001dae:	60a2      	str	r2, [r4, #8]
 8001db0:	60e3      	str	r3, [r4, #12]
 	vcc1.pin_type = PIN_TYPE_ANALOG;
 8001db2:	4b63      	ldr	r3, [pc, #396]	; (8001f40 <pin_check_init+0xe48>)
 8001db4:	2202      	movs	r2, #2
 8001db6:	701a      	strb	r2, [r3, #0]
 	vcc1.type_analog.p_analog_val  = &analog_buff[10];
 8001db8:	4b61      	ldr	r3, [pc, #388]	; (8001f40 <pin_check_init+0xe48>)
 8001dba:	4a62      	ldr	r2, [pc, #392]	; (8001f44 <pin_check_init+0xe4c>)
 8001dbc:	631a      	str	r2, [r3, #48]	; 0x30
 	vcc1.type_analog.analog_ratio   = 17.0/2.0;
 8001dbe:	4960      	ldr	r1, [pc, #384]	; (8001f40 <pin_check_init+0xe48>)
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	4b46      	ldr	r3, [pc, #280]	; (8001ee0 <pin_check_init+0xde8>)
 8001dc6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	vcc1.type_analog.voltage_normal = 5.0;
 8001dca:	495d      	ldr	r1, [pc, #372]	; (8001f40 <pin_check_init+0xe48>)
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	4b50      	ldr	r3, [pc, #320]	; (8001f14 <pin_check_init+0xe1c>)
 8001dd2:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	vcc1.type_analog.voltage_delta  = 0.2;
 8001dd6:	495a      	ldr	r1, [pc, #360]	; (8001f40 <pin_check_init+0xe48>)
 8001dd8:	a339      	add	r3, pc, #228	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dde:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	vcc1.type_analog.voltage_offset = 0.2;
 8001de2:	4957      	ldr	r1, [pc, #348]	; (8001f40 <pin_check_init+0xe48>)
 8001de4:	a336      	add	r3, pc, #216	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dea:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(vcc2.pin_name, "linear vcc2");
 8001dee:	4a56      	ldr	r2, [pc, #344]	; (8001f48 <pin_check_init+0xe50>)
 8001df0:	4b56      	ldr	r3, [pc, #344]	; (8001f4c <pin_check_init+0xe54>)
 8001df2:	4614      	mov	r4, r2
 8001df4:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001df6:	6020      	str	r0, [r4, #0]
 8001df8:	6061      	str	r1, [r4, #4]
 8001dfa:	60a2      	str	r2, [r4, #8]
 	strcpy(vcc2.error_log, "ERR linear vcc2");
 8001dfc:	4a54      	ldr	r2, [pc, #336]	; (8001f50 <pin_check_init+0xe58>)
 8001dfe:	4b55      	ldr	r3, [pc, #340]	; (8001f54 <pin_check_init+0xe5c>)
 8001e00:	4614      	mov	r4, r2
 8001e02:	461d      	mov	r5, r3
 8001e04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e06:	6020      	str	r0, [r4, #0]
 8001e08:	6061      	str	r1, [r4, #4]
 8001e0a:	60a2      	str	r2, [r4, #8]
 8001e0c:	60e3      	str	r3, [r4, #12]
 	vcc2.pin_type = PIN_TYPE_ANALOG;
 8001e0e:	4b52      	ldr	r3, [pc, #328]	; (8001f58 <pin_check_init+0xe60>)
 8001e10:	2202      	movs	r2, #2
 8001e12:	701a      	strb	r2, [r3, #0]
 	vcc2.type_analog.p_analog_val  = &analog_buff[11];
 8001e14:	4b50      	ldr	r3, [pc, #320]	; (8001f58 <pin_check_init+0xe60>)
 8001e16:	4a51      	ldr	r2, [pc, #324]	; (8001f5c <pin_check_init+0xe64>)
 8001e18:	631a      	str	r2, [r3, #48]	; 0x30
 	vcc2.type_analog.analog_ratio   = 17.0/2.0;
 8001e1a:	494f      	ldr	r1, [pc, #316]	; (8001f58 <pin_check_init+0xe60>)
 8001e1c:	f04f 0200 	mov.w	r2, #0
 8001e20:	4b2f      	ldr	r3, [pc, #188]	; (8001ee0 <pin_check_init+0xde8>)
 8001e22:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	vcc2.type_analog.voltage_normal = 5.0;
 8001e26:	494c      	ldr	r1, [pc, #304]	; (8001f58 <pin_check_init+0xe60>)
 8001e28:	f04f 0200 	mov.w	r2, #0
 8001e2c:	4b39      	ldr	r3, [pc, #228]	; (8001f14 <pin_check_init+0xe1c>)
 8001e2e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	vcc2.type_analog.voltage_delta  = 0.2;
 8001e32:	4949      	ldr	r1, [pc, #292]	; (8001f58 <pin_check_init+0xe60>)
 8001e34:	a322      	add	r3, pc, #136	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3a:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	vcc2.type_analog.voltage_offset = 0.2;
 8001e3e:	4946      	ldr	r1, [pc, #280]	; (8001f58 <pin_check_init+0xe60>)
 8001e40:	a31f      	add	r3, pc, #124	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e46:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(vcc3.pin_name, "linear vcc3");
 8001e4a:	4a45      	ldr	r2, [pc, #276]	; (8001f60 <pin_check_init+0xe68>)
 8001e4c:	4b45      	ldr	r3, [pc, #276]	; (8001f64 <pin_check_init+0xe6c>)
 8001e4e:	4614      	mov	r4, r2
 8001e50:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001e52:	6020      	str	r0, [r4, #0]
 8001e54:	6061      	str	r1, [r4, #4]
 8001e56:	60a2      	str	r2, [r4, #8]
 	strcpy(vcc3.error_log, "ERR linear vcc3");
 8001e58:	4a43      	ldr	r2, [pc, #268]	; (8001f68 <pin_check_init+0xe70>)
 8001e5a:	4b44      	ldr	r3, [pc, #272]	; (8001f6c <pin_check_init+0xe74>)
 8001e5c:	4614      	mov	r4, r2
 8001e5e:	461d      	mov	r5, r3
 8001e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e62:	6020      	str	r0, [r4, #0]
 8001e64:	6061      	str	r1, [r4, #4]
 8001e66:	60a2      	str	r2, [r4, #8]
 8001e68:	60e3      	str	r3, [r4, #12]
 	vcc3.pin_type = PIN_TYPE_ANALOG;
 8001e6a:	4b41      	ldr	r3, [pc, #260]	; (8001f70 <pin_check_init+0xe78>)
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	701a      	strb	r2, [r3, #0]
 	vcc3.type_analog.p_analog_val  = &analog_buff[12];
 8001e70:	4b3f      	ldr	r3, [pc, #252]	; (8001f70 <pin_check_init+0xe78>)
 8001e72:	4a40      	ldr	r2, [pc, #256]	; (8001f74 <pin_check_init+0xe7c>)
 8001e74:	631a      	str	r2, [r3, #48]	; 0x30
 	vcc3.type_analog.analog_ratio   = 17.0/2.0;
 8001e76:	493e      	ldr	r1, [pc, #248]	; (8001f70 <pin_check_init+0xe78>)
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <pin_check_init+0xde8>)
 8001e7e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	vcc3.type_analog.voltage_normal = 5.0;
 8001e82:	493b      	ldr	r1, [pc, #236]	; (8001f70 <pin_check_init+0xe78>)
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <pin_check_init+0xe1c>)
 8001e8a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	vcc3.type_analog.voltage_delta  = 0.2;
 8001e8e:	4938      	ldr	r1, [pc, #224]	; (8001f70 <pin_check_init+0xe78>)
 8001e90:	a30b      	add	r3, pc, #44	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e96:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	vcc3.type_analog.voltage_offset = 0.2;
 8001e9a:	4935      	ldr	r1, [pc, #212]	; (8001f70 <pin_check_init+0xe78>)
 8001e9c:	a308      	add	r3, pc, #32	; (adr r3, 8001ec0 <pin_check_init+0xdc8>)
 8001e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

 	strcpy(pgnd1.pin_name, "linear gnd1");  ///GND LINEAR CABLE
 8001ea6:	4a34      	ldr	r2, [pc, #208]	; (8001f78 <pin_check_init+0xe80>)
 8001ea8:	4b34      	ldr	r3, [pc, #208]	; (8001f7c <pin_check_init+0xe84>)
 8001eaa:	4614      	mov	r4, r2
 8001eac:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001eae:	6020      	str	r0, [r4, #0]
 8001eb0:	e066      	b.n	8001f80 <pin_check_init+0xe88>
 8001eb2:	bf00      	nop
 8001eb4:	f3af 8000 	nop.w
 8001eb8:	66666666 	.word	0x66666666
 8001ebc:	400a6666 	.word	0x400a6666
 8001ec0:	9999999a 	.word	0x9999999a
 8001ec4:	3fc99999 	.word	0x3fc99999
 8001ec8:	9999999a 	.word	0x9999999a
 8001ecc:	3fb99999 	.word	0x3fb99999
 8001ed0:	200021bd 	.word	0x200021bd
 8001ed4:	0800efc4 	.word	0x0800efc4
 8001ed8:	200021a8 	.word	0x200021a8
 8001edc:	20000208 	.word	0x20000208
 8001ee0:	40210000 	.word	0x40210000
 8001ee4:	20002239 	.word	0x20002239
 8001ee8:	0800efd0 	.word	0x0800efd0
 8001eec:	2000224d 	.word	0x2000224d
 8001ef0:	0800efd8 	.word	0x0800efd8
 8001ef4:	20002238 	.word	0x20002238
 8001ef8:	2000020a 	.word	0x2000020a
 8001efc:	200022c9 	.word	0x200022c9
 8001f00:	0800efe4 	.word	0x0800efe4
 8001f04:	200022dd 	.word	0x200022dd
 8001f08:	0800efec 	.word	0x0800efec
 8001f0c:	200022c8 	.word	0x200022c8
 8001f10:	2000020c 	.word	0x2000020c
 8001f14:	40140000 	.word	0x40140000
 8001f18:	20002359 	.word	0x20002359
 8001f1c:	0800eff8 	.word	0x0800eff8
 8001f20:	2000236d 	.word	0x2000236d
 8001f24:	0800f000 	.word	0x0800f000
 8001f28:	20002358 	.word	0x20002358
 8001f2c:	2000020e 	.word	0x2000020e
 8001f30:	200023e9 	.word	0x200023e9
 8001f34:	0800f00c 	.word	0x0800f00c
 8001f38:	200023fd 	.word	0x200023fd
 8001f3c:	0800f018 	.word	0x0800f018
 8001f40:	200023e8 	.word	0x200023e8
 8001f44:	20000210 	.word	0x20000210
 8001f48:	20002479 	.word	0x20002479
 8001f4c:	0800f028 	.word	0x0800f028
 8001f50:	2000248d 	.word	0x2000248d
 8001f54:	0800f034 	.word	0x0800f034
 8001f58:	20002478 	.word	0x20002478
 8001f5c:	20000212 	.word	0x20000212
 8001f60:	20002509 	.word	0x20002509
 8001f64:	0800f044 	.word	0x0800f044
 8001f68:	2000251d 	.word	0x2000251d
 8001f6c:	0800f050 	.word	0x0800f050
 8001f70:	20002508 	.word	0x20002508
 8001f74:	20000214 	.word	0x20000214
 8001f78:	20002599 	.word	0x20002599
 8001f7c:	0800f060 	.word	0x0800f060
 8001f80:	6061      	str	r1, [r4, #4]
 8001f82:	60a2      	str	r2, [r4, #8]
 	strcpy(pgnd1.error_log, "ERR linear gnd1");
 8001f84:	4a30      	ldr	r2, [pc, #192]	; (8002048 <pin_check_init+0xf50>)
 8001f86:	4b31      	ldr	r3, [pc, #196]	; (800204c <pin_check_init+0xf54>)
 8001f88:	4614      	mov	r4, r2
 8001f8a:	461d      	mov	r5, r3
 8001f8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f8e:	6020      	str	r0, [r4, #0]
 8001f90:	6061      	str	r1, [r4, #4]
 8001f92:	60a2      	str	r2, [r4, #8]
 8001f94:	60e3      	str	r3, [r4, #12]
 	pgnd1.pin_type = PIN_TYPE_ANALOG;
 8001f96:	4b2e      	ldr	r3, [pc, #184]	; (8002050 <pin_check_init+0xf58>)
 8001f98:	2202      	movs	r2, #2
 8001f9a:	701a      	strb	r2, [r3, #0]
 	pgnd1.type_analog.p_analog_val  = &analog_buff[13];
 8001f9c:	4b2c      	ldr	r3, [pc, #176]	; (8002050 <pin_check_init+0xf58>)
 8001f9e:	4a2d      	ldr	r2, [pc, #180]	; (8002054 <pin_check_init+0xf5c>)
 8001fa0:	631a      	str	r2, [r3, #48]	; 0x30
 	pgnd1.type_analog.analog_ratio   = 17.0/2.0;
 8001fa2:	492b      	ldr	r1, [pc, #172]	; (8002050 <pin_check_init+0xf58>)
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	4b2b      	ldr	r3, [pc, #172]	; (8002058 <pin_check_init+0xf60>)
 8001faa:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 	pgnd1.type_analog.voltage_normal = 0.0;
 8001fae:	4928      	ldr	r1, [pc, #160]	; (8002050 <pin_check_init+0xf58>)
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	f04f 0300 	mov.w	r3, #0
 8001fb8:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 	pgnd1.type_analog.voltage_delta  = 0.1;
 8001fbc:	4924      	ldr	r1, [pc, #144]	; (8002050 <pin_check_init+0xf58>)
 8001fbe:	a320      	add	r3, pc, #128	; (adr r3, 8002040 <pin_check_init+0xf48>)
 8001fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc4:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 	pgnd1.type_analog.voltage_offset = 0.0;
 8001fc8:	4921      	ldr	r1, [pc, #132]	; (8002050 <pin_check_init+0xf58>)
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

    strcpy(pgnd2.pin_name, "FFC pgnd2");
 8001fd6:	4a21      	ldr	r2, [pc, #132]	; (800205c <pin_check_init+0xf64>)
 8001fd8:	4b21      	ldr	r3, [pc, #132]	; (8002060 <pin_check_init+0xf68>)
 8001fda:	cb03      	ldmia	r3!, {r0, r1}
 8001fdc:	6010      	str	r0, [r2, #0]
 8001fde:	6051      	str	r1, [r2, #4]
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	8113      	strh	r3, [r2, #8]
    strcpy(pgnd2.error_log, "ERR pgnd2");
 8001fe4:	4a1f      	ldr	r2, [pc, #124]	; (8002064 <pin_check_init+0xf6c>)
 8001fe6:	4b20      	ldr	r3, [pc, #128]	; (8002068 <pin_check_init+0xf70>)
 8001fe8:	cb03      	ldmia	r3!, {r0, r1}
 8001fea:	6010      	str	r0, [r2, #0]
 8001fec:	6051      	str	r1, [r2, #4]
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	8113      	strh	r3, [r2, #8]
    pgnd2.pin_type = PIN_TYPE_GND;
 8001ff2:	4b1e      	ldr	r3, [pc, #120]	; (800206c <pin_check_init+0xf74>)
 8001ff4:	2203      	movs	r2, #3
 8001ff6:	701a      	strb	r2, [r3, #0]
    pgnd2.type_gnd.gpio_gnd_port  = IN_PGND2_GPIO_Port;
 8001ff8:	4b1c      	ldr	r3, [pc, #112]	; (800206c <pin_check_init+0xf74>)
 8001ffa:	4a1d      	ldr	r2, [pc, #116]	; (8002070 <pin_check_init+0xf78>)
 8001ffc:	669a      	str	r2, [r3, #104]	; 0x68
    pgnd2.type_gnd.gpio_gnd_pin  = IN_PGND2_Pin;
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	; (800206c <pin_check_init+0xf74>)
 8002000:	2280      	movs	r2, #128	; 0x80
 8002002:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

    strcpy(pgnd3.pin_name, "FFC pgnd3");
 8002006:	4a1b      	ldr	r2, [pc, #108]	; (8002074 <pin_check_init+0xf7c>)
 8002008:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <pin_check_init+0xf80>)
 800200a:	cb03      	ldmia	r3!, {r0, r1}
 800200c:	6010      	str	r0, [r2, #0]
 800200e:	6051      	str	r1, [r2, #4]
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	8113      	strh	r3, [r2, #8]
    strcpy(pgnd3.error_log, "ERR pgnd3");
 8002014:	4a19      	ldr	r2, [pc, #100]	; (800207c <pin_check_init+0xf84>)
 8002016:	4b1a      	ldr	r3, [pc, #104]	; (8002080 <pin_check_init+0xf88>)
 8002018:	cb03      	ldmia	r3!, {r0, r1}
 800201a:	6010      	str	r0, [r2, #0]
 800201c:	6051      	str	r1, [r2, #4]
 800201e:	881b      	ldrh	r3, [r3, #0]
 8002020:	8113      	strh	r3, [r2, #8]
    pgnd3.pin_type = PIN_TYPE_GND;
 8002022:	4b18      	ldr	r3, [pc, #96]	; (8002084 <pin_check_init+0xf8c>)
 8002024:	2203      	movs	r2, #3
 8002026:	701a      	strb	r2, [r3, #0]
    pgnd3.type_gnd.gpio_gnd_port  = IN_PGND3_GPIO_Port;
 8002028:	4b16      	ldr	r3, [pc, #88]	; (8002084 <pin_check_init+0xf8c>)
 800202a:	4a11      	ldr	r2, [pc, #68]	; (8002070 <pin_check_init+0xf78>)
 800202c:	669a      	str	r2, [r3, #104]	; 0x68
    pgnd3.type_gnd.gpio_gnd_pin  = IN_PGND3_Pin;
 800202e:	4b15      	ldr	r3, [pc, #84]	; (8002084 <pin_check_init+0xf8c>)
 8002030:	2240      	movs	r2, #64	; 0x40
 8002032:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

}
 8002036:	bf00      	nop
 8002038:	46bd      	mov	sp, r7
 800203a:	bcb0      	pop	{r4, r5, r7}
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	9999999a 	.word	0x9999999a
 8002044:	3fb99999 	.word	0x3fb99999
 8002048:	200025ad 	.word	0x200025ad
 800204c:	0800f06c 	.word	0x0800f06c
 8002050:	20002598 	.word	0x20002598
 8002054:	20000216 	.word	0x20000216
 8002058:	40210000 	.word	0x40210000
 800205c:	20002629 	.word	0x20002629
 8002060:	0800f07c 	.word	0x0800f07c
 8002064:	2000263d 	.word	0x2000263d
 8002068:	0800f088 	.word	0x0800f088
 800206c:	20002628 	.word	0x20002628
 8002070:	40020800 	.word	0x40020800
 8002074:	200026b9 	.word	0x200026b9
 8002078:	0800f094 	.word	0x0800f094
 800207c:	200026cd 	.word	0x200026cd
 8002080:	0800f0a0 	.word	0x0800f0a0
 8002084:	200026b8 	.word	0x200026b8

08002088 <screen_process>:
/** @brief      ham xu ly man hinh
    @param[in]  none
    @return     none
*/
static void screen_process(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	; 0x28
 800208c:	af00      	add	r7, sp, #0
	static uint32_t time_screen_process;
	static uint8_t state_icon;
    char buff[30];
	UG_FontSelect(&FONT_12X16);
 800208e:	48a2      	ldr	r0, [pc, #648]	; (8002318 <screen_process+0x290>)
 8002090:	f007 fe32 	bl	8009cf8 <UG_FontSelect>
	uint16_t len = strlen("GREMSY")* 10 + ((6-1)* 2);//font FONT_12X16 l 10
 8002094:	2346      	movs	r3, #70	; 0x46
 8002096:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t x_center = (128-len)/2;
 8002098:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800209a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800209e:	0fda      	lsrs	r2, r3, #31
 80020a0:	4413      	add	r3, r2
 80020a2:	105b      	asrs	r3, r3, #1
 80020a4:	84bb      	strh	r3, [r7, #36]	; 0x24
	sprintf(oled_buff, "GREMSY");
 80020a6:	499d      	ldr	r1, [pc, #628]	; (800231c <screen_process+0x294>)
 80020a8:	489d      	ldr	r0, [pc, #628]	; (8002320 <screen_process+0x298>)
 80020aa:	f009 f8b3 	bl	800b214 <siprintf>
	UG_PutString(x_center,CAL_LINE_OLED(0, 10), oled_buff);
 80020ae:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80020b2:	4a9b      	ldr	r2, [pc, #620]	; (8002320 <screen_process+0x298>)
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f007 fe34 	bl	8009d24 <UG_PutString>

	UG_FontSelect(&FONT_6X10);
 80020bc:	4899      	ldr	r0, [pc, #612]	; (8002324 <screen_process+0x29c>)
 80020be:	f007 fe1b 	bl	8009cf8 <UG_FontSelect>
	len = strlen("JIG TEST PE HUB")* 5 + ((15-1)* 2);//font FONT_12X16 l 10
 80020c2:	2367      	movs	r3, #103	; 0x67
 80020c4:	84fb      	strh	r3, [r7, #38]	; 0x26
	x_center = (128-len)/2;
 80020c6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80020c8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80020cc:	0fda      	lsrs	r2, r3, #31
 80020ce:	4413      	add	r3, r2
 80020d0:	105b      	asrs	r3, r3, #1
 80020d2:	84bb      	strh	r3, [r7, #36]	; 0x24
	sprintf(oled_buff, "JIG TEST PE HUB");
 80020d4:	4994      	ldr	r1, [pc, #592]	; (8002328 <screen_process+0x2a0>)
 80020d6:	4892      	ldr	r0, [pc, #584]	; (8002320 <screen_process+0x298>)
 80020d8:	f009 f89c 	bl	800b214 <siprintf>
	UG_PutString(x_center,CAL_LINE_OLED(1, 22), oled_buff);
 80020dc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80020e0:	4a8f      	ldr	r2, [pc, #572]	; (8002320 <screen_process+0x298>)
 80020e2:	2116      	movs	r1, #22
 80020e4:	4618      	mov	r0, r3
 80020e6:	f007 fe1d 	bl	8009d24 <UG_PutString>

	// TRANG THAI INIT
	if(pin_check_data.state == PIN_CHECK_STATE_IDLE)
 80020ea:	4b90      	ldr	r3, [pc, #576]	; (800232c <screen_process+0x2a4>)
 80020ec:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80020f0:	3308      	adds	r3, #8
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d15b      	bne.n	80021b0 <screen_process+0x128>
	{
		UG_FontSelect(&FONT_6X10);
 80020f8:	488a      	ldr	r0, [pc, #552]	; (8002324 <screen_process+0x29c>)
 80020fa:	f007 fdfd 	bl	8009cf8 <UG_FontSelect>

		if(thread->loop_ms(&time_screen_process, 200))
 80020fe:	4b8c      	ldr	r3, [pc, #560]	; (8002330 <screen_process+0x2a8>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	21c8      	movs	r1, #200	; 0xc8
 8002106:	488b      	ldr	r0, [pc, #556]	; (8002334 <screen_process+0x2ac>)
 8002108:	4798      	blx	r3
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00d      	beq.n	800212c <screen_process+0xa4>
		{
		  if(state_icon < 5)
 8002110:	4b89      	ldr	r3, [pc, #548]	; (8002338 <screen_process+0x2b0>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b04      	cmp	r3, #4
 8002116:	d806      	bhi.n	8002126 <screen_process+0x9e>
		  {
			state_icon++;
 8002118:	4b87      	ldr	r3, [pc, #540]	; (8002338 <screen_process+0x2b0>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	3301      	adds	r3, #1
 800211e:	b2da      	uxtb	r2, r3
 8002120:	4b85      	ldr	r3, [pc, #532]	; (8002338 <screen_process+0x2b0>)
 8002122:	701a      	strb	r2, [r3, #0]
 8002124:	e002      	b.n	800212c <screen_process+0xa4>
		  }
		  else
		  {
			state_icon = 0;
 8002126:	4b84      	ldr	r3, [pc, #528]	; (8002338 <screen_process+0x2b0>)
 8002128:	2200      	movs	r2, #0
 800212a:	701a      	strb	r2, [r3, #0]
		  }
		}
		if(state_icon == 0)
 800212c:	4b82      	ldr	r3, [pc, #520]	; (8002338 <screen_process+0x2b0>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d105      	bne.n	8002140 <screen_process+0xb8>
		{
		  sprintf(buff,">  Start test  <");
 8002134:	1d3b      	adds	r3, r7, #4
 8002136:	4981      	ldr	r1, [pc, #516]	; (800233c <screen_process+0x2b4>)
 8002138:	4618      	mov	r0, r3
 800213a:	f009 f86b 	bl	800b214 <siprintf>
 800213e:	e030      	b.n	80021a2 <screen_process+0x11a>
		}
		else if(state_icon == 1)
 8002140:	4b7d      	ldr	r3, [pc, #500]	; (8002338 <screen_process+0x2b0>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d105      	bne.n	8002154 <screen_process+0xcc>
		{
		  sprintf(buff,">> Start test <<");
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	497d      	ldr	r1, [pc, #500]	; (8002340 <screen_process+0x2b8>)
 800214c:	4618      	mov	r0, r3
 800214e:	f009 f861 	bl	800b214 <siprintf>
 8002152:	e026      	b.n	80021a2 <screen_process+0x11a>
		}
		else if(state_icon == 2)
 8002154:	4b78      	ldr	r3, [pc, #480]	; (8002338 <screen_process+0x2b0>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b02      	cmp	r3, #2
 800215a:	d105      	bne.n	8002168 <screen_process+0xe0>
		{
		  sprintf(buff,">>>Start test<<<");
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	4979      	ldr	r1, [pc, #484]	; (8002344 <screen_process+0x2bc>)
 8002160:	4618      	mov	r0, r3
 8002162:	f009 f857 	bl	800b214 <siprintf>
 8002166:	e01c      	b.n	80021a2 <screen_process+0x11a>
		}
		else if(state_icon == 3)
 8002168:	4b73      	ldr	r3, [pc, #460]	; (8002338 <screen_process+0x2b0>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b03      	cmp	r3, #3
 800216e:	d105      	bne.n	800217c <screen_process+0xf4>
		{
		  sprintf(buff," >>Start test<< ");
 8002170:	1d3b      	adds	r3, r7, #4
 8002172:	4975      	ldr	r1, [pc, #468]	; (8002348 <screen_process+0x2c0>)
 8002174:	4618      	mov	r0, r3
 8002176:	f009 f84d 	bl	800b214 <siprintf>
 800217a:	e012      	b.n	80021a2 <screen_process+0x11a>
		}
		else if(state_icon == 4)
 800217c:	4b6e      	ldr	r3, [pc, #440]	; (8002338 <screen_process+0x2b0>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	2b04      	cmp	r3, #4
 8002182:	d105      	bne.n	8002190 <screen_process+0x108>
		{
		  sprintf(buff,"  >Start test< ");
 8002184:	1d3b      	adds	r3, r7, #4
 8002186:	4971      	ldr	r1, [pc, #452]	; (800234c <screen_process+0x2c4>)
 8002188:	4618      	mov	r0, r3
 800218a:	f009 f843 	bl	800b214 <siprintf>
 800218e:	e008      	b.n	80021a2 <screen_process+0x11a>
		}
		else if(state_icon == 5)
 8002190:	4b69      	ldr	r3, [pc, #420]	; (8002338 <screen_process+0x2b0>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b05      	cmp	r3, #5
 8002196:	d104      	bne.n	80021a2 <screen_process+0x11a>
		{
		  sprintf(buff,"   Start test   ");
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	496d      	ldr	r1, [pc, #436]	; (8002350 <screen_process+0x2c8>)
 800219c:	4618      	mov	r0, r3
 800219e:	f009 f839 	bl	800b214 <siprintf>
		}
		UG_PutString(10,CAL_LINE_OLED(1, 38), buff);
 80021a2:	1d3b      	adds	r3, r7, #4
 80021a4:	461a      	mov	r2, r3
 80021a6:	2126      	movs	r1, #38	; 0x26
 80021a8:	200a      	movs	r0, #10
 80021aa:	f007 fdbb 	bl	8009d24 <UG_PutString>
		{
		  sprintf(buff,"   Back");
		}
		UG_PutString(10,CAL_LINE_OLED(1, 48), buff);
	}
}
 80021ae:	e158      	b.n	8002462 <screen_process+0x3da>
	else if(pin_check_data.state == PIN_CHECK_STATE_PROCESS)
 80021b0:	4b5e      	ldr	r3, [pc, #376]	; (800232c <screen_process+0x2a4>)
 80021b2:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80021b6:	3308      	adds	r3, #8
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d10e      	bne.n	80021dc <screen_process+0x154>
		UG_FontSelect(&FONT_5X8);
 80021be:	4865      	ldr	r0, [pc, #404]	; (8002354 <screen_process+0x2cc>)
 80021c0:	f007 fd9a 	bl	8009cf8 <UG_FontSelect>
		sprintf(buff, "PROCESSING...");
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	4964      	ldr	r1, [pc, #400]	; (8002358 <screen_process+0x2d0>)
 80021c8:	4618      	mov	r0, r3
 80021ca:	f009 f823 	bl	800b214 <siprintf>
		UG_PutString(2,CAL_LINE_OLED(1, 38), buff);
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	461a      	mov	r2, r3
 80021d2:	2126      	movs	r1, #38	; 0x26
 80021d4:	2002      	movs	r0, #2
 80021d6:	f007 fda5 	bl	8009d24 <UG_PutString>
}
 80021da:	e142      	b.n	8002462 <screen_process+0x3da>
	else if(pin_check_data.state == PIN_CHECK_STATE_OK)
 80021dc:	4b53      	ldr	r3, [pc, #332]	; (800232c <screen_process+0x2a4>)
 80021de:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80021e2:	3308      	adds	r3, #8
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d16f      	bne.n	80022ca <screen_process+0x242>
		UG_FontSelect(&FONT_6X10);
 80021ea:	484e      	ldr	r0, [pc, #312]	; (8002324 <screen_process+0x29c>)
 80021ec:	f007 fd84 	bl	8009cf8 <UG_FontSelect>
		len = strlen("SIGNAL PASS")* 5 + ((8-1)* 2);//font FONT_12X16 l 10
 80021f0:	2345      	movs	r3, #69	; 0x45
 80021f2:	84fb      	strh	r3, [r7, #38]	; 0x26
		x_center = (128-len)/2;
 80021f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80021f6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80021fa:	0fda      	lsrs	r2, r3, #31
 80021fc:	4413      	add	r3, r2
 80021fe:	105b      	asrs	r3, r3, #1
 8002200:	84bb      	strh	r3, [r7, #36]	; 0x24
		sprintf(oled_buff, "SIGNAL PASS");
 8002202:	4956      	ldr	r1, [pc, #344]	; (800235c <screen_process+0x2d4>)
 8002204:	4846      	ldr	r0, [pc, #280]	; (8002320 <screen_process+0x298>)
 8002206:	f009 f805 	bl	800b214 <siprintf>
		UG_PutString(x_center,CAL_LINE_OLED(1, 38), oled_buff);
 800220a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800220e:	4a44      	ldr	r2, [pc, #272]	; (8002320 <screen_process+0x298>)
 8002210:	2126      	movs	r1, #38	; 0x26
 8002212:	4618      	mov	r0, r3
 8002214:	f007 fd86 	bl	8009d24 <UG_PutString>
		if(thread->loop_ms(&time_screen_process, 200))
 8002218:	4b45      	ldr	r3, [pc, #276]	; (8002330 <screen_process+0x2a8>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	21c8      	movs	r1, #200	; 0xc8
 8002220:	4844      	ldr	r0, [pc, #272]	; (8002334 <screen_process+0x2ac>)
 8002222:	4798      	blx	r3
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00d      	beq.n	8002246 <screen_process+0x1be>
		  if(state_icon < 5)
 800222a:	4b43      	ldr	r3, [pc, #268]	; (8002338 <screen_process+0x2b0>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b04      	cmp	r3, #4
 8002230:	d806      	bhi.n	8002240 <screen_process+0x1b8>
			state_icon++;
 8002232:	4b41      	ldr	r3, [pc, #260]	; (8002338 <screen_process+0x2b0>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	3301      	adds	r3, #1
 8002238:	b2da      	uxtb	r2, r3
 800223a:	4b3f      	ldr	r3, [pc, #252]	; (8002338 <screen_process+0x2b0>)
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	e002      	b.n	8002246 <screen_process+0x1be>
			state_icon = 0;
 8002240:	4b3d      	ldr	r3, [pc, #244]	; (8002338 <screen_process+0x2b0>)
 8002242:	2200      	movs	r2, #0
 8002244:	701a      	strb	r2, [r3, #0]
		if(state_icon == 0)
 8002246:	4b3c      	ldr	r3, [pc, #240]	; (8002338 <screen_process+0x2b0>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d105      	bne.n	800225a <screen_process+0x1d2>
		  sprintf(buff,">  Back");
 800224e:	1d3b      	adds	r3, r7, #4
 8002250:	4943      	ldr	r1, [pc, #268]	; (8002360 <screen_process+0x2d8>)
 8002252:	4618      	mov	r0, r3
 8002254:	f008 ffde 	bl	800b214 <siprintf>
 8002258:	e030      	b.n	80022bc <screen_process+0x234>
		else if(state_icon == 1)
 800225a:	4b37      	ldr	r3, [pc, #220]	; (8002338 <screen_process+0x2b0>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d105      	bne.n	800226e <screen_process+0x1e6>
		  sprintf(buff,">> Back");
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	493f      	ldr	r1, [pc, #252]	; (8002364 <screen_process+0x2dc>)
 8002266:	4618      	mov	r0, r3
 8002268:	f008 ffd4 	bl	800b214 <siprintf>
 800226c:	e026      	b.n	80022bc <screen_process+0x234>
		else if(state_icon == 2)
 800226e:	4b32      	ldr	r3, [pc, #200]	; (8002338 <screen_process+0x2b0>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b02      	cmp	r3, #2
 8002274:	d105      	bne.n	8002282 <screen_process+0x1fa>
		  sprintf(buff,">>>Back");
 8002276:	1d3b      	adds	r3, r7, #4
 8002278:	493b      	ldr	r1, [pc, #236]	; (8002368 <screen_process+0x2e0>)
 800227a:	4618      	mov	r0, r3
 800227c:	f008 ffca 	bl	800b214 <siprintf>
 8002280:	e01c      	b.n	80022bc <screen_process+0x234>
		else if(state_icon == 3)
 8002282:	4b2d      	ldr	r3, [pc, #180]	; (8002338 <screen_process+0x2b0>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b03      	cmp	r3, #3
 8002288:	d105      	bne.n	8002296 <screen_process+0x20e>
		  sprintf(buff," >>Back");
 800228a:	1d3b      	adds	r3, r7, #4
 800228c:	4937      	ldr	r1, [pc, #220]	; (800236c <screen_process+0x2e4>)
 800228e:	4618      	mov	r0, r3
 8002290:	f008 ffc0 	bl	800b214 <siprintf>
 8002294:	e012      	b.n	80022bc <screen_process+0x234>
		else if(state_icon == 4)
 8002296:	4b28      	ldr	r3, [pc, #160]	; (8002338 <screen_process+0x2b0>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	2b04      	cmp	r3, #4
 800229c:	d105      	bne.n	80022aa <screen_process+0x222>
		  sprintf(buff,"  >Back");
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	4933      	ldr	r1, [pc, #204]	; (8002370 <screen_process+0x2e8>)
 80022a2:	4618      	mov	r0, r3
 80022a4:	f008 ffb6 	bl	800b214 <siprintf>
 80022a8:	e008      	b.n	80022bc <screen_process+0x234>
		else if(state_icon == 5)
 80022aa:	4b23      	ldr	r3, [pc, #140]	; (8002338 <screen_process+0x2b0>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b05      	cmp	r3, #5
 80022b0:	d104      	bne.n	80022bc <screen_process+0x234>
		  sprintf(buff,"   Back");
 80022b2:	1d3b      	adds	r3, r7, #4
 80022b4:	492f      	ldr	r1, [pc, #188]	; (8002374 <screen_process+0x2ec>)
 80022b6:	4618      	mov	r0, r3
 80022b8:	f008 ffac 	bl	800b214 <siprintf>
		UG_PutString(10,CAL_LINE_OLED(1, 48), buff);
 80022bc:	1d3b      	adds	r3, r7, #4
 80022be:	461a      	mov	r2, r3
 80022c0:	2130      	movs	r1, #48	; 0x30
 80022c2:	200a      	movs	r0, #10
 80022c4:	f007 fd2e 	bl	8009d24 <UG_PutString>
}
 80022c8:	e0cb      	b.n	8002462 <screen_process+0x3da>
	else if(pin_check_data.state == PIN_CHECK_STATE_ERROR)
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <screen_process+0x2a4>)
 80022cc:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80022d0:	3308      	adds	r3, #8
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	f040 80c4 	bne.w	8002462 <screen_process+0x3da>
		UG_FontSelect(&FONT_6X10);
 80022da:	4812      	ldr	r0, [pc, #72]	; (8002324 <screen_process+0x29c>)
 80022dc:	f007 fd0c 	bl	8009cf8 <UG_FontSelect>
		sprintf(buff, "SIGNAL FAILED");
 80022e0:	1d3b      	adds	r3, r7, #4
 80022e2:	4925      	ldr	r1, [pc, #148]	; (8002378 <screen_process+0x2f0>)
 80022e4:	4618      	mov	r0, r3
 80022e6:	f008 ff95 	bl	800b214 <siprintf>
		UG_PutString(2,CAL_LINE_OLED(1, 38), buff);
 80022ea:	1d3b      	adds	r3, r7, #4
 80022ec:	461a      	mov	r2, r3
 80022ee:	2126      	movs	r1, #38	; 0x26
 80022f0:	2002      	movs	r0, #2
 80022f2:	f007 fd17 	bl	8009d24 <UG_PutString>
		if(pin_check_data.size == (uint32_t)NULL)
 80022f6:	4b0d      	ldr	r3, [pc, #52]	; (800232c <screen_process+0x2a4>)
 80022f8:	785b      	ldrb	r3, [r3, #1]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d140      	bne.n	8002380 <screen_process+0x2f8>
			sprintf(buff, "No pin init");
 80022fe:	1d3b      	adds	r3, r7, #4
 8002300:	491e      	ldr	r1, [pc, #120]	; (800237c <screen_process+0x2f4>)
 8002302:	4618      	mov	r0, r3
 8002304:	f008 ff86 	bl	800b214 <siprintf>
			UG_PutString(2,CAL_LINE_OLED(1, 38), buff);
 8002308:	1d3b      	adds	r3, r7, #4
 800230a:	461a      	mov	r2, r3
 800230c:	2126      	movs	r1, #38	; 0x26
 800230e:	2002      	movs	r0, #2
 8002310:	f007 fd08 	bl	8009d24 <UG_PutString>
 8002314:	e04a      	b.n	80023ac <screen_process+0x324>
 8002316:	bf00      	nop
 8002318:	08012424 	.word	0x08012424
 800231c:	0800f0ac 	.word	0x0800f0ac
 8002320:	20003b70 	.word	0x20003b70
 8002324:	08012410 	.word	0x08012410
 8002328:	0800f0b4 	.word	0x0800f0b4
 800232c:	20000218 	.word	0x20000218
 8002330:	2000399c 	.word	0x2000399c
 8002334:	20003438 	.word	0x20003438
 8002338:	2000343c 	.word	0x2000343c
 800233c:	0800f0c4 	.word	0x0800f0c4
 8002340:	0800f0d8 	.word	0x0800f0d8
 8002344:	0800f0ec 	.word	0x0800f0ec
 8002348:	0800f100 	.word	0x0800f100
 800234c:	0800f114 	.word	0x0800f114
 8002350:	0800f124 	.word	0x0800f124
 8002354:	080123fc 	.word	0x080123fc
 8002358:	0800f138 	.word	0x0800f138
 800235c:	0800f148 	.word	0x0800f148
 8002360:	0800f154 	.word	0x0800f154
 8002364:	0800f15c 	.word	0x0800f15c
 8002368:	0800f164 	.word	0x0800f164
 800236c:	0800f16c 	.word	0x0800f16c
 8002370:	0800f174 	.word	0x0800f174
 8002374:	0800f17c 	.word	0x0800f17c
 8002378:	0800f184 	.word	0x0800f184
 800237c:	0800f194 	.word	0x0800f194
			sprintf(buff, "%s", pin_check_data.array[pin_check_data.count].error_log);
 8002380:	4b3a      	ldr	r3, [pc, #232]	; (800246c <screen_process+0x3e4>)
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	461a      	mov	r2, r3
 8002386:	4613      	mov	r3, r2
 8002388:	00db      	lsls	r3, r3, #3
 800238a:	4413      	add	r3, r2
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	3318      	adds	r3, #24
 8002390:	4a36      	ldr	r2, [pc, #216]	; (800246c <screen_process+0x3e4>)
 8002392:	4413      	add	r3, r2
 8002394:	1d5a      	adds	r2, r3, #5
 8002396:	1d3b      	adds	r3, r7, #4
 8002398:	4935      	ldr	r1, [pc, #212]	; (8002470 <screen_process+0x3e8>)
 800239a:	4618      	mov	r0, r3
 800239c:	f008 ff3a 	bl	800b214 <siprintf>
			UG_PutString(2,CAL_LINE_OLED(1, 38), buff);
 80023a0:	1d3b      	adds	r3, r7, #4
 80023a2:	461a      	mov	r2, r3
 80023a4:	2126      	movs	r1, #38	; 0x26
 80023a6:	2002      	movs	r0, #2
 80023a8:	f007 fcbc 	bl	8009d24 <UG_PutString>
		UG_FontSelect(&FONT_6X10);
 80023ac:	4831      	ldr	r0, [pc, #196]	; (8002474 <screen_process+0x3ec>)
 80023ae:	f007 fca3 	bl	8009cf8 <UG_FontSelect>
		if(thread->loop_ms(&time_screen_process, 200))
 80023b2:	4b31      	ldr	r3, [pc, #196]	; (8002478 <screen_process+0x3f0>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	69db      	ldr	r3, [r3, #28]
 80023b8:	21c8      	movs	r1, #200	; 0xc8
 80023ba:	4830      	ldr	r0, [pc, #192]	; (800247c <screen_process+0x3f4>)
 80023bc:	4798      	blx	r3
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00d      	beq.n	80023e0 <screen_process+0x358>
		  if(state_icon < 5)
 80023c4:	4b2e      	ldr	r3, [pc, #184]	; (8002480 <screen_process+0x3f8>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d806      	bhi.n	80023da <screen_process+0x352>
			state_icon++;
 80023cc:	4b2c      	ldr	r3, [pc, #176]	; (8002480 <screen_process+0x3f8>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	3301      	adds	r3, #1
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	4b2a      	ldr	r3, [pc, #168]	; (8002480 <screen_process+0x3f8>)
 80023d6:	701a      	strb	r2, [r3, #0]
 80023d8:	e002      	b.n	80023e0 <screen_process+0x358>
			state_icon = 0;
 80023da:	4b29      	ldr	r3, [pc, #164]	; (8002480 <screen_process+0x3f8>)
 80023dc:	2200      	movs	r2, #0
 80023de:	701a      	strb	r2, [r3, #0]
		if(state_icon == 0)
 80023e0:	4b27      	ldr	r3, [pc, #156]	; (8002480 <screen_process+0x3f8>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d105      	bne.n	80023f4 <screen_process+0x36c>
		  sprintf(buff,">  Back");
 80023e8:	1d3b      	adds	r3, r7, #4
 80023ea:	4926      	ldr	r1, [pc, #152]	; (8002484 <screen_process+0x3fc>)
 80023ec:	4618      	mov	r0, r3
 80023ee:	f008 ff11 	bl	800b214 <siprintf>
 80023f2:	e030      	b.n	8002456 <screen_process+0x3ce>
		else if(state_icon == 1)
 80023f4:	4b22      	ldr	r3, [pc, #136]	; (8002480 <screen_process+0x3f8>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d105      	bne.n	8002408 <screen_process+0x380>
		  sprintf(buff,">> Back");
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	4922      	ldr	r1, [pc, #136]	; (8002488 <screen_process+0x400>)
 8002400:	4618      	mov	r0, r3
 8002402:	f008 ff07 	bl	800b214 <siprintf>
 8002406:	e026      	b.n	8002456 <screen_process+0x3ce>
		else if(state_icon == 2)
 8002408:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <screen_process+0x3f8>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d105      	bne.n	800241c <screen_process+0x394>
		  sprintf(buff,">>>Back");
 8002410:	1d3b      	adds	r3, r7, #4
 8002412:	491e      	ldr	r1, [pc, #120]	; (800248c <screen_process+0x404>)
 8002414:	4618      	mov	r0, r3
 8002416:	f008 fefd 	bl	800b214 <siprintf>
 800241a:	e01c      	b.n	8002456 <screen_process+0x3ce>
		else if(state_icon == 3)
 800241c:	4b18      	ldr	r3, [pc, #96]	; (8002480 <screen_process+0x3f8>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b03      	cmp	r3, #3
 8002422:	d105      	bne.n	8002430 <screen_process+0x3a8>
		  sprintf(buff," >>Back");
 8002424:	1d3b      	adds	r3, r7, #4
 8002426:	491a      	ldr	r1, [pc, #104]	; (8002490 <screen_process+0x408>)
 8002428:	4618      	mov	r0, r3
 800242a:	f008 fef3 	bl	800b214 <siprintf>
 800242e:	e012      	b.n	8002456 <screen_process+0x3ce>
		else if(state_icon == 4)
 8002430:	4b13      	ldr	r3, [pc, #76]	; (8002480 <screen_process+0x3f8>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b04      	cmp	r3, #4
 8002436:	d105      	bne.n	8002444 <screen_process+0x3bc>
		  sprintf(buff,"  >Back");
 8002438:	1d3b      	adds	r3, r7, #4
 800243a:	4916      	ldr	r1, [pc, #88]	; (8002494 <screen_process+0x40c>)
 800243c:	4618      	mov	r0, r3
 800243e:	f008 fee9 	bl	800b214 <siprintf>
 8002442:	e008      	b.n	8002456 <screen_process+0x3ce>
		else if(state_icon == 5)
 8002444:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <screen_process+0x3f8>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b05      	cmp	r3, #5
 800244a:	d104      	bne.n	8002456 <screen_process+0x3ce>
		  sprintf(buff,"   Back");
 800244c:	1d3b      	adds	r3, r7, #4
 800244e:	4912      	ldr	r1, [pc, #72]	; (8002498 <screen_process+0x410>)
 8002450:	4618      	mov	r0, r3
 8002452:	f008 fedf 	bl	800b214 <siprintf>
		UG_PutString(10,CAL_LINE_OLED(1, 48), buff);
 8002456:	1d3b      	adds	r3, r7, #4
 8002458:	461a      	mov	r2, r3
 800245a:	2130      	movs	r1, #48	; 0x30
 800245c:	200a      	movs	r0, #10
 800245e:	f007 fc61 	bl	8009d24 <UG_PutString>
}
 8002462:	bf00      	nop
 8002464:	3728      	adds	r7, #40	; 0x28
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	20000218 	.word	0x20000218
 8002470:	0800f1a0 	.word	0x0800f1a0
 8002474:	08012410 	.word	0x08012410
 8002478:	2000399c 	.word	0x2000399c
 800247c:	20003438 	.word	0x20003438
 8002480:	2000343c 	.word	0x2000343c
 8002484:	0800f154 	.word	0x0800f154
 8002488:	0800f15c 	.word	0x0800f15c
 800248c:	0800f164 	.word	0x0800f164
 8002490:	0800f16c 	.word	0x0800f16c
 8002494:	0800f174 	.word	0x0800f174
 8002498:	0800f17c 	.word	0x0800f17c
 800249c:	00000000 	.word	0x00000000

080024a0 <test_process>:
/** @brief      ham xu kiem tra tin hieu board
    @param[in]  none
    @return     none
*/
void test_process(void)
{
 80024a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af02      	add	r7, sp, #8
//	static uint32_t timewait = 0;
	switch (pin_check_data.state)
 80024a6:	4b24      	ldr	r3, [pc, #144]	; (8002538 <test_process+0x98>)
 80024a8:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80024ac:	3308      	adds	r3, #8
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	f200 8324 	bhi.w	8002afe <test_process+0x65e>
 80024b6:	a201      	add	r2, pc, #4	; (adr r2, 80024bc <test_process+0x1c>)
 80024b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024bc:	080024d1 	.word	0x080024d1
 80024c0:	080024ef 	.word	0x080024ef
 80024c4:	08002503 	.word	0x08002503
 80024c8:	08002ac7 	.word	0x08002ac7
 80024cc:	08002ae3 	.word	0x08002ae3
	{
		case PIN_CHECK_STATE_IDLE:
		{
			if(button->get_clicks()== 1)//click
 80024d0:	4b1a      	ldr	r3, [pc, #104]	; (800253c <test_process+0x9c>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4798      	blx	r3
 80024d8:	4603      	mov	r3, r0
 80024da:	2b01      	cmp	r3, #1
 80024dc:	f040 8311 	bne.w	8002b02 <test_process+0x662>
			{
				pin_check_data.state = PIN_CHECK_STATE_INIT;
 80024e0:	4b15      	ldr	r3, [pc, #84]	; (8002538 <test_process+0x98>)
 80024e2:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80024e6:	3308      	adds	r3, #8
 80024e8:	2201      	movs	r2, #1
 80024ea:	701a      	strb	r2, [r3, #0]
			}
		}
			break;
 80024ec:	e309      	b.n	8002b02 <test_process+0x662>

		case PIN_CHECK_STATE_INIT:
		{
			//Trang thai init
			//Reset cac bien trang thai
			pin_check_data.count = 0;
 80024ee:	4b12      	ldr	r3, [pc, #72]	; (8002538 <test_process+0x98>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	701a      	strb	r2, [r3, #0]

			//Chuyen tab process
			pin_check_data.state = PIN_CHECK_STATE_PROCESS;
 80024f4:	4b10      	ldr	r3, [pc, #64]	; (8002538 <test_process+0x98>)
 80024f6:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80024fa:	3308      	adds	r3, #8
 80024fc:	2202      	movs	r2, #2
 80024fe:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002500:	e306      	b.n	8002b10 <test_process+0x670>

		case PIN_CHECK_STATE_PROCESS:
		{
			 //Trang thai xu ly test
		   //Chua khoi tao pin checkuint8_t
		   if(pin_check_data.size == (uint32_t)NULL)
 8002502:	4b0d      	ldr	r3, [pc, #52]	; (8002538 <test_process+0x98>)
 8002504:	785b      	ldrb	r3, [r3, #1]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d11c      	bne.n	8002544 <test_process+0xa4>
		   {
			   pin_check_data.state = PIN_CHECK_STATE_ERROR;
 800250a:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <test_process+0x98>)
 800250c:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002510:	3308      	adds	r3, #8
 8002512:	2204      	movs	r2, #4
 8002514:	701a      	strb	r2, [r3, #0]

			   //Debug ra loi
			   sprintf(pin_check_data.array[pin_check_data.count].error_log, "Number pin = 0");
 8002516:	4b08      	ldr	r3, [pc, #32]	; (8002538 <test_process+0x98>)
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	4613      	mov	r3, r2
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	4413      	add	r3, r2
 8002522:	011b      	lsls	r3, r3, #4
 8002524:	3318      	adds	r3, #24
 8002526:	4a04      	ldr	r2, [pc, #16]	; (8002538 <test_process+0x98>)
 8002528:	4413      	add	r3, r2
 800252a:	3305      	adds	r3, #5
 800252c:	4904      	ldr	r1, [pc, #16]	; (8002540 <test_process+0xa0>)
 800252e:	4618      	mov	r0, r3
 8002530:	f008 fe70 	bl	800b214 <siprintf>
				   }
			   }

			}
		}
		break;
 8002534:	e2e7      	b.n	8002b06 <test_process+0x666>
 8002536:	bf00      	nop
 8002538:	20000218 	.word	0x20000218
 800253c:	200039a0 	.word	0x200039a0
 8002540:	0800f1a4 	.word	0x0800f1a4
			   if(pin_check_data.array[pin_check_data.count].pin_type == PIN_TYPE_NONE)
 8002544:	4bc0      	ldr	r3, [pc, #768]	; (8002848 <test_process+0x3a8>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	4619      	mov	r1, r3
 800254a:	4abf      	ldr	r2, [pc, #764]	; (8002848 <test_process+0x3a8>)
 800254c:	460b      	mov	r3, r1
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	440b      	add	r3, r1
 8002552:	011b      	lsls	r3, r3, #4
 8002554:	4413      	add	r3, r2
 8002556:	3308      	adds	r3, #8
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d116      	bne.n	800258c <test_process+0xec>
				   pin_check_data.state = PIN_CHECK_STATE_ERROR;
 800255e:	4bba      	ldr	r3, [pc, #744]	; (8002848 <test_process+0x3a8>)
 8002560:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002564:	3308      	adds	r3, #8
 8002566:	2204      	movs	r2, #4
 8002568:	701a      	strb	r2, [r3, #0]
				   sprintf(pin_check_data.array[pin_check_data.count].error_log, "Pin wrong id = %d", pin_check_data.count);
 800256a:	4bb7      	ldr	r3, [pc, #732]	; (8002848 <test_process+0x3a8>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	461a      	mov	r2, r3
 8002570:	4613      	mov	r3, r2
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	4413      	add	r3, r2
 8002576:	011b      	lsls	r3, r3, #4
 8002578:	3318      	adds	r3, #24
 800257a:	4ab3      	ldr	r2, [pc, #716]	; (8002848 <test_process+0x3a8>)
 800257c:	4413      	add	r3, r2
 800257e:	3305      	adds	r3, #5
 8002580:	4ab1      	ldr	r2, [pc, #708]	; (8002848 <test_process+0x3a8>)
 8002582:	7812      	ldrb	r2, [r2, #0]
 8002584:	49b1      	ldr	r1, [pc, #708]	; (800284c <test_process+0x3ac>)
 8002586:	4618      	mov	r0, r3
 8002588:	f008 fe44 	bl	800b214 <siprintf>
			   if(pin_check_data.array[pin_check_data.count].pin_type == PIN_TYPE_ANALOG)
 800258c:	4bae      	ldr	r3, [pc, #696]	; (8002848 <test_process+0x3a8>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	4619      	mov	r1, r3
 8002592:	4aad      	ldr	r2, [pc, #692]	; (8002848 <test_process+0x3a8>)
 8002594:	460b      	mov	r3, r1
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	440b      	add	r3, r1
 800259a:	011b      	lsls	r3, r3, #4
 800259c:	4413      	add	r3, r2
 800259e:	3308      	adds	r3, #8
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	f040 8097 	bne.w	80026d6 <test_process+0x236>
					   double voltage = 0;
 80025a8:	f04f 0200 	mov.w	r2, #0
 80025ac:	f04f 0300 	mov.w	r3, #0
 80025b0:	e9c7 2300 	strd	r2, r3, [r7]
					   voltage = *pin_check_data.array[pin_check_data.count].type_analog.p_analog_val
 80025b4:	4ba4      	ldr	r3, [pc, #656]	; (8002848 <test_process+0x3a8>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	4619      	mov	r1, r3
 80025ba:	4aa3      	ldr	r2, [pc, #652]	; (8002848 <test_process+0x3a8>)
 80025bc:	460b      	mov	r3, r1
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	440b      	add	r3, r1
 80025c2:	011b      	lsls	r3, r3, #4
 80025c4:	4413      	add	r3, r2
 80025c6:	3338      	adds	r3, #56	; 0x38
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	881b      	ldrh	r3, [r3, #0]
					   * 3.3 / 4096.0 * pin_check_data.array[pin_check_data.count].type_analog.analog_ratio
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fd ffa9 	bl	8000524 <__aeabi_i2d>
 80025d2:	a39b      	add	r3, pc, #620	; (adr r3, 8002840 <test_process+0x3a0>)
 80025d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d8:	f7fe f80e 	bl	80005f8 <__aeabi_dmul>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4610      	mov	r0, r2
 80025e2:	4619      	mov	r1, r3
 80025e4:	f04f 0200 	mov.w	r2, #0
 80025e8:	4b99      	ldr	r3, [pc, #612]	; (8002850 <test_process+0x3b0>)
 80025ea:	f7fe f92f 	bl	800084c <__aeabi_ddiv>
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	4b94      	ldr	r3, [pc, #592]	; (8002848 <test_process+0x3a8>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	461e      	mov	r6, r3
 80025fc:	4a92      	ldr	r2, [pc, #584]	; (8002848 <test_process+0x3a8>)
 80025fe:	4633      	mov	r3, r6
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	4433      	add	r3, r6
 8002604:	011b      	lsls	r3, r3, #4
 8002606:	4413      	add	r3, r2
 8002608:	3340      	adds	r3, #64	; 0x40
 800260a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260e:	f7fd fff3 	bl	80005f8 <__aeabi_dmul>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4610      	mov	r0, r2
 8002618:	4619      	mov	r1, r3
					   - pin_check_data.array[pin_check_data.count].type_analog.voltage_offset;
 800261a:	4b8b      	ldr	r3, [pc, #556]	; (8002848 <test_process+0x3a8>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	461e      	mov	r6, r3
 8002620:	4a89      	ldr	r2, [pc, #548]	; (8002848 <test_process+0x3a8>)
 8002622:	4633      	mov	r3, r6
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4433      	add	r3, r6
 8002628:	011b      	lsls	r3, r3, #4
 800262a:	4413      	add	r3, r2
 800262c:	3358      	adds	r3, #88	; 0x58
 800262e:	e9d3 2300 	ldrd	r2, r3, [r3]
					   voltage = *pin_check_data.array[pin_check_data.count].type_analog.p_analog_val
 8002632:	f7fd fe29 	bl	8000288 <__aeabi_dsub>
 8002636:	4602      	mov	r2, r0
 8002638:	460b      	mov	r3, r1
 800263a:	e9c7 2300 	strd	r2, r3, [r7]
					   if(fabs(voltage - pin_check_data.array[pin_check_data.count].type_analog.voltage_normal) >
 800263e:	4b82      	ldr	r3, [pc, #520]	; (8002848 <test_process+0x3a8>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	4619      	mov	r1, r3
 8002644:	4a80      	ldr	r2, [pc, #512]	; (8002848 <test_process+0x3a8>)
 8002646:	460b      	mov	r3, r1
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	440b      	add	r3, r1
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	4413      	add	r3, r2
 8002650:	3348      	adds	r3, #72	; 0x48
 8002652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002656:	e9d7 0100 	ldrd	r0, r1, [r7]
 800265a:	f7fd fe15 	bl	8000288 <__aeabi_dsub>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	4614      	mov	r4, r2
 8002664:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
						 pin_check_data.array[pin_check_data.count].type_analog.voltage_delta)
 8002668:	4b77      	ldr	r3, [pc, #476]	; (8002848 <test_process+0x3a8>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	4619      	mov	r1, r3
 800266e:	4a76      	ldr	r2, [pc, #472]	; (8002848 <test_process+0x3a8>)
 8002670:	460b      	mov	r3, r1
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	440b      	add	r3, r1
 8002676:	011b      	lsls	r3, r3, #4
 8002678:	4413      	add	r3, r2
 800267a:	3350      	adds	r3, #80	; 0x50
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
					   if(fabs(voltage - pin_check_data.array[pin_check_data.count].type_analog.voltage_normal) >
 8002680:	4620      	mov	r0, r4
 8002682:	4629      	mov	r1, r5
 8002684:	f7fe fa48 	bl	8000b18 <__aeabi_dcmpgt>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d023      	beq.n	80026d6 <test_process+0x236>
						   sprintf(pin_check_data.array[pin_check_data.count].error_log,
 800268e:	4b6e      	ldr	r3, [pc, #440]	; (8002848 <test_process+0x3a8>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	4613      	mov	r3, r2
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	4413      	add	r3, r2
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	3318      	adds	r3, #24
 800269e:	4a6a      	ldr	r2, [pc, #424]	; (8002848 <test_process+0x3a8>)
 80026a0:	4413      	add	r3, r2
 80026a2:	1d58      	adds	r0, r3, #5
								   pin_check_data.array[pin_check_data.count].pin_name,
 80026a4:	4b68      	ldr	r3, [pc, #416]	; (8002848 <test_process+0x3a8>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	4613      	mov	r3, r2
 80026ac:	00db      	lsls	r3, r3, #3
 80026ae:	4413      	add	r3, r2
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	3308      	adds	r3, #8
 80026b4:	4a64      	ldr	r2, [pc, #400]	; (8002848 <test_process+0x3a8>)
 80026b6:	4413      	add	r3, r2
 80026b8:	1c59      	adds	r1, r3, #1
						   sprintf(pin_check_data.array[pin_check_data.count].error_log,
 80026ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026be:	e9cd 2300 	strd	r2, r3, [sp]
 80026c2:	460a      	mov	r2, r1
 80026c4:	4963      	ldr	r1, [pc, #396]	; (8002854 <test_process+0x3b4>)
 80026c6:	f008 fda5 	bl	800b214 <siprintf>
						   pin_check_data.state = PIN_CHECK_STATE_ERROR;
 80026ca:	4b5f      	ldr	r3, [pc, #380]	; (8002848 <test_process+0x3a8>)
 80026cc:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80026d0:	3308      	adds	r3, #8
 80026d2:	2204      	movs	r2, #4
 80026d4:	701a      	strb	r2, [r3, #0]
			   if(pin_check_data.array[pin_check_data.count].pin_type == PIN_TYPE_DIGITAL)
 80026d6:	4b5c      	ldr	r3, [pc, #368]	; (8002848 <test_process+0x3a8>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	4619      	mov	r1, r3
 80026dc:	4a5a      	ldr	r2, [pc, #360]	; (8002848 <test_process+0x3a8>)
 80026de:	460b      	mov	r3, r1
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	440b      	add	r3, r1
 80026e4:	011b      	lsls	r3, r3, #4
 80026e6:	4413      	add	r3, r2
 80026e8:	3308      	adds	r3, #8
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	f040 80e7 	bne.w	80028c0 <test_process+0x420>
				   gpio_fast_output_reset(pin_check_data.array[pin_check_data.count].type_digital.gpio_out_port,
 80026f2:	4b55      	ldr	r3, [pc, #340]	; (8002848 <test_process+0x3a8>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	4619      	mov	r1, r3
 80026f8:	4a53      	ldr	r2, [pc, #332]	; (8002848 <test_process+0x3a8>)
 80026fa:	460b      	mov	r3, r1
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	440b      	add	r3, r1
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	4413      	add	r3, r2
 8002704:	3360      	adds	r3, #96	; 0x60
 8002706:	681a      	ldr	r2, [r3, #0]
										pin_check_data.array[pin_check_data.count].type_digital.gpio_out_pin);
 8002708:	4b4f      	ldr	r3, [pc, #316]	; (8002848 <test_process+0x3a8>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	4618      	mov	r0, r3
				   gpio_fast_output_reset(pin_check_data.array[pin_check_data.count].type_digital.gpio_out_port,
 800270e:	494e      	ldr	r1, [pc, #312]	; (8002848 <test_process+0x3a8>)
 8002710:	4603      	mov	r3, r0
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4403      	add	r3, r0
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	440b      	add	r3, r1
 800271a:	3364      	adds	r3, #100	; 0x64
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	4619      	mov	r1, r3
 8002720:	4610      	mov	r0, r2
 8002722:	f7fe fcac 	bl	800107e <gpio_fast_output_reset>
				   gpio_fast_input_set_pullup(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 8002726:	4b48      	ldr	r3, [pc, #288]	; (8002848 <test_process+0x3a8>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	4619      	mov	r1, r3
 800272c:	4a46      	ldr	r2, [pc, #280]	; (8002848 <test_process+0x3a8>)
 800272e:	460b      	mov	r3, r1
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	440b      	add	r3, r1
 8002734:	011b      	lsls	r3, r3, #4
 8002736:	4413      	add	r3, r2
 8002738:	3368      	adds	r3, #104	; 0x68
 800273a:	681a      	ldr	r2, [r3, #0]
											  pin_check_data.array[pin_check_data.count].type_digital.gpio_in_pin);
 800273c:	4b42      	ldr	r3, [pc, #264]	; (8002848 <test_process+0x3a8>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
				   gpio_fast_input_set_pullup(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 8002742:	4941      	ldr	r1, [pc, #260]	; (8002848 <test_process+0x3a8>)
 8002744:	4603      	mov	r3, r0
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	4403      	add	r3, r0
 800274a:	011b      	lsls	r3, r3, #4
 800274c:	440b      	add	r3, r1
 800274e:	336c      	adds	r3, #108	; 0x6c
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	4619      	mov	r1, r3
 8002754:	4610      	mov	r0, r2
 8002756:	f7fe fc5e 	bl	8001016 <gpio_fast_input_set_pullup>
				   thread->sleep_us(5);
 800275a:	4b3f      	ldr	r3, [pc, #252]	; (8002858 <test_process+0x3b8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2005      	movs	r0, #5
 8002762:	4798      	blx	r3
 				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 8002764:	4b38      	ldr	r3, [pc, #224]	; (8002848 <test_process+0x3a8>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	4619      	mov	r1, r3
 800276a:	4a37      	ldr	r2, [pc, #220]	; (8002848 <test_process+0x3a8>)
 800276c:	460b      	mov	r3, r1
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	440b      	add	r3, r1
 8002772:	011b      	lsls	r3, r3, #4
 8002774:	4413      	add	r3, r2
 8002776:	3368      	adds	r3, #104	; 0x68
 8002778:	681a      	ldr	r2, [r3, #0]
										   pin_check_data.array[pin_check_data.count].type_digital.gpio_in_pin) == 1)
 800277a:	4b33      	ldr	r3, [pc, #204]	; (8002848 <test_process+0x3a8>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 8002780:	4931      	ldr	r1, [pc, #196]	; (8002848 <test_process+0x3a8>)
 8002782:	4603      	mov	r3, r0
 8002784:	00db      	lsls	r3, r3, #3
 8002786:	4403      	add	r3, r0
 8002788:	011b      	lsls	r3, r3, #4
 800278a:	440b      	add	r3, r1
 800278c:	336c      	adds	r3, #108	; 0x6c
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	4610      	mov	r0, r2
 8002794:	f7fe fc2a 	bl	8000fec <gpio_fast_input_read>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d005      	beq.n	80027aa <test_process+0x30a>
					   pin_check_data.state = PIN_CHECK_STATE_ERROR;
 800279e:	4b2a      	ldr	r3, [pc, #168]	; (8002848 <test_process+0x3a8>)
 80027a0:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80027a4:	3308      	adds	r3, #8
 80027a6:	2204      	movs	r2, #4
 80027a8:	701a      	strb	r2, [r3, #0]
				   gpio_fast_output_set(pin_check_data.array[pin_check_data.count].type_digital.gpio_out_port,
 80027aa:	4b27      	ldr	r3, [pc, #156]	; (8002848 <test_process+0x3a8>)
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	4619      	mov	r1, r3
 80027b0:	4a25      	ldr	r2, [pc, #148]	; (8002848 <test_process+0x3a8>)
 80027b2:	460b      	mov	r3, r1
 80027b4:	00db      	lsls	r3, r3, #3
 80027b6:	440b      	add	r3, r1
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	4413      	add	r3, r2
 80027bc:	3360      	adds	r3, #96	; 0x60
 80027be:	681a      	ldr	r2, [r3, #0]
										pin_check_data.array[pin_check_data.count].type_digital.gpio_out_pin);
 80027c0:	4b21      	ldr	r3, [pc, #132]	; (8002848 <test_process+0x3a8>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
				   gpio_fast_output_set(pin_check_data.array[pin_check_data.count].type_digital.gpio_out_port,
 80027c6:	4920      	ldr	r1, [pc, #128]	; (8002848 <test_process+0x3a8>)
 80027c8:	4603      	mov	r3, r0
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4403      	add	r3, r0
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	440b      	add	r3, r1
 80027d2:	3364      	adds	r3, #100	; 0x64
 80027d4:	881b      	ldrh	r3, [r3, #0]
 80027d6:	4619      	mov	r1, r3
 80027d8:	4610      	mov	r0, r2
 80027da:	f7fe fc41 	bl	8001060 <gpio_fast_output_set>
				   gpio_fast_input_set_pulldown(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 80027de:	4b1a      	ldr	r3, [pc, #104]	; (8002848 <test_process+0x3a8>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	4619      	mov	r1, r3
 80027e4:	4a18      	ldr	r2, [pc, #96]	; (8002848 <test_process+0x3a8>)
 80027e6:	460b      	mov	r3, r1
 80027e8:	00db      	lsls	r3, r3, #3
 80027ea:	440b      	add	r3, r1
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	4413      	add	r3, r2
 80027f0:	3368      	adds	r3, #104	; 0x68
 80027f2:	681a      	ldr	r2, [r3, #0]
												pin_check_data.array[pin_check_data.count].type_digital.gpio_in_pin);
 80027f4:	4b14      	ldr	r3, [pc, #80]	; (8002848 <test_process+0x3a8>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	4618      	mov	r0, r3
				   gpio_fast_input_set_pulldown(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 80027fa:	4913      	ldr	r1, [pc, #76]	; (8002848 <test_process+0x3a8>)
 80027fc:	4603      	mov	r3, r0
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4403      	add	r3, r0
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	440b      	add	r3, r1
 8002806:	336c      	adds	r3, #108	; 0x6c
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	4619      	mov	r1, r3
 800280c:	4610      	mov	r0, r2
 800280e:	f7fe fc14 	bl	800103a <gpio_fast_input_set_pulldown>
				   thread->sleep_us(5);
 8002812:	4b11      	ldr	r3, [pc, #68]	; (8002858 <test_process+0x3b8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	2005      	movs	r0, #5
 800281a:	4798      	blx	r3
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 800281c:	4b0a      	ldr	r3, [pc, #40]	; (8002848 <test_process+0x3a8>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	4619      	mov	r1, r3
 8002822:	4a09      	ldr	r2, [pc, #36]	; (8002848 <test_process+0x3a8>)
 8002824:	460b      	mov	r3, r1
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	440b      	add	r3, r1
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	4413      	add	r3, r2
 800282e:	3368      	adds	r3, #104	; 0x68
 8002830:	681a      	ldr	r2, [r3, #0]
										   pin_check_data.array[pin_check_data.count].type_digital.gpio_in_pin) == 0)
 8002832:	4b05      	ldr	r3, [pc, #20]	; (8002848 <test_process+0x3a8>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	4618      	mov	r0, r3
 8002838:	e010      	b.n	800285c <test_process+0x3bc>
 800283a:	bf00      	nop
 800283c:	f3af 8000 	nop.w
 8002840:	66666666 	.word	0x66666666
 8002844:	400a6666 	.word	0x400a6666
 8002848:	20000218 	.word	0x20000218
 800284c:	0800f1b4 	.word	0x0800f1b4
 8002850:	40b00000 	.word	0x40b00000
 8002854:	0800f1c8 	.word	0x0800f1c8
 8002858:	2000399c 	.word	0x2000399c
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 800285c:	49ae      	ldr	r1, [pc, #696]	; (8002b18 <test_process+0x678>)
 800285e:	4603      	mov	r3, r0
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	4403      	add	r3, r0
 8002864:	011b      	lsls	r3, r3, #4
 8002866:	440b      	add	r3, r1
 8002868:	336c      	adds	r3, #108	; 0x6c
 800286a:	881b      	ldrh	r3, [r3, #0]
 800286c:	4619      	mov	r1, r3
 800286e:	4610      	mov	r0, r2
 8002870:	f7fe fbbc 	bl	8000fec <gpio_fast_input_read>
 8002874:	4603      	mov	r3, r0
										   pin_check_data.array[pin_check_data.count].type_digital.gpio_in_pin) == 0)
 8002876:	f083 0301 	eor.w	r3, r3, #1
 800287a:	b2db      	uxtb	r3, r3
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_digital.gpio_in_port,
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <test_process+0x3ec>
					pin_check_data.state = PIN_CHECK_STATE_ERROR;
 8002880:	4ba5      	ldr	r3, [pc, #660]	; (8002b18 <test_process+0x678>)
 8002882:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002886:	3308      	adds	r3, #8
 8002888:	2204      	movs	r2, #4
 800288a:	701a      	strb	r2, [r3, #0]
				   gpio_fast_output_reset(pin_check_data.array[pin_check_data.count].type_digital.gpio_out_port,
 800288c:	4ba2      	ldr	r3, [pc, #648]	; (8002b18 <test_process+0x678>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	4619      	mov	r1, r3
 8002892:	4aa1      	ldr	r2, [pc, #644]	; (8002b18 <test_process+0x678>)
 8002894:	460b      	mov	r3, r1
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	440b      	add	r3, r1
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	4413      	add	r3, r2
 800289e:	3360      	adds	r3, #96	; 0x60
 80028a0:	681a      	ldr	r2, [r3, #0]
										pin_check_data.array[pin_check_data.count].type_digital.gpio_out_pin);
 80028a2:	4b9d      	ldr	r3, [pc, #628]	; (8002b18 <test_process+0x678>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	4618      	mov	r0, r3
				   gpio_fast_output_reset(pin_check_data.array[pin_check_data.count].type_digital.gpio_out_port,
 80028a8:	499b      	ldr	r1, [pc, #620]	; (8002b18 <test_process+0x678>)
 80028aa:	4603      	mov	r3, r0
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	4403      	add	r3, r0
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	440b      	add	r3, r1
 80028b4:	3364      	adds	r3, #100	; 0x64
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	4619      	mov	r1, r3
 80028ba:	4610      	mov	r0, r2
 80028bc:	f7fe fbdf 	bl	800107e <gpio_fast_output_reset>
			   if(pin_check_data.array[pin_check_data.count].pin_type == PIN_TYPE_GND)
 80028c0:	4b95      	ldr	r3, [pc, #596]	; (8002b18 <test_process+0x678>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	4619      	mov	r1, r3
 80028c6:	4a94      	ldr	r2, [pc, #592]	; (8002b18 <test_process+0x678>)
 80028c8:	460b      	mov	r3, r1
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	440b      	add	r3, r1
 80028ce:	011b      	lsls	r3, r3, #4
 80028d0:	4413      	add	r3, r2
 80028d2:	3308      	adds	r3, #8
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b03      	cmp	r3, #3
 80028d8:	d122      	bne.n	8002920 <test_process+0x480>
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_gnd.gpio_gnd_port, pin_check_data.array[pin_check_data.count].type_gnd.gpio_gnd_pin) == 1)
 80028da:	4b8f      	ldr	r3, [pc, #572]	; (8002b18 <test_process+0x678>)
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	4619      	mov	r1, r3
 80028e0:	4a8d      	ldr	r2, [pc, #564]	; (8002b18 <test_process+0x678>)
 80028e2:	460b      	mov	r3, r1
 80028e4:	00db      	lsls	r3, r3, #3
 80028e6:	440b      	add	r3, r1
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	4413      	add	r3, r2
 80028ec:	3370      	adds	r3, #112	; 0x70
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b89      	ldr	r3, [pc, #548]	; (8002b18 <test_process+0x678>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	4988      	ldr	r1, [pc, #544]	; (8002b18 <test_process+0x678>)
 80028f8:	4603      	mov	r3, r0
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4403      	add	r3, r0
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	440b      	add	r3, r1
 8002902:	3374      	adds	r3, #116	; 0x74
 8002904:	881b      	ldrh	r3, [r3, #0]
 8002906:	4619      	mov	r1, r3
 8002908:	4610      	mov	r0, r2
 800290a:	f7fe fb6f 	bl	8000fec <gpio_fast_input_read>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d005      	beq.n	8002920 <test_process+0x480>
					   pin_check_data.state = PIN_CHECK_STATE_ERROR;
 8002914:	4b80      	ldr	r3, [pc, #512]	; (8002b18 <test_process+0x678>)
 8002916:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 800291a:	3308      	adds	r3, #8
 800291c:	2204      	movs	r2, #4
 800291e:	701a      	strb	r2, [r3, #0]
			   if(pin_check_data.array[pin_check_data.count].pin_type == PIN_TYPE_EX)
 8002920:	4b7d      	ldr	r3, [pc, #500]	; (8002b18 <test_process+0x678>)
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	4619      	mov	r1, r3
 8002926:	4a7c      	ldr	r2, [pc, #496]	; (8002b18 <test_process+0x678>)
 8002928:	460b      	mov	r3, r1
 800292a:	00db      	lsls	r3, r3, #3
 800292c:	440b      	add	r3, r1
 800292e:	011b      	lsls	r3, r3, #4
 8002930:	4413      	add	r3, r2
 8002932:	3308      	adds	r3, #8
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	2b06      	cmp	r3, #6
 8002938:	f040 80a8 	bne.w	8002a8c <test_process+0x5ec>
				   PCF8575_write_pin(pin_check_data.array[pin_check_data.count].type_ex_gpio.GPIO_OutExPinNum, GPIO_PIN_RESET);
 800293c:	4b76      	ldr	r3, [pc, #472]	; (8002b18 <test_process+0x678>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	4619      	mov	r1, r3
 8002942:	4a75      	ldr	r2, [pc, #468]	; (8002b18 <test_process+0x678>)
 8002944:	460b      	mov	r3, r1
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	440b      	add	r3, r1
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	4413      	add	r3, r2
 800294e:	3388      	adds	r3, #136	; 0x88
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	2100      	movs	r1, #0
 8002954:	4618      	mov	r0, r3
 8002956:	f000 f8e5 	bl	8002b24 <PCF8575_write_pin>
				   thread->sleep_us(5);
 800295a:	4b70      	ldr	r3, [pc, #448]	; (8002b1c <test_process+0x67c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2005      	movs	r0, #5
 8002962:	4798      	blx	r3
				   gpio_fast_input_set_pullup(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 8002964:	4b6c      	ldr	r3, [pc, #432]	; (8002b18 <test_process+0x678>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	4619      	mov	r1, r3
 800296a:	4a6b      	ldr	r2, [pc, #428]	; (8002b18 <test_process+0x678>)
 800296c:	460b      	mov	r3, r1
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	440b      	add	r3, r1
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	4413      	add	r3, r2
 8002976:	338c      	adds	r3, #140	; 0x8c
 8002978:	6818      	ldr	r0, [r3, #0]
											  pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_pin);
 800297a:	4b67      	ldr	r3, [pc, #412]	; (8002b18 <test_process+0x678>)
 800297c:	781b      	ldrb	r3, [r3, #0]
				   gpio_fast_input_set_pullup(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 800297e:	4966      	ldr	r1, [pc, #408]	; (8002b18 <test_process+0x678>)
 8002980:	1c5a      	adds	r2, r3, #1
 8002982:	4613      	mov	r3, r2
 8002984:	00db      	lsls	r3, r3, #3
 8002986:	4413      	add	r3, r2
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	440b      	add	r3, r1
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	4619      	mov	r1, r3
 8002990:	f7fe fb41 	bl	8001016 <gpio_fast_input_set_pullup>
				   thread->sleep_us(5);
 8002994:	4b61      	ldr	r3, [pc, #388]	; (8002b1c <test_process+0x67c>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	2005      	movs	r0, #5
 800299c:	4798      	blx	r3
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 800299e:	4b5e      	ldr	r3, [pc, #376]	; (8002b18 <test_process+0x678>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	4619      	mov	r1, r3
 80029a4:	4a5c      	ldr	r2, [pc, #368]	; (8002b18 <test_process+0x678>)
 80029a6:	460b      	mov	r3, r1
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	440b      	add	r3, r1
 80029ac:	011b      	lsls	r3, r3, #4
 80029ae:	4413      	add	r3, r2
 80029b0:	338c      	adds	r3, #140	; 0x8c
 80029b2:	6818      	ldr	r0, [r3, #0]
										   pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_pin) == 1)
 80029b4:	4b58      	ldr	r3, [pc, #352]	; (8002b18 <test_process+0x678>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 80029b8:	4957      	ldr	r1, [pc, #348]	; (8002b18 <test_process+0x678>)
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	4613      	mov	r3, r2
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	4413      	add	r3, r2
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	440b      	add	r3, r1
 80029c6:	881b      	ldrh	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	f7fe fb0f 	bl	8000fec <gpio_fast_input_read>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d005      	beq.n	80029e0 <test_process+0x540>
					   pin_check_data.state = PIN_CHECK_STATE_ERROR;
 80029d4:	4b50      	ldr	r3, [pc, #320]	; (8002b18 <test_process+0x678>)
 80029d6:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 80029da:	3308      	adds	r3, #8
 80029dc:	2204      	movs	r2, #4
 80029de:	701a      	strb	r2, [r3, #0]
				   PCF8575_write_pin(pin_check_data.array[pin_check_data.count].type_ex_gpio.GPIO_OutExPinNum, GPIO_PIN_SET);
 80029e0:	4b4d      	ldr	r3, [pc, #308]	; (8002b18 <test_process+0x678>)
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	4619      	mov	r1, r3
 80029e6:	4a4c      	ldr	r2, [pc, #304]	; (8002b18 <test_process+0x678>)
 80029e8:	460b      	mov	r3, r1
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	440b      	add	r3, r1
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	4413      	add	r3, r2
 80029f2:	3388      	adds	r3, #136	; 0x88
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	2101      	movs	r1, #1
 80029f8:	4618      	mov	r0, r3
 80029fa:	f000 f893 	bl	8002b24 <PCF8575_write_pin>
				   thread->sleep_us(5);
 80029fe:	4b47      	ldr	r3, [pc, #284]	; (8002b1c <test_process+0x67c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2005      	movs	r0, #5
 8002a06:	4798      	blx	r3
				   gpio_fast_input_set_pulldown(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 8002a08:	4b43      	ldr	r3, [pc, #268]	; (8002b18 <test_process+0x678>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4a42      	ldr	r2, [pc, #264]	; (8002b18 <test_process+0x678>)
 8002a10:	460b      	mov	r3, r1
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	440b      	add	r3, r1
 8002a16:	011b      	lsls	r3, r3, #4
 8002a18:	4413      	add	r3, r2
 8002a1a:	338c      	adds	r3, #140	; 0x8c
 8002a1c:	6818      	ldr	r0, [r3, #0]
												pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_pin);
 8002a1e:	4b3e      	ldr	r3, [pc, #248]	; (8002b18 <test_process+0x678>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
				   gpio_fast_input_set_pulldown(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 8002a22:	493d      	ldr	r1, [pc, #244]	; (8002b18 <test_process+0x678>)
 8002a24:	1c5a      	adds	r2, r3, #1
 8002a26:	4613      	mov	r3, r2
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	011b      	lsls	r3, r3, #4
 8002a2e:	440b      	add	r3, r1
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	4619      	mov	r1, r3
 8002a34:	f7fe fb01 	bl	800103a <gpio_fast_input_set_pulldown>
				   thread->sleep_us(1000);
 8002a38:	4b38      	ldr	r3, [pc, #224]	; (8002b1c <test_process+0x67c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002a42:	4798      	blx	r3
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 8002a44:	4b34      	ldr	r3, [pc, #208]	; (8002b18 <test_process+0x678>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4a33      	ldr	r2, [pc, #204]	; (8002b18 <test_process+0x678>)
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	00db      	lsls	r3, r3, #3
 8002a50:	440b      	add	r3, r1
 8002a52:	011b      	lsls	r3, r3, #4
 8002a54:	4413      	add	r3, r2
 8002a56:	338c      	adds	r3, #140	; 0x8c
 8002a58:	6818      	ldr	r0, [r3, #0]
										   pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_pin) == 0)
 8002a5a:	4b2f      	ldr	r3, [pc, #188]	; (8002b18 <test_process+0x678>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 8002a5e:	492e      	ldr	r1, [pc, #184]	; (8002b18 <test_process+0x678>)
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	4613      	mov	r3, r2
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	4413      	add	r3, r2
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	440b      	add	r3, r1
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	4619      	mov	r1, r3
 8002a70:	f7fe fabc 	bl	8000fec <gpio_fast_input_read>
 8002a74:	4603      	mov	r3, r0
										   pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_pin) == 0)
 8002a76:	f083 0301 	eor.w	r3, r3, #1
 8002a7a:	b2db      	uxtb	r3, r3
				   if(gpio_fast_input_read(pin_check_data.array[pin_check_data.count].type_ex_gpio.gpio_in_port,
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d005      	beq.n	8002a8c <test_process+0x5ec>
					pin_check_data.state = PIN_CHECK_STATE_ERROR;
 8002a80:	4b25      	ldr	r3, [pc, #148]	; (8002b18 <test_process+0x678>)
 8002a82:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002a86:	3308      	adds	r3, #8
 8002a88:	2204      	movs	r2, #4
 8002a8a:	701a      	strb	r2, [r3, #0]
			   if(pin_check_data.state == PIN_CHECK_STATE_ERROR)
 8002a8c:	4b22      	ldr	r3, [pc, #136]	; (8002b18 <test_process+0x678>)
 8002a8e:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002a92:	3308      	adds	r3, #8
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d035      	beq.n	8002b06 <test_process+0x666>
				   if(pin_check_data.count < pin_check_data.size - 1)
 8002a9a:	4b1f      	ldr	r3, [pc, #124]	; (8002b18 <test_process+0x678>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	4b1d      	ldr	r3, [pc, #116]	; (8002b18 <test_process+0x678>)
 8002aa2:	785b      	ldrb	r3, [r3, #1]
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	da06      	bge.n	8002ab8 <test_process+0x618>
					   pin_check_data.count++;
 8002aaa:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <test_process+0x678>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <test_process+0x678>)
 8002ab4:	701a      	strb	r2, [r3, #0]
		break;
 8002ab6:	e026      	b.n	8002b06 <test_process+0x666>
					   pin_check_data.state = PIN_CHECK_STATE_OK;
 8002ab8:	4b17      	ldr	r3, [pc, #92]	; (8002b18 <test_process+0x678>)
 8002aba:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002abe:	3308      	adds	r3, #8
 8002ac0:	2203      	movs	r2, #3
 8002ac2:	701a      	strb	r2, [r3, #0]
		break;
 8002ac4:	e01f      	b.n	8002b06 <test_process+0x666>
		case PIN_CHECK_STATE_OK:
		{
		 	 //Trang thai test ok
			if(button->get_clicks()== 1)//click
 8002ac6:	4b16      	ldr	r3, [pc, #88]	; (8002b20 <test_process+0x680>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4798      	blx	r3
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d11a      	bne.n	8002b0a <test_process+0x66a>
			{
				pin_check_data.state = PIN_CHECK_STATE_IDLE;
 8002ad4:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <test_process+0x678>)
 8002ad6:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002ada:	3308      	adds	r3, #8
 8002adc:	2200      	movs	r2, #0
 8002ade:	701a      	strb	r2, [r3, #0]
			}

		}
		break;
 8002ae0:	e013      	b.n	8002b0a <test_process+0x66a>

		case PIN_CHECK_STATE_ERROR:
		{
			if(button->get_clicks()== 1)//click
 8002ae2:	4b0f      	ldr	r3, [pc, #60]	; (8002b20 <test_process+0x680>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4798      	blx	r3
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d10e      	bne.n	8002b0e <test_process+0x66e>
			{
				pin_check_data.state = PIN_CHECK_STATE_IDLE;
 8002af0:	4b09      	ldr	r3, [pc, #36]	; (8002b18 <test_process+0x678>)
 8002af2:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8002af6:	3308      	adds	r3, #8
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
			}
		}
		break;
 8002afc:	e007      	b.n	8002b0e <test_process+0x66e>
		default:
			break;
 8002afe:	bf00      	nop
 8002b00:	e006      	b.n	8002b10 <test_process+0x670>
			break;
 8002b02:	bf00      	nop
 8002b04:	e004      	b.n	8002b10 <test_process+0x670>
		break;
 8002b06:	bf00      	nop
 8002b08:	e002      	b.n	8002b10 <test_process+0x670>
		break;
 8002b0a:	bf00      	nop
 8002b0c:	e000      	b.n	8002b10 <test_process+0x670>
		break;
 8002b0e:	bf00      	nop
	}

}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b18:	20000218 	.word	0x20000218
 8002b1c:	2000399c 	.word	0x2000399c
 8002b20:	200039a0 	.word	0x200039a0

08002b24 <PCF8575_write_pin>:
/** @brief      ham out gpio
    @param[in]
    @return
*/
void PCF8575_write_pin(uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af02      	add	r7, sp, #8
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	460a      	mov	r2, r1
 8002b2e:	80fb      	strh	r3, [r7, #6]
 8002b30:	4613      	mov	r3, r2
 8002b32:	717b      	strb	r3, [r7, #5]
	uint8_t data[2] = {0};
 8002b34:	2300      	movs	r3, #0
 8002b36:	813b      	strh	r3, [r7, #8]
	if(PinState == GPIO_PIN_SET)
 8002b38:	797b      	ldrb	r3, [r7, #5]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d111      	bne.n	8002b62 <PCF8575_write_pin+0x3e>
	{
		data[0] = (uint8_t)GPIO_Pin;
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	723b      	strb	r3, [r7, #8]
		data[1] = (uint8_t)(GPIO_Pin >> 8);
 8002b44:	88fb      	ldrh	r3, [r7, #6]
 8002b46:	0a1b      	lsrs	r3, r3, #8
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(&hi2c2, PCF8575_ADDR, data, 2, 100);
 8002b4e:	f107 0208 	add.w	r2, r7, #8
 8002b52:	2364      	movs	r3, #100	; 0x64
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	2302      	movs	r3, #2
 8002b58:	2140      	movs	r1, #64	; 0x40
 8002b5a:	481f      	ldr	r0, [pc, #124]	; (8002bd8 <PCF8575_write_pin+0xb4>)
 8002b5c:	f002 ff02 	bl	8005964 <HAL_I2C_Master_Transmit>
			//todo: implenment feature: bat hoac tat gpio tuong ung ma ko lam mat gpio truoc do
		}

	}

}
 8002b60:	e035      	b.n	8002bce <PCF8575_write_pin+0xaa>
		if(GPIO_Pin < 255)
 8002b62:	88fb      	ldrh	r3, [r7, #6]
 8002b64:	2bfe      	cmp	r3, #254	; 0xfe
 8002b66:	d81a      	bhi.n	8002b9e <PCF8575_write_pin+0x7a>
			uint16_t pin_temp = GPIO_Pin;
 8002b68:	88fb      	ldrh	r3, [r7, #6]
 8002b6a:	81bb      	strh	r3, [r7, #12]
			data[0] = (uint8_t)(pin_temp & (~GPIO_Pin));
 8002b6c:	89bb      	ldrh	r3, [r7, #12]
 8002b6e:	b25a      	sxtb	r2, r3
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	b25b      	sxtb	r3, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	b25b      	sxtb	r3, r3
 8002b78:	4013      	ands	r3, r2
 8002b7a:	b25b      	sxtb	r3, r3
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	723b      	strb	r3, [r7, #8]
			data[1] = (uint8_t)(GPIO_Pin >>8);
 8002b80:	88fb      	ldrh	r3, [r7, #6]
 8002b82:	0a1b      	lsrs	r3, r3, #8
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	727b      	strb	r3, [r7, #9]
			HAL_I2C_Master_Transmit(&hi2c2, PCF8575_ADDR, data, 2, 100);
 8002b8a:	f107 0208 	add.w	r2, r7, #8
 8002b8e:	2364      	movs	r3, #100	; 0x64
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	2302      	movs	r3, #2
 8002b94:	2140      	movs	r1, #64	; 0x40
 8002b96:	4810      	ldr	r0, [pc, #64]	; (8002bd8 <PCF8575_write_pin+0xb4>)
 8002b98:	f002 fee4 	bl	8005964 <HAL_I2C_Master_Transmit>
}
 8002b9c:	e017      	b.n	8002bce <PCF8575_write_pin+0xaa>
			uint16_t pin_temp = GPIO_Pin;
 8002b9e:	88fb      	ldrh	r3, [r7, #6]
 8002ba0:	81fb      	strh	r3, [r7, #14]
			data[0] = (uint8_t)GPIO_Pin;
 8002ba2:	88fb      	ldrh	r3, [r7, #6]
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	723b      	strb	r3, [r7, #8]
			data[1] = (uint8_t)((pin_temp & (~GPIO_Pin) >> 8));
 8002ba8:	89fb      	ldrh	r3, [r7, #14]
 8002baa:	b25a      	sxtb	r2, r3
 8002bac:	88fb      	ldrh	r3, [r7, #6]
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	121b      	asrs	r3, r3, #8
 8002bb2:	b25b      	sxtb	r3, r3
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	b25b      	sxtb	r3, r3
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	727b      	strb	r3, [r7, #9]
			HAL_I2C_Master_Transmit(&hi2c2, PCF8575_ADDR, data, 2, 100);
 8002bbc:	f107 0208 	add.w	r2, r7, #8
 8002bc0:	2364      	movs	r3, #100	; 0x64
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	2140      	movs	r1, #64	; 0x40
 8002bc8:	4803      	ldr	r0, [pc, #12]	; (8002bd8 <PCF8575_write_pin+0xb4>)
 8002bca:	f002 fecb 	bl	8005964 <HAL_I2C_Master_Transmit>
}
 8002bce:	bf00      	nop
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20003948 	.word	0x20003948

08002bdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bdc:	b590      	push	{r4, r7, lr}
 8002bde:	b0a3      	sub	sp, #140	; 0x8c
 8002be0:	af20      	add	r7, sp, #128	; 0x80
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002be2:	f001 f90d 	bl	8003e00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002be6:	f000 fa83 	bl	80030f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bea:	f000 fcfb 	bl	80035e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002bee:	f000 fcc3 	bl	8003578 <MX_DMA_Init>
  MX_TIM2_Init();
 8002bf2:	f000 fc4b 	bl	800348c <MX_TIM2_Init>
  MX_I2C1_Init();
 8002bf6:	f000 fbed 	bl	80033d4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002bfa:	f000 fc19 	bl	8003430 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8002bfe:	f000 fc91 	bl	8003524 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002c02:	f000 fadf 	bl	80031c4 <MX_ADC1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)analog_buff, 14);
 8002c06:	220e      	movs	r2, #14
 8002c08:	49e9      	ldr	r1, [pc, #932]	; (8002fb0 <main+0x3d4>)
 8002c0a:	48ea      	ldr	r0, [pc, #936]	; (8002fb4 <main+0x3d8>)
 8002c0c:	f001 fb12 	bl	8004234 <HAL_ADC_Start_DMA>
//  PCF8575_init();
  pin_check_init();
 8002c10:	f7fe fa72 	bl	80010f8 <pin_check_init>

  //check pin ffc cable

  pin_check_add(ffcUartTx);
 8002c14:	4ce8      	ldr	r4, [pc, #928]	; (8002fb8 <main+0x3dc>)
 8002c16:	4668      	mov	r0, sp
 8002c18:	f104 0310 	add.w	r3, r4, #16
 8002c1c:	2280      	movs	r2, #128	; 0x80
 8002c1e:	4619      	mov	r1, r3
 8002c20:	f007 fbe8 	bl	800a3f4 <memcpy>
 8002c24:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c28:	f7fe fa3c 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcUartRx);
 8002c2c:	4ce3      	ldr	r4, [pc, #908]	; (8002fbc <main+0x3e0>)
 8002c2e:	4668      	mov	r0, sp
 8002c30:	f104 0310 	add.w	r3, r4, #16
 8002c34:	2280      	movs	r2, #128	; 0x80
 8002c36:	4619      	mov	r1, r3
 8002c38:	f007 fbdc 	bl	800a3f4 <memcpy>
 8002c3c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c40:	f7fe fa30 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcCanH);
 8002c44:	4cde      	ldr	r4, [pc, #888]	; (8002fc0 <main+0x3e4>)
 8002c46:	4668      	mov	r0, sp
 8002c48:	f104 0310 	add.w	r3, r4, #16
 8002c4c:	2280      	movs	r2, #128	; 0x80
 8002c4e:	4619      	mov	r1, r3
 8002c50:	f007 fbd0 	bl	800a3f4 <memcpy>
 8002c54:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c58:	f7fe fa24 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcCanL);
 8002c5c:	4cd9      	ldr	r4, [pc, #868]	; (8002fc4 <main+0x3e8>)
 8002c5e:	4668      	mov	r0, sp
 8002c60:	f104 0310 	add.w	r3, r4, #16
 8002c64:	2280      	movs	r2, #128	; 0x80
 8002c66:	4619      	mov	r1, r3
 8002c68:	f007 fbc4 	bl	800a3f4 <memcpy>
 8002c6c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c70:	f7fe fa18 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcEthTxp);
 8002c74:	4cd4      	ldr	r4, [pc, #848]	; (8002fc8 <main+0x3ec>)
 8002c76:	4668      	mov	r0, sp
 8002c78:	f104 0310 	add.w	r3, r4, #16
 8002c7c:	2280      	movs	r2, #128	; 0x80
 8002c7e:	4619      	mov	r1, r3
 8002c80:	f007 fbb8 	bl	800a3f4 <memcpy>
 8002c84:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c88:	f7fe fa0c 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcEthTxn);
 8002c8c:	4ccf      	ldr	r4, [pc, #828]	; (8002fcc <main+0x3f0>)
 8002c8e:	4668      	mov	r0, sp
 8002c90:	f104 0310 	add.w	r3, r4, #16
 8002c94:	2280      	movs	r2, #128	; 0x80
 8002c96:	4619      	mov	r1, r3
 8002c98:	f007 fbac 	bl	800a3f4 <memcpy>
 8002c9c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ca0:	f7fe fa00 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcEthRxp);
 8002ca4:	4cca      	ldr	r4, [pc, #808]	; (8002fd0 <main+0x3f4>)
 8002ca6:	4668      	mov	r0, sp
 8002ca8:	f104 0310 	add.w	r3, r4, #16
 8002cac:	2280      	movs	r2, #128	; 0x80
 8002cae:	4619      	mov	r1, r3
 8002cb0:	f007 fba0 	bl	800a3f4 <memcpy>
 8002cb4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002cb8:	f7fe f9f4 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcEthRxn);
 8002cbc:	4cc5      	ldr	r4, [pc, #788]	; (8002fd4 <main+0x3f8>)
 8002cbe:	4668      	mov	r0, sp
 8002cc0:	f104 0310 	add.w	r3, r4, #16
 8002cc4:	2280      	movs	r2, #128	; 0x80
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	f007 fb94 	bl	800a3f4 <memcpy>
 8002ccc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002cd0:	f7fe f9e8 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcusbDp);
 8002cd4:	4cc0      	ldr	r4, [pc, #768]	; (8002fd8 <main+0x3fc>)
 8002cd6:	4668      	mov	r0, sp
 8002cd8:	f104 0310 	add.w	r3, r4, #16
 8002cdc:	2280      	movs	r2, #128	; 0x80
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f007 fb88 	bl	800a3f4 <memcpy>
 8002ce4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ce8:	f7fe f9dc 	bl	80010a4 <pin_check_add>
  pin_check_add(ffcusbDn);
 8002cec:	4cbb      	ldr	r4, [pc, #748]	; (8002fdc <main+0x400>)
 8002cee:	4668      	mov	r0, sp
 8002cf0:	f104 0310 	add.w	r3, r4, #16
 8002cf4:	2280      	movs	r2, #128	; 0x80
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	f007 fb7c 	bl	800a3f4 <memcpy>
 8002cfc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d00:	f7fe f9d0 	bl	80010a4 <pin_check_add>

  //check pin connector linear
  pin_check_add(uartTx);
 8002d04:	4cb6      	ldr	r4, [pc, #728]	; (8002fe0 <main+0x404>)
 8002d06:	4668      	mov	r0, sp
 8002d08:	f104 0310 	add.w	r3, r4, #16
 8002d0c:	2280      	movs	r2, #128	; 0x80
 8002d0e:	4619      	mov	r1, r3
 8002d10:	f007 fb70 	bl	800a3f4 <memcpy>
 8002d14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d18:	f7fe f9c4 	bl	80010a4 <pin_check_add>
  pin_check_add(uartRx);
 8002d1c:	4cb1      	ldr	r4, [pc, #708]	; (8002fe4 <main+0x408>)
 8002d1e:	4668      	mov	r0, sp
 8002d20:	f104 0310 	add.w	r3, r4, #16
 8002d24:	2280      	movs	r2, #128	; 0x80
 8002d26:	4619      	mov	r1, r3
 8002d28:	f007 fb64 	bl	800a3f4 <memcpy>
 8002d2c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d30:	f7fe f9b8 	bl	80010a4 <pin_check_add>
  pin_check_add(ethRxn);
 8002d34:	4cac      	ldr	r4, [pc, #688]	; (8002fe8 <main+0x40c>)
 8002d36:	4668      	mov	r0, sp
 8002d38:	f104 0310 	add.w	r3, r4, #16
 8002d3c:	2280      	movs	r2, #128	; 0x80
 8002d3e:	4619      	mov	r1, r3
 8002d40:	f007 fb58 	bl	800a3f4 <memcpy>
 8002d44:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d48:	f7fe f9ac 	bl	80010a4 <pin_check_add>
  pin_check_add(ethRxp);
 8002d4c:	4ca7      	ldr	r4, [pc, #668]	; (8002fec <main+0x410>)
 8002d4e:	4668      	mov	r0, sp
 8002d50:	f104 0310 	add.w	r3, r4, #16
 8002d54:	2280      	movs	r2, #128	; 0x80
 8002d56:	4619      	mov	r1, r3
 8002d58:	f007 fb4c 	bl	800a3f4 <memcpy>
 8002d5c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d60:	f7fe f9a0 	bl	80010a4 <pin_check_add>
  pin_check_add(ethTxn);
 8002d64:	4ca2      	ldr	r4, [pc, #648]	; (8002ff0 <main+0x414>)
 8002d66:	4668      	mov	r0, sp
 8002d68:	f104 0310 	add.w	r3, r4, #16
 8002d6c:	2280      	movs	r2, #128	; 0x80
 8002d6e:	4619      	mov	r1, r3
 8002d70:	f007 fb40 	bl	800a3f4 <memcpy>
 8002d74:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d78:	f7fe f994 	bl	80010a4 <pin_check_add>
  pin_check_add(ethTxp);
 8002d7c:	4c9d      	ldr	r4, [pc, #628]	; (8002ff4 <main+0x418>)
 8002d7e:	4668      	mov	r0, sp
 8002d80:	f104 0310 	add.w	r3, r4, #16
 8002d84:	2280      	movs	r2, #128	; 0x80
 8002d86:	4619      	mov	r1, r3
 8002d88:	f007 fb34 	bl	800a3f4 <memcpy>
 8002d8c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d90:	f7fe f988 	bl	80010a4 <pin_check_add>
  pin_check_add(usbDp);
 8002d94:	4c98      	ldr	r4, [pc, #608]	; (8002ff8 <main+0x41c>)
 8002d96:	4668      	mov	r0, sp
 8002d98:	f104 0310 	add.w	r3, r4, #16
 8002d9c:	2280      	movs	r2, #128	; 0x80
 8002d9e:	4619      	mov	r1, r3
 8002da0:	f007 fb28 	bl	800a3f4 <memcpy>
 8002da4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002da8:	f7fe f97c 	bl	80010a4 <pin_check_add>
  pin_check_add(usbDn);
 8002dac:	4c93      	ldr	r4, [pc, #588]	; (8002ffc <main+0x420>)
 8002dae:	4668      	mov	r0, sp
 8002db0:	f104 0310 	add.w	r3, r4, #16
 8002db4:	2280      	movs	r2, #128	; 0x80
 8002db6:	4619      	mov	r1, r3
 8002db8:	f007 fb1c 	bl	800a3f4 <memcpy>
 8002dbc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002dc0:	f7fe f970 	bl	80010a4 <pin_check_add>
  pin_check_add(canL);
 8002dc4:	4c8e      	ldr	r4, [pc, #568]	; (8003000 <main+0x424>)
 8002dc6:	4668      	mov	r0, sp
 8002dc8:	f104 0310 	add.w	r3, r4, #16
 8002dcc:	2280      	movs	r2, #128	; 0x80
 8002dce:	4619      	mov	r1, r3
 8002dd0:	f007 fb10 	bl	800a3f4 <memcpy>
 8002dd4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002dd8:	f7fe f964 	bl	80010a4 <pin_check_add>
  pin_check_add(canH);
 8002ddc:	4c89      	ldr	r4, [pc, #548]	; (8003004 <main+0x428>)
 8002dde:	4668      	mov	r0, sp
 8002de0:	f104 0310 	add.w	r3, r4, #16
 8002de4:	2280      	movs	r2, #128	; 0x80
 8002de6:	4619      	mov	r1, r3
 8002de8:	f007 fb04 	bl	800a3f4 <memcpy>
 8002dec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002df0:	f7fe f958 	bl	80010a4 <pin_check_add>
  pin_check_add(gpsPps);
 8002df4:	4c84      	ldr	r4, [pc, #528]	; (8003008 <main+0x42c>)
 8002df6:	4668      	mov	r0, sp
 8002df8:	f104 0310 	add.w	r3, r4, #16
 8002dfc:	2280      	movs	r2, #128	; 0x80
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f007 faf8 	bl	800a3f4 <memcpy>
 8002e04:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e08:	f7fe f94c 	bl	80010a4 <pin_check_add>
  pin_check_add(capture);
 8002e0c:	4c7f      	ldr	r4, [pc, #508]	; (800300c <main+0x430>)
 8002e0e:	4668      	mov	r0, sp
 8002e10:	f104 0310 	add.w	r3, r4, #16
 8002e14:	2280      	movs	r2, #128	; 0x80
 8002e16:	4619      	mov	r1, r3
 8002e18:	f007 faec 	bl	800a3f4 <memcpy>
 8002e1c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e20:	f7fe f940 	bl	80010a4 <pin_check_add>
  pin_check_add(trig);
 8002e24:	4c7a      	ldr	r4, [pc, #488]	; (8003010 <main+0x434>)
 8002e26:	4668      	mov	r0, sp
 8002e28:	f104 0310 	add.w	r3, r4, #16
 8002e2c:	2280      	movs	r2, #128	; 0x80
 8002e2e:	4619      	mov	r1, r3
 8002e30:	f007 fae0 	bl	800a3f4 <memcpy>
 8002e34:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e38:	f7fe f934 	bl	80010a4 <pin_check_add>

  //check pin power
  pin_check_add(com5v);
 8002e3c:	4c75      	ldr	r4, [pc, #468]	; (8003014 <main+0x438>)
 8002e3e:	4668      	mov	r0, sp
 8002e40:	f104 0310 	add.w	r3, r4, #16
 8002e44:	2280      	movs	r2, #128	; 0x80
 8002e46:	4619      	mov	r1, r3
 8002e48:	f007 fad4 	bl	800a3f4 <memcpy>
 8002e4c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e50:	f7fe f928 	bl	80010a4 <pin_check_add>
  pin_check_add(comGnd);
 8002e54:	4c70      	ldr	r4, [pc, #448]	; (8003018 <main+0x43c>)
 8002e56:	4668      	mov	r0, sp
 8002e58:	f104 0310 	add.w	r3, r4, #16
 8002e5c:	2280      	movs	r2, #128	; 0x80
 8002e5e:	4619      	mov	r1, r3
 8002e60:	f007 fac8 	bl	800a3f4 <memcpy>
 8002e64:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e68:	f7fe f91c 	bl	80010a4 <pin_check_add>
  pin_check_add(can5v);
 8002e6c:	4c6b      	ldr	r4, [pc, #428]	; (800301c <main+0x440>)
 8002e6e:	4668      	mov	r0, sp
 8002e70:	f104 0310 	add.w	r3, r4, #16
 8002e74:	2280      	movs	r2, #128	; 0x80
 8002e76:	4619      	mov	r1, r3
 8002e78:	f007 fabc 	bl	800a3f4 <memcpy>
 8002e7c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e80:	f7fe f910 	bl	80010a4 <pin_check_add>
  pin_check_add(canGnd);
 8002e84:	4c66      	ldr	r4, [pc, #408]	; (8003020 <main+0x444>)
 8002e86:	4668      	mov	r0, sp
 8002e88:	f104 0310 	add.w	r3, r4, #16
 8002e8c:	2280      	movs	r2, #128	; 0x80
 8002e8e:	4619      	mov	r1, r3
 8002e90:	f007 fab0 	bl	800a3f4 <memcpy>
 8002e94:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002e98:	f7fe f904 	bl	80010a4 <pin_check_add>
  pin_check_add(sbppm5v);
 8002e9c:	4c61      	ldr	r4, [pc, #388]	; (8003024 <main+0x448>)
 8002e9e:	4668      	mov	r0, sp
 8002ea0:	f104 0310 	add.w	r3, r4, #16
 8002ea4:	2280      	movs	r2, #128	; 0x80
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	f007 faa4 	bl	800a3f4 <memcpy>
 8002eac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002eb0:	f7fe f8f8 	bl	80010a4 <pin_check_add>
  pin_check_add(sbppmGnd);
 8002eb4:	4c5c      	ldr	r4, [pc, #368]	; (8003028 <main+0x44c>)
 8002eb6:	4668      	mov	r0, sp
 8002eb8:	f104 0310 	add.w	r3, r4, #16
 8002ebc:	2280      	movs	r2, #128	; 0x80
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	f007 fa98 	bl	800a3f4 <memcpy>
 8002ec4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ec8:	f7fe f8ec 	bl	80010a4 <pin_check_add>
  pin_check_add(spek5V);
 8002ecc:	4c57      	ldr	r4, [pc, #348]	; (800302c <main+0x450>)
 8002ece:	4668      	mov	r0, sp
 8002ed0:	f104 0310 	add.w	r3, r4, #16
 8002ed4:	2280      	movs	r2, #128	; 0x80
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f007 fa8c 	bl	800a3f4 <memcpy>
 8002edc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ee0:	f7fe f8e0 	bl	80010a4 <pin_check_add>
  pin_check_add(spekGnd);
 8002ee4:	4c52      	ldr	r4, [pc, #328]	; (8003030 <main+0x454>)
 8002ee6:	4668      	mov	r0, sp
 8002ee8:	f104 0310 	add.w	r3, r4, #16
 8002eec:	2280      	movs	r2, #128	; 0x80
 8002eee:	4619      	mov	r1, r3
 8002ef0:	f007 fa80 	bl	800a3f4 <memcpy>
 8002ef4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ef8:	f7fe f8d4 	bl	80010a4 <pin_check_add>
  pin_check_add(usb5v);
 8002efc:	4c4d      	ldr	r4, [pc, #308]	; (8003034 <main+0x458>)
 8002efe:	4668      	mov	r0, sp
 8002f00:	f104 0310 	add.w	r3, r4, #16
 8002f04:	2280      	movs	r2, #128	; 0x80
 8002f06:	4619      	mov	r1, r3
 8002f08:	f007 fa74 	bl	800a3f4 <memcpy>
 8002f0c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002f10:	f7fe f8c8 	bl	80010a4 <pin_check_add>
  pin_check_add(usbGnd);
 8002f14:	4c48      	ldr	r4, [pc, #288]	; (8003038 <main+0x45c>)
 8002f16:	4668      	mov	r0, sp
 8002f18:	f104 0310 	add.w	r3, r4, #16
 8002f1c:	2280      	movs	r2, #128	; 0x80
 8002f1e:	4619      	mov	r1, r3
 8002f20:	f007 fa68 	bl	800a3f4 <memcpy>
 8002f24:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002f28:	f7fe f8bc 	bl	80010a4 <pin_check_add>
  pin_check_add(vcc1);
 8002f2c:	4c43      	ldr	r4, [pc, #268]	; (800303c <main+0x460>)
 8002f2e:	4668      	mov	r0, sp
 8002f30:	f104 0310 	add.w	r3, r4, #16
 8002f34:	2280      	movs	r2, #128	; 0x80
 8002f36:	4619      	mov	r1, r3
 8002f38:	f007 fa5c 	bl	800a3f4 <memcpy>
 8002f3c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002f40:	f7fe f8b0 	bl	80010a4 <pin_check_add>
  pin_check_add(vcc2);
 8002f44:	4c3e      	ldr	r4, [pc, #248]	; (8003040 <main+0x464>)
 8002f46:	4668      	mov	r0, sp
 8002f48:	f104 0310 	add.w	r3, r4, #16
 8002f4c:	2280      	movs	r2, #128	; 0x80
 8002f4e:	4619      	mov	r1, r3
 8002f50:	f007 fa50 	bl	800a3f4 <memcpy>
 8002f54:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002f58:	f7fe f8a4 	bl	80010a4 <pin_check_add>
  pin_check_add(vcc3);
 8002f5c:	4c39      	ldr	r4, [pc, #228]	; (8003044 <main+0x468>)
 8002f5e:	4668      	mov	r0, sp
 8002f60:	f104 0310 	add.w	r3, r4, #16
 8002f64:	2280      	movs	r2, #128	; 0x80
 8002f66:	4619      	mov	r1, r3
 8002f68:	f007 fa44 	bl	800a3f4 <memcpy>
 8002f6c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002f70:	f7fe f898 	bl	80010a4 <pin_check_add>
  pin_check_add(pgnd1);
 8002f74:	4c34      	ldr	r4, [pc, #208]	; (8003048 <main+0x46c>)
 8002f76:	4668      	mov	r0, sp
 8002f78:	f104 0310 	add.w	r3, r4, #16
 8002f7c:	2280      	movs	r2, #128	; 0x80
 8002f7e:	4619      	mov	r1, r3
 8002f80:	f007 fa38 	bl	800a3f4 <memcpy>
 8002f84:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002f88:	f7fe f88c 	bl	80010a4 <pin_check_add>
  pin_check_add(pgnd2);
 8002f8c:	4c2f      	ldr	r4, [pc, #188]	; (800304c <main+0x470>)
 8002f8e:	4668      	mov	r0, sp
 8002f90:	f104 0310 	add.w	r3, r4, #16
 8002f94:	2280      	movs	r2, #128	; 0x80
 8002f96:	4619      	mov	r1, r3
 8002f98:	f007 fa2c 	bl	800a3f4 <memcpy>
 8002f9c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002fa0:	f7fe f880 	bl	80010a4 <pin_check_add>
  pin_check_add(pgnd3);
 8002fa4:	4c2a      	ldr	r4, [pc, #168]	; (8003050 <main+0x474>)
 8002fa6:	4668      	mov	r0, sp
 8002fa8:	f104 0310 	add.w	r3, r4, #16
 8002fac:	2280      	movs	r2, #128	; 0x80
 8002fae:	e051      	b.n	8003054 <main+0x478>
 8002fb0:	200001fc 	.word	0x200001fc
 8002fb4:	200039d8 	.word	0x200039d8
 8002fb8:	20002e98 	.word	0x20002e98
 8002fbc:	20002f28 	.word	0x20002f28
 8002fc0:	20002fb8 	.word	0x20002fb8
 8002fc4:	20003048 	.word	0x20003048
 8002fc8:	200030d8 	.word	0x200030d8
 8002fcc:	20003168 	.word	0x20003168
 8002fd0:	200031f8 	.word	0x200031f8
 8002fd4:	20003288 	.word	0x20003288
 8002fd8:	20003318 	.word	0x20003318
 8002fdc:	200033a8 	.word	0x200033a8
 8002fe0:	20002748 	.word	0x20002748
 8002fe4:	200027d8 	.word	0x200027d8
 8002fe8:	20002868 	.word	0x20002868
 8002fec:	200028f8 	.word	0x200028f8
 8002ff0:	20002988 	.word	0x20002988
 8002ff4:	20002a18 	.word	0x20002a18
 8002ff8:	20002aa8 	.word	0x20002aa8
 8002ffc:	20002b38 	.word	0x20002b38
 8003000:	20002bc8 	.word	0x20002bc8
 8003004:	20002c58 	.word	0x20002c58
 8003008:	20002ce8 	.word	0x20002ce8
 800300c:	20002d78 	.word	0x20002d78
 8003010:	20002e08 	.word	0x20002e08
 8003014:	20001e48 	.word	0x20001e48
 8003018:	20001ed8 	.word	0x20001ed8
 800301c:	20001f68 	.word	0x20001f68
 8003020:	20001ff8 	.word	0x20001ff8
 8003024:	20002088 	.word	0x20002088
 8003028:	20002118 	.word	0x20002118
 800302c:	200021a8 	.word	0x200021a8
 8003030:	20002238 	.word	0x20002238
 8003034:	200022c8 	.word	0x200022c8
 8003038:	20002358 	.word	0x20002358
 800303c:	200023e8 	.word	0x200023e8
 8003040:	20002478 	.word	0x20002478
 8003044:	20002508 	.word	0x20002508
 8003048:	20002598 	.word	0x20002598
 800304c:	20002628 	.word	0x20002628
 8003050:	200026b8 	.word	0x200026b8
 8003054:	4619      	mov	r1, r3
 8003056:	f007 f9cd 	bl	800a3f4 <memcpy>
 800305a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800305e:	f7fe f821 	bl	80010a4 <pin_check_add>

  //Khoi tao cac thu vien

  thread = gremsy_thread_init();
 8003062:	f006 fd4b 	bl	8009afc <gremsy_thread_init>
 8003066:	4603      	mov	r3, r0
 8003068:	4a1d      	ldr	r2, [pc, #116]	; (80030e0 <main+0x504>)
 800306a:	6013      	str	r3, [r2, #0]

  //Khoi tao ham button
  button = gremsy_button_init();
 800306c:	f006 fa38 	bl	80094e0 <gremsy_button_init>
 8003070:	4603      	mov	r3, r0
 8003072:	4a1c      	ldr	r2, [pc, #112]	; (80030e4 <main+0x508>)
 8003074:	6013      	str	r3, [r2, #0]

  //khoi tao oled
  thread->sleep_ms(100);
 8003076:	4b1a      	ldr	r3, [pc, #104]	; (80030e0 <main+0x504>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	2064      	movs	r0, #100	; 0x64
 800307e:	4798      	blx	r3
  ssd1306_init();
 8003080:	f006 fb82 	bl	8009788 <ssd1306_init>

  /* Init uGUI */
  UG_Init(&gui,(void(*)(UG_S16,UG_S16,UG_COLOR))ssd1306_draw_pixel,130,64);
 8003084:	2340      	movs	r3, #64	; 0x40
 8003086:	2282      	movs	r2, #130	; 0x82
 8003088:	4917      	ldr	r1, [pc, #92]	; (80030e8 <main+0x50c>)
 800308a:	4818      	ldr	r0, [pc, #96]	; (80030ec <main+0x510>)
 800308c:	f006 fd9e 	bl	8009bcc <UG_Init>
  uint32_t time_process_screen;
  /// Trang thai khoi tao
  uint8_t read = 0;
 8003090:	2300      	movs	r3, #0
 8003092:	71fb      	strb	r3, [r7, #7]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //Xu ly nut nhan
    button->process();
 8003094:	4b13      	ldr	r3, [pc, #76]	; (80030e4 <main+0x508>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4798      	blx	r3

    /// trang thai nhan giu 1 lan
    if(button->get_clicks() == -1)
 800309c:	4b11      	ldr	r3, [pc, #68]	; (80030e4 <main+0x508>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4798      	blx	r3
 80030a4:	4603      	mov	r3, r0
 80030a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030aa:	d003      	beq.n	80030b4 <main+0x4d8>
    {

    }

    /// trang thai nhan 1 lan
    else if(button->get_clicks() == 1)
 80030ac:	4b0d      	ldr	r3, [pc, #52]	; (80030e4 <main+0x508>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4798      	blx	r3
    {

    }
//    iic_device_scan(&hi2c2);
    test_process();
 80030b4:	f7ff f9f4 	bl	80024a0 <test_process>


    //Cap nhat man hinh
    if(thread->loop_ms(&time_process_screen, 10))
 80030b8:	4b09      	ldr	r3, [pc, #36]	; (80030e0 <main+0x504>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	463a      	mov	r2, r7
 80030c0:	210a      	movs	r1, #10
 80030c2:	4610      	mov	r0, r2
 80030c4:	4798      	blx	r3
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0e3      	beq.n	8003094 <main+0x4b8>
    {
      if(ssd1306_update_screen(0))
 80030cc:	2000      	movs	r0, #0
 80030ce:	f006 fa97 	bl	8009600 <ssd1306_update_screen>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0dd      	beq.n	8003094 <main+0x4b8>
      {
          screen_process();
 80030d8:	f7fe ffd6 	bl	8002088 <screen_process>
    button->process();
 80030dc:	e7da      	b.n	8003094 <main+0x4b8>
 80030de:	bf00      	nop
 80030e0:	2000399c 	.word	0x2000399c
 80030e4:	200039a0 	.word	0x200039a0
 80030e8:	0800985d 	.word	0x0800985d
 80030ec:	20003a20 	.word	0x20003a20

080030f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b094      	sub	sp, #80	; 0x50
 80030f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030f6:	f107 0320 	add.w	r3, r7, #32
 80030fa:	2230      	movs	r2, #48	; 0x30
 80030fc:	2100      	movs	r1, #0
 80030fe:	4618      	mov	r0, r3
 8003100:	f007 f986 	bl	800a410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003104:	f107 030c 	add.w	r3, r7, #12
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003114:	2300      	movs	r3, #0
 8003116:	60bb      	str	r3, [r7, #8]
 8003118:	4b28      	ldr	r3, [pc, #160]	; (80031bc <SystemClock_Config+0xcc>)
 800311a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311c:	4a27      	ldr	r2, [pc, #156]	; (80031bc <SystemClock_Config+0xcc>)
 800311e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003122:	6413      	str	r3, [r2, #64]	; 0x40
 8003124:	4b25      	ldr	r3, [pc, #148]	; (80031bc <SystemClock_Config+0xcc>)
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003130:	2300      	movs	r3, #0
 8003132:	607b      	str	r3, [r7, #4]
 8003134:	4b22      	ldr	r3, [pc, #136]	; (80031c0 <SystemClock_Config+0xd0>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a21      	ldr	r2, [pc, #132]	; (80031c0 <SystemClock_Config+0xd0>)
 800313a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800313e:	6013      	str	r3, [r2, #0]
 8003140:	4b1f      	ldr	r3, [pc, #124]	; (80031c0 <SystemClock_Config+0xd0>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003148:	607b      	str	r3, [r7, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800314c:	2301      	movs	r3, #1
 800314e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003150:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003154:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003156:	2302      	movs	r3, #2
 8003158:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800315a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800315e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003160:	2304      	movs	r3, #4
 8003162:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003164:	23a8      	movs	r3, #168	; 0xa8
 8003166:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003168:	2302      	movs	r3, #2
 800316a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800316c:	2304      	movs	r3, #4
 800316e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003170:	f107 0320 	add.w	r3, r7, #32
 8003174:	4618      	mov	r0, r3
 8003176:	f004 ffad 	bl	80080d4 <HAL_RCC_OscConfig>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003180:	f000 fad0 	bl	8003724 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003184:	230f      	movs	r3, #15
 8003186:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003188:	2302      	movs	r3, #2
 800318a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003190:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003194:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800319a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800319c:	f107 030c 	add.w	r3, r7, #12
 80031a0:	2105      	movs	r1, #5
 80031a2:	4618      	mov	r0, r3
 80031a4:	f005 fa0e 	bl	80085c4 <HAL_RCC_ClockConfig>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80031ae:	f000 fab9 	bl	8003724 <Error_Handler>
  }
}
 80031b2:	bf00      	nop
 80031b4:	3750      	adds	r7, #80	; 0x50
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40023800 	.word	0x40023800
 80031c0:	40007000 	.word	0x40007000

080031c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031ca:	463b      	mov	r3, r7
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	605a      	str	r2, [r3, #4]
 80031d2:	609a      	str	r2, [r3, #8]
 80031d4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80031d6:	4b7c      	ldr	r3, [pc, #496]	; (80033c8 <MX_ADC1_Init+0x204>)
 80031d8:	4a7c      	ldr	r2, [pc, #496]	; (80033cc <MX_ADC1_Init+0x208>)
 80031da:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80031dc:	4b7a      	ldr	r3, [pc, #488]	; (80033c8 <MX_ADC1_Init+0x204>)
 80031de:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031e2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80031e4:	4b78      	ldr	r3, [pc, #480]	; (80033c8 <MX_ADC1_Init+0x204>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80031ea:	4b77      	ldr	r3, [pc, #476]	; (80033c8 <MX_ADC1_Init+0x204>)
 80031ec:	2201      	movs	r2, #1
 80031ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80031f0:	4b75      	ldr	r3, [pc, #468]	; (80033c8 <MX_ADC1_Init+0x204>)
 80031f2:	2201      	movs	r2, #1
 80031f4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80031f6:	4b74      	ldr	r3, [pc, #464]	; (80033c8 <MX_ADC1_Init+0x204>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80031fe:	4b72      	ldr	r3, [pc, #456]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003200:	2200      	movs	r2, #0
 8003202:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003204:	4b70      	ldr	r3, [pc, #448]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003206:	4a72      	ldr	r2, [pc, #456]	; (80033d0 <MX_ADC1_Init+0x20c>)
 8003208:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800320a:	4b6f      	ldr	r3, [pc, #444]	; (80033c8 <MX_ADC1_Init+0x204>)
 800320c:	2200      	movs	r2, #0
 800320e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 14;
 8003210:	4b6d      	ldr	r3, [pc, #436]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003212:	220e      	movs	r2, #14
 8003214:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003216:	4b6c      	ldr	r3, [pc, #432]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800321e:	4b6a      	ldr	r3, [pc, #424]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003220:	2201      	movs	r2, #1
 8003222:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003224:	4868      	ldr	r0, [pc, #416]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003226:	f000 fe81 	bl	8003f2c <HAL_ADC_Init>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003230:	f000 fa78 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003234:	2300      	movs	r3, #0
 8003236:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003238:	2301      	movs	r3, #1
 800323a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800323c:	2303      	movs	r3, #3
 800323e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003240:	463b      	mov	r3, r7
 8003242:	4619      	mov	r1, r3
 8003244:	4860      	ldr	r0, [pc, #384]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003246:	f001 f92d 	bl	80044a4 <HAL_ADC_ConfigChannel>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003250:	f000 fa68 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003254:	2301      	movs	r3, #1
 8003256:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003258:	2302      	movs	r3, #2
 800325a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800325c:	463b      	mov	r3, r7
 800325e:	4619      	mov	r1, r3
 8003260:	4859      	ldr	r0, [pc, #356]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003262:	f001 f91f 	bl	80044a4 <HAL_ADC_ConfigChannel>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800326c:	f000 fa5a 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003270:	2302      	movs	r3, #2
 8003272:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003274:	2303      	movs	r3, #3
 8003276:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003278:	463b      	mov	r3, r7
 800327a:	4619      	mov	r1, r3
 800327c:	4852      	ldr	r0, [pc, #328]	; (80033c8 <MX_ADC1_Init+0x204>)
 800327e:	f001 f911 	bl	80044a4 <HAL_ADC_ConfigChannel>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8003288:	f000 fa4c 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800328c:	2303      	movs	r3, #3
 800328e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003290:	2304      	movs	r3, #4
 8003292:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003294:	463b      	mov	r3, r7
 8003296:	4619      	mov	r1, r3
 8003298:	484b      	ldr	r0, [pc, #300]	; (80033c8 <MX_ADC1_Init+0x204>)
 800329a:	f001 f903 	bl	80044a4 <HAL_ADC_ConfigChannel>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80032a4:	f000 fa3e 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80032a8:	2304      	movs	r3, #4
 80032aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80032ac:	2305      	movs	r3, #5
 80032ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80032b0:	463b      	mov	r3, r7
 80032b2:	4619      	mov	r1, r3
 80032b4:	4844      	ldr	r0, [pc, #272]	; (80033c8 <MX_ADC1_Init+0x204>)
 80032b6:	f001 f8f5 	bl	80044a4 <HAL_ADC_ConfigChannel>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80032c0:	f000 fa30 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80032c4:	2305      	movs	r3, #5
 80032c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80032c8:	2306      	movs	r3, #6
 80032ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80032cc:	463b      	mov	r3, r7
 80032ce:	4619      	mov	r1, r3
 80032d0:	483d      	ldr	r0, [pc, #244]	; (80033c8 <MX_ADC1_Init+0x204>)
 80032d2:	f001 f8e7 	bl	80044a4 <HAL_ADC_ConfigChannel>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80032dc:	f000 fa22 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80032e0:	2306      	movs	r3, #6
 80032e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80032e4:	2307      	movs	r3, #7
 80032e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80032e8:	463b      	mov	r3, r7
 80032ea:	4619      	mov	r1, r3
 80032ec:	4836      	ldr	r0, [pc, #216]	; (80033c8 <MX_ADC1_Init+0x204>)
 80032ee:	f001 f8d9 	bl	80044a4 <HAL_ADC_ConfigChannel>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80032f8:	f000 fa14 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80032fc:	2307      	movs	r3, #7
 80032fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8003300:	2308      	movs	r3, #8
 8003302:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003304:	463b      	mov	r3, r7
 8003306:	4619      	mov	r1, r3
 8003308:	482f      	ldr	r0, [pc, #188]	; (80033c8 <MX_ADC1_Init+0x204>)
 800330a:	f001 f8cb 	bl	80044a4 <HAL_ADC_ConfigChannel>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8003314:	f000 fa06 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003318:	2308      	movs	r3, #8
 800331a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800331c:	2309      	movs	r3, #9
 800331e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003320:	463b      	mov	r3, r7
 8003322:	4619      	mov	r1, r3
 8003324:	4828      	ldr	r0, [pc, #160]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003326:	f001 f8bd 	bl	80044a4 <HAL_ADC_ConfigChannel>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8003330:	f000 f9f8 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003334:	2309      	movs	r3, #9
 8003336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8003338:	230a      	movs	r3, #10
 800333a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800333c:	463b      	mov	r3, r7
 800333e:	4619      	mov	r1, r3
 8003340:	4821      	ldr	r0, [pc, #132]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003342:	f001 f8af 	bl	80044a4 <HAL_ADC_ConfigChannel>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 800334c:	f000 f9ea 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003350:	230c      	movs	r3, #12
 8003352:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8003354:	230b      	movs	r3, #11
 8003356:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003358:	463b      	mov	r3, r7
 800335a:	4619      	mov	r1, r3
 800335c:	481a      	ldr	r0, [pc, #104]	; (80033c8 <MX_ADC1_Init+0x204>)
 800335e:	f001 f8a1 	bl	80044a4 <HAL_ADC_ConfigChannel>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8003368:	f000 f9dc 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800336c:	230d      	movs	r3, #13
 800336e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8003370:	230c      	movs	r3, #12
 8003372:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003374:	463b      	mov	r3, r7
 8003376:	4619      	mov	r1, r3
 8003378:	4813      	ldr	r0, [pc, #76]	; (80033c8 <MX_ADC1_Init+0x204>)
 800337a:	f001 f893 	bl	80044a4 <HAL_ADC_ConfigChannel>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8003384:	f000 f9ce 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003388:	230e      	movs	r3, #14
 800338a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800338c:	230d      	movs	r3, #13
 800338e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003390:	463b      	mov	r3, r7
 8003392:	4619      	mov	r1, r3
 8003394:	480c      	ldr	r0, [pc, #48]	; (80033c8 <MX_ADC1_Init+0x204>)
 8003396:	f001 f885 	bl	80044a4 <HAL_ADC_ConfigChannel>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 80033a0:	f000 f9c0 	bl	8003724 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80033a4:	230f      	movs	r3, #15
 80033a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80033a8:	230e      	movs	r3, #14
 80033aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80033ac:	463b      	mov	r3, r7
 80033ae:	4619      	mov	r1, r3
 80033b0:	4805      	ldr	r0, [pc, #20]	; (80033c8 <MX_ADC1_Init+0x204>)
 80033b2:	f001 f877 	bl	80044a4 <HAL_ADC_ConfigChannel>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 80033bc:	f000 f9b2 	bl	8003724 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80033c0:	bf00      	nop
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	200039d8 	.word	0x200039d8
 80033cc:	40012000 	.word	0x40012000
 80033d0:	0f000001 	.word	0x0f000001

080033d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80033d8:	4b12      	ldr	r3, [pc, #72]	; (8003424 <MX_I2C1_Init+0x50>)
 80033da:	4a13      	ldr	r2, [pc, #76]	; (8003428 <MX_I2C1_Init+0x54>)
 80033dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80033de:	4b11      	ldr	r3, [pc, #68]	; (8003424 <MX_I2C1_Init+0x50>)
 80033e0:	4a12      	ldr	r2, [pc, #72]	; (800342c <MX_I2C1_Init+0x58>)
 80033e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80033e4:	4b0f      	ldr	r3, [pc, #60]	; (8003424 <MX_I2C1_Init+0x50>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80033ea:	4b0e      	ldr	r3, [pc, #56]	; (8003424 <MX_I2C1_Init+0x50>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80033f0:	4b0c      	ldr	r3, [pc, #48]	; (8003424 <MX_I2C1_Init+0x50>)
 80033f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80033f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80033f8:	4b0a      	ldr	r3, [pc, #40]	; (8003424 <MX_I2C1_Init+0x50>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80033fe:	4b09      	ldr	r3, [pc, #36]	; (8003424 <MX_I2C1_Init+0x50>)
 8003400:	2200      	movs	r2, #0
 8003402:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003404:	4b07      	ldr	r3, [pc, #28]	; (8003424 <MX_I2C1_Init+0x50>)
 8003406:	2200      	movs	r2, #0
 8003408:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800340a:	4b06      	ldr	r3, [pc, #24]	; (8003424 <MX_I2C1_Init+0x50>)
 800340c:	2200      	movs	r2, #0
 800340e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003410:	4804      	ldr	r0, [pc, #16]	; (8003424 <MX_I2C1_Init+0x50>)
 8003412:	f002 f963 	bl	80056dc <HAL_I2C_Init>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800341c:	f000 f982 	bl	8003724 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003420:	bf00      	nop
 8003422:	bd80      	pop	{r7, pc}
 8003424:	200038f4 	.word	0x200038f4
 8003428:	40005400 	.word	0x40005400
 800342c:	000186a0 	.word	0x000186a0

08003430 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003434:	4b12      	ldr	r3, [pc, #72]	; (8003480 <MX_I2C2_Init+0x50>)
 8003436:	4a13      	ldr	r2, [pc, #76]	; (8003484 <MX_I2C2_Init+0x54>)
 8003438:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800343a:	4b11      	ldr	r3, [pc, #68]	; (8003480 <MX_I2C2_Init+0x50>)
 800343c:	4a12      	ldr	r2, [pc, #72]	; (8003488 <MX_I2C2_Init+0x58>)
 800343e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003440:	4b0f      	ldr	r3, [pc, #60]	; (8003480 <MX_I2C2_Init+0x50>)
 8003442:	2200      	movs	r2, #0
 8003444:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003446:	4b0e      	ldr	r3, [pc, #56]	; (8003480 <MX_I2C2_Init+0x50>)
 8003448:	2200      	movs	r2, #0
 800344a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800344c:	4b0c      	ldr	r3, [pc, #48]	; (8003480 <MX_I2C2_Init+0x50>)
 800344e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003452:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003454:	4b0a      	ldr	r3, [pc, #40]	; (8003480 <MX_I2C2_Init+0x50>)
 8003456:	2200      	movs	r2, #0
 8003458:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800345a:	4b09      	ldr	r3, [pc, #36]	; (8003480 <MX_I2C2_Init+0x50>)
 800345c:	2200      	movs	r2, #0
 800345e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003460:	4b07      	ldr	r3, [pc, #28]	; (8003480 <MX_I2C2_Init+0x50>)
 8003462:	2200      	movs	r2, #0
 8003464:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003466:	4b06      	ldr	r3, [pc, #24]	; (8003480 <MX_I2C2_Init+0x50>)
 8003468:	2200      	movs	r2, #0
 800346a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800346c:	4804      	ldr	r0, [pc, #16]	; (8003480 <MX_I2C2_Init+0x50>)
 800346e:	f002 f935 	bl	80056dc <HAL_I2C_Init>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003478:	f000 f954 	bl	8003724 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800347c:	bf00      	nop
 800347e:	bd80      	pop	{r7, pc}
 8003480:	20003948 	.word	0x20003948
 8003484:	40005800 	.word	0x40005800
 8003488:	000186a0 	.word	0x000186a0

0800348c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003492:	f107 0308 	add.w	r3, r7, #8
 8003496:	2200      	movs	r2, #0
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	605a      	str	r2, [r3, #4]
 800349c:	609a      	str	r2, [r3, #8]
 800349e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034a0:	463b      	mov	r3, r7
 80034a2:	2200      	movs	r2, #0
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80034a8:	4b1d      	ldr	r3, [pc, #116]	; (8003520 <MX_TIM2_Init+0x94>)
 80034aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = (84000000/1000000 - 1);
 80034b0:	4b1b      	ldr	r3, [pc, #108]	; (8003520 <MX_TIM2_Init+0x94>)
 80034b2:	2253      	movs	r2, #83	; 0x53
 80034b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034b6:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <MX_TIM2_Init+0x94>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 80034bc:	4b18      	ldr	r3, [pc, #96]	; (8003520 <MX_TIM2_Init+0x94>)
 80034be:	f04f 32ff 	mov.w	r2, #4294967295
 80034c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034c4:	4b16      	ldr	r3, [pc, #88]	; (8003520 <MX_TIM2_Init+0x94>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034ca:	4b15      	ldr	r3, [pc, #84]	; (8003520 <MX_TIM2_Init+0x94>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80034d0:	4813      	ldr	r0, [pc, #76]	; (8003520 <MX_TIM2_Init+0x94>)
 80034d2:	f005 fa73 	bl	80089bc <HAL_TIM_Base_Init>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80034dc:	f000 f922 	bl	8003724 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80034e6:	f107 0308 	add.w	r3, r7, #8
 80034ea:	4619      	mov	r1, r3
 80034ec:	480c      	ldr	r0, [pc, #48]	; (8003520 <MX_TIM2_Init+0x94>)
 80034ee:	f005 fab4 	bl	8008a5a <HAL_TIM_ConfigClockSource>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80034f8:	f000 f914 	bl	8003724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034fc:	2300      	movs	r3, #0
 80034fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003500:	2300      	movs	r3, #0
 8003502:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003504:	463b      	mov	r3, r7
 8003506:	4619      	mov	r1, r3
 8003508:	4805      	ldr	r0, [pc, #20]	; (8003520 <MX_TIM2_Init+0x94>)
 800350a:	f005 fca7 	bl	8008e5c <HAL_TIMEx_MasterConfigSynchronization>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003514:	f000 f906 	bl	8003724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003518:	bf00      	nop
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	20003b28 	.word	0x20003b28

08003524 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003528:	4b11      	ldr	r3, [pc, #68]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 800352a:	4a12      	ldr	r2, [pc, #72]	; (8003574 <MX_USART1_UART_Init+0x50>)
 800352c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800352e:	4b10      	ldr	r3, [pc, #64]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 8003530:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003534:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003536:	4b0e      	ldr	r3, [pc, #56]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800353c:	4b0c      	ldr	r3, [pc, #48]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 800353e:	2200      	movs	r2, #0
 8003540:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003542:	4b0b      	ldr	r3, [pc, #44]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 8003544:	2200      	movs	r2, #0
 8003546:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003548:	4b09      	ldr	r3, [pc, #36]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 800354a:	220c      	movs	r2, #12
 800354c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800354e:	4b08      	ldr	r3, [pc, #32]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 8003550:	2200      	movs	r2, #0
 8003552:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003554:	4b06      	ldr	r3, [pc, #24]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 8003556:	2200      	movs	r2, #0
 8003558:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800355a:	4805      	ldr	r0, [pc, #20]	; (8003570 <MX_USART1_UART_Init+0x4c>)
 800355c:	f005 fcfa 	bl	8008f54 <HAL_UART_Init>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003566:	f000 f8dd 	bl	8003724 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800356a:	bf00      	nop
 800356c:	bd80      	pop	{r7, pc}
 800356e:	bf00      	nop
 8003570:	20003a84 	.word	0x20003a84
 8003574:	40011000 	.word	0x40011000

08003578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800357e:	2300      	movs	r3, #0
 8003580:	607b      	str	r3, [r7, #4]
 8003582:	4b17      	ldr	r3, [pc, #92]	; (80035e0 <MX_DMA_Init+0x68>)
 8003584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003586:	4a16      	ldr	r2, [pc, #88]	; (80035e0 <MX_DMA_Init+0x68>)
 8003588:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800358c:	6313      	str	r3, [r2, #48]	; 0x30
 800358e:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <MX_DMA_Init+0x68>)
 8003590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003592:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003596:	607b      	str	r3, [r7, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	603b      	str	r3, [r7, #0]
 800359e:	4b10      	ldr	r3, [pc, #64]	; (80035e0 <MX_DMA_Init+0x68>)
 80035a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a2:	4a0f      	ldr	r2, [pc, #60]	; (80035e0 <MX_DMA_Init+0x68>)
 80035a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80035a8:	6313      	str	r3, [r2, #48]	; 0x30
 80035aa:	4b0d      	ldr	r3, [pc, #52]	; (80035e0 <MX_DMA_Init+0x68>)
 80035ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035b2:	603b      	str	r3, [r7, #0]
 80035b4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80035b6:	2200      	movs	r2, #0
 80035b8:	2100      	movs	r1, #0
 80035ba:	2011      	movs	r0, #17
 80035bc:	f001 faf7 	bl	8004bae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80035c0:	2011      	movs	r0, #17
 80035c2:	f001 fb10 	bl	8004be6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80035c6:	2200      	movs	r2, #0
 80035c8:	2100      	movs	r1, #0
 80035ca:	2038      	movs	r0, #56	; 0x38
 80035cc:	f001 faef 	bl	8004bae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80035d0:	2038      	movs	r0, #56	; 0x38
 80035d2:	f001 fb08 	bl	8004be6 <HAL_NVIC_EnableIRQ>

}
 80035d6:	bf00      	nop
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	40023800 	.word	0x40023800

080035e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b08a      	sub	sp, #40	; 0x28
 80035e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ea:	f107 0314 	add.w	r3, r7, #20
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
 80035f2:	605a      	str	r2, [r3, #4]
 80035f4:	609a      	str	r2, [r3, #8]
 80035f6:	60da      	str	r2, [r3, #12]
 80035f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035fa:	2300      	movs	r3, #0
 80035fc:	613b      	str	r3, [r7, #16]
 80035fe:	4b44      	ldr	r3, [pc, #272]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003602:	4a43      	ldr	r2, [pc, #268]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003604:	f043 0304 	orr.w	r3, r3, #4
 8003608:	6313      	str	r3, [r2, #48]	; 0x30
 800360a:	4b41      	ldr	r3, [pc, #260]	; (8003710 <MX_GPIO_Init+0x12c>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	613b      	str	r3, [r7, #16]
 8003614:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003616:	2300      	movs	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	4b3d      	ldr	r3, [pc, #244]	; (8003710 <MX_GPIO_Init+0x12c>)
 800361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361e:	4a3c      	ldr	r2, [pc, #240]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003624:	6313      	str	r3, [r2, #48]	; 0x30
 8003626:	4b3a      	ldr	r3, [pc, #232]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800362e:	60fb      	str	r3, [r7, #12]
 8003630:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	60bb      	str	r3, [r7, #8]
 8003636:	4b36      	ldr	r3, [pc, #216]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	4a35      	ldr	r2, [pc, #212]	; (8003710 <MX_GPIO_Init+0x12c>)
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	6313      	str	r3, [r2, #48]	; 0x30
 8003642:	4b33      	ldr	r3, [pc, #204]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	60bb      	str	r3, [r7, #8]
 800364c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	607b      	str	r3, [r7, #4]
 8003652:	4b2f      	ldr	r3, [pc, #188]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	4a2e      	ldr	r2, [pc, #184]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003658:	f043 0302 	orr.w	r3, r3, #2
 800365c:	6313      	str	r3, [r2, #48]	; 0x30
 800365e:	4b2c      	ldr	r3, [pc, #176]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	607b      	str	r3, [r7, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800366a:	2300      	movs	r3, #0
 800366c:	603b      	str	r3, [r7, #0]
 800366e:	4b28      	ldr	r3, [pc, #160]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003672:	4a27      	ldr	r2, [pc, #156]	; (8003710 <MX_GPIO_Init+0x12c>)
 8003674:	f043 0308 	orr.w	r3, r3, #8
 8003678:	6313      	str	r3, [r2, #48]	; 0x30
 800367a:	4b25      	ldr	r3, [pc, #148]	; (8003710 <MX_GPIO_Init+0x12c>)
 800367c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	603b      	str	r3, [r7, #0]
 8003684:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : IN_CAPTURE_Pin IN_TRIG_Pin IN_COM_RX_Pin IN_COM_TX_Pin
                           IN_PGND3_Pin IN_PGND2_Pin IN_USB_DP_Pin IN_USB_DN_Pin
                           IN_CANL_Pin IN_CANH_Pin IN_GPS_PPS_Pin */
  GPIO_InitStruct.Pin = IN_CAPTURE_Pin|IN_TRIG_Pin|IN_COM_RX_Pin|IN_COM_TX_Pin
 8003686:	f647 73c3 	movw	r3, #32707	; 0x7fc3
 800368a:	617b      	str	r3, [r7, #20]
                          |IN_PGND3_Pin|IN_PGND2_Pin|IN_USB_DP_Pin|IN_USB_DN_Pin
                          |IN_CANL_Pin|IN_CANH_Pin|IN_GPS_PPS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800368c:	2300      	movs	r3, #0
 800368e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003690:	2302      	movs	r3, #2
 8003692:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003694:	f107 0314 	add.w	r3, r7, #20
 8003698:	4619      	mov	r1, r3
 800369a:	481e      	ldr	r0, [pc, #120]	; (8003714 <MX_GPIO_Init+0x130>)
 800369c:	f001 fe6a 	bl	8005374 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80036a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036a6:	2300      	movs	r3, #0
 80036a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036aa:	2301      	movs	r3, #1
 80036ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80036ae:	f107 0314 	add.w	r3, r7, #20
 80036b2:	4619      	mov	r1, r3
 80036b4:	4817      	ldr	r0, [pc, #92]	; (8003714 <MX_GPIO_Init+0x130>)
 80036b6:	f001 fe5d 	bl	8005374 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_FFC_ETH_TXN_Pin IN_FFC_ETH_RXP_Pin IN_FFC_ETH_RXN_Pin IN_FFC_USB_DN_Pin
                           IN_FFC_UART_TX_Pin IN_FFC_UART_RX_Pin IN_FFC_CANH_Pin IN_FFC_CANL_Pin
                           IN_FFC_ETH_TXP_Pin */
  GPIO_InitStruct.Pin = IN_FFC_ETH_TXN_Pin|IN_FFC_ETH_RXP_Pin|IN_FFC_ETH_RXN_Pin|IN_FFC_USB_DN_Pin
 80036ba:	f24f 3338 	movw	r3, #62264	; 0xf338
 80036be:	617b      	str	r3, [r7, #20]
                          |IN_FFC_UART_TX_Pin|IN_FFC_UART_RX_Pin|IN_FFC_CANH_Pin|IN_FFC_CANL_Pin
                          |IN_FFC_ETH_TXP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036c0:	2300      	movs	r3, #0
 80036c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036c4:	2302      	movs	r3, #2
 80036c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c8:	f107 0314 	add.w	r3, r7, #20
 80036cc:	4619      	mov	r1, r3
 80036ce:	4812      	ldr	r0, [pc, #72]	; (8003718 <MX_GPIO_Init+0x134>)
 80036d0:	f001 fe50 	bl	8005374 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_ETH_RXN_Pin IN_ETH_RXP_Pin IN_ETH_TXN_Pin IN_ETH_TXP_Pin */
  GPIO_InitStruct.Pin = IN_ETH_RXN_Pin|IN_ETH_RXP_Pin|IN_ETH_TXN_Pin|IN_ETH_TXP_Pin;
 80036d4:	f44f 4319 	mov.w	r3, #39168	; 0x9900
 80036d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036da:	2300      	movs	r3, #0
 80036dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036de:	2302      	movs	r3, #2
 80036e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036e2:	f107 0314 	add.w	r3, r7, #20
 80036e6:	4619      	mov	r1, r3
 80036e8:	480c      	ldr	r0, [pc, #48]	; (800371c <MX_GPIO_Init+0x138>)
 80036ea:	f001 fe43 	bl	8005374 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_FFC_USB_DP_Pin */
  GPIO_InitStruct.Pin = IN_FFC_USB_DP_Pin;
 80036ee:	2304      	movs	r3, #4
 80036f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036f6:	2302      	movs	r3, #2
 80036f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IN_FFC_USB_DP_GPIO_Port, &GPIO_InitStruct);
 80036fa:	f107 0314 	add.w	r3, r7, #20
 80036fe:	4619      	mov	r1, r3
 8003700:	4807      	ldr	r0, [pc, #28]	; (8003720 <MX_GPIO_Init+0x13c>)
 8003702:	f001 fe37 	bl	8005374 <HAL_GPIO_Init>

}
 8003706:	bf00      	nop
 8003708:	3728      	adds	r7, #40	; 0x28
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	40023800 	.word	0x40023800
 8003714:	40020800 	.word	0x40020800
 8003718:	40020400 	.word	0x40020400
 800371c:	40020000 	.word	0x40020000
 8003720:	40020c00 	.word	0x40020c00

08003724 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003728:	b672      	cpsid	i
}
 800372a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800372c:	e7fe      	b.n	800372c <Error_Handler+0x8>
	...

08003730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003736:	2300      	movs	r3, #0
 8003738:	607b      	str	r3, [r7, #4]
 800373a:	4b10      	ldr	r3, [pc, #64]	; (800377c <HAL_MspInit+0x4c>)
 800373c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373e:	4a0f      	ldr	r2, [pc, #60]	; (800377c <HAL_MspInit+0x4c>)
 8003740:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003744:	6453      	str	r3, [r2, #68]	; 0x44
 8003746:	4b0d      	ldr	r3, [pc, #52]	; (800377c <HAL_MspInit+0x4c>)
 8003748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800374e:	607b      	str	r3, [r7, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003752:	2300      	movs	r3, #0
 8003754:	603b      	str	r3, [r7, #0]
 8003756:	4b09      	ldr	r3, [pc, #36]	; (800377c <HAL_MspInit+0x4c>)
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	4a08      	ldr	r2, [pc, #32]	; (800377c <HAL_MspInit+0x4c>)
 800375c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003760:	6413      	str	r3, [r2, #64]	; 0x40
 8003762:	4b06      	ldr	r3, [pc, #24]	; (800377c <HAL_MspInit+0x4c>)
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800376a:	603b      	str	r3, [r7, #0]
 800376c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800376e:	bf00      	nop
 8003770:	370c      	adds	r7, #12
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40023800 	.word	0x40023800

08003780 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b08c      	sub	sp, #48	; 0x30
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003788:	f107 031c 	add.w	r3, r7, #28
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	605a      	str	r2, [r3, #4]
 8003792:	609a      	str	r2, [r3, #8]
 8003794:	60da      	str	r2, [r3, #12]
 8003796:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a4d      	ldr	r2, [pc, #308]	; (80038d4 <HAL_ADC_MspInit+0x154>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	f040 8094 	bne.w	80038cc <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80037a4:	2300      	movs	r3, #0
 80037a6:	61bb      	str	r3, [r7, #24]
 80037a8:	4b4b      	ldr	r3, [pc, #300]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ac:	4a4a      	ldr	r2, [pc, #296]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037b2:	6453      	str	r3, [r2, #68]	; 0x44
 80037b4:	4b48      	ldr	r3, [pc, #288]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037bc:	61bb      	str	r3, [r7, #24]
 80037be:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037c0:	2300      	movs	r3, #0
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	4b44      	ldr	r3, [pc, #272]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c8:	4a43      	ldr	r2, [pc, #268]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037ca:	f043 0304 	orr.w	r3, r3, #4
 80037ce:	6313      	str	r3, [r2, #48]	; 0x30
 80037d0:	4b41      	ldr	r3, [pc, #260]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037dc:	2300      	movs	r3, #0
 80037de:	613b      	str	r3, [r7, #16]
 80037e0:	4b3d      	ldr	r3, [pc, #244]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e4:	4a3c      	ldr	r2, [pc, #240]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037e6:	f043 0301 	orr.w	r3, r3, #1
 80037ea:	6313      	str	r3, [r2, #48]	; 0x30
 80037ec:	4b3a      	ldr	r3, [pc, #232]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	613b      	str	r3, [r7, #16]
 80037f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f8:	2300      	movs	r3, #0
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	4b36      	ldr	r3, [pc, #216]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 80037fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003800:	4a35      	ldr	r2, [pc, #212]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 8003802:	f043 0302 	orr.w	r3, r3, #2
 8003806:	6313      	str	r3, [r2, #48]	; 0x30
 8003808:	4b33      	ldr	r3, [pc, #204]	; (80038d8 <HAL_ADC_MspInit+0x158>)
 800380a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003814:	233c      	movs	r3, #60	; 0x3c
 8003816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003818:	2303      	movs	r3, #3
 800381a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381c:	2300      	movs	r3, #0
 800381e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003820:	f107 031c 	add.w	r3, r7, #28
 8003824:	4619      	mov	r1, r3
 8003826:	482d      	ldr	r0, [pc, #180]	; (80038dc <HAL_ADC_MspInit+0x15c>)
 8003828:	f001 fda4 	bl	8005374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800382c:	23ff      	movs	r3, #255	; 0xff
 800382e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003830:	2303      	movs	r3, #3
 8003832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003834:	2300      	movs	r3, #0
 8003836:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003838:	f107 031c 	add.w	r3, r7, #28
 800383c:	4619      	mov	r1, r3
 800383e:	4828      	ldr	r0, [pc, #160]	; (80038e0 <HAL_ADC_MspInit+0x160>)
 8003840:	f001 fd98 	bl	8005374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003844:	2303      	movs	r3, #3
 8003846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003848:	2303      	movs	r3, #3
 800384a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384c:	2300      	movs	r3, #0
 800384e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003850:	f107 031c 	add.w	r3, r7, #28
 8003854:	4619      	mov	r1, r3
 8003856:	4823      	ldr	r0, [pc, #140]	; (80038e4 <HAL_ADC_MspInit+0x164>)
 8003858:	f001 fd8c 	bl	8005374 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800385c:	4b22      	ldr	r3, [pc, #136]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 800385e:	4a23      	ldr	r2, [pc, #140]	; (80038ec <HAL_ADC_MspInit+0x16c>)
 8003860:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003862:	4b21      	ldr	r3, [pc, #132]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 8003864:	2200      	movs	r2, #0
 8003866:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003868:	4b1f      	ldr	r3, [pc, #124]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 800386a:	2200      	movs	r2, #0
 800386c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800386e:	4b1e      	ldr	r3, [pc, #120]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 8003870:	2200      	movs	r2, #0
 8003872:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003874:	4b1c      	ldr	r3, [pc, #112]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 8003876:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800387a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800387c:	4b1a      	ldr	r3, [pc, #104]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 800387e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003882:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003884:	4b18      	ldr	r3, [pc, #96]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 8003886:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800388a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800388c:	4b16      	ldr	r3, [pc, #88]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 800388e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003892:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003894:	4b14      	ldr	r3, [pc, #80]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 8003896:	2200      	movs	r2, #0
 8003898:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800389a:	4b13      	ldr	r3, [pc, #76]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 800389c:	2200      	movs	r2, #0
 800389e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80038a0:	4811      	ldr	r0, [pc, #68]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 80038a2:	f001 f9bb 	bl	8004c1c <HAL_DMA_Init>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80038ac:	f7ff ff3a 	bl	8003724 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a0d      	ldr	r2, [pc, #52]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 80038b4:	639a      	str	r2, [r3, #56]	; 0x38
 80038b6:	4a0c      	ldr	r2, [pc, #48]	; (80038e8 <HAL_ADC_MspInit+0x168>)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80038bc:	2200      	movs	r2, #0
 80038be:	2100      	movs	r1, #0
 80038c0:	2012      	movs	r0, #18
 80038c2:	f001 f974 	bl	8004bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80038c6:	2012      	movs	r0, #18
 80038c8:	f001 f98d 	bl	8004be6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80038cc:	bf00      	nop
 80038ce:	3730      	adds	r7, #48	; 0x30
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40012000 	.word	0x40012000
 80038d8:	40023800 	.word	0x40023800
 80038dc:	40020800 	.word	0x40020800
 80038e0:	40020000 	.word	0x40020000
 80038e4:	40020400 	.word	0x40020400
 80038e8:	20003ac8 	.word	0x20003ac8
 80038ec:	40026410 	.word	0x40026410

080038f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08c      	sub	sp, #48	; 0x30
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f8:	f107 031c 	add.w	r3, r7, #28
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	609a      	str	r2, [r3, #8]
 8003904:	60da      	str	r2, [r3, #12]
 8003906:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a51      	ldr	r2, [pc, #324]	; (8003a54 <HAL_I2C_MspInit+0x164>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d16a      	bne.n	80039e8 <HAL_I2C_MspInit+0xf8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	61bb      	str	r3, [r7, #24]
 8003916:	4b50      	ldr	r3, [pc, #320]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391a:	4a4f      	ldr	r2, [pc, #316]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 800391c:	f043 0302 	orr.w	r3, r3, #2
 8003920:	6313      	str	r3, [r2, #48]	; 0x30
 8003922:	4b4d      	ldr	r3, [pc, #308]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	61bb      	str	r3, [r7, #24]
 800392c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800392e:	23c0      	movs	r3, #192	; 0xc0
 8003930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003932:	2312      	movs	r3, #18
 8003934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003936:	2300      	movs	r3, #0
 8003938:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800393a:	2303      	movs	r3, #3
 800393c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800393e:	2304      	movs	r3, #4
 8003940:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003942:	f107 031c 	add.w	r3, r7, #28
 8003946:	4619      	mov	r1, r3
 8003948:	4844      	ldr	r0, [pc, #272]	; (8003a5c <HAL_I2C_MspInit+0x16c>)
 800394a:	f001 fd13 	bl	8005374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	617b      	str	r3, [r7, #20]
 8003952:	4b41      	ldr	r3, [pc, #260]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	4a40      	ldr	r2, [pc, #256]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003958:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800395c:	6413      	str	r3, [r2, #64]	; 0x40
 800395e:	4b3e      	ldr	r3, [pc, #248]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003962:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003966:	617b      	str	r3, [r7, #20]
 8003968:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800396a:	4b3d      	ldr	r3, [pc, #244]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 800396c:	4a3d      	ldr	r2, [pc, #244]	; (8003a64 <HAL_I2C_MspInit+0x174>)
 800396e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8003970:	4b3b      	ldr	r3, [pc, #236]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 8003972:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003976:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003978:	4b39      	ldr	r3, [pc, #228]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 800397a:	2240      	movs	r2, #64	; 0x40
 800397c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800397e:	4b38      	ldr	r3, [pc, #224]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 8003980:	2200      	movs	r2, #0
 8003982:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003984:	4b36      	ldr	r3, [pc, #216]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 8003986:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800398a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800398c:	4b34      	ldr	r3, [pc, #208]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 800398e:	2200      	movs	r2, #0
 8003990:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003992:	4b33      	ldr	r3, [pc, #204]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 8003994:	2200      	movs	r2, #0
 8003996:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003998:	4b31      	ldr	r3, [pc, #196]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 800399a:	2200      	movs	r2, #0
 800399c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800399e:	4b30      	ldr	r3, [pc, #192]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039a4:	4b2e      	ldr	r3, [pc, #184]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80039aa:	482d      	ldr	r0, [pc, #180]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 80039ac:	f001 f936 	bl	8004c1c <HAL_DMA_Init>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 80039b6:	f7ff feb5 	bl	8003724 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a28      	ldr	r2, [pc, #160]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 80039be:	635a      	str	r2, [r3, #52]	; 0x34
 80039c0:	4a27      	ldr	r2, [pc, #156]	; (8003a60 <HAL_I2C_MspInit+0x170>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80039c6:	2200      	movs	r2, #0
 80039c8:	2100      	movs	r1, #0
 80039ca:	201f      	movs	r0, #31
 80039cc:	f001 f8ef 	bl	8004bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80039d0:	201f      	movs	r0, #31
 80039d2:	f001 f908 	bl	8004be6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2100      	movs	r1, #0
 80039da:	2020      	movs	r0, #32
 80039dc:	f001 f8e7 	bl	8004bae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80039e0:	2020      	movs	r0, #32
 80039e2:	f001 f900 	bl	8004be6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80039e6:	e031      	b.n	8003a4c <HAL_I2C_MspInit+0x15c>
  else if(hi2c->Instance==I2C2)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1e      	ldr	r2, [pc, #120]	; (8003a68 <HAL_I2C_MspInit+0x178>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d12c      	bne.n	8003a4c <HAL_I2C_MspInit+0x15c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039f2:	2300      	movs	r3, #0
 80039f4:	613b      	str	r3, [r7, #16]
 80039f6:	4b18      	ldr	r3, [pc, #96]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 80039f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fa:	4a17      	ldr	r2, [pc, #92]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 80039fc:	f043 0302 	orr.w	r3, r3, #2
 8003a00:	6313      	str	r3, [r2, #48]	; 0x30
 8003a02:	4b15      	ldr	r3, [pc, #84]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003a0e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a14:	2312      	movs	r3, #18
 8003a16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003a20:	2304      	movs	r3, #4
 8003a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a24:	f107 031c 	add.w	r3, r7, #28
 8003a28:	4619      	mov	r1, r3
 8003a2a:	480c      	ldr	r0, [pc, #48]	; (8003a5c <HAL_I2C_MspInit+0x16c>)
 8003a2c:	f001 fca2 	bl	8005374 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003a30:	2300      	movs	r3, #0
 8003a32:	60fb      	str	r3, [r7, #12]
 8003a34:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	4a07      	ldr	r2, [pc, #28]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003a3a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a3e:	6413      	str	r3, [r2, #64]	; 0x40
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <HAL_I2C_MspInit+0x168>)
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
}
 8003a4c:	bf00      	nop
 8003a4e:	3730      	adds	r7, #48	; 0x30
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40005400 	.word	0x40005400
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	40020400 	.word	0x40020400
 8003a60:	20003894 	.word	0x20003894
 8003a64:	400260a0 	.word	0x400260a0
 8003a68:	40005800 	.word	0x40005800

08003a6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a7c:	d10d      	bne.n	8003a9a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	4b09      	ldr	r3, [pc, #36]	; (8003aa8 <HAL_TIM_Base_MspInit+0x3c>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	4a08      	ldr	r2, [pc, #32]	; (8003aa8 <HAL_TIM_Base_MspInit+0x3c>)
 8003a88:	f043 0301 	orr.w	r3, r3, #1
 8003a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8e:	4b06      	ldr	r3, [pc, #24]	; (8003aa8 <HAL_TIM_Base_MspInit+0x3c>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003a9a:	bf00      	nop
 8003a9c:	3714      	adds	r7, #20
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40023800 	.word	0x40023800

08003aac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08a      	sub	sp, #40	; 0x28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab4:	f107 0314 	add.w	r3, r7, #20
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	605a      	str	r2, [r3, #4]
 8003abe:	609a      	str	r2, [r3, #8]
 8003ac0:	60da      	str	r2, [r3, #12]
 8003ac2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a19      	ldr	r2, [pc, #100]	; (8003b30 <HAL_UART_MspInit+0x84>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d12c      	bne.n	8003b28 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ace:	2300      	movs	r3, #0
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	4b18      	ldr	r3, [pc, #96]	; (8003b34 <HAL_UART_MspInit+0x88>)
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad6:	4a17      	ldr	r2, [pc, #92]	; (8003b34 <HAL_UART_MspInit+0x88>)
 8003ad8:	f043 0310 	orr.w	r3, r3, #16
 8003adc:	6453      	str	r3, [r2, #68]	; 0x44
 8003ade:	4b15      	ldr	r3, [pc, #84]	; (8003b34 <HAL_UART_MspInit+0x88>)
 8003ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	613b      	str	r3, [r7, #16]
 8003ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
 8003aee:	4b11      	ldr	r3, [pc, #68]	; (8003b34 <HAL_UART_MspInit+0x88>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	4a10      	ldr	r2, [pc, #64]	; (8003b34 <HAL_UART_MspInit+0x88>)
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	6313      	str	r3, [r2, #48]	; 0x30
 8003afa:	4b0e      	ldr	r3, [pc, #56]	; (8003b34 <HAL_UART_MspInit+0x88>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003b06:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b14:	2303      	movs	r3, #3
 8003b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003b18:	2307      	movs	r3, #7
 8003b1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b1c:	f107 0314 	add.w	r3, r7, #20
 8003b20:	4619      	mov	r1, r3
 8003b22:	4805      	ldr	r0, [pc, #20]	; (8003b38 <HAL_UART_MspInit+0x8c>)
 8003b24:	f001 fc26 	bl	8005374 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003b28:	bf00      	nop
 8003b2a:	3728      	adds	r7, #40	; 0x28
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40011000 	.word	0x40011000
 8003b34:	40023800 	.word	0x40023800
 8003b38:	40020000 	.word	0x40020000

08003b3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b40:	e7fe      	b.n	8003b40 <NMI_Handler+0x4>

08003b42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b42:	b480      	push	{r7}
 8003b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b46:	e7fe      	b.n	8003b46 <HardFault_Handler+0x4>

08003b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b4c:	e7fe      	b.n	8003b4c <MemManage_Handler+0x4>

08003b4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b52:	e7fe      	b.n	8003b52 <BusFault_Handler+0x4>

08003b54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b58:	e7fe      	b.n	8003b58 <UsageFault_Handler+0x4>

08003b5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b5e:	bf00      	nop
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b6c:	bf00      	nop
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b76:	b480      	push	{r7}
 8003b78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b7a:	bf00      	nop
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b88:	f000 f98c 	bl	8003ea4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b8c:	bf00      	nop
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003b94:	4802      	ldr	r0, [pc, #8]	; (8003ba0 <DMA1_Stream6_IRQHandler+0x10>)
 8003b96:	f001 f969 	bl	8004e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003b9a:	bf00      	nop
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	20003894 	.word	0x20003894

08003ba4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003ba8:	4802      	ldr	r0, [pc, #8]	; (8003bb4 <ADC_IRQHandler+0x10>)
 8003baa:	f000 fa02 	bl	8003fb2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003bae:	bf00      	nop
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	200039d8 	.word	0x200039d8

08003bb8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003bbc:	4802      	ldr	r0, [pc, #8]	; (8003bc8 <I2C1_EV_IRQHandler+0x10>)
 8003bbe:	f002 f9f9 	bl	8005fb4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003bc2:	bf00      	nop
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	200038f4 	.word	0x200038f4

08003bcc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003bd0:	4802      	ldr	r0, [pc, #8]	; (8003bdc <I2C1_ER_IRQHandler+0x10>)
 8003bd2:	f002 fb60 	bl	8006296 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003bd6:	bf00      	nop
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	200038f4 	.word	0x200038f4

08003be0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003be4:	4802      	ldr	r0, [pc, #8]	; (8003bf0 <DMA2_Stream0_IRQHandler+0x10>)
 8003be6:	f001 f941 	bl	8004e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003bea:	bf00      	nop
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	20003ac8 	.word	0x20003ac8

08003bf4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
	return 1;
 8003bf8:	2301      	movs	r3, #1
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <_kill>:

int _kill(int pid, int sig)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003c0e:	f006 fbc7 	bl	800a3a0 <__errno>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2216      	movs	r2, #22
 8003c16:	601a      	str	r2, [r3, #0]
	return -1;
 8003c18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <_exit>:

void _exit (int status)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff ffe7 	bl	8003c04 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003c36:	e7fe      	b.n	8003c36 <_exit+0x12>

08003c38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
 8003c48:	e00a      	b.n	8003c60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003c4a:	f3af 8000 	nop.w
 8003c4e:	4601      	mov	r1, r0
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	60ba      	str	r2, [r7, #8]
 8003c56:	b2ca      	uxtb	r2, r1
 8003c58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	dbf0      	blt.n	8003c4a <_read+0x12>
	}

return len;
 8003c68:	687b      	ldr	r3, [r7, #4]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}

08003c72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003c72:	b580      	push	{r7, lr}
 8003c74:	b086      	sub	sp, #24
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	60f8      	str	r0, [r7, #12]
 8003c7a:	60b9      	str	r1, [r7, #8]
 8003c7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]
 8003c82:	e009      	b.n	8003c98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	60ba      	str	r2, [r7, #8]
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	3301      	adds	r3, #1
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	dbf1      	blt.n	8003c84 <_write+0x12>
	}
	return len;
 8003ca0:	687b      	ldr	r3, [r7, #4]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3718      	adds	r7, #24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <_close>:

int _close(int file)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b083      	sub	sp, #12
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
	return -1;
 8003cb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr

08003cc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
 8003cca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cd2:	605a      	str	r2, [r3, #4]
	return 0;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <_isatty>:

int _isatty(int file)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b083      	sub	sp, #12
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
	return 1;
 8003cea:	2301      	movs	r3, #1
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b085      	sub	sp, #20
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
	return 0;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
	...

08003d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b086      	sub	sp, #24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d1c:	4a14      	ldr	r2, [pc, #80]	; (8003d70 <_sbrk+0x5c>)
 8003d1e:	4b15      	ldr	r3, [pc, #84]	; (8003d74 <_sbrk+0x60>)
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d28:	4b13      	ldr	r3, [pc, #76]	; (8003d78 <_sbrk+0x64>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d102      	bne.n	8003d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d30:	4b11      	ldr	r3, [pc, #68]	; (8003d78 <_sbrk+0x64>)
 8003d32:	4a12      	ldr	r2, [pc, #72]	; (8003d7c <_sbrk+0x68>)
 8003d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d36:	4b10      	ldr	r3, [pc, #64]	; (8003d78 <_sbrk+0x64>)
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d207      	bcs.n	8003d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d44:	f006 fb2c 	bl	800a3a0 <__errno>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	220c      	movs	r2, #12
 8003d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003d52:	e009      	b.n	8003d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d54:	4b08      	ldr	r3, [pc, #32]	; (8003d78 <_sbrk+0x64>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d5a:	4b07      	ldr	r3, [pc, #28]	; (8003d78 <_sbrk+0x64>)
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4413      	add	r3, r2
 8003d62:	4a05      	ldr	r2, [pc, #20]	; (8003d78 <_sbrk+0x64>)
 8003d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d66:	68fb      	ldr	r3, [r7, #12]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20020000 	.word	0x20020000
 8003d74:	00001000 	.word	0x00001000
 8003d78:	20003440 	.word	0x20003440
 8003d7c:	20003c40 	.word	0x20003c40

08003d80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d84:	4b08      	ldr	r3, [pc, #32]	; (8003da8 <SystemInit+0x28>)
 8003d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d8a:	4a07      	ldr	r2, [pc, #28]	; (8003da8 <SystemInit+0x28>)
 8003d8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d94:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <SystemInit+0x28>)
 8003d96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d9a:	609a      	str	r2, [r3, #8]
#endif
}
 8003d9c:	bf00      	nop
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	e000ed00 	.word	0xe000ed00

08003dac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003dac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003de4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003db0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003db2:	e003      	b.n	8003dbc <LoopCopyDataInit>

08003db4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003db4:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003db6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003db8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003dba:	3104      	adds	r1, #4

08003dbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003dbc:	480b      	ldr	r0, [pc, #44]	; (8003dec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003dbe:	4b0c      	ldr	r3, [pc, #48]	; (8003df0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003dc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003dc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003dc4:	d3f6      	bcc.n	8003db4 <CopyDataInit>
  ldr  r2, =_sbss
 8003dc6:	4a0b      	ldr	r2, [pc, #44]	; (8003df4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003dc8:	e002      	b.n	8003dd0 <LoopFillZerobss>

08003dca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003dca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003dcc:	f842 3b04 	str.w	r3, [r2], #4

08003dd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003dd0:	4b09      	ldr	r3, [pc, #36]	; (8003df8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003dd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003dd4:	d3f9      	bcc.n	8003dca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003dd6:	f7ff ffd3 	bl	8003d80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dda:	f006 fae7 	bl	800a3ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dde:	f7fe fefd 	bl	8002bdc <main>
  bx  lr    
 8003de2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003de4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003de8:	080128fc 	.word	0x080128fc
  ldr  r0, =_sdata
 8003dec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003df0:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8003df4:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8003df8:	20003c3c 	.word	0x20003c3c

08003dfc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003dfc:	e7fe      	b.n	8003dfc <CAN1_RX0_IRQHandler>
	...

08003e00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e04:	4b0e      	ldr	r3, [pc, #56]	; (8003e40 <HAL_Init+0x40>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a0d      	ldr	r2, [pc, #52]	; (8003e40 <HAL_Init+0x40>)
 8003e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e10:	4b0b      	ldr	r3, [pc, #44]	; (8003e40 <HAL_Init+0x40>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a0a      	ldr	r2, [pc, #40]	; (8003e40 <HAL_Init+0x40>)
 8003e16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e1c:	4b08      	ldr	r3, [pc, #32]	; (8003e40 <HAL_Init+0x40>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a07      	ldr	r2, [pc, #28]	; (8003e40 <HAL_Init+0x40>)
 8003e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e28:	2003      	movs	r0, #3
 8003e2a:	f000 feb5 	bl	8004b98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e2e:	2000      	movs	r0, #0
 8003e30:	f000 f808 	bl	8003e44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e34:	f7ff fc7c 	bl	8003730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	40023c00 	.word	0x40023c00

08003e44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e4c:	4b12      	ldr	r3, [pc, #72]	; (8003e98 <HAL_InitTick+0x54>)
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	4b12      	ldr	r3, [pc, #72]	; (8003e9c <HAL_InitTick+0x58>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	4619      	mov	r1, r3
 8003e56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fecd 	bl	8004c02 <HAL_SYSTICK_Config>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e00e      	b.n	8003e90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b0f      	cmp	r3, #15
 8003e76:	d80a      	bhi.n	8003e8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e78:	2200      	movs	r2, #0
 8003e7a:	6879      	ldr	r1, [r7, #4]
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e80:	f000 fe95 	bl	8004bae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e84:	4a06      	ldr	r2, [pc, #24]	; (8003ea0 <HAL_InitTick+0x5c>)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	e000      	b.n	8003e90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3708      	adds	r7, #8
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000000 	.word	0x20000000
 8003e9c:	20000008 	.word	0x20000008
 8003ea0:	20000004 	.word	0x20000004

08003ea4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ea8:	4b06      	ldr	r3, [pc, #24]	; (8003ec4 <HAL_IncTick+0x20>)
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	461a      	mov	r2, r3
 8003eae:	4b06      	ldr	r3, [pc, #24]	; (8003ec8 <HAL_IncTick+0x24>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	4a04      	ldr	r2, [pc, #16]	; (8003ec8 <HAL_IncTick+0x24>)
 8003eb6:	6013      	str	r3, [r2, #0]
}
 8003eb8:	bf00      	nop
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	20000008 	.word	0x20000008
 8003ec8:	20003ba4 	.word	0x20003ba4

08003ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  return uwTick;
 8003ed0:	4b03      	ldr	r3, [pc, #12]	; (8003ee0 <HAL_GetTick+0x14>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	20003ba4 	.word	0x20003ba4

08003ee4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003eec:	f7ff ffee 	bl	8003ecc <HAL_GetTick>
 8003ef0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efc:	d005      	beq.n	8003f0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003efe:	4b0a      	ldr	r3, [pc, #40]	; (8003f28 <HAL_Delay+0x44>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	4413      	add	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f0a:	bf00      	nop
 8003f0c:	f7ff ffde 	bl	8003ecc <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d8f7      	bhi.n	8003f0c <HAL_Delay+0x28>
  {
  }
}
 8003f1c:	bf00      	nop
 8003f1e:	bf00      	nop
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	20000008 	.word	0x20000008

08003f2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f34:	2300      	movs	r3, #0
 8003f36:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e033      	b.n	8003faa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d109      	bne.n	8003f5e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7ff fc18 	bl	8003780 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f62:	f003 0310 	and.w	r3, r3, #16
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d118      	bne.n	8003f9c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003f72:	f023 0302 	bic.w	r3, r3, #2
 8003f76:	f043 0202 	orr.w	r2, r3, #2
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fbb2 	bl	80046e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8e:	f023 0303 	bic.w	r3, r3, #3
 8003f92:	f043 0201 	orr.w	r2, r3, #1
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	641a      	str	r2, [r3, #64]	; 0x40
 8003f9a:	e001      	b.n	8003fa0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b084      	sub	sp, #16
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	bf0c      	ite	eq
 8003fd0:	2301      	moveq	r3, #1
 8003fd2:	2300      	movne	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b20      	cmp	r3, #32
 8003fe4:	bf0c      	ite	eq
 8003fe6:	2301      	moveq	r3, #1
 8003fe8:	2300      	movne	r3, #0
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d049      	beq.n	8004088 <HAL_ADC_IRQHandler+0xd6>
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d046      	beq.n	8004088 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffe:	f003 0310 	and.w	r3, r3, #16
 8004002:	2b00      	cmp	r3, #0
 8004004:	d105      	bne.n	8004012 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d12b      	bne.n	8004078 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004024:	2b00      	cmp	r3, #0
 8004026:	d127      	bne.n	8004078 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004032:	2b00      	cmp	r3, #0
 8004034:	d006      	beq.n	8004044 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004040:	2b00      	cmp	r3, #0
 8004042:	d119      	bne.n	8004078 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	685a      	ldr	r2, [r3, #4]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f022 0220 	bic.w	r2, r2, #32
 8004052:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004058:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004064:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d105      	bne.n	8004078 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004070:	f043 0201 	orr.w	r2, r3, #1
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f000 f9eb 	bl	8004454 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f06f 0212 	mvn.w	r2, #18
 8004086:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0304 	and.w	r3, r3, #4
 8004092:	2b04      	cmp	r3, #4
 8004094:	bf0c      	ite	eq
 8004096:	2301      	moveq	r3, #1
 8004098:	2300      	movne	r3, #0
 800409a:	b2db      	uxtb	r3, r3
 800409c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a8:	2b80      	cmp	r3, #128	; 0x80
 80040aa:	bf0c      	ite	eq
 80040ac:	2301      	moveq	r3, #1
 80040ae:	2300      	movne	r3, #0
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d057      	beq.n	800416a <HAL_ADC_IRQHandler+0x1b8>
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d054      	beq.n	800416a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c4:	f003 0310 	and.w	r3, r3, #16
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d105      	bne.n	80040d8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d139      	bne.n	800415a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ec:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d006      	beq.n	8004102 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d12b      	bne.n	800415a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800410c:	2b00      	cmp	r3, #0
 800410e:	d124      	bne.n	800415a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800411a:	2b00      	cmp	r3, #0
 800411c:	d11d      	bne.n	800415a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004122:	2b00      	cmp	r3, #0
 8004124:	d119      	bne.n	800415a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004134:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800414a:	2b00      	cmp	r3, #0
 800414c:	d105      	bne.n	800415a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004152:	f043 0201 	orr.w	r2, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 fc42 	bl	80049e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f06f 020c 	mvn.w	r2, #12
 8004168:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b01      	cmp	r3, #1
 8004176:	bf0c      	ite	eq
 8004178:	2301      	moveq	r3, #1
 800417a:	2300      	movne	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418a:	2b40      	cmp	r3, #64	; 0x40
 800418c:	bf0c      	ite	eq
 800418e:	2301      	moveq	r3, #1
 8004190:	2300      	movne	r3, #0
 8004192:	b2db      	uxtb	r3, r3
 8004194:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d017      	beq.n	80041cc <HAL_ADC_IRQHandler+0x21a>
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d014      	beq.n	80041cc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d10d      	bne.n	80041cc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f95d 	bl	800447c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f06f 0201 	mvn.w	r2, #1
 80041ca:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	bf0c      	ite	eq
 80041da:	2301      	moveq	r3, #1
 80041dc:	2300      	movne	r3, #0
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041f0:	bf0c      	ite	eq
 80041f2:	2301      	moveq	r3, #1
 80041f4:	2300      	movne	r3, #0
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d015      	beq.n	800422c <HAL_ADC_IRQHandler+0x27a>
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d012      	beq.n	800422c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420a:	f043 0202 	orr.w	r2, r3, #2
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f06f 0220 	mvn.w	r2, #32
 800421a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 f937 	bl	8004490 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f06f 0220 	mvn.w	r2, #32
 800422a:	601a      	str	r2, [r3, #0]
  }
}
 800422c:	bf00      	nop
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800424a:	2b01      	cmp	r3, #1
 800424c:	d101      	bne.n	8004252 <HAL_ADC_Start_DMA+0x1e>
 800424e:	2302      	movs	r3, #2
 8004250:	e0e9      	b.n	8004426 <HAL_ADC_Start_DMA+0x1f2>
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0301 	and.w	r3, r3, #1
 8004264:	2b01      	cmp	r3, #1
 8004266:	d018      	beq.n	800429a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	689a      	ldr	r2, [r3, #8]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0201 	orr.w	r2, r2, #1
 8004276:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004278:	4b6d      	ldr	r3, [pc, #436]	; (8004430 <HAL_ADC_Start_DMA+0x1fc>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a6d      	ldr	r2, [pc, #436]	; (8004434 <HAL_ADC_Start_DMA+0x200>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	0c9a      	lsrs	r2, r3, #18
 8004284:	4613      	mov	r3, r2
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	4413      	add	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800428c:	e002      	b.n	8004294 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	3b01      	subs	r3, #1
 8004292:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d1f9      	bne.n	800428e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042a8:	d107      	bne.n	80042ba <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	f040 80a1 	bne.w	800440c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80042d2:	f023 0301 	bic.w	r3, r3, #1
 80042d6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d007      	beq.n	80042fc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042f4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004304:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004308:	d106      	bne.n	8004318 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430e:	f023 0206 	bic.w	r2, r3, #6
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	645a      	str	r2, [r3, #68]	; 0x44
 8004316:	e002      	b.n	800431e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004326:	4b44      	ldr	r3, [pc, #272]	; (8004438 <HAL_ADC_Start_DMA+0x204>)
 8004328:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432e:	4a43      	ldr	r2, [pc, #268]	; (800443c <HAL_ADC_Start_DMA+0x208>)
 8004330:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004336:	4a42      	ldr	r2, [pc, #264]	; (8004440 <HAL_ADC_Start_DMA+0x20c>)
 8004338:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433e:	4a41      	ldr	r2, [pc, #260]	; (8004444 <HAL_ADC_Start_DMA+0x210>)
 8004340:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800434a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800435a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689a      	ldr	r2, [r3, #8]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800436a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	334c      	adds	r3, #76	; 0x4c
 8004376:	4619      	mov	r1, r3
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f000 fcfc 	bl	8004d78 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	2b00      	cmp	r3, #0
 800438a:	d12a      	bne.n	80043e2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a2d      	ldr	r2, [pc, #180]	; (8004448 <HAL_ADC_Start_DMA+0x214>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d015      	beq.n	80043c2 <HAL_ADC_Start_DMA+0x18e>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a2c      	ldr	r2, [pc, #176]	; (800444c <HAL_ADC_Start_DMA+0x218>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d105      	bne.n	80043ac <HAL_ADC_Start_DMA+0x178>
 80043a0:	4b25      	ldr	r3, [pc, #148]	; (8004438 <HAL_ADC_Start_DMA+0x204>)
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f003 031f 	and.w	r3, r3, #31
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00a      	beq.n	80043c2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a27      	ldr	r2, [pc, #156]	; (8004450 <HAL_ADC_Start_DMA+0x21c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d136      	bne.n	8004424 <HAL_ADC_Start_DMA+0x1f0>
 80043b6:	4b20      	ldr	r3, [pc, #128]	; (8004438 <HAL_ADC_Start_DMA+0x204>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f003 0310 	and.w	r3, r3, #16
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d130      	bne.n	8004424 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d129      	bne.n	8004424 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043de:	609a      	str	r2, [r3, #8]
 80043e0:	e020      	b.n	8004424 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a18      	ldr	r2, [pc, #96]	; (8004448 <HAL_ADC_Start_DMA+0x214>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d11b      	bne.n	8004424 <HAL_ADC_Start_DMA+0x1f0>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d114      	bne.n	8004424 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689a      	ldr	r2, [r3, #8]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004408:	609a      	str	r2, [r3, #8]
 800440a:	e00b      	b.n	8004424 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004410:	f043 0210 	orr.w	r2, r3, #16
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441c:	f043 0201 	orr.w	r2, r3, #1
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000000 	.word	0x20000000
 8004434:	431bde83 	.word	0x431bde83
 8004438:	40012300 	.word	0x40012300
 800443c:	080048e1 	.word	0x080048e1
 8004440:	0800499b 	.word	0x0800499b
 8004444:	080049b7 	.word	0x080049b7
 8004448:	40012000 	.word	0x40012000
 800444c:	40012100 	.word	0x40012100
 8004450:	40012200 	.word	0x40012200

08004454 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80044ae:	2300      	movs	r3, #0
 80044b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_ADC_ConfigChannel+0x1c>
 80044bc:	2302      	movs	r3, #2
 80044be:	e105      	b.n	80046cc <HAL_ADC_ConfigChannel+0x228>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2b09      	cmp	r3, #9
 80044ce:	d925      	bls.n	800451c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68d9      	ldr	r1, [r3, #12]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	b29b      	uxth	r3, r3
 80044dc:	461a      	mov	r2, r3
 80044de:	4613      	mov	r3, r2
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	4413      	add	r3, r2
 80044e4:	3b1e      	subs	r3, #30
 80044e6:	2207      	movs	r2, #7
 80044e8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ec:	43da      	mvns	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	400a      	ands	r2, r1
 80044f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68d9      	ldr	r1, [r3, #12]
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	b29b      	uxth	r3, r3
 8004506:	4618      	mov	r0, r3
 8004508:	4603      	mov	r3, r0
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	4403      	add	r3, r0
 800450e:	3b1e      	subs	r3, #30
 8004510:	409a      	lsls	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	60da      	str	r2, [r3, #12]
 800451a:	e022      	b.n	8004562 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6919      	ldr	r1, [r3, #16]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	b29b      	uxth	r3, r3
 8004528:	461a      	mov	r2, r3
 800452a:	4613      	mov	r3, r2
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	4413      	add	r3, r2
 8004530:	2207      	movs	r2, #7
 8004532:	fa02 f303 	lsl.w	r3, r2, r3
 8004536:	43da      	mvns	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	400a      	ands	r2, r1
 800453e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6919      	ldr	r1, [r3, #16]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	b29b      	uxth	r3, r3
 8004550:	4618      	mov	r0, r3
 8004552:	4603      	mov	r3, r0
 8004554:	005b      	lsls	r3, r3, #1
 8004556:	4403      	add	r3, r0
 8004558:	409a      	lsls	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	430a      	orrs	r2, r1
 8004560:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	2b06      	cmp	r3, #6
 8004568:	d824      	bhi.n	80045b4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	3b05      	subs	r3, #5
 800457c:	221f      	movs	r2, #31
 800457e:	fa02 f303 	lsl.w	r3, r2, r3
 8004582:	43da      	mvns	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	400a      	ands	r2, r1
 800458a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	b29b      	uxth	r3, r3
 8004598:	4618      	mov	r0, r3
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	4413      	add	r3, r2
 80045a4:	3b05      	subs	r3, #5
 80045a6:	fa00 f203 	lsl.w	r2, r0, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	635a      	str	r2, [r3, #52]	; 0x34
 80045b2:	e04c      	b.n	800464e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b0c      	cmp	r3, #12
 80045ba:	d824      	bhi.n	8004606 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	4613      	mov	r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	4413      	add	r3, r2
 80045cc:	3b23      	subs	r3, #35	; 0x23
 80045ce:	221f      	movs	r2, #31
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	43da      	mvns	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	400a      	ands	r2, r1
 80045dc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	4618      	mov	r0, r3
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	4613      	mov	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	3b23      	subs	r3, #35	; 0x23
 80045f8:	fa00 f203 	lsl.w	r2, r0, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	631a      	str	r2, [r3, #48]	; 0x30
 8004604:	e023      	b.n	800464e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	3b41      	subs	r3, #65	; 0x41
 8004618:	221f      	movs	r2, #31
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	43da      	mvns	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	400a      	ands	r2, r1
 8004626:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	b29b      	uxth	r3, r3
 8004634:	4618      	mov	r0, r3
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	4613      	mov	r3, r2
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4413      	add	r3, r2
 8004640:	3b41      	subs	r3, #65	; 0x41
 8004642:	fa00 f203 	lsl.w	r2, r0, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	430a      	orrs	r2, r1
 800464c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800464e:	4b22      	ldr	r3, [pc, #136]	; (80046d8 <HAL_ADC_ConfigChannel+0x234>)
 8004650:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a21      	ldr	r2, [pc, #132]	; (80046dc <HAL_ADC_ConfigChannel+0x238>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d109      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x1cc>
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b12      	cmp	r3, #18
 8004662:	d105      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a19      	ldr	r2, [pc, #100]	; (80046dc <HAL_ADC_ConfigChannel+0x238>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d123      	bne.n	80046c2 <HAL_ADC_ConfigChannel+0x21e>
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2b10      	cmp	r3, #16
 8004680:	d003      	beq.n	800468a <HAL_ADC_ConfigChannel+0x1e6>
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2b11      	cmp	r3, #17
 8004688:	d11b      	bne.n	80046c2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2b10      	cmp	r3, #16
 800469c:	d111      	bne.n	80046c2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800469e:	4b10      	ldr	r3, [pc, #64]	; (80046e0 <HAL_ADC_ConfigChannel+0x23c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a10      	ldr	r2, [pc, #64]	; (80046e4 <HAL_ADC_ConfigChannel+0x240>)
 80046a4:	fba2 2303 	umull	r2, r3, r2, r3
 80046a8:	0c9a      	lsrs	r2, r3, #18
 80046aa:	4613      	mov	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80046b4:	e002      	b.n	80046bc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	3b01      	subs	r3, #1
 80046ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f9      	bne.n	80046b6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr
 80046d8:	40012300 	.word	0x40012300
 80046dc:	40012000 	.word	0x40012000
 80046e0:	20000000 	.word	0x20000000
 80046e4:	431bde83 	.word	0x431bde83

080046e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046f0:	4b79      	ldr	r3, [pc, #484]	; (80048d8 <ADC_Init+0x1f0>)
 80046f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	431a      	orrs	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800471c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6859      	ldr	r1, [r3, #4]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	021a      	lsls	r2, r3, #8
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	430a      	orrs	r2, r1
 8004730:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685a      	ldr	r2, [r3, #4]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004740:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	6859      	ldr	r1, [r3, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004762:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	6899      	ldr	r1, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477a:	4a58      	ldr	r2, [pc, #352]	; (80048dc <ADC_Init+0x1f4>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d022      	beq.n	80047c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689a      	ldr	r2, [r3, #8]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800478e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6899      	ldr	r1, [r3, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80047b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6899      	ldr	r1, [r3, #8]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	430a      	orrs	r2, r1
 80047c2:	609a      	str	r2, [r3, #8]
 80047c4:	e00f      	b.n	80047e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	689a      	ldr	r2, [r3, #8]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80047e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	689a      	ldr	r2, [r3, #8]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0202 	bic.w	r2, r2, #2
 80047f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6899      	ldr	r1, [r3, #8]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	7e1b      	ldrb	r3, [r3, #24]
 8004800:	005a      	lsls	r2, r3, #1
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d01b      	beq.n	800484c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	685a      	ldr	r2, [r3, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004822:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004832:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6859      	ldr	r1, [r3, #4]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	3b01      	subs	r3, #1
 8004840:	035a      	lsls	r2, r3, #13
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	605a      	str	r2, [r3, #4]
 800484a:	e007      	b.n	800485c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800485a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800486a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	3b01      	subs	r3, #1
 8004878:	051a      	lsls	r2, r3, #20
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004890:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	6899      	ldr	r1, [r3, #8]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800489e:	025a      	lsls	r2, r3, #9
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689a      	ldr	r2, [r3, #8]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6899      	ldr	r1, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	029a      	lsls	r2, r3, #10
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	609a      	str	r2, [r3, #8]
}
 80048cc:	bf00      	nop
 80048ce:	3714      	adds	r7, #20
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	40012300 	.word	0x40012300
 80048dc:	0f000001 	.word	0x0f000001

080048e0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ec:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d13c      	bne.n	8004974 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004910:	2b00      	cmp	r3, #0
 8004912:	d12b      	bne.n	800496c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004918:	2b00      	cmp	r3, #0
 800491a:	d127      	bne.n	800496c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004922:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004926:	2b00      	cmp	r3, #0
 8004928:	d006      	beq.n	8004938 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004934:	2b00      	cmp	r3, #0
 8004936:	d119      	bne.n	800496c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f022 0220 	bic.w	r2, r2, #32
 8004946:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004958:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d105      	bne.n	800496c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004964:	f043 0201 	orr.w	r2, r3, #1
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800496c:	68f8      	ldr	r0, [r7, #12]
 800496e:	f7ff fd71 	bl	8004454 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004972:	e00e      	b.n	8004992 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004978:	f003 0310 	and.w	r3, r3, #16
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f7ff fd85 	bl	8004490 <HAL_ADC_ErrorCallback>
}
 8004986:	e004      	b.n	8004992 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	4798      	blx	r3
}
 8004992:	bf00      	nop
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b084      	sub	sp, #16
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f7ff fd5d 	bl	8004468 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049ae:	bf00      	nop
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}

080049b6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b084      	sub	sp, #16
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2240      	movs	r2, #64	; 0x40
 80049c8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ce:	f043 0204 	orr.w	r2, r3, #4
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f7ff fd5a 	bl	8004490 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049dc:	bf00      	nop
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f003 0307 	and.w	r3, r3, #7
 8004a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a08:	4b0c      	ldr	r3, [pc, #48]	; (8004a3c <__NVIC_SetPriorityGrouping+0x44>)
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a14:	4013      	ands	r3, r2
 8004a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a2a:	4a04      	ldr	r2, [pc, #16]	; (8004a3c <__NVIC_SetPriorityGrouping+0x44>)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	60d3      	str	r3, [r2, #12]
}
 8004a30:	bf00      	nop
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr
 8004a3c:	e000ed00 	.word	0xe000ed00

08004a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a40:	b480      	push	{r7}
 8004a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a44:	4b04      	ldr	r3, [pc, #16]	; (8004a58 <__NVIC_GetPriorityGrouping+0x18>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	0a1b      	lsrs	r3, r3, #8
 8004a4a:	f003 0307 	and.w	r3, r3, #7
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	e000ed00 	.word	0xe000ed00

08004a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	4603      	mov	r3, r0
 8004a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	db0b      	blt.n	8004a86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a6e:	79fb      	ldrb	r3, [r7, #7]
 8004a70:	f003 021f 	and.w	r2, r3, #31
 8004a74:	4907      	ldr	r1, [pc, #28]	; (8004a94 <__NVIC_EnableIRQ+0x38>)
 8004a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a7a:	095b      	lsrs	r3, r3, #5
 8004a7c:	2001      	movs	r0, #1
 8004a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8004a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a86:	bf00      	nop
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	e000e100 	.word	0xe000e100

08004a98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	6039      	str	r1, [r7, #0]
 8004aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	db0a      	blt.n	8004ac2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	490c      	ldr	r1, [pc, #48]	; (8004ae4 <__NVIC_SetPriority+0x4c>)
 8004ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab6:	0112      	lsls	r2, r2, #4
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	440b      	add	r3, r1
 8004abc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ac0:	e00a      	b.n	8004ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	4908      	ldr	r1, [pc, #32]	; (8004ae8 <__NVIC_SetPriority+0x50>)
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	f003 030f 	and.w	r3, r3, #15
 8004ace:	3b04      	subs	r3, #4
 8004ad0:	0112      	lsls	r2, r2, #4
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	761a      	strb	r2, [r3, #24]
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	e000e100 	.word	0xe000e100
 8004ae8:	e000ed00 	.word	0xe000ed00

08004aec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b089      	sub	sp, #36	; 0x24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f003 0307 	and.w	r3, r3, #7
 8004afe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	f1c3 0307 	rsb	r3, r3, #7
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	bf28      	it	cs
 8004b0a:	2304      	movcs	r3, #4
 8004b0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	3304      	adds	r3, #4
 8004b12:	2b06      	cmp	r3, #6
 8004b14:	d902      	bls.n	8004b1c <NVIC_EncodePriority+0x30>
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	3b03      	subs	r3, #3
 8004b1a:	e000      	b.n	8004b1e <NVIC_EncodePriority+0x32>
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b20:	f04f 32ff 	mov.w	r2, #4294967295
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	43da      	mvns	r2, r3
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	401a      	ands	r2, r3
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b34:	f04f 31ff 	mov.w	r1, #4294967295
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3e:	43d9      	mvns	r1, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b44:	4313      	orrs	r3, r2
         );
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3724      	adds	r7, #36	; 0x24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
	...

08004b54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b64:	d301      	bcc.n	8004b6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b66:	2301      	movs	r3, #1
 8004b68:	e00f      	b.n	8004b8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b6a:	4a0a      	ldr	r2, [pc, #40]	; (8004b94 <SysTick_Config+0x40>)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b72:	210f      	movs	r1, #15
 8004b74:	f04f 30ff 	mov.w	r0, #4294967295
 8004b78:	f7ff ff8e 	bl	8004a98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b7c:	4b05      	ldr	r3, [pc, #20]	; (8004b94 <SysTick_Config+0x40>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b82:	4b04      	ldr	r3, [pc, #16]	; (8004b94 <SysTick_Config+0x40>)
 8004b84:	2207      	movs	r2, #7
 8004b86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	e000e010 	.word	0xe000e010

08004b98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f7ff ff29 	bl	80049f8 <__NVIC_SetPriorityGrouping>
}
 8004ba6:	bf00      	nop
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b086      	sub	sp, #24
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	60b9      	str	r1, [r7, #8]
 8004bb8:	607a      	str	r2, [r7, #4]
 8004bba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bc0:	f7ff ff3e 	bl	8004a40 <__NVIC_GetPriorityGrouping>
 8004bc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	68b9      	ldr	r1, [r7, #8]
 8004bca:	6978      	ldr	r0, [r7, #20]
 8004bcc:	f7ff ff8e 	bl	8004aec <NVIC_EncodePriority>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bd6:	4611      	mov	r1, r2
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7ff ff5d 	bl	8004a98 <__NVIC_SetPriority>
}
 8004bde:	bf00      	nop
 8004be0:	3718      	adds	r7, #24
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b082      	sub	sp, #8
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	4603      	mov	r3, r0
 8004bee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f7ff ff31 	bl	8004a5c <__NVIC_EnableIRQ>
}
 8004bfa:	bf00      	nop
 8004bfc:	3708      	adds	r7, #8
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}

08004c02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c02:	b580      	push	{r7, lr}
 8004c04:	b082      	sub	sp, #8
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f7ff ffa2 	bl	8004b54 <SysTick_Config>
 8004c10:	4603      	mov	r3, r0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c24:	2300      	movs	r3, #0
 8004c26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c28:	f7ff f950 	bl	8003ecc <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e099      	b.n	8004d6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f022 0201 	bic.w	r2, r2, #1
 8004c56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c58:	e00f      	b.n	8004c7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c5a:	f7ff f937 	bl	8003ecc <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b05      	cmp	r3, #5
 8004c66:	d908      	bls.n	8004c7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2203      	movs	r2, #3
 8004c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e078      	b.n	8004d6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d1e8      	bne.n	8004c5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	4b38      	ldr	r3, [pc, #224]	; (8004d74 <HAL_DMA_Init+0x158>)
 8004c94:	4013      	ands	r3, r2
 8004c96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ca6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
 8004cc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d107      	bne.n	8004ce4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	f023 0307 	bic.w	r3, r3, #7
 8004cfa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	d117      	bne.n	8004d3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00e      	beq.n	8004d3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 faab 	bl	800527c <DMA_CheckFifoParam>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d008      	beq.n	8004d3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2240      	movs	r2, #64	; 0x40
 8004d30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e016      	b.n	8004d6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 fa62 	bl	8005210 <DMA_CalcBaseAndBitshift>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d54:	223f      	movs	r2, #63	; 0x3f
 8004d56:	409a      	lsls	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3718      	adds	r7, #24
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	f010803f 	.word	0xf010803f

08004d78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b086      	sub	sp, #24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d86:	2300      	movs	r3, #0
 8004d88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d101      	bne.n	8004d9e <HAL_DMA_Start_IT+0x26>
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	e040      	b.n	8004e20 <HAL_DMA_Start_IT+0xa8>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d12f      	bne.n	8004e12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2202      	movs	r2, #2
 8004db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	68b9      	ldr	r1, [r7, #8]
 8004dc6:	68f8      	ldr	r0, [r7, #12]
 8004dc8:	f000 f9f4 	bl	80051b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd0:	223f      	movs	r2, #63	; 0x3f
 8004dd2:	409a      	lsls	r2, r3
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0216 	orr.w	r2, r2, #22
 8004de6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d007      	beq.n	8004e00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0208 	orr.w	r2, r2, #8
 8004dfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0201 	orr.w	r2, r2, #1
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	e005      	b.n	8004e1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3718      	adds	r7, #24
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d004      	beq.n	8004e46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2280      	movs	r2, #128	; 0x80
 8004e40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e00c      	b.n	8004e60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2205      	movs	r2, #5
 8004e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0201 	bic.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b086      	sub	sp, #24
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004e78:	4b92      	ldr	r3, [pc, #584]	; (80050c4 <HAL_DMA_IRQHandler+0x258>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a92      	ldr	r2, [pc, #584]	; (80050c8 <HAL_DMA_IRQHandler+0x25c>)
 8004e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e82:	0a9b      	lsrs	r3, r3, #10
 8004e84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e96:	2208      	movs	r2, #8
 8004e98:	409a      	lsls	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d01a      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0304 	and.w	r3, r3, #4
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d013      	beq.n	8004ed8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0204 	bic.w	r2, r2, #4
 8004ebe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ec4:	2208      	movs	r2, #8
 8004ec6:	409a      	lsls	r2, r3
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed0:	f043 0201 	orr.w	r2, r3, #1
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004edc:	2201      	movs	r2, #1
 8004ede:	409a      	lsls	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d012      	beq.n	8004f0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00b      	beq.n	8004f0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004efa:	2201      	movs	r2, #1
 8004efc:	409a      	lsls	r2, r3
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f06:	f043 0202 	orr.w	r2, r3, #2
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f12:	2204      	movs	r2, #4
 8004f14:	409a      	lsls	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d012      	beq.n	8004f44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0302 	and.w	r3, r3, #2
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00b      	beq.n	8004f44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f30:	2204      	movs	r2, #4
 8004f32:	409a      	lsls	r2, r3
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f3c:	f043 0204 	orr.w	r2, r3, #4
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f48:	2210      	movs	r2, #16
 8004f4a:	409a      	lsls	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d043      	beq.n	8004fdc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0308 	and.w	r3, r3, #8
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d03c      	beq.n	8004fdc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f66:	2210      	movs	r2, #16
 8004f68:	409a      	lsls	r2, r3
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d018      	beq.n	8004fae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d108      	bne.n	8004f9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d024      	beq.n	8004fdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	4798      	blx	r3
 8004f9a:	e01f      	b.n	8004fdc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d01b      	beq.n	8004fdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	4798      	blx	r3
 8004fac:	e016      	b.n	8004fdc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d107      	bne.n	8004fcc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0208 	bic.w	r2, r2, #8
 8004fca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d003      	beq.n	8004fdc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	409a      	lsls	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 808e 	beq.w	800510a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0310 	and.w	r3, r3, #16
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	f000 8086 	beq.w	800510a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005002:	2220      	movs	r2, #32
 8005004:	409a      	lsls	r2, r3
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b05      	cmp	r3, #5
 8005014:	d136      	bne.n	8005084 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f022 0216 	bic.w	r2, r2, #22
 8005024:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	695a      	ldr	r2, [r3, #20]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005034:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	2b00      	cmp	r3, #0
 800503c:	d103      	bne.n	8005046 <HAL_DMA_IRQHandler+0x1da>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005042:	2b00      	cmp	r3, #0
 8005044:	d007      	beq.n	8005056 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f022 0208 	bic.w	r2, r2, #8
 8005054:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800505a:	223f      	movs	r2, #63	; 0x3f
 800505c:	409a      	lsls	r2, r3
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005076:	2b00      	cmp	r3, #0
 8005078:	d07d      	beq.n	8005176 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	4798      	blx	r3
        }
        return;
 8005082:	e078      	b.n	8005176 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d01c      	beq.n	80050cc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d108      	bne.n	80050b2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d030      	beq.n	800510a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	4798      	blx	r3
 80050b0:	e02b      	b.n	800510a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d027      	beq.n	800510a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	4798      	blx	r3
 80050c2:	e022      	b.n	800510a <HAL_DMA_IRQHandler+0x29e>
 80050c4:	20000000 	.word	0x20000000
 80050c8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d10f      	bne.n	80050fa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f022 0210 	bic.w	r2, r2, #16
 80050e8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800510e:	2b00      	cmp	r3, #0
 8005110:	d032      	beq.n	8005178 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	d022      	beq.n	8005164 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2205      	movs	r2, #5
 8005122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f022 0201 	bic.w	r2, r2, #1
 8005134:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	3301      	adds	r3, #1
 800513a:	60bb      	str	r3, [r7, #8]
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	429a      	cmp	r2, r3
 8005140:	d307      	bcc.n	8005152 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1f2      	bne.n	8005136 <HAL_DMA_IRQHandler+0x2ca>
 8005150:	e000      	b.n	8005154 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005152:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005168:	2b00      	cmp	r3, #0
 800516a:	d005      	beq.n	8005178 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	4798      	blx	r3
 8005174:	e000      	b.n	8005178 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005176:	bf00      	nop
    }
  }
}
 8005178:	3718      	adds	r7, #24
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop

08005180 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800518e:	b2db      	uxtb	r3, r3
}
 8005190:	4618      	mov	r0, r3
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
 80051c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80051d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	2b40      	cmp	r3, #64	; 0x40
 80051e0:	d108      	bne.n	80051f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80051f2:	e007      	b.n	8005204 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68ba      	ldr	r2, [r7, #8]
 80051fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	60da      	str	r2, [r3, #12]
}
 8005204:	bf00      	nop
 8005206:	3714      	adds	r7, #20
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	b2db      	uxtb	r3, r3
 800521e:	3b10      	subs	r3, #16
 8005220:	4a14      	ldr	r2, [pc, #80]	; (8005274 <DMA_CalcBaseAndBitshift+0x64>)
 8005222:	fba2 2303 	umull	r2, r3, r2, r3
 8005226:	091b      	lsrs	r3, r3, #4
 8005228:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800522a:	4a13      	ldr	r2, [pc, #76]	; (8005278 <DMA_CalcBaseAndBitshift+0x68>)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	4413      	add	r3, r2
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2b03      	cmp	r3, #3
 800523c:	d909      	bls.n	8005252 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005246:	f023 0303 	bic.w	r3, r3, #3
 800524a:	1d1a      	adds	r2, r3, #4
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	659a      	str	r2, [r3, #88]	; 0x58
 8005250:	e007      	b.n	8005262 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800525a:	f023 0303 	bic.w	r3, r3, #3
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005266:	4618      	mov	r0, r3
 8005268:	3714      	adds	r7, #20
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	aaaaaaab 	.word	0xaaaaaaab
 8005278:	0800f1f4 	.word	0x0800f1f4

0800527c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005284:	2300      	movs	r3, #0
 8005286:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800528c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d11f      	bne.n	80052d6 <DMA_CheckFifoParam+0x5a>
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2b03      	cmp	r3, #3
 800529a:	d856      	bhi.n	800534a <DMA_CheckFifoParam+0xce>
 800529c:	a201      	add	r2, pc, #4	; (adr r2, 80052a4 <DMA_CheckFifoParam+0x28>)
 800529e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052a2:	bf00      	nop
 80052a4:	080052b5 	.word	0x080052b5
 80052a8:	080052c7 	.word	0x080052c7
 80052ac:	080052b5 	.word	0x080052b5
 80052b0:	0800534b 	.word	0x0800534b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d046      	beq.n	800534e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052c4:	e043      	b.n	800534e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80052ce:	d140      	bne.n	8005352 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052d4:	e03d      	b.n	8005352 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052de:	d121      	bne.n	8005324 <DMA_CheckFifoParam+0xa8>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d837      	bhi.n	8005356 <DMA_CheckFifoParam+0xda>
 80052e6:	a201      	add	r2, pc, #4	; (adr r2, 80052ec <DMA_CheckFifoParam+0x70>)
 80052e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ec:	080052fd 	.word	0x080052fd
 80052f0:	08005303 	.word	0x08005303
 80052f4:	080052fd 	.word	0x080052fd
 80052f8:	08005315 	.word	0x08005315
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005300:	e030      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005306:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d025      	beq.n	800535a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005312:	e022      	b.n	800535a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005318:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800531c:	d11f      	bne.n	800535e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005322:	e01c      	b.n	800535e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2b02      	cmp	r3, #2
 8005328:	d903      	bls.n	8005332 <DMA_CheckFifoParam+0xb6>
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	2b03      	cmp	r3, #3
 800532e:	d003      	beq.n	8005338 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005330:	e018      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	73fb      	strb	r3, [r7, #15]
      break;
 8005336:	e015      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00e      	beq.n	8005362 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	73fb      	strb	r3, [r7, #15]
      break;
 8005348:	e00b      	b.n	8005362 <DMA_CheckFifoParam+0xe6>
      break;
 800534a:	bf00      	nop
 800534c:	e00a      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      break;
 800534e:	bf00      	nop
 8005350:	e008      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      break;
 8005352:	bf00      	nop
 8005354:	e006      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      break;
 8005356:	bf00      	nop
 8005358:	e004      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      break;
 800535a:	bf00      	nop
 800535c:	e002      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      break;   
 800535e:	bf00      	nop
 8005360:	e000      	b.n	8005364 <DMA_CheckFifoParam+0xe8>
      break;
 8005362:	bf00      	nop
    }
  } 
  
  return status; 
 8005364:	7bfb      	ldrb	r3, [r7, #15]
}
 8005366:	4618      	mov	r0, r3
 8005368:	3714      	adds	r7, #20
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop

08005374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005374:	b480      	push	{r7}
 8005376:	b089      	sub	sp, #36	; 0x24
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800537e:	2300      	movs	r3, #0
 8005380:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005382:	2300      	movs	r3, #0
 8005384:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005386:	2300      	movs	r3, #0
 8005388:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800538a:	2300      	movs	r3, #0
 800538c:	61fb      	str	r3, [r7, #28]
 800538e:	e16b      	b.n	8005668 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005390:	2201      	movs	r2, #1
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	4013      	ands	r3, r2
 80053a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	f040 815a 	bne.w	8005662 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f003 0303 	and.w	r3, r3, #3
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d005      	beq.n	80053c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d130      	bne.n	8005428 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	2203      	movs	r2, #3
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	43db      	mvns	r3, r3
 80053d8:	69ba      	ldr	r2, [r7, #24]
 80053da:	4013      	ands	r3, r2
 80053dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	68da      	ldr	r2, [r3, #12]
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053fc:	2201      	movs	r2, #1
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	fa02 f303 	lsl.w	r3, r2, r3
 8005404:	43db      	mvns	r3, r3
 8005406:	69ba      	ldr	r2, [r7, #24]
 8005408:	4013      	ands	r3, r2
 800540a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	091b      	lsrs	r3, r3, #4
 8005412:	f003 0201 	and.w	r2, r3, #1
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	fa02 f303 	lsl.w	r3, r2, r3
 800541c:	69ba      	ldr	r2, [r7, #24]
 800541e:	4313      	orrs	r3, r2
 8005420:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	69ba      	ldr	r2, [r7, #24]
 8005426:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f003 0303 	and.w	r3, r3, #3
 8005430:	2b03      	cmp	r3, #3
 8005432:	d017      	beq.n	8005464 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	005b      	lsls	r3, r3, #1
 800543e:	2203      	movs	r2, #3
 8005440:	fa02 f303 	lsl.w	r3, r2, r3
 8005444:	43db      	mvns	r3, r3
 8005446:	69ba      	ldr	r2, [r7, #24]
 8005448:	4013      	ands	r3, r2
 800544a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	005b      	lsls	r3, r3, #1
 8005454:	fa02 f303 	lsl.w	r3, r2, r3
 8005458:	69ba      	ldr	r2, [r7, #24]
 800545a:	4313      	orrs	r3, r2
 800545c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	69ba      	ldr	r2, [r7, #24]
 8005462:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f003 0303 	and.w	r3, r3, #3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d123      	bne.n	80054b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	08da      	lsrs	r2, r3, #3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	3208      	adds	r2, #8
 8005478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800547c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	f003 0307 	and.w	r3, r3, #7
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	220f      	movs	r2, #15
 8005488:	fa02 f303 	lsl.w	r3, r2, r3
 800548c:	43db      	mvns	r3, r3
 800548e:	69ba      	ldr	r2, [r7, #24]
 8005490:	4013      	ands	r3, r2
 8005492:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	f003 0307 	and.w	r3, r3, #7
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	fa02 f303 	lsl.w	r3, r2, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	08da      	lsrs	r2, r3, #3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	3208      	adds	r2, #8
 80054b2:	69b9      	ldr	r1, [r7, #24]
 80054b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	005b      	lsls	r3, r3, #1
 80054c2:	2203      	movs	r2, #3
 80054c4:	fa02 f303 	lsl.w	r3, r2, r3
 80054c8:	43db      	mvns	r3, r3
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	4013      	ands	r3, r2
 80054ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f003 0203 	and.w	r2, r3, #3
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	005b      	lsls	r3, r3, #1
 80054dc:	fa02 f303 	lsl.w	r3, r2, r3
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 80b4 	beq.w	8005662 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054fa:	2300      	movs	r3, #0
 80054fc:	60fb      	str	r3, [r7, #12]
 80054fe:	4b60      	ldr	r3, [pc, #384]	; (8005680 <HAL_GPIO_Init+0x30c>)
 8005500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005502:	4a5f      	ldr	r2, [pc, #380]	; (8005680 <HAL_GPIO_Init+0x30c>)
 8005504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005508:	6453      	str	r3, [r2, #68]	; 0x44
 800550a:	4b5d      	ldr	r3, [pc, #372]	; (8005680 <HAL_GPIO_Init+0x30c>)
 800550c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005512:	60fb      	str	r3, [r7, #12]
 8005514:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005516:	4a5b      	ldr	r2, [pc, #364]	; (8005684 <HAL_GPIO_Init+0x310>)
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	089b      	lsrs	r3, r3, #2
 800551c:	3302      	adds	r3, #2
 800551e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005522:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	f003 0303 	and.w	r3, r3, #3
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	220f      	movs	r2, #15
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	43db      	mvns	r3, r3
 8005534:	69ba      	ldr	r2, [r7, #24]
 8005536:	4013      	ands	r3, r2
 8005538:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a52      	ldr	r2, [pc, #328]	; (8005688 <HAL_GPIO_Init+0x314>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d02b      	beq.n	800559a <HAL_GPIO_Init+0x226>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a51      	ldr	r2, [pc, #324]	; (800568c <HAL_GPIO_Init+0x318>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d025      	beq.n	8005596 <HAL_GPIO_Init+0x222>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a50      	ldr	r2, [pc, #320]	; (8005690 <HAL_GPIO_Init+0x31c>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d01f      	beq.n	8005592 <HAL_GPIO_Init+0x21e>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a4f      	ldr	r2, [pc, #316]	; (8005694 <HAL_GPIO_Init+0x320>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d019      	beq.n	800558e <HAL_GPIO_Init+0x21a>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a4e      	ldr	r2, [pc, #312]	; (8005698 <HAL_GPIO_Init+0x324>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d013      	beq.n	800558a <HAL_GPIO_Init+0x216>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a4d      	ldr	r2, [pc, #308]	; (800569c <HAL_GPIO_Init+0x328>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d00d      	beq.n	8005586 <HAL_GPIO_Init+0x212>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a4c      	ldr	r2, [pc, #304]	; (80056a0 <HAL_GPIO_Init+0x32c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d007      	beq.n	8005582 <HAL_GPIO_Init+0x20e>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a4b      	ldr	r2, [pc, #300]	; (80056a4 <HAL_GPIO_Init+0x330>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d101      	bne.n	800557e <HAL_GPIO_Init+0x20a>
 800557a:	2307      	movs	r3, #7
 800557c:	e00e      	b.n	800559c <HAL_GPIO_Init+0x228>
 800557e:	2308      	movs	r3, #8
 8005580:	e00c      	b.n	800559c <HAL_GPIO_Init+0x228>
 8005582:	2306      	movs	r3, #6
 8005584:	e00a      	b.n	800559c <HAL_GPIO_Init+0x228>
 8005586:	2305      	movs	r3, #5
 8005588:	e008      	b.n	800559c <HAL_GPIO_Init+0x228>
 800558a:	2304      	movs	r3, #4
 800558c:	e006      	b.n	800559c <HAL_GPIO_Init+0x228>
 800558e:	2303      	movs	r3, #3
 8005590:	e004      	b.n	800559c <HAL_GPIO_Init+0x228>
 8005592:	2302      	movs	r3, #2
 8005594:	e002      	b.n	800559c <HAL_GPIO_Init+0x228>
 8005596:	2301      	movs	r3, #1
 8005598:	e000      	b.n	800559c <HAL_GPIO_Init+0x228>
 800559a:	2300      	movs	r3, #0
 800559c:	69fa      	ldr	r2, [r7, #28]
 800559e:	f002 0203 	and.w	r2, r2, #3
 80055a2:	0092      	lsls	r2, r2, #2
 80055a4:	4093      	lsls	r3, r2
 80055a6:	69ba      	ldr	r2, [r7, #24]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055ac:	4935      	ldr	r1, [pc, #212]	; (8005684 <HAL_GPIO_Init+0x310>)
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	089b      	lsrs	r3, r3, #2
 80055b2:	3302      	adds	r3, #2
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80055ba:	4b3b      	ldr	r3, [pc, #236]	; (80056a8 <HAL_GPIO_Init+0x334>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	43db      	mvns	r3, r3
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	4013      	ands	r3, r2
 80055c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d003      	beq.n	80055de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	4313      	orrs	r3, r2
 80055dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80055de:	4a32      	ldr	r2, [pc, #200]	; (80056a8 <HAL_GPIO_Init+0x334>)
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80055e4:	4b30      	ldr	r3, [pc, #192]	; (80056a8 <HAL_GPIO_Init+0x334>)
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	43db      	mvns	r3, r3
 80055ee:	69ba      	ldr	r2, [r7, #24]
 80055f0:	4013      	ands	r3, r2
 80055f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d003      	beq.n	8005608 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005600:	69ba      	ldr	r2, [r7, #24]
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	4313      	orrs	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005608:	4a27      	ldr	r2, [pc, #156]	; (80056a8 <HAL_GPIO_Init+0x334>)
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800560e:	4b26      	ldr	r3, [pc, #152]	; (80056a8 <HAL_GPIO_Init+0x334>)
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	43db      	mvns	r3, r3
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	4013      	ands	r3, r2
 800561c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800562a:	69ba      	ldr	r2, [r7, #24]
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	4313      	orrs	r3, r2
 8005630:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005632:	4a1d      	ldr	r2, [pc, #116]	; (80056a8 <HAL_GPIO_Init+0x334>)
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005638:	4b1b      	ldr	r3, [pc, #108]	; (80056a8 <HAL_GPIO_Init+0x334>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	43db      	mvns	r3, r3
 8005642:	69ba      	ldr	r2, [r7, #24]
 8005644:	4013      	ands	r3, r2
 8005646:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d003      	beq.n	800565c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800565c:	4a12      	ldr	r2, [pc, #72]	; (80056a8 <HAL_GPIO_Init+0x334>)
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	3301      	adds	r3, #1
 8005666:	61fb      	str	r3, [r7, #28]
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	2b0f      	cmp	r3, #15
 800566c:	f67f ae90 	bls.w	8005390 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005670:	bf00      	nop
 8005672:	bf00      	nop
 8005674:	3724      	adds	r7, #36	; 0x24
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	40023800 	.word	0x40023800
 8005684:	40013800 	.word	0x40013800
 8005688:	40020000 	.word	0x40020000
 800568c:	40020400 	.word	0x40020400
 8005690:	40020800 	.word	0x40020800
 8005694:	40020c00 	.word	0x40020c00
 8005698:	40021000 	.word	0x40021000
 800569c:	40021400 	.word	0x40021400
 80056a0:	40021800 	.word	0x40021800
 80056a4:	40021c00 	.word	0x40021c00
 80056a8:	40013c00 	.word	0x40013c00

080056ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b085      	sub	sp, #20
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	460b      	mov	r3, r1
 80056b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	691a      	ldr	r2, [r3, #16]
 80056bc:	887b      	ldrh	r3, [r7, #2]
 80056be:	4013      	ands	r3, r2
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d002      	beq.n	80056ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80056c4:	2301      	movs	r3, #1
 80056c6:	73fb      	strb	r3, [r7, #15]
 80056c8:	e001      	b.n	80056ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056ca:	2300      	movs	r3, #0
 80056cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80056ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3714      	adds	r7, #20
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d101      	bne.n	80056ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e12b      	b.n	8005946 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d106      	bne.n	8005708 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f7fe f8f4 	bl	80038f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2224      	movs	r2, #36	; 0x24
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0201 	bic.w	r2, r2, #1
 800571e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800572e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800573e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005740:	f003 f914 	bl	800896c <HAL_RCC_GetPCLK1Freq>
 8005744:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	4a81      	ldr	r2, [pc, #516]	; (8005950 <HAL_I2C_Init+0x274>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d807      	bhi.n	8005760 <HAL_I2C_Init+0x84>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4a80      	ldr	r2, [pc, #512]	; (8005954 <HAL_I2C_Init+0x278>)
 8005754:	4293      	cmp	r3, r2
 8005756:	bf94      	ite	ls
 8005758:	2301      	movls	r3, #1
 800575a:	2300      	movhi	r3, #0
 800575c:	b2db      	uxtb	r3, r3
 800575e:	e006      	b.n	800576e <HAL_I2C_Init+0x92>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	4a7d      	ldr	r2, [pc, #500]	; (8005958 <HAL_I2C_Init+0x27c>)
 8005764:	4293      	cmp	r3, r2
 8005766:	bf94      	ite	ls
 8005768:	2301      	movls	r3, #1
 800576a:	2300      	movhi	r3, #0
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d001      	beq.n	8005776 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e0e7      	b.n	8005946 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	4a78      	ldr	r2, [pc, #480]	; (800595c <HAL_I2C_Init+0x280>)
 800577a:	fba2 2303 	umull	r2, r3, r2, r3
 800577e:	0c9b      	lsrs	r3, r3, #18
 8005780:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68ba      	ldr	r2, [r7, #8]
 8005792:	430a      	orrs	r2, r1
 8005794:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	6a1b      	ldr	r3, [r3, #32]
 800579c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	4a6a      	ldr	r2, [pc, #424]	; (8005950 <HAL_I2C_Init+0x274>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d802      	bhi.n	80057b0 <HAL_I2C_Init+0xd4>
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	3301      	adds	r3, #1
 80057ae:	e009      	b.n	80057c4 <HAL_I2C_Init+0xe8>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80057b6:	fb02 f303 	mul.w	r3, r2, r3
 80057ba:	4a69      	ldr	r2, [pc, #420]	; (8005960 <HAL_I2C_Init+0x284>)
 80057bc:	fba2 2303 	umull	r2, r3, r2, r3
 80057c0:	099b      	lsrs	r3, r3, #6
 80057c2:	3301      	adds	r3, #1
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6812      	ldr	r2, [r2, #0]
 80057c8:	430b      	orrs	r3, r1
 80057ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80057d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	495c      	ldr	r1, [pc, #368]	; (8005950 <HAL_I2C_Init+0x274>)
 80057e0:	428b      	cmp	r3, r1
 80057e2:	d819      	bhi.n	8005818 <HAL_I2C_Init+0x13c>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	1e59      	subs	r1, r3, #1
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	005b      	lsls	r3, r3, #1
 80057ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80057f2:	1c59      	adds	r1, r3, #1
 80057f4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80057f8:	400b      	ands	r3, r1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00a      	beq.n	8005814 <HAL_I2C_Init+0x138>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	1e59      	subs	r1, r3, #1
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	fbb1 f3f3 	udiv	r3, r1, r3
 800580c:	3301      	adds	r3, #1
 800580e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005812:	e051      	b.n	80058b8 <HAL_I2C_Init+0x1dc>
 8005814:	2304      	movs	r3, #4
 8005816:	e04f      	b.n	80058b8 <HAL_I2C_Init+0x1dc>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d111      	bne.n	8005844 <HAL_I2C_Init+0x168>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	1e58      	subs	r0, r3, #1
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6859      	ldr	r1, [r3, #4]
 8005828:	460b      	mov	r3, r1
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	440b      	add	r3, r1
 800582e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005832:	3301      	adds	r3, #1
 8005834:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005838:	2b00      	cmp	r3, #0
 800583a:	bf0c      	ite	eq
 800583c:	2301      	moveq	r3, #1
 800583e:	2300      	movne	r3, #0
 8005840:	b2db      	uxtb	r3, r3
 8005842:	e012      	b.n	800586a <HAL_I2C_Init+0x18e>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	1e58      	subs	r0, r3, #1
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6859      	ldr	r1, [r3, #4]
 800584c:	460b      	mov	r3, r1
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	440b      	add	r3, r1
 8005852:	0099      	lsls	r1, r3, #2
 8005854:	440b      	add	r3, r1
 8005856:	fbb0 f3f3 	udiv	r3, r0, r3
 800585a:	3301      	adds	r3, #1
 800585c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005860:	2b00      	cmp	r3, #0
 8005862:	bf0c      	ite	eq
 8005864:	2301      	moveq	r3, #1
 8005866:	2300      	movne	r3, #0
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <HAL_I2C_Init+0x196>
 800586e:	2301      	movs	r3, #1
 8005870:	e022      	b.n	80058b8 <HAL_I2C_Init+0x1dc>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10e      	bne.n	8005898 <HAL_I2C_Init+0x1bc>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	1e58      	subs	r0, r3, #1
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6859      	ldr	r1, [r3, #4]
 8005882:	460b      	mov	r3, r1
 8005884:	005b      	lsls	r3, r3, #1
 8005886:	440b      	add	r3, r1
 8005888:	fbb0 f3f3 	udiv	r3, r0, r3
 800588c:	3301      	adds	r3, #1
 800588e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005892:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005896:	e00f      	b.n	80058b8 <HAL_I2C_Init+0x1dc>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	1e58      	subs	r0, r3, #1
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6859      	ldr	r1, [r3, #4]
 80058a0:	460b      	mov	r3, r1
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	440b      	add	r3, r1
 80058a6:	0099      	lsls	r1, r3, #2
 80058a8:	440b      	add	r3, r1
 80058aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80058ae:	3301      	adds	r3, #1
 80058b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80058b8:	6879      	ldr	r1, [r7, #4]
 80058ba:	6809      	ldr	r1, [r1, #0]
 80058bc:	4313      	orrs	r3, r2
 80058be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	69da      	ldr	r2, [r3, #28]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	431a      	orrs	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	430a      	orrs	r2, r1
 80058da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80058e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	6911      	ldr	r1, [r2, #16]
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	68d2      	ldr	r2, [r2, #12]
 80058f2:	4311      	orrs	r1, r2
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6812      	ldr	r2, [r2, #0]
 80058f8:	430b      	orrs	r3, r1
 80058fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	695a      	ldr	r2, [r3, #20]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	431a      	orrs	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	430a      	orrs	r2, r1
 8005916:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 0201 	orr.w	r2, r2, #1
 8005926:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2220      	movs	r2, #32
 8005932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	000186a0 	.word	0x000186a0
 8005954:	001e847f 	.word	0x001e847f
 8005958:	003d08ff 	.word	0x003d08ff
 800595c:	431bde83 	.word	0x431bde83
 8005960:	10624dd3 	.word	0x10624dd3

08005964 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b088      	sub	sp, #32
 8005968:	af02      	add	r7, sp, #8
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	607a      	str	r2, [r7, #4]
 800596e:	461a      	mov	r2, r3
 8005970:	460b      	mov	r3, r1
 8005972:	817b      	strh	r3, [r7, #10]
 8005974:	4613      	mov	r3, r2
 8005976:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005978:	f7fe faa8 	bl	8003ecc <HAL_GetTick>
 800597c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b20      	cmp	r3, #32
 8005988:	f040 80e0 	bne.w	8005b4c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	2319      	movs	r3, #25
 8005992:	2201      	movs	r2, #1
 8005994:	4970      	ldr	r1, [pc, #448]	; (8005b58 <HAL_I2C_Master_Transmit+0x1f4>)
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f002 f9c8 	bl	8007d2c <I2C_WaitOnFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80059a2:	2302      	movs	r3, #2
 80059a4:	e0d3      	b.n	8005b4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d101      	bne.n	80059b4 <HAL_I2C_Master_Transmit+0x50>
 80059b0:	2302      	movs	r3, #2
 80059b2:	e0cc      	b.n	8005b4e <HAL_I2C_Master_Transmit+0x1ea>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0301 	and.w	r3, r3, #1
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d007      	beq.n	80059da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f042 0201 	orr.w	r2, r2, #1
 80059d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2221      	movs	r2, #33	; 0x21
 80059ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2210      	movs	r2, #16
 80059f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	893a      	ldrh	r2, [r7, #8]
 8005a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	4a50      	ldr	r2, [pc, #320]	; (8005b5c <HAL_I2C_Master_Transmit+0x1f8>)
 8005a1a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005a1c:	8979      	ldrh	r1, [r7, #10]
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	6a3a      	ldr	r2, [r7, #32]
 8005a22:	68f8      	ldr	r0, [r7, #12]
 8005a24:	f001 feb0 	bl	8007788 <I2C_MasterRequestWrite>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e08d      	b.n	8005b4e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a32:	2300      	movs	r3, #0
 8005a34:	613b      	str	r3, [r7, #16]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	695b      	ldr	r3, [r3, #20]
 8005a3c:	613b      	str	r3, [r7, #16]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	613b      	str	r3, [r7, #16]
 8005a46:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005a48:	e066      	b.n	8005b18 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	6a39      	ldr	r1, [r7, #32]
 8005a4e:	68f8      	ldr	r0, [r7, #12]
 8005a50:	f002 fa42 	bl	8007ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00d      	beq.n	8005a76 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5e:	2b04      	cmp	r3, #4
 8005a60:	d107      	bne.n	8005a72 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e06b      	b.n	8005b4e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	781a      	ldrb	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a86:	1c5a      	adds	r2, r3, #1
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a90:	b29b      	uxth	r3, r3
 8005a92:	3b01      	subs	r3, #1
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	f003 0304 	and.w	r3, r3, #4
 8005ab0:	2b04      	cmp	r3, #4
 8005ab2:	d11b      	bne.n	8005aec <HAL_I2C_Master_Transmit+0x188>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d017      	beq.n	8005aec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac0:	781a      	ldrb	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	1c5a      	adds	r2, r3, #1
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	6a39      	ldr	r1, [r7, #32]
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f002 fa32 	bl	8007f5a <I2C_WaitOnBTFFlagUntilTimeout>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d00d      	beq.n	8005b18 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b00:	2b04      	cmp	r3, #4
 8005b02:	d107      	bne.n	8005b14 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b12:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e01a      	b.n	8005b4e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d194      	bne.n	8005a4a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2220      	movs	r2, #32
 8005b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	e000      	b.n	8005b4e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005b4c:	2302      	movs	r3, #2
  }
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3718      	adds	r7, #24
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	00100002 	.word	0x00100002
 8005b5c:	ffff0000 	.word	0xffff0000

08005b60 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	607a      	str	r2, [r7, #4]
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	817b      	strh	r3, [r7, #10]
 8005b70:	4613      	mov	r3, r2
 8005b72:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005b74:	2300      	movs	r3, #0
 8005b76:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b20      	cmp	r3, #32
 8005b82:	f040 810d 	bne.w	8005da0 <HAL_I2C_Master_Transmit_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005b86:	4b89      	ldr	r3, [pc, #548]	; (8005dac <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	08db      	lsrs	r3, r3, #3
 8005b8c:	4a88      	ldr	r2, [pc, #544]	; (8005db0 <HAL_I2C_Master_Transmit_DMA+0x250>)
 8005b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b92:	0a1a      	lsrs	r2, r3, #8
 8005b94:	4613      	mov	r3, r2
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	4413      	add	r3, r2
 8005b9a:	009a      	lsls	r2, r3, #2
 8005b9c:	4413      	add	r3, r2
 8005b9e:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d116      	bne.n	8005bda <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc6:	f043 0220 	orr.w	r2, r3, #32
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e0e3      	b.n	8005da2 <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	699b      	ldr	r3, [r3, #24]
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d0db      	beq.n	8005ba0 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d101      	bne.n	8005bf6 <HAL_I2C_Master_Transmit_DMA+0x96>
 8005bf2:	2302      	movs	r3, #2
 8005bf4:	e0d5      	b.n	8005da2 <HAL_I2C_Master_Transmit_DMA+0x242>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0301 	and.w	r3, r3, #1
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d007      	beq.n	8005c1c <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f042 0201 	orr.w	r2, r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2221      	movs	r2, #33	; 0x21
 8005c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2210      	movs	r2, #16
 8005c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	893a      	ldrh	r2, [r7, #8]
 8005c4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4a56      	ldr	r2, [pc, #344]	; (8005db4 <HAL_I2C_Master_Transmit_DMA+0x254>)
 8005c5c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005c5e:	897a      	ldrh	r2, [r7, #10]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d07b      	beq.n	8005d64 <HAL_I2C_Master_Transmit_DMA+0x204>
    {
      if (hi2c->hdmatx != NULL)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d02a      	beq.n	8005cca <HAL_I2C_Master_Transmit_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c78:	4a4f      	ldr	r2, [pc, #316]	; (8005db8 <HAL_I2C_Master_Transmit_DMA+0x258>)
 8005c7a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c80:	4a4e      	ldr	r2, [pc, #312]	; (8005dbc <HAL_I2C_Master_Transmit_DMA+0x25c>)
 8005c82:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c88:	2200      	movs	r2, #0
 8005c8a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c90:	2200      	movs	r2, #0
 8005c92:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c98:	2200      	movs	r2, #0
 8005c9a:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	4619      	mov	r1, r3
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3310      	adds	r3, #16
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cba:	f7ff f85d 	bl	8004d78 <HAL_DMA_Start_IT>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005cc2:	7dfb      	ldrb	r3, [r7, #23]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d139      	bne.n	8005d3c <HAL_I2C_Master_Transmit_DMA+0x1dc>
 8005cc8:	e013      	b.n	8005cf2 <HAL_I2C_Master_Transmit_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cde:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e057      	b.n	8005da2 <HAL_I2C_Master_Transmit_DMA+0x242>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005d08:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	685a      	ldr	r2, [r3, #4]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d18:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d28:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d38:	601a      	str	r2, [r3, #0]
 8005d3a:	e02f      	b.n	8005d9c <HAL_I2C_Master_Transmit_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2220      	movs	r2, #32
 8005d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d50:	f043 0210 	orr.w	r2, r3, #16
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e01e      	b.n	8005da2 <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d72:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d82:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005d9a:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	e000      	b.n	8005da2 <HAL_I2C_Master_Transmit_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 8005da0:	2302      	movs	r3, #2
  }
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3718      	adds	r7, #24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	20000000 	.word	0x20000000
 8005db0:	14f8b589 	.word	0x14f8b589
 8005db4:	ffff0000 	.word	0xffff0000
 8005db8:	080079b9 	.word	0x080079b9
 8005dbc:	08007b63 	.word	0x08007b63

08005dc0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b088      	sub	sp, #32
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	4608      	mov	r0, r1
 8005dca:	4611      	mov	r1, r2
 8005dcc:	461a      	mov	r2, r3
 8005dce:	4603      	mov	r3, r0
 8005dd0:	817b      	strh	r3, [r7, #10]
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	813b      	strh	r3, [r7, #8]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005dda:	f7fe f877 	bl	8003ecc <HAL_GetTick>
 8005dde:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	2b20      	cmp	r3, #32
 8005dea:	f040 80d9 	bne.w	8005fa0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	9300      	str	r3, [sp, #0]
 8005df2:	2319      	movs	r3, #25
 8005df4:	2201      	movs	r2, #1
 8005df6:	496d      	ldr	r1, [pc, #436]	; (8005fac <HAL_I2C_Mem_Write+0x1ec>)
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f001 ff97 	bl	8007d2c <I2C_WaitOnFlagUntilTimeout>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005e04:	2302      	movs	r3, #2
 8005e06:	e0cc      	b.n	8005fa2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d101      	bne.n	8005e16 <HAL_I2C_Mem_Write+0x56>
 8005e12:	2302      	movs	r3, #2
 8005e14:	e0c5      	b.n	8005fa2 <HAL_I2C_Mem_Write+0x1e2>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d007      	beq.n	8005e3c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f042 0201 	orr.w	r2, r2, #1
 8005e3a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e4a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2221      	movs	r2, #33	; 0x21
 8005e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2240      	movs	r2, #64	; 0x40
 8005e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6a3a      	ldr	r2, [r7, #32]
 8005e66:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005e6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	4a4d      	ldr	r2, [pc, #308]	; (8005fb0 <HAL_I2C_Mem_Write+0x1f0>)
 8005e7c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e7e:	88f8      	ldrh	r0, [r7, #6]
 8005e80:	893a      	ldrh	r2, [r7, #8]
 8005e82:	8979      	ldrh	r1, [r7, #10]
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	9301      	str	r3, [sp, #4]
 8005e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f001 fcfc 	bl	800788c <I2C_RequestMemoryWrite>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d052      	beq.n	8005f40 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e081      	b.n	8005fa2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f002 f818 	bl	8007ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00d      	beq.n	8005eca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb2:	2b04      	cmp	r3, #4
 8005eb4:	d107      	bne.n	8005ec6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ec4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e06b      	b.n	8005fa2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ece:	781a      	ldrb	r2, [r3, #0]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eda:	1c5a      	adds	r2, r3, #1
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b04      	cmp	r3, #4
 8005f06:	d11b      	bne.n	8005f40 <HAL_I2C_Mem_Write+0x180>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d017      	beq.n	8005f40 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f14:	781a      	ldrb	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	1c5a      	adds	r2, r3, #1
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	b29a      	uxth	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1aa      	bne.n	8005e9e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f48:	697a      	ldr	r2, [r7, #20]
 8005f4a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f002 f804 	bl	8007f5a <I2C_WaitOnBTFFlagUntilTimeout>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00d      	beq.n	8005f74 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d107      	bne.n	8005f70 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f6e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e016      	b.n	8005fa2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	e000      	b.n	8005fa2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005fa0:	2302      	movs	r3, #2
  }
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3718      	adds	r7, #24
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	00100002 	.word	0x00100002
 8005fb0:	ffff0000 	.word	0xffff0000

08005fb4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b088      	sub	sp, #32
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fcc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fd4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fdc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005fde:	7bfb      	ldrb	r3, [r7, #15]
 8005fe0:	2b10      	cmp	r3, #16
 8005fe2:	d003      	beq.n	8005fec <HAL_I2C_EV_IRQHandler+0x38>
 8005fe4:	7bfb      	ldrb	r3, [r7, #15]
 8005fe6:	2b40      	cmp	r3, #64	; 0x40
 8005fe8:	f040 80c1 	bne.w	800616e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	2b00      	cmp	r3, #0
 8006004:	d10d      	bne.n	8006022 <HAL_I2C_EV_IRQHandler+0x6e>
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800600c:	d003      	beq.n	8006016 <HAL_I2C_EV_IRQHandler+0x62>
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006014:	d101      	bne.n	800601a <HAL_I2C_EV_IRQHandler+0x66>
 8006016:	2301      	movs	r3, #1
 8006018:	e000      	b.n	800601c <HAL_I2C_EV_IRQHandler+0x68>
 800601a:	2300      	movs	r3, #0
 800601c:	2b01      	cmp	r3, #1
 800601e:	f000 8132 	beq.w	8006286 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	f003 0301 	and.w	r3, r3, #1
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00c      	beq.n	8006046 <HAL_I2C_EV_IRQHandler+0x92>
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	0a5b      	lsrs	r3, r3, #9
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	2b00      	cmp	r3, #0
 8006036:	d006      	beq.n	8006046 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f002 f830 	bl	800809e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 fd87 	bl	8006b52 <I2C_Master_SB>
 8006044:	e092      	b.n	800616c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	08db      	lsrs	r3, r3, #3
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d009      	beq.n	8006066 <HAL_I2C_EV_IRQHandler+0xb2>
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	0a5b      	lsrs	r3, r3, #9
 8006056:	f003 0301 	and.w	r3, r3, #1
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 fdfd 	bl	8006c5e <I2C_Master_ADD10>
 8006064:	e082      	b.n	800616c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	085b      	lsrs	r3, r3, #1
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	2b00      	cmp	r3, #0
 8006070:	d009      	beq.n	8006086 <HAL_I2C_EV_IRQHandler+0xd2>
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	0a5b      	lsrs	r3, r3, #9
 8006076:	f003 0301 	and.w	r3, r3, #1
 800607a:	2b00      	cmp	r3, #0
 800607c:	d003      	beq.n	8006086 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fe17 	bl	8006cb2 <I2C_Master_ADDR>
 8006084:	e072      	b.n	800616c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	089b      	lsrs	r3, r3, #2
 800608a:	f003 0301 	and.w	r3, r3, #1
 800608e:	2b00      	cmp	r3, #0
 8006090:	d03b      	beq.n	800610a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800609c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060a0:	f000 80f3 	beq.w	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	09db      	lsrs	r3, r3, #7
 80060a8:	f003 0301 	and.w	r3, r3, #1
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d00f      	beq.n	80060d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	0a9b      	lsrs	r3, r3, #10
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d009      	beq.n	80060d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	089b      	lsrs	r3, r3, #2
 80060c0:	f003 0301 	and.w	r3, r3, #1
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d103      	bne.n	80060d0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fa01 	bl	80064d0 <I2C_MasterTransmit_TXE>
 80060ce:	e04d      	b.n	800616c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	089b      	lsrs	r3, r3, #2
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 80d6 	beq.w	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	0a5b      	lsrs	r3, r3, #9
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 80cf 	beq.w	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80060ec:	7bbb      	ldrb	r3, [r7, #14]
 80060ee:	2b21      	cmp	r3, #33	; 0x21
 80060f0:	d103      	bne.n	80060fa <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 fa88 	bl	8006608 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060f8:	e0c7      	b.n	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80060fa:	7bfb      	ldrb	r3, [r7, #15]
 80060fc:	2b40      	cmp	r3, #64	; 0x40
 80060fe:	f040 80c4 	bne.w	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 faf6 	bl	80066f4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006108:	e0bf      	b.n	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006118:	f000 80b7 	beq.w	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	099b      	lsrs	r3, r3, #6
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00f      	beq.n	8006148 <HAL_I2C_EV_IRQHandler+0x194>
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	0a9b      	lsrs	r3, r3, #10
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d009      	beq.n	8006148 <HAL_I2C_EV_IRQHandler+0x194>
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	089b      	lsrs	r3, r3, #2
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b00      	cmp	r3, #0
 800613e:	d103      	bne.n	8006148 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 fb6b 	bl	800681c <I2C_MasterReceive_RXNE>
 8006146:	e011      	b.n	800616c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	089b      	lsrs	r3, r3, #2
 800614c:	f003 0301 	and.w	r3, r3, #1
 8006150:	2b00      	cmp	r3, #0
 8006152:	f000 809a 	beq.w	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	0a5b      	lsrs	r3, r3, #9
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	2b00      	cmp	r3, #0
 8006160:	f000 8093 	beq.w	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 fc0a 	bl	800697e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800616a:	e08e      	b.n	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
 800616c:	e08d      	b.n	800628a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	d004      	beq.n	8006180 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	61fb      	str	r3, [r7, #28]
 800617e:	e007      	b.n	8006190 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	085b      	lsrs	r3, r3, #1
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	2b00      	cmp	r3, #0
 800619a:	d012      	beq.n	80061c2 <HAL_I2C_EV_IRQHandler+0x20e>
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	0a5b      	lsrs	r3, r3, #9
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d00c      	beq.n	80061c2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	699b      	ldr	r3, [r3, #24]
 80061b6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80061b8:	69b9      	ldr	r1, [r7, #24]
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 ffc8 	bl	8007150 <I2C_Slave_ADDR>
 80061c0:	e066      	b.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	091b      	lsrs	r3, r3, #4
 80061c6:	f003 0301 	and.w	r3, r3, #1
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d009      	beq.n	80061e2 <HAL_I2C_EV_IRQHandler+0x22e>
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	0a5b      	lsrs	r3, r3, #9
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d003      	beq.n	80061e2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f001 f802 	bl	80071e4 <I2C_Slave_STOPF>
 80061e0:	e056      	b.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80061e2:	7bbb      	ldrb	r3, [r7, #14]
 80061e4:	2b21      	cmp	r3, #33	; 0x21
 80061e6:	d002      	beq.n	80061ee <HAL_I2C_EV_IRQHandler+0x23a>
 80061e8:	7bbb      	ldrb	r3, [r7, #14]
 80061ea:	2b29      	cmp	r3, #41	; 0x29
 80061ec:	d125      	bne.n	800623a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	09db      	lsrs	r3, r3, #7
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00f      	beq.n	800621a <HAL_I2C_EV_IRQHandler+0x266>
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	0a9b      	lsrs	r3, r3, #10
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d009      	beq.n	800621a <HAL_I2C_EV_IRQHandler+0x266>
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	089b      	lsrs	r3, r3, #2
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d103      	bne.n	800621a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 fede 	bl	8006fd4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006218:	e039      	b.n	800628e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	089b      	lsrs	r3, r3, #2
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b00      	cmp	r3, #0
 8006224:	d033      	beq.n	800628e <HAL_I2C_EV_IRQHandler+0x2da>
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	0a5b      	lsrs	r3, r3, #9
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b00      	cmp	r3, #0
 8006230:	d02d      	beq.n	800628e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 ff0b 	bl	800704e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006238:	e029      	b.n	800628e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	099b      	lsrs	r3, r3, #6
 800623e:	f003 0301 	and.w	r3, r3, #1
 8006242:	2b00      	cmp	r3, #0
 8006244:	d00f      	beq.n	8006266 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006246:	697b      	ldr	r3, [r7, #20]
 8006248:	0a9b      	lsrs	r3, r3, #10
 800624a:	f003 0301 	and.w	r3, r3, #1
 800624e:	2b00      	cmp	r3, #0
 8006250:	d009      	beq.n	8006266 <HAL_I2C_EV_IRQHandler+0x2b2>
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	089b      	lsrs	r3, r3, #2
 8006256:	f003 0301 	and.w	r3, r3, #1
 800625a:	2b00      	cmp	r3, #0
 800625c:	d103      	bne.n	8006266 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 ff16 	bl	8007090 <I2C_SlaveReceive_RXNE>
 8006264:	e014      	b.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	089b      	lsrs	r3, r3, #2
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00e      	beq.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	0a5b      	lsrs	r3, r3, #9
 8006276:	f003 0301 	and.w	r3, r3, #1
 800627a:	2b00      	cmp	r3, #0
 800627c:	d008      	beq.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 ff44 	bl	800710c <I2C_SlaveReceive_BTF>
 8006284:	e004      	b.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006286:	bf00      	nop
 8006288:	e002      	b.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800628a:	bf00      	nop
 800628c:	e000      	b.n	8006290 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800628e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006290:	3720      	adds	r7, #32
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006296:	b580      	push	{r7, lr}
 8006298:	b08a      	sub	sp, #40	; 0x28
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	695b      	ldr	r3, [r3, #20]
 80062a4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80062ae:	2300      	movs	r3, #0
 80062b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062b8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80062ba:	6a3b      	ldr	r3, [r7, #32]
 80062bc:	0a1b      	lsrs	r3, r3, #8
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00e      	beq.n	80062e4 <HAL_I2C_ER_IRQHandler+0x4e>
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	0a1b      	lsrs	r3, r3, #8
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d008      	beq.n	80062e4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80062d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d4:	f043 0301 	orr.w	r3, r3, #1
 80062d8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80062e2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80062e4:	6a3b      	ldr	r3, [r7, #32]
 80062e6:	0a5b      	lsrs	r3, r3, #9
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00e      	beq.n	800630e <HAL_I2C_ER_IRQHandler+0x78>
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	0a1b      	lsrs	r3, r3, #8
 80062f4:	f003 0301 	and.w	r3, r3, #1
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d008      	beq.n	800630e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80062fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fe:	f043 0302 	orr.w	r3, r3, #2
 8006302:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800630c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	0a9b      	lsrs	r3, r3, #10
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	d03f      	beq.n	800639a <HAL_I2C_ER_IRQHandler+0x104>
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	0a1b      	lsrs	r3, r3, #8
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b00      	cmp	r3, #0
 8006324:	d039      	beq.n	800639a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006326:	7efb      	ldrb	r3, [r7, #27]
 8006328:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800632e:	b29b      	uxth	r3, r3
 8006330:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006338:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800633e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006340:	7ebb      	ldrb	r3, [r7, #26]
 8006342:	2b20      	cmp	r3, #32
 8006344:	d112      	bne.n	800636c <HAL_I2C_ER_IRQHandler+0xd6>
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d10f      	bne.n	800636c <HAL_I2C_ER_IRQHandler+0xd6>
 800634c:	7cfb      	ldrb	r3, [r7, #19]
 800634e:	2b21      	cmp	r3, #33	; 0x21
 8006350:	d008      	beq.n	8006364 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006352:	7cfb      	ldrb	r3, [r7, #19]
 8006354:	2b29      	cmp	r3, #41	; 0x29
 8006356:	d005      	beq.n	8006364 <HAL_I2C_ER_IRQHandler+0xce>
 8006358:	7cfb      	ldrb	r3, [r7, #19]
 800635a:	2b28      	cmp	r3, #40	; 0x28
 800635c:	d106      	bne.n	800636c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2b21      	cmp	r3, #33	; 0x21
 8006362:	d103      	bne.n	800636c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f001 f86d 	bl	8007444 <I2C_Slave_AF>
 800636a:	e016      	b.n	800639a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006374:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006378:	f043 0304 	orr.w	r3, r3, #4
 800637c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800637e:	7efb      	ldrb	r3, [r7, #27]
 8006380:	2b10      	cmp	r3, #16
 8006382:	d002      	beq.n	800638a <HAL_I2C_ER_IRQHandler+0xf4>
 8006384:	7efb      	ldrb	r3, [r7, #27]
 8006386:	2b40      	cmp	r3, #64	; 0x40
 8006388:	d107      	bne.n	800639a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681a      	ldr	r2, [r3, #0]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006398:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800639a:	6a3b      	ldr	r3, [r7, #32]
 800639c:	0adb      	lsrs	r3, r3, #11
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00e      	beq.n	80063c4 <HAL_I2C_ER_IRQHandler+0x12e>
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	0a1b      	lsrs	r3, r3, #8
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d008      	beq.n	80063c4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80063b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b4:	f043 0308 	orr.w	r3, r3, #8
 80063b8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80063c2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80063c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d008      	beq.n	80063dc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d0:	431a      	orrs	r2, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f001 f8a4 	bl	8007524 <I2C_ITError>
  }
}
 80063dc:	bf00      	nop
 80063de:	3728      	adds	r7, #40	; 0x28
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	460b      	mov	r3, r1
 800643e:	70fb      	strb	r3, [r7, #3]
 8006440:	4613      	mov	r3, r2
 8006442:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006450:	b480      	push	{r7}
 8006452:	b083      	sub	sp, #12
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006458:	bf00      	nop
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800646c:	bf00      	nop
 800646e:	370c      	adds	r7, #12
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c2:	b2db      	uxtb	r3, r3
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr

080064d0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064de:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064e6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ec:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d150      	bne.n	8006598 <I2C_MasterTransmit_TXE+0xc8>
 80064f6:	7bfb      	ldrb	r3, [r7, #15]
 80064f8:	2b21      	cmp	r3, #33	; 0x21
 80064fa:	d14d      	bne.n	8006598 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b08      	cmp	r3, #8
 8006500:	d01d      	beq.n	800653e <I2C_MasterTransmit_TXE+0x6e>
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	2b20      	cmp	r3, #32
 8006506:	d01a      	beq.n	800653e <I2C_MasterTransmit_TXE+0x6e>
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800650e:	d016      	beq.n	800653e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685a      	ldr	r2, [r3, #4]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800651e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2211      	movs	r2, #17
 8006524:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2220      	movs	r2, #32
 8006532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f7ff ff54 	bl	80063e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800653c:	e060      	b.n	8006600 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800654c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800655c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2220      	movs	r2, #32
 8006568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b40      	cmp	r3, #64	; 0x40
 8006576:	d107      	bne.n	8006588 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f7ff ff6f 	bl	8006464 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006586:	e03b      	b.n	8006600 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f7ff ff27 	bl	80063e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006596:	e033      	b.n	8006600 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006598:	7bfb      	ldrb	r3, [r7, #15]
 800659a:	2b21      	cmp	r3, #33	; 0x21
 800659c:	d005      	beq.n	80065aa <I2C_MasterTransmit_TXE+0xda>
 800659e:	7bbb      	ldrb	r3, [r7, #14]
 80065a0:	2b40      	cmp	r3, #64	; 0x40
 80065a2:	d12d      	bne.n	8006600 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80065a4:	7bfb      	ldrb	r3, [r7, #15]
 80065a6:	2b22      	cmp	r3, #34	; 0x22
 80065a8:	d12a      	bne.n	8006600 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d108      	bne.n	80065c6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685a      	ldr	r2, [r3, #4]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065c2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80065c4:	e01c      	b.n	8006600 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	2b40      	cmp	r3, #64	; 0x40
 80065d0:	d103      	bne.n	80065da <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f88e 	bl	80066f4 <I2C_MemoryTransmit_TXE_BTF>
}
 80065d8:	e012      	b.n	8006600 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	781a      	ldrb	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ea:	1c5a      	adds	r2, r3, #1
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	3b01      	subs	r3, #1
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80065fe:	e7ff      	b.n	8006600 <I2C_MasterTransmit_TXE+0x130>
 8006600:	bf00      	nop
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006614:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b21      	cmp	r3, #33	; 0x21
 8006620:	d164      	bne.n	80066ec <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006626:	b29b      	uxth	r3, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	d012      	beq.n	8006652 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006630:	781a      	ldrb	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	1c5a      	adds	r2, r3, #1
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006646:	b29b      	uxth	r3, r3
 8006648:	3b01      	subs	r3, #1
 800664a:	b29a      	uxth	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006650:	e04c      	b.n	80066ec <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2b08      	cmp	r3, #8
 8006656:	d01d      	beq.n	8006694 <I2C_MasterTransmit_BTF+0x8c>
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2b20      	cmp	r3, #32
 800665c:	d01a      	beq.n	8006694 <I2C_MasterTransmit_BTF+0x8c>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006664:	d016      	beq.n	8006694 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	685a      	ldr	r2, [r3, #4]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006674:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2211      	movs	r2, #17
 800667a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2220      	movs	r2, #32
 8006688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7ff fea9 	bl	80063e4 <HAL_I2C_MasterTxCpltCallback>
}
 8006692:	e02b      	b.n	80066ec <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685a      	ldr	r2, [r3, #4]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80066a2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066b2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2220      	movs	r2, #32
 80066be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b40      	cmp	r3, #64	; 0x40
 80066cc:	d107      	bne.n	80066de <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7ff fec4 	bl	8006464 <HAL_I2C_MemTxCpltCallback>
}
 80066dc:	e006      	b.n	80066ec <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7ff fe7c 	bl	80063e4 <HAL_I2C_MasterTxCpltCallback>
}
 80066ec:	bf00      	nop
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006702:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006708:	2b00      	cmp	r3, #0
 800670a:	d11d      	bne.n	8006748 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006710:	2b01      	cmp	r3, #1
 8006712:	d10b      	bne.n	800672c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006718:	b2da      	uxtb	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006724:	1c9a      	adds	r2, r3, #2
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800672a:	e073      	b.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006730:	b29b      	uxth	r3, r3
 8006732:	121b      	asrs	r3, r3, #8
 8006734:	b2da      	uxtb	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006740:	1c5a      	adds	r2, r3, #1
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006746:	e065      	b.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800674c:	2b01      	cmp	r3, #1
 800674e:	d10b      	bne.n	8006768 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006754:	b2da      	uxtb	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006766:	e055      	b.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800676c:	2b02      	cmp	r3, #2
 800676e:	d151      	bne.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006770:	7bfb      	ldrb	r3, [r7, #15]
 8006772:	2b22      	cmp	r3, #34	; 0x22
 8006774:	d10d      	bne.n	8006792 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006784:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800678a:	1c5a      	adds	r2, r3, #1
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006790:	e040      	b.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006796:	b29b      	uxth	r3, r3
 8006798:	2b00      	cmp	r3, #0
 800679a:	d015      	beq.n	80067c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800679c:	7bfb      	ldrb	r3, [r7, #15]
 800679e:	2b21      	cmp	r3, #33	; 0x21
 80067a0:	d112      	bne.n	80067c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	781a      	ldrb	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b2:	1c5a      	adds	r2, r3, #1
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067bc:	b29b      	uxth	r3, r3
 80067be:	3b01      	subs	r3, #1
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80067c6:	e025      	b.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d120      	bne.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	2b21      	cmp	r3, #33	; 0x21
 80067d6:	d11d      	bne.n	8006814 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067e6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2220      	movs	r2, #32
 8006802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f7ff fe28 	bl	8006464 <HAL_I2C_MemTxCpltCallback>
}
 8006814:	bf00      	nop
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b22      	cmp	r3, #34	; 0x22
 800682e:	f040 80a2 	bne.w	8006976 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006836:	b29b      	uxth	r3, r3
 8006838:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2b03      	cmp	r3, #3
 800683e:	d921      	bls.n	8006884 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	691a      	ldr	r2, [r3, #16]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	b2d2      	uxtb	r2, r2
 800684c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006852:	1c5a      	adds	r2, r3, #1
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800685c:	b29b      	uxth	r3, r3
 800685e:	3b01      	subs	r3, #1
 8006860:	b29a      	uxth	r2, r3
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800686a:	b29b      	uxth	r3, r3
 800686c:	2b03      	cmp	r3, #3
 800686e:	f040 8082 	bne.w	8006976 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006880:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006882:	e078      	b.n	8006976 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006888:	2b02      	cmp	r3, #2
 800688a:	d074      	beq.n	8006976 <I2C_MasterReceive_RXNE+0x15a>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d002      	beq.n	8006898 <I2C_MasterReceive_RXNE+0x7c>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d16e      	bne.n	8006976 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f001 fb9f 	bl	8007fdc <I2C_WaitOnSTOPRequestThroughIT>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d142      	bne.n	800692a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068b2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80068c2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	691a      	ldr	r2, [r3, #16]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	3b01      	subs	r3, #1
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2220      	movs	r2, #32
 80068ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b40      	cmp	r3, #64	; 0x40
 80068fc:	d10a      	bne.n	8006914 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f7ff fdb3 	bl	8006478 <HAL_I2C_MemRxCpltCallback>
}
 8006912:	e030      	b.n	8006976 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2212      	movs	r2, #18
 8006920:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7ff fd68 	bl	80063f8 <HAL_I2C_MasterRxCpltCallback>
}
 8006928:	e025      	b.n	8006976 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	685a      	ldr	r2, [r3, #4]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006938:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	691a      	ldr	r2, [r3, #16]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006944:	b2d2      	uxtb	r2, r2
 8006946:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694c:	1c5a      	adds	r2, r3, #1
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2220      	movs	r2, #32
 8006964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7ff fd8b 	bl	800648c <HAL_I2C_ErrorCallback>
}
 8006976:	bf00      	nop
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}

0800697e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800697e:	b580      	push	{r7, lr}
 8006980:	b084      	sub	sp, #16
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800698a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006990:	b29b      	uxth	r3, r3
 8006992:	2b04      	cmp	r3, #4
 8006994:	d11b      	bne.n	80069ce <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069a4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	691a      	ldr	r2, [r3, #16]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b0:	b2d2      	uxtb	r2, r2
 80069b2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b8:	1c5a      	adds	r2, r3, #1
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80069cc:	e0bd      	b.n	8006b4a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	2b03      	cmp	r3, #3
 80069d6:	d129      	bne.n	8006a2c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	685a      	ldr	r2, [r3, #4]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069e6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2b04      	cmp	r3, #4
 80069ec:	d00a      	beq.n	8006a04 <I2C_MasterReceive_BTF+0x86>
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d007      	beq.n	8006a04 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a02:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	691a      	ldr	r2, [r3, #16]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0e:	b2d2      	uxtb	r2, r2
 8006a10:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a16:	1c5a      	adds	r2, r3, #1
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	3b01      	subs	r3, #1
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006a2a:	e08e      	b.n	8006b4a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d176      	bne.n	8006b24 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d002      	beq.n	8006a42 <I2C_MasterReceive_BTF+0xc4>
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2b10      	cmp	r3, #16
 8006a40:	d108      	bne.n	8006a54 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	e019      	b.n	8006a88 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2b04      	cmp	r3, #4
 8006a58:	d002      	beq.n	8006a60 <I2C_MasterReceive_BTF+0xe2>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d108      	bne.n	8006a72 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a6e:	601a      	str	r2, [r3, #0]
 8006a70:	e00a      	b.n	8006a88 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2b10      	cmp	r3, #16
 8006a76:	d007      	beq.n	8006a88 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a86:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	691a      	ldr	r2, [r3, #16]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a92:	b2d2      	uxtb	r2, r2
 8006a94:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9a:	1c5a      	adds	r2, r3, #1
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	691a      	ldr	r2, [r3, #16]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ab8:	b2d2      	uxtb	r2, r2
 8006aba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac0:	1c5a      	adds	r2, r3, #1
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	3b01      	subs	r3, #1
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685a      	ldr	r2, [r3, #4]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006ae2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b40      	cmp	r3, #64	; 0x40
 8006af6:	d10a      	bne.n	8006b0e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff fcb6 	bl	8006478 <HAL_I2C_MemRxCpltCallback>
}
 8006b0c:	e01d      	b.n	8006b4a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2212      	movs	r2, #18
 8006b1a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f7ff fc6b 	bl	80063f8 <HAL_I2C_MasterRxCpltCallback>
}
 8006b22:	e012      	b.n	8006b4a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	691a      	ldr	r2, [r3, #16]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b2e:	b2d2      	uxtb	r2, r2
 8006b30:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	3b01      	subs	r3, #1
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006b4a:	bf00      	nop
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}

08006b52 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006b52:	b480      	push	{r7}
 8006b54:	b083      	sub	sp, #12
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b40      	cmp	r3, #64	; 0x40
 8006b64:	d117      	bne.n	8006b96 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d109      	bne.n	8006b82 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	461a      	mov	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006b7e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006b80:	e067      	b.n	8006c52 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	f043 0301 	orr.w	r3, r3, #1
 8006b8c:	b2da      	uxtb	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	611a      	str	r2, [r3, #16]
}
 8006b94:	e05d      	b.n	8006c52 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b9e:	d133      	bne.n	8006c08 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b21      	cmp	r3, #33	; 0x21
 8006baa:	d109      	bne.n	8006bc0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006bbc:	611a      	str	r2, [r3, #16]
 8006bbe:	e008      	b.n	8006bd2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	f043 0301 	orr.w	r3, r3, #1
 8006bca:	b2da      	uxtb	r2, r3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d004      	beq.n	8006be4 <I2C_Master_SB+0x92>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d108      	bne.n	8006bf6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d032      	beq.n	8006c52 <I2C_Master_SB+0x100>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d02d      	beq.n	8006c52 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	685a      	ldr	r2, [r3, #4]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c04:	605a      	str	r2, [r3, #4]
}
 8006c06:	e024      	b.n	8006c52 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10e      	bne.n	8006c2e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	11db      	asrs	r3, r3, #7
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	f003 0306 	and.w	r3, r3, #6
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	f063 030f 	orn	r3, r3, #15
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	611a      	str	r2, [r3, #16]
}
 8006c2c:	e011      	b.n	8006c52 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	d10d      	bne.n	8006c52 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	11db      	asrs	r3, r3, #7
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	f003 0306 	and.w	r3, r3, #6
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	f063 030e 	orn	r3, r3, #14
 8006c4a:	b2da      	uxtb	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	611a      	str	r2, [r3, #16]
}
 8006c52:	bf00      	nop
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr

08006c5e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b083      	sub	sp, #12
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c6a:	b2da      	uxtb	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d004      	beq.n	8006c84 <I2C_Master_ADD10+0x26>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d108      	bne.n	8006c96 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00c      	beq.n	8006ca6 <I2C_Master_ADD10+0x48>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d007      	beq.n	8006ca6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ca4:	605a      	str	r2, [r3, #4]
  }
}
 8006ca6:	bf00      	nop
 8006ca8:	370c      	adds	r7, #12
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr

08006cb2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b091      	sub	sp, #68	; 0x44
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cc0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cce:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b22      	cmp	r3, #34	; 0x22
 8006cda:	f040 8169 	bne.w	8006fb0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10f      	bne.n	8006d06 <I2C_Master_ADDR+0x54>
 8006ce6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006cea:	2b40      	cmp	r3, #64	; 0x40
 8006cec:	d10b      	bne.n	8006d06 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cee:	2300      	movs	r3, #0
 8006cf0:	633b      	str	r3, [r7, #48]	; 0x30
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	633b      	str	r3, [r7, #48]	; 0x30
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	699b      	ldr	r3, [r3, #24]
 8006d00:	633b      	str	r3, [r7, #48]	; 0x30
 8006d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d04:	e160      	b.n	8006fc8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d11d      	bne.n	8006d4a <I2C_Master_ADDR+0x98>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006d16:	d118      	bne.n	8006d4a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d18:	2300      	movs	r3, #0
 8006d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d3c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d42:	1c5a      	adds	r2, r3, #1
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	651a      	str	r2, [r3, #80]	; 0x50
 8006d48:	e13e      	b.n	8006fc8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d113      	bne.n	8006d7c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d54:	2300      	movs	r3, #0
 8006d56:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	695b      	ldr	r3, [r3, #20]
 8006d5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d68:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	e115      	b.n	8006fa8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	f040 808a 	bne.w	8006e9c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d8e:	d137      	bne.n	8006e00 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d9e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006daa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dae:	d113      	bne.n	8006dd8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dbe:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	695b      	ldr	r3, [r3, #20]
 8006dca:	627b      	str	r3, [r7, #36]	; 0x24
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	699b      	ldr	r3, [r3, #24]
 8006dd2:	627b      	str	r3, [r7, #36]	; 0x24
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd6:	e0e7      	b.n	8006fa8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dd8:	2300      	movs	r3, #0
 8006dda:	623b      	str	r3, [r7, #32]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	623b      	str	r3, [r7, #32]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	623b      	str	r3, [r7, #32]
 8006dec:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dfc:	601a      	str	r2, [r3, #0]
 8006dfe:	e0d3      	b.n	8006fa8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e02:	2b08      	cmp	r3, #8
 8006e04:	d02e      	beq.n	8006e64 <I2C_Master_ADDR+0x1b2>
 8006e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e08:	2b20      	cmp	r3, #32
 8006e0a:	d02b      	beq.n	8006e64 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e0e:	2b12      	cmp	r3, #18
 8006e10:	d102      	bne.n	8006e18 <I2C_Master_ADDR+0x166>
 8006e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d125      	bne.n	8006e64 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d00e      	beq.n	8006e3c <I2C_Master_ADDR+0x18a>
 8006e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e20:	2b02      	cmp	r3, #2
 8006e22:	d00b      	beq.n	8006e3c <I2C_Master_ADDR+0x18a>
 8006e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e26:	2b10      	cmp	r3, #16
 8006e28:	d008      	beq.n	8006e3c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e38:	601a      	str	r2, [r3, #0]
 8006e3a:	e007      	b.n	8006e4c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e4a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	61fb      	str	r3, [r7, #28]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	695b      	ldr	r3, [r3, #20]
 8006e56:	61fb      	str	r3, [r7, #28]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	61fb      	str	r3, [r7, #28]
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	e0a1      	b.n	8006fa8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e72:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e74:	2300      	movs	r3, #0
 8006e76:	61bb      	str	r3, [r7, #24]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	695b      	ldr	r3, [r3, #20]
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	61bb      	str	r3, [r7, #24]
 8006e88:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e98:	601a      	str	r2, [r3, #0]
 8006e9a:	e085      	b.n	8006fa8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d14d      	bne.n	8006f42 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea8:	2b04      	cmp	r3, #4
 8006eaa:	d016      	beq.n	8006eda <I2C_Master_ADDR+0x228>
 8006eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eae:	2b02      	cmp	r3, #2
 8006eb0:	d013      	beq.n	8006eda <I2C_Master_ADDR+0x228>
 8006eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb4:	2b10      	cmp	r3, #16
 8006eb6:	d010      	beq.n	8006eda <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ec6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	681a      	ldr	r2, [r3, #0]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ed6:	601a      	str	r2, [r3, #0]
 8006ed8:	e007      	b.n	8006eea <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006ee8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ef4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ef8:	d117      	bne.n	8006f2a <I2C_Master_ADDR+0x278>
 8006efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006efc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006f00:	d00b      	beq.n	8006f1a <I2C_Master_ADDR+0x268>
 8006f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d008      	beq.n	8006f1a <I2C_Master_ADDR+0x268>
 8006f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0a:	2b08      	cmp	r3, #8
 8006f0c:	d005      	beq.n	8006f1a <I2C_Master_ADDR+0x268>
 8006f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f10:	2b10      	cmp	r3, #16
 8006f12:	d002      	beq.n	8006f1a <I2C_Master_ADDR+0x268>
 8006f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f16:	2b20      	cmp	r3, #32
 8006f18:	d107      	bne.n	8006f2a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	685a      	ldr	r2, [r3, #4]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f28:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	617b      	str	r3, [r7, #20]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	617b      	str	r3, [r7, #20]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	617b      	str	r3, [r7, #20]
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	e032      	b.n	8006fa8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f50:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f60:	d117      	bne.n	8006f92 <I2C_Master_ADDR+0x2e0>
 8006f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006f68:	d00b      	beq.n	8006f82 <I2C_Master_ADDR+0x2d0>
 8006f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d008      	beq.n	8006f82 <I2C_Master_ADDR+0x2d0>
 8006f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f72:	2b08      	cmp	r3, #8
 8006f74:	d005      	beq.n	8006f82 <I2C_Master_ADDR+0x2d0>
 8006f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f78:	2b10      	cmp	r3, #16
 8006f7a:	d002      	beq.n	8006f82 <I2C_Master_ADDR+0x2d0>
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7e:	2b20      	cmp	r3, #32
 8006f80:	d107      	bne.n	8006f92 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	685a      	ldr	r2, [r3, #4]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006f90:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f92:	2300      	movs	r3, #0
 8006f94:	613b      	str	r3, [r7, #16]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	695b      	ldr	r3, [r3, #20]
 8006f9c:	613b      	str	r3, [r7, #16]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	699b      	ldr	r3, [r3, #24]
 8006fa4:	613b      	str	r3, [r7, #16]
 8006fa6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006fae:	e00b      	b.n	8006fc8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	60fb      	str	r3, [r7, #12]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	695b      	ldr	r3, [r3, #20]
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
}
 8006fc6:	e7ff      	b.n	8006fc8 <I2C_Master_ADDR+0x316>
 8006fc8:	bf00      	nop
 8006fca:	3744      	adds	r7, #68	; 0x44
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d02b      	beq.n	8007046 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff2:	781a      	ldrb	r2, [r3, #0]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ffe:	1c5a      	adds	r2, r3, #1
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007008:	b29b      	uxth	r3, r3
 800700a:	3b01      	subs	r3, #1
 800700c:	b29a      	uxth	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007016:	b29b      	uxth	r3, r3
 8007018:	2b00      	cmp	r3, #0
 800701a:	d114      	bne.n	8007046 <I2C_SlaveTransmit_TXE+0x72>
 800701c:	7bfb      	ldrb	r3, [r7, #15]
 800701e:	2b29      	cmp	r3, #41	; 0x29
 8007020:	d111      	bne.n	8007046 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	685a      	ldr	r2, [r3, #4]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007030:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2221      	movs	r2, #33	; 0x21
 8007036:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2228      	movs	r2, #40	; 0x28
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f7ff f9e3 	bl	800640c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007046:	bf00      	nop
 8007048:	3710      	adds	r7, #16
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}

0800704e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800704e:	b480      	push	{r7}
 8007050:	b083      	sub	sp, #12
 8007052:	af00      	add	r7, sp, #0
 8007054:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800705a:	b29b      	uxth	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d011      	beq.n	8007084 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007064:	781a      	ldrb	r2, [r3, #0]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007070:	1c5a      	adds	r2, r3, #1
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800707a:	b29b      	uxth	r3, r3
 800707c:	3b01      	subs	r3, #1
 800707e:	b29a      	uxth	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800709e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d02c      	beq.n	8007104 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	691a      	ldr	r2, [r3, #16]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b4:	b2d2      	uxtb	r2, r2
 80070b6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	3b01      	subs	r3, #1
 80070ca:	b29a      	uxth	r2, r3
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d114      	bne.n	8007104 <I2C_SlaveReceive_RXNE+0x74>
 80070da:	7bfb      	ldrb	r3, [r7, #15]
 80070dc:	2b2a      	cmp	r3, #42	; 0x2a
 80070de:	d111      	bne.n	8007104 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	685a      	ldr	r2, [r3, #4]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070ee:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2222      	movs	r2, #34	; 0x22
 80070f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2228      	movs	r2, #40	; 0x28
 80070fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f7ff f98e 	bl	8006420 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007104:	bf00      	nop
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007118:	b29b      	uxth	r3, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d012      	beq.n	8007144 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	691a      	ldr	r2, [r3, #16]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	b2d2      	uxtb	r2, r2
 800712a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007130:	1c5a      	adds	r2, r3, #1
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800713a:	b29b      	uxth	r3, r3
 800713c:	3b01      	subs	r3, #1
 800713e:	b29a      	uxth	r2, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007144:	bf00      	nop
 8007146:	370c      	adds	r7, #12
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr

08007150 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800715a:	2300      	movs	r3, #0
 800715c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007164:	b2db      	uxtb	r3, r3
 8007166:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800716a:	2b28      	cmp	r3, #40	; 0x28
 800716c:	d127      	bne.n	80071be <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	685a      	ldr	r2, [r3, #4]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800717c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	089b      	lsrs	r3, r3, #2
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d101      	bne.n	800718e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800718a:	2301      	movs	r3, #1
 800718c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	09db      	lsrs	r3, r3, #7
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	d103      	bne.n	80071a2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	81bb      	strh	r3, [r7, #12]
 80071a0:	e002      	b.n	80071a8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80071b0:	89ba      	ldrh	r2, [r7, #12]
 80071b2:	7bfb      	ldrb	r3, [r7, #15]
 80071b4:	4619      	mov	r1, r3
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7ff f93c 	bl	8006434 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80071bc:	e00e      	b.n	80071dc <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071be:	2300      	movs	r3, #0
 80071c0:	60bb      	str	r3, [r7, #8]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	695b      	ldr	r3, [r3, #20]
 80071c8:	60bb      	str	r3, [r7, #8]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	60bb      	str	r3, [r7, #8]
 80071d2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80071dc:	bf00      	nop
 80071de:	3710      	adds	r7, #16
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071f2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685a      	ldr	r2, [r3, #4]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007202:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007204:	2300      	movs	r3, #0
 8007206:	60bb      	str	r3, [r7, #8]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	60bb      	str	r3, [r7, #8]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f042 0201 	orr.w	r2, r2, #1
 800721e:	601a      	str	r2, [r3, #0]
 8007220:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007230:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800723c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007240:	d172      	bne.n	8007328 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007242:	7bfb      	ldrb	r3, [r7, #15]
 8007244:	2b22      	cmp	r3, #34	; 0x22
 8007246:	d002      	beq.n	800724e <I2C_Slave_STOPF+0x6a>
 8007248:	7bfb      	ldrb	r3, [r7, #15]
 800724a:	2b2a      	cmp	r3, #42	; 0x2a
 800724c:	d135      	bne.n	80072ba <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	b29a      	uxth	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007260:	b29b      	uxth	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d005      	beq.n	8007272 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800726a:	f043 0204 	orr.w	r2, r3, #4
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685a      	ldr	r2, [r3, #4]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007280:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007286:	4618      	mov	r0, r3
 8007288:	f7fd ff7a 	bl	8005180 <HAL_DMA_GetState>
 800728c:	4603      	mov	r3, r0
 800728e:	2b01      	cmp	r3, #1
 8007290:	d049      	beq.n	8007326 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007296:	4a69      	ldr	r2, [pc, #420]	; (800743c <I2C_Slave_STOPF+0x258>)
 8007298:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800729e:	4618      	mov	r0, r3
 80072a0:	f7fd fdc2 	bl	8004e28 <HAL_DMA_Abort_IT>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d03d      	beq.n	8007326 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80072b4:	4610      	mov	r0, r2
 80072b6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072b8:	e035      	b.n	8007326 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d005      	beq.n	80072de <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d6:	f043 0204 	orr.w	r2, r3, #4
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	685a      	ldr	r2, [r3, #4]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072ec:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f2:	4618      	mov	r0, r3
 80072f4:	f7fd ff44 	bl	8005180 <HAL_DMA_GetState>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d014      	beq.n	8007328 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007302:	4a4e      	ldr	r2, [pc, #312]	; (800743c <I2C_Slave_STOPF+0x258>)
 8007304:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800730a:	4618      	mov	r0, r3
 800730c:	f7fd fd8c 	bl	8004e28 <HAL_DMA_Abort_IT>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d008      	beq.n	8007328 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800731a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007320:	4610      	mov	r0, r2
 8007322:	4798      	blx	r3
 8007324:	e000      	b.n	8007328 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007326:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800732c:	b29b      	uxth	r3, r3
 800732e:	2b00      	cmp	r3, #0
 8007330:	d03e      	beq.n	80073b0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	695b      	ldr	r3, [r3, #20]
 8007338:	f003 0304 	and.w	r3, r3, #4
 800733c:	2b04      	cmp	r3, #4
 800733e:	d112      	bne.n	8007366 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	691a      	ldr	r2, [r3, #16]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734a:	b2d2      	uxtb	r2, r2
 800734c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	1c5a      	adds	r2, r3, #1
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800735c:	b29b      	uxth	r3, r3
 800735e:	3b01      	subs	r3, #1
 8007360:	b29a      	uxth	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	695b      	ldr	r3, [r3, #20]
 800736c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007370:	2b40      	cmp	r3, #64	; 0x40
 8007372:	d112      	bne.n	800739a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	691a      	ldr	r2, [r3, #16]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737e:	b2d2      	uxtb	r2, r2
 8007380:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007386:	1c5a      	adds	r2, r3, #1
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007390:	b29b      	uxth	r3, r3
 8007392:	3b01      	subs	r3, #1
 8007394:	b29a      	uxth	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800739e:	b29b      	uxth	r3, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d005      	beq.n	80073b0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a8:	f043 0204 	orr.w	r2, r3, #4
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d003      	beq.n	80073c0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 f8b3 	bl	8007524 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80073be:	e039      	b.n	8007434 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
 80073c2:	2b2a      	cmp	r3, #42	; 0x2a
 80073c4:	d109      	bne.n	80073da <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2228      	movs	r2, #40	; 0x28
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f7ff f823 	bl	8006420 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b28      	cmp	r3, #40	; 0x28
 80073e4:	d111      	bne.n	800740a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a15      	ldr	r2, [pc, #84]	; (8007440 <I2C_Slave_STOPF+0x25c>)
 80073ea:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f7ff f824 	bl	8006450 <HAL_I2C_ListenCpltCallback>
}
 8007408:	e014      	b.n	8007434 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800740e:	2b22      	cmp	r3, #34	; 0x22
 8007410:	d002      	beq.n	8007418 <I2C_Slave_STOPF+0x234>
 8007412:	7bfb      	ldrb	r3, [r7, #15]
 8007414:	2b22      	cmp	r3, #34	; 0x22
 8007416:	d10d      	bne.n	8007434 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2220      	movs	r2, #32
 8007422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7fe fff6 	bl	8006420 <HAL_I2C_SlaveRxCpltCallback>
}
 8007434:	bf00      	nop
 8007436:	3710      	adds	r7, #16
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	08007bdd 	.word	0x08007bdd
 8007440:	ffff0000 	.word	0xffff0000

08007444 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007452:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007458:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	2b08      	cmp	r3, #8
 800745e:	d002      	beq.n	8007466 <I2C_Slave_AF+0x22>
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2b20      	cmp	r3, #32
 8007464:	d129      	bne.n	80074ba <I2C_Slave_AF+0x76>
 8007466:	7bfb      	ldrb	r3, [r7, #15]
 8007468:	2b28      	cmp	r3, #40	; 0x28
 800746a:	d126      	bne.n	80074ba <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a2c      	ldr	r2, [pc, #176]	; (8007520 <I2C_Slave_AF+0xdc>)
 8007470:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	685a      	ldr	r2, [r3, #4]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007480:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800748a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800749a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2220      	movs	r2, #32
 80074a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7fe ffcc 	bl	8006450 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80074b8:	e02e      	b.n	8007518 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80074ba:	7bfb      	ldrb	r3, [r7, #15]
 80074bc:	2b21      	cmp	r3, #33	; 0x21
 80074be:	d126      	bne.n	800750e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4a17      	ldr	r2, [pc, #92]	; (8007520 <I2C_Slave_AF+0xdc>)
 80074c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2221      	movs	r2, #33	; 0x21
 80074ca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2220      	movs	r2, #32
 80074d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	685a      	ldr	r2, [r3, #4]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80074ea:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074f4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007504:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f7fe ff80 	bl	800640c <HAL_I2C_SlaveTxCpltCallback>
}
 800750c:	e004      	b.n	8007518 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007516:	615a      	str	r2, [r3, #20]
}
 8007518:	bf00      	nop
 800751a:	3710      	adds	r7, #16
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}
 8007520:	ffff0000 	.word	0xffff0000

08007524 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007532:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800753a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800753c:	7bbb      	ldrb	r3, [r7, #14]
 800753e:	2b10      	cmp	r3, #16
 8007540:	d002      	beq.n	8007548 <I2C_ITError+0x24>
 8007542:	7bbb      	ldrb	r3, [r7, #14]
 8007544:	2b40      	cmp	r3, #64	; 0x40
 8007546:	d10a      	bne.n	800755e <I2C_ITError+0x3a>
 8007548:	7bfb      	ldrb	r3, [r7, #15]
 800754a:	2b22      	cmp	r3, #34	; 0x22
 800754c:	d107      	bne.n	800755e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800755c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800755e:	7bfb      	ldrb	r3, [r7, #15]
 8007560:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007564:	2b28      	cmp	r3, #40	; 0x28
 8007566:	d107      	bne.n	8007578 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2200      	movs	r2, #0
 800756c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2228      	movs	r2, #40	; 0x28
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007576:	e015      	b.n	80075a4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007582:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007586:	d00a      	beq.n	800759e <I2C_ITError+0x7a>
 8007588:	7bfb      	ldrb	r3, [r7, #15]
 800758a:	2b60      	cmp	r3, #96	; 0x60
 800758c:	d007      	beq.n	800759e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2220      	movs	r2, #32
 8007592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075b2:	d162      	bne.n	800767a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	685a      	ldr	r2, [r3, #4]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075c2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d020      	beq.n	8007614 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d6:	4a6a      	ldr	r2, [pc, #424]	; (8007780 <I2C_ITError+0x25c>)
 80075d8:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075de:	4618      	mov	r0, r3
 80075e0:	f7fd fc22 	bl	8004e28 <HAL_DMA_Abort_IT>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	f000 8089 	beq.w	80076fe <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f022 0201 	bic.w	r2, r2, #1
 80075fa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2220      	movs	r2, #32
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007608:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800760e:	4610      	mov	r0, r2
 8007610:	4798      	blx	r3
 8007612:	e074      	b.n	80076fe <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007618:	4a59      	ldr	r2, [pc, #356]	; (8007780 <I2C_ITError+0x25c>)
 800761a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007620:	4618      	mov	r0, r3
 8007622:	f7fd fc01 	bl	8004e28 <HAL_DMA_Abort_IT>
 8007626:	4603      	mov	r3, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	d068      	beq.n	80076fe <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007636:	2b40      	cmp	r3, #64	; 0x40
 8007638:	d10b      	bne.n	8007652 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	691a      	ldr	r2, [r3, #16]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007644:	b2d2      	uxtb	r2, r2
 8007646:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764c:	1c5a      	adds	r2, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0201 	bic.w	r2, r2, #1
 8007660:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2220      	movs	r2, #32
 8007666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800766e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007674:	4610      	mov	r0, r2
 8007676:	4798      	blx	r3
 8007678:	e041      	b.n	80076fe <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b60      	cmp	r3, #96	; 0x60
 8007684:	d125      	bne.n	80076d2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2220      	movs	r2, #32
 800768a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800769e:	2b40      	cmp	r3, #64	; 0x40
 80076a0:	d10b      	bne.n	80076ba <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	691a      	ldr	r2, [r3, #16]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ac:	b2d2      	uxtb	r2, r2
 80076ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	1c5a      	adds	r2, r3, #1
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f022 0201 	bic.w	r2, r2, #1
 80076c8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7fe fee8 	bl	80064a0 <HAL_I2C_AbortCpltCallback>
 80076d0:	e015      	b.n	80076fe <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	695b      	ldr	r3, [r3, #20]
 80076d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076dc:	2b40      	cmp	r3, #64	; 0x40
 80076de:	d10b      	bne.n	80076f8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	691a      	ldr	r2, [r3, #16]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ea:	b2d2      	uxtb	r2, r2
 80076ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f2:	1c5a      	adds	r2, r3, #1
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f7fe fec7 	bl	800648c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007702:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10e      	bne.n	800772c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007714:	2b00      	cmp	r3, #0
 8007716:	d109      	bne.n	800772c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800771e:	2b00      	cmp	r3, #0
 8007720:	d104      	bne.n	800772c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007728:	2b00      	cmp	r3, #0
 800772a:	d007      	beq.n	800773c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	685a      	ldr	r2, [r3, #4]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800773a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007742:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007748:	f003 0304 	and.w	r3, r3, #4
 800774c:	2b04      	cmp	r3, #4
 800774e:	d113      	bne.n	8007778 <I2C_ITError+0x254>
 8007750:	7bfb      	ldrb	r3, [r7, #15]
 8007752:	2b28      	cmp	r3, #40	; 0x28
 8007754:	d110      	bne.n	8007778 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a0a      	ldr	r2, [pc, #40]	; (8007784 <I2C_ITError+0x260>)
 800775a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2220      	movs	r2, #32
 8007766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f7fe fe6c 	bl	8006450 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007778:	bf00      	nop
 800777a:	3710      	adds	r7, #16
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}
 8007780:	08007bdd 	.word	0x08007bdd
 8007784:	ffff0000 	.word	0xffff0000

08007788 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b088      	sub	sp, #32
 800778c:	af02      	add	r7, sp, #8
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	607a      	str	r2, [r7, #4]
 8007792:	603b      	str	r3, [r7, #0]
 8007794:	460b      	mov	r3, r1
 8007796:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	2b08      	cmp	r3, #8
 80077a2:	d006      	beq.n	80077b2 <I2C_MasterRequestWrite+0x2a>
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d003      	beq.n	80077b2 <I2C_MasterRequestWrite+0x2a>
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80077b0:	d108      	bne.n	80077c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077c0:	601a      	str	r2, [r3, #0]
 80077c2:	e00b      	b.n	80077dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c8:	2b12      	cmp	r3, #18
 80077ca:	d107      	bne.n	80077dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f000 fa9f 	bl	8007d2c <I2C_WaitOnFlagUntilTimeout>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d00d      	beq.n	8007810 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007802:	d103      	bne.n	800780c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f44f 7200 	mov.w	r2, #512	; 0x200
 800780a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800780c:	2303      	movs	r3, #3
 800780e:	e035      	b.n	800787c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007818:	d108      	bne.n	800782c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800781a:	897b      	ldrh	r3, [r7, #10]
 800781c:	b2db      	uxtb	r3, r3
 800781e:	461a      	mov	r2, r3
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007828:	611a      	str	r2, [r3, #16]
 800782a:	e01b      	b.n	8007864 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800782c:	897b      	ldrh	r3, [r7, #10]
 800782e:	11db      	asrs	r3, r3, #7
 8007830:	b2db      	uxtb	r3, r3
 8007832:	f003 0306 	and.w	r3, r3, #6
 8007836:	b2db      	uxtb	r3, r3
 8007838:	f063 030f 	orn	r3, r3, #15
 800783c:	b2da      	uxtb	r2, r3
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	490e      	ldr	r1, [pc, #56]	; (8007884 <I2C_MasterRequestWrite+0xfc>)
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f000 fac5 	bl	8007dda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e010      	b.n	800787c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800785a:	897b      	ldrh	r3, [r7, #10]
 800785c:	b2da      	uxtb	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	4907      	ldr	r1, [pc, #28]	; (8007888 <I2C_MasterRequestWrite+0x100>)
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f000 fab5 	bl	8007dda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007870:	4603      	mov	r3, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	d001      	beq.n	800787a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e000      	b.n	800787c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3718      	adds	r7, #24
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	00010008 	.word	0x00010008
 8007888:	00010002 	.word	0x00010002

0800788c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b088      	sub	sp, #32
 8007890:	af02      	add	r7, sp, #8
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	4608      	mov	r0, r1
 8007896:	4611      	mov	r1, r2
 8007898:	461a      	mov	r2, r3
 800789a:	4603      	mov	r3, r0
 800789c:	817b      	strh	r3, [r7, #10]
 800789e:	460b      	mov	r3, r1
 80078a0:	813b      	strh	r3, [r7, #8]
 80078a2:	4613      	mov	r3, r2
 80078a4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80078b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	6a3b      	ldr	r3, [r7, #32]
 80078bc:	2200      	movs	r2, #0
 80078be:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f000 fa32 	bl	8007d2c <I2C_WaitOnFlagUntilTimeout>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d00d      	beq.n	80078ea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078dc:	d103      	bne.n	80078e6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078e4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80078e6:	2303      	movs	r3, #3
 80078e8:	e05f      	b.n	80079aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078ea:	897b      	ldrh	r3, [r7, #10]
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	461a      	mov	r2, r3
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80078f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80078fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078fc:	6a3a      	ldr	r2, [r7, #32]
 80078fe:	492d      	ldr	r1, [pc, #180]	; (80079b4 <I2C_RequestMemoryWrite+0x128>)
 8007900:	68f8      	ldr	r0, [r7, #12]
 8007902:	f000 fa6a 	bl	8007dda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d001      	beq.n	8007910 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e04c      	b.n	80079aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007910:	2300      	movs	r3, #0
 8007912:	617b      	str	r3, [r7, #20]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	695b      	ldr	r3, [r3, #20]
 800791a:	617b      	str	r3, [r7, #20]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	699b      	ldr	r3, [r3, #24]
 8007922:	617b      	str	r3, [r7, #20]
 8007924:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007926:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007928:	6a39      	ldr	r1, [r7, #32]
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 fad4 	bl	8007ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00d      	beq.n	8007952 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800793a:	2b04      	cmp	r3, #4
 800793c:	d107      	bne.n	800794e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800794c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e02b      	b.n	80079aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007952:	88fb      	ldrh	r3, [r7, #6]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d105      	bne.n	8007964 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007958:	893b      	ldrh	r3, [r7, #8]
 800795a:	b2da      	uxtb	r2, r3
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	611a      	str	r2, [r3, #16]
 8007962:	e021      	b.n	80079a8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007964:	893b      	ldrh	r3, [r7, #8]
 8007966:	0a1b      	lsrs	r3, r3, #8
 8007968:	b29b      	uxth	r3, r3
 800796a:	b2da      	uxtb	r2, r3
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007974:	6a39      	ldr	r1, [r7, #32]
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 faae 	bl	8007ed8 <I2C_WaitOnTXEFlagUntilTimeout>
 800797c:	4603      	mov	r3, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00d      	beq.n	800799e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007986:	2b04      	cmp	r3, #4
 8007988:	d107      	bne.n	800799a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007998:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e005      	b.n	80079aa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800799e:	893b      	ldrh	r3, [r7, #8]
 80079a0:	b2da      	uxtb	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3718      	adds	r7, #24
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	00010002 	.word	0x00010002

080079b8 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079cc:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079d4:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079da:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685a      	ldr	r2, [r3, #4]
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80079ea:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d003      	beq.n	80079fc <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079f8:	2200      	movs	r2, #0
 80079fa:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d003      	beq.n	8007a0c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a08:	2200      	movs	r2, #0
 8007a0a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8007a0c:	7cfb      	ldrb	r3, [r7, #19]
 8007a0e:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8007a12:	2b21      	cmp	r3, #33	; 0x21
 8007a14:	d007      	beq.n	8007a26 <I2C_DMAXferCplt+0x6e>
 8007a16:	7cfb      	ldrb	r3, [r7, #19]
 8007a18:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8007a1c:	2b22      	cmp	r3, #34	; 0x22
 8007a1e:	d131      	bne.n	8007a84 <I2C_DMAXferCplt+0xcc>
 8007a20:	7cbb      	ldrb	r3, [r7, #18]
 8007a22:	2b20      	cmp	r3, #32
 8007a24:	d12e      	bne.n	8007a84 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a34:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007a3c:	7cfb      	ldrb	r3, [r7, #19]
 8007a3e:	2b29      	cmp	r3, #41	; 0x29
 8007a40:	d10a      	bne.n	8007a58 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	2221      	movs	r2, #33	; 0x21
 8007a46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	2228      	movs	r2, #40	; 0x28
 8007a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007a50:	6978      	ldr	r0, [r7, #20]
 8007a52:	f7fe fcdb 	bl	800640c <HAL_I2C_SlaveTxCpltCallback>
 8007a56:	e00c      	b.n	8007a72 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007a58:	7cfb      	ldrb	r3, [r7, #19]
 8007a5a:	2b2a      	cmp	r3, #42	; 0x2a
 8007a5c:	d109      	bne.n	8007a72 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	2222      	movs	r2, #34	; 0x22
 8007a62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	2228      	movs	r2, #40	; 0x28
 8007a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007a6c:	6978      	ldr	r0, [r7, #20]
 8007a6e:	f7fe fcd7 	bl	8006420 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	685a      	ldr	r2, [r3, #4]
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8007a80:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007a82:	e06a      	b.n	8007b5a <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d064      	beq.n	8007b5a <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	2b01      	cmp	r3, #1
 8007a98:	d107      	bne.n	8007aaa <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007aa8:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007ab8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ac0:	d009      	beq.n	8007ad6 <I2C_DMAXferCplt+0x11e>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2b08      	cmp	r3, #8
 8007ac6:	d006      	beq.n	8007ad6 <I2C_DMAXferCplt+0x11e>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007ace:	d002      	beq.n	8007ad6 <I2C_DMAXferCplt+0x11e>
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2b20      	cmp	r3, #32
 8007ad4:	d107      	bne.n	8007ae6 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ae4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	685a      	ldr	r2, [r3, #4]
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007af4:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b04:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d003      	beq.n	8007b1c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8007b14:	6978      	ldr	r0, [r7, #20]
 8007b16:	f7fe fcb9 	bl	800648c <HAL_I2C_ErrorCallback>
}
 8007b1a:	e01e      	b.n	8007b5a <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	2220      	movs	r2, #32
 8007b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	2b40      	cmp	r3, #64	; 0x40
 8007b2e:	d10a      	bne.n	8007b46 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8007b3e:	6978      	ldr	r0, [r7, #20]
 8007b40:	f7fe fc9a 	bl	8006478 <HAL_I2C_MemRxCpltCallback>
}
 8007b44:	e009      	b.n	8007b5a <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	2212      	movs	r2, #18
 8007b52:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007b54:	6978      	ldr	r0, [r7, #20]
 8007b56:	f7fe fc4f 	bl	80063f8 <HAL_I2C_MasterRxCpltCallback>
}
 8007b5a:	bf00      	nop
 8007b5c:	3718      	adds	r7, #24
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}

08007b62 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b62:	b580      	push	{r7, lr}
 8007b64:	b084      	sub	sp, #16
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b6e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d003      	beq.n	8007b80 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d003      	beq.n	8007b90 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f7fd fb03 	bl	800519c <HAL_DMA_GetError>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b02      	cmp	r3, #2
 8007b9a:	d01b      	beq.n	8007bd4 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007baa:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2220      	movs	r2, #32
 8007bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc6:	f043 0210 	orr.w	r2, r3, #16
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f7fe fc5c 	bl	800648c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007bd4:	bf00      	nop
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007be4:	2300      	movs	r3, #0
 8007be6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bec:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bf4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007bf6:	4b4b      	ldr	r3, [pc, #300]	; (8007d24 <I2C_DMAAbort+0x148>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	08db      	lsrs	r3, r3, #3
 8007bfc:	4a4a      	ldr	r2, [pc, #296]	; (8007d28 <I2C_DMAAbort+0x14c>)
 8007bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8007c02:	0a1a      	lsrs	r2, r3, #8
 8007c04:	4613      	mov	r3, r2
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	4413      	add	r3, r2
 8007c0a:	00da      	lsls	r2, r3, #3
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d106      	bne.n	8007c24 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c1a:	f043 0220 	orr.w	r2, r3, #32
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007c22:	e00a      	b.n	8007c3a <I2C_DMAAbort+0x5e>
    }
    count--;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	3b01      	subs	r3, #1
 8007c28:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c38:	d0ea      	beq.n	8007c10 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d003      	beq.n	8007c4a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c46:	2200      	movs	r2, #0
 8007c48:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d003      	beq.n	8007c5a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c56:	2200      	movs	r2, #0
 8007c58:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c68:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d003      	beq.n	8007c80 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d003      	beq.n	8007c90 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f022 0201 	bic.w	r2, r2, #1
 8007c9e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	2b60      	cmp	r3, #96	; 0x60
 8007caa:	d10e      	bne.n	8007cca <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	2220      	movs	r2, #32
 8007cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007cc2:	6978      	ldr	r0, [r7, #20]
 8007cc4:	f7fe fbec 	bl	80064a0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007cc8:	e027      	b.n	8007d1a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007cca:	7cfb      	ldrb	r3, [r7, #19]
 8007ccc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007cd0:	2b28      	cmp	r3, #40	; 0x28
 8007cd2:	d117      	bne.n	8007d04 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f042 0201 	orr.w	r2, r2, #1
 8007ce2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007cf2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	2228      	movs	r2, #40	; 0x28
 8007cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007d02:	e007      	b.n	8007d14 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	2220      	movs	r2, #32
 8007d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007d14:	6978      	ldr	r0, [r7, #20]
 8007d16:	f7fe fbb9 	bl	800648c <HAL_I2C_ErrorCallback>
}
 8007d1a:	bf00      	nop
 8007d1c:	3718      	adds	r7, #24
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	20000000 	.word	0x20000000
 8007d28:	14f8b589 	.word	0x14f8b589

08007d2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	60f8      	str	r0, [r7, #12]
 8007d34:	60b9      	str	r1, [r7, #8]
 8007d36:	603b      	str	r3, [r7, #0]
 8007d38:	4613      	mov	r3, r2
 8007d3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d3c:	e025      	b.n	8007d8a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d44:	d021      	beq.n	8007d8a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d46:	f7fc f8c1 	bl	8003ecc <HAL_GetTick>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	1ad3      	subs	r3, r2, r3
 8007d50:	683a      	ldr	r2, [r7, #0]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	d302      	bcc.n	8007d5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d116      	bne.n	8007d8a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d76:	f043 0220 	orr.w	r2, r3, #32
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2200      	movs	r2, #0
 8007d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e023      	b.n	8007dd2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	0c1b      	lsrs	r3, r3, #16
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d10d      	bne.n	8007db0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	695b      	ldr	r3, [r3, #20]
 8007d9a:	43da      	mvns	r2, r3
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	4013      	ands	r3, r2
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	bf0c      	ite	eq
 8007da6:	2301      	moveq	r3, #1
 8007da8:	2300      	movne	r3, #0
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	461a      	mov	r2, r3
 8007dae:	e00c      	b.n	8007dca <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	43da      	mvns	r2, r3
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	4013      	ands	r3, r2
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	bf0c      	ite	eq
 8007dc2:	2301      	moveq	r3, #1
 8007dc4:	2300      	movne	r3, #0
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	461a      	mov	r2, r3
 8007dca:	79fb      	ldrb	r3, [r7, #7]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d0b6      	beq.n	8007d3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b084      	sub	sp, #16
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	60f8      	str	r0, [r7, #12]
 8007de2:	60b9      	str	r1, [r7, #8]
 8007de4:	607a      	str	r2, [r7, #4]
 8007de6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007de8:	e051      	b.n	8007e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	695b      	ldr	r3, [r3, #20]
 8007df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007df4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007df8:	d123      	bne.n	8007e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e08:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007e12:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e2e:	f043 0204 	orr.w	r2, r3, #4
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e046      	b.n	8007ed0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e48:	d021      	beq.n	8007e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e4a:	f7fc f83f 	bl	8003ecc <HAL_GetTick>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	1ad3      	subs	r3, r2, r3
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d302      	bcc.n	8007e60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d116      	bne.n	8007e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2220      	movs	r2, #32
 8007e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7a:	f043 0220 	orr.w	r2, r3, #32
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e020      	b.n	8007ed0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	0c1b      	lsrs	r3, r3, #16
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d10c      	bne.n	8007eb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	695b      	ldr	r3, [r3, #20]
 8007e9e:	43da      	mvns	r2, r3
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	bf14      	ite	ne
 8007eaa:	2301      	movne	r3, #1
 8007eac:	2300      	moveq	r3, #0
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	e00b      	b.n	8007eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	699b      	ldr	r3, [r3, #24]
 8007eb8:	43da      	mvns	r2, r3
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	bf14      	ite	ne
 8007ec4:	2301      	movne	r3, #1
 8007ec6:	2300      	moveq	r3, #0
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d18d      	bne.n	8007dea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3710      	adds	r7, #16
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ee4:	e02d      	b.n	8007f42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ee6:	68f8      	ldr	r0, [r7, #12]
 8007ee8:	f000 f8aa 	bl	8008040 <I2C_IsAcknowledgeFailed>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d001      	beq.n	8007ef6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e02d      	b.n	8007f52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007efc:	d021      	beq.n	8007f42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007efe:	f7fb ffe5 	bl	8003ecc <HAL_GetTick>
 8007f02:	4602      	mov	r2, r0
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	1ad3      	subs	r3, r2, r3
 8007f08:	68ba      	ldr	r2, [r7, #8]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d302      	bcc.n	8007f14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d116      	bne.n	8007f42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2220      	movs	r2, #32
 8007f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f2e:	f043 0220 	orr.w	r2, r3, #32
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e007      	b.n	8007f52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	695b      	ldr	r3, [r3, #20]
 8007f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f4c:	2b80      	cmp	r3, #128	; 0x80
 8007f4e:	d1ca      	bne.n	8007ee6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b084      	sub	sp, #16
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	60f8      	str	r0, [r7, #12]
 8007f62:	60b9      	str	r1, [r7, #8]
 8007f64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007f66:	e02d      	b.n	8007fc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f000 f869 	bl	8008040 <I2C_IsAcknowledgeFailed>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e02d      	b.n	8007fd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7e:	d021      	beq.n	8007fc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f80:	f7fb ffa4 	bl	8003ecc <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	68ba      	ldr	r2, [r7, #8]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d302      	bcc.n	8007f96 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d116      	bne.n	8007fc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2220      	movs	r2, #32
 8007fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb0:	f043 0220 	orr.w	r2, r3, #32
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e007      	b.n	8007fd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	695b      	ldr	r3, [r3, #20]
 8007fca:	f003 0304 	and.w	r3, r3, #4
 8007fce:	2b04      	cmp	r3, #4
 8007fd0:	d1ca      	bne.n	8007f68 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007fe8:	4b13      	ldr	r3, [pc, #76]	; (8008038 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	08db      	lsrs	r3, r3, #3
 8007fee:	4a13      	ldr	r2, [pc, #76]	; (800803c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ff4:	0a1a      	lsrs	r2, r3, #8
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	4413      	add	r3, r2
 8007ffc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	3b01      	subs	r3, #1
 8008002:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d107      	bne.n	800801a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800800e:	f043 0220 	orr.w	r2, r3, #32
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e008      	b.n	800802c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008028:	d0e9      	beq.n	8007ffe <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800802a:	2300      	movs	r3, #0
}
 800802c:	4618      	mov	r0, r3
 800802e:	3714      	adds	r7, #20
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr
 8008038:	20000000 	.word	0x20000000
 800803c:	14f8b589 	.word	0x14f8b589

08008040 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008056:	d11b      	bne.n	8008090 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008060:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2220      	movs	r2, #32
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807c:	f043 0204 	orr.w	r2, r3, #4
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e000      	b.n	8008092 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008090:	2300      	movs	r3, #0
}
 8008092:	4618      	mov	r0, r3
 8008094:	370c      	adds	r7, #12
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr

0800809e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800809e:	b480      	push	{r7}
 80080a0:	b083      	sub	sp, #12
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080aa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80080ae:	d103      	bne.n	80080b8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80080b6:	e007      	b.n	80080c8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080bc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80080c0:	d102      	bne.n	80080c8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2208      	movs	r2, #8
 80080c6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b086      	sub	sp, #24
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e264      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0301 	and.w	r3, r3, #1
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d075      	beq.n	80081de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80080f2:	4ba3      	ldr	r3, [pc, #652]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f003 030c 	and.w	r3, r3, #12
 80080fa:	2b04      	cmp	r3, #4
 80080fc:	d00c      	beq.n	8008118 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080fe:	4ba0      	ldr	r3, [pc, #640]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008106:	2b08      	cmp	r3, #8
 8008108:	d112      	bne.n	8008130 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800810a:	4b9d      	ldr	r3, [pc, #628]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008112:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008116:	d10b      	bne.n	8008130 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008118:	4b99      	ldr	r3, [pc, #612]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d05b      	beq.n	80081dc <HAL_RCC_OscConfig+0x108>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d157      	bne.n	80081dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e23f      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008138:	d106      	bne.n	8008148 <HAL_RCC_OscConfig+0x74>
 800813a:	4b91      	ldr	r3, [pc, #580]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a90      	ldr	r2, [pc, #576]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	e01d      	b.n	8008184 <HAL_RCC_OscConfig+0xb0>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008150:	d10c      	bne.n	800816c <HAL_RCC_OscConfig+0x98>
 8008152:	4b8b      	ldr	r3, [pc, #556]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a8a      	ldr	r2, [pc, #552]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800815c:	6013      	str	r3, [r2, #0]
 800815e:	4b88      	ldr	r3, [pc, #544]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a87      	ldr	r2, [pc, #540]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008168:	6013      	str	r3, [r2, #0]
 800816a:	e00b      	b.n	8008184 <HAL_RCC_OscConfig+0xb0>
 800816c:	4b84      	ldr	r3, [pc, #528]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a83      	ldr	r2, [pc, #524]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008176:	6013      	str	r3, [r2, #0]
 8008178:	4b81      	ldr	r3, [pc, #516]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a80      	ldr	r2, [pc, #512]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 800817e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d013      	beq.n	80081b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800818c:	f7fb fe9e 	bl	8003ecc <HAL_GetTick>
 8008190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008192:	e008      	b.n	80081a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008194:	f7fb fe9a 	bl	8003ecc <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	2b64      	cmp	r3, #100	; 0x64
 80081a0:	d901      	bls.n	80081a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e204      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081a6:	4b76      	ldr	r3, [pc, #472]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d0f0      	beq.n	8008194 <HAL_RCC_OscConfig+0xc0>
 80081b2:	e014      	b.n	80081de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081b4:	f7fb fe8a 	bl	8003ecc <HAL_GetTick>
 80081b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ba:	e008      	b.n	80081ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081bc:	f7fb fe86 	bl	8003ecc <HAL_GetTick>
 80081c0:	4602      	mov	r2, r0
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	2b64      	cmp	r3, #100	; 0x64
 80081c8:	d901      	bls.n	80081ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e1f0      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ce:	4b6c      	ldr	r3, [pc, #432]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1f0      	bne.n	80081bc <HAL_RCC_OscConfig+0xe8>
 80081da:	e000      	b.n	80081de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d063      	beq.n	80082b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80081ea:	4b65      	ldr	r3, [pc, #404]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f003 030c 	and.w	r3, r3, #12
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00b      	beq.n	800820e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80081f6:	4b62      	ldr	r3, [pc, #392]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80081fe:	2b08      	cmp	r3, #8
 8008200:	d11c      	bne.n	800823c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008202:	4b5f      	ldr	r3, [pc, #380]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d116      	bne.n	800823c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800820e:	4b5c      	ldr	r3, [pc, #368]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f003 0302 	and.w	r3, r3, #2
 8008216:	2b00      	cmp	r3, #0
 8008218:	d005      	beq.n	8008226 <HAL_RCC_OscConfig+0x152>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	2b01      	cmp	r3, #1
 8008220:	d001      	beq.n	8008226 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e1c4      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008226:	4b56      	ldr	r3, [pc, #344]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	00db      	lsls	r3, r3, #3
 8008234:	4952      	ldr	r1, [pc, #328]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008236:	4313      	orrs	r3, r2
 8008238:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800823a:	e03a      	b.n	80082b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d020      	beq.n	8008286 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008244:	4b4f      	ldr	r3, [pc, #316]	; (8008384 <HAL_RCC_OscConfig+0x2b0>)
 8008246:	2201      	movs	r2, #1
 8008248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800824a:	f7fb fe3f 	bl	8003ecc <HAL_GetTick>
 800824e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008250:	e008      	b.n	8008264 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008252:	f7fb fe3b 	bl	8003ecc <HAL_GetTick>
 8008256:	4602      	mov	r2, r0
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	2b02      	cmp	r3, #2
 800825e:	d901      	bls.n	8008264 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008260:	2303      	movs	r3, #3
 8008262:	e1a5      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008264:	4b46      	ldr	r3, [pc, #280]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f003 0302 	and.w	r3, r3, #2
 800826c:	2b00      	cmp	r3, #0
 800826e:	d0f0      	beq.n	8008252 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008270:	4b43      	ldr	r3, [pc, #268]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	00db      	lsls	r3, r3, #3
 800827e:	4940      	ldr	r1, [pc, #256]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008280:	4313      	orrs	r3, r2
 8008282:	600b      	str	r3, [r1, #0]
 8008284:	e015      	b.n	80082b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008286:	4b3f      	ldr	r3, [pc, #252]	; (8008384 <HAL_RCC_OscConfig+0x2b0>)
 8008288:	2200      	movs	r2, #0
 800828a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800828c:	f7fb fe1e 	bl	8003ecc <HAL_GetTick>
 8008290:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008292:	e008      	b.n	80082a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008294:	f7fb fe1a 	bl	8003ecc <HAL_GetTick>
 8008298:	4602      	mov	r2, r0
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	1ad3      	subs	r3, r2, r3
 800829e:	2b02      	cmp	r3, #2
 80082a0:	d901      	bls.n	80082a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80082a2:	2303      	movs	r3, #3
 80082a4:	e184      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082a6:	4b36      	ldr	r3, [pc, #216]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0302 	and.w	r3, r3, #2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1f0      	bne.n	8008294 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f003 0308 	and.w	r3, r3, #8
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d030      	beq.n	8008320 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	695b      	ldr	r3, [r3, #20]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d016      	beq.n	80082f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082c6:	4b30      	ldr	r3, [pc, #192]	; (8008388 <HAL_RCC_OscConfig+0x2b4>)
 80082c8:	2201      	movs	r2, #1
 80082ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082cc:	f7fb fdfe 	bl	8003ecc <HAL_GetTick>
 80082d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082d2:	e008      	b.n	80082e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80082d4:	f7fb fdfa 	bl	8003ecc <HAL_GetTick>
 80082d8:	4602      	mov	r2, r0
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d901      	bls.n	80082e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80082e2:	2303      	movs	r3, #3
 80082e4:	e164      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082e6:	4b26      	ldr	r3, [pc, #152]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 80082e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082ea:	f003 0302 	and.w	r3, r3, #2
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d0f0      	beq.n	80082d4 <HAL_RCC_OscConfig+0x200>
 80082f2:	e015      	b.n	8008320 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80082f4:	4b24      	ldr	r3, [pc, #144]	; (8008388 <HAL_RCC_OscConfig+0x2b4>)
 80082f6:	2200      	movs	r2, #0
 80082f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082fa:	f7fb fde7 	bl	8003ecc <HAL_GetTick>
 80082fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008300:	e008      	b.n	8008314 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008302:	f7fb fde3 	bl	8003ecc <HAL_GetTick>
 8008306:	4602      	mov	r2, r0
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	1ad3      	subs	r3, r2, r3
 800830c:	2b02      	cmp	r3, #2
 800830e:	d901      	bls.n	8008314 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e14d      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008314:	4b1a      	ldr	r3, [pc, #104]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008316:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008318:	f003 0302 	and.w	r3, r3, #2
 800831c:	2b00      	cmp	r3, #0
 800831e:	d1f0      	bne.n	8008302 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0304 	and.w	r3, r3, #4
 8008328:	2b00      	cmp	r3, #0
 800832a:	f000 80a0 	beq.w	800846e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800832e:	2300      	movs	r3, #0
 8008330:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008332:	4b13      	ldr	r3, [pc, #76]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10f      	bne.n	800835e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800833e:	2300      	movs	r3, #0
 8008340:	60bb      	str	r3, [r7, #8]
 8008342:	4b0f      	ldr	r3, [pc, #60]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008346:	4a0e      	ldr	r2, [pc, #56]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800834c:	6413      	str	r3, [r2, #64]	; 0x40
 800834e:	4b0c      	ldr	r3, [pc, #48]	; (8008380 <HAL_RCC_OscConfig+0x2ac>)
 8008350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008356:	60bb      	str	r3, [r7, #8]
 8008358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800835a:	2301      	movs	r3, #1
 800835c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800835e:	4b0b      	ldr	r3, [pc, #44]	; (800838c <HAL_RCC_OscConfig+0x2b8>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008366:	2b00      	cmp	r3, #0
 8008368:	d121      	bne.n	80083ae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800836a:	4b08      	ldr	r3, [pc, #32]	; (800838c <HAL_RCC_OscConfig+0x2b8>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a07      	ldr	r2, [pc, #28]	; (800838c <HAL_RCC_OscConfig+0x2b8>)
 8008370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008374:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008376:	f7fb fda9 	bl	8003ecc <HAL_GetTick>
 800837a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800837c:	e011      	b.n	80083a2 <HAL_RCC_OscConfig+0x2ce>
 800837e:	bf00      	nop
 8008380:	40023800 	.word	0x40023800
 8008384:	42470000 	.word	0x42470000
 8008388:	42470e80 	.word	0x42470e80
 800838c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008390:	f7fb fd9c 	bl	8003ecc <HAL_GetTick>
 8008394:	4602      	mov	r2, r0
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	1ad3      	subs	r3, r2, r3
 800839a:	2b02      	cmp	r3, #2
 800839c:	d901      	bls.n	80083a2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800839e:	2303      	movs	r3, #3
 80083a0:	e106      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083a2:	4b85      	ldr	r3, [pc, #532]	; (80085b8 <HAL_RCC_OscConfig+0x4e4>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d0f0      	beq.n	8008390 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d106      	bne.n	80083c4 <HAL_RCC_OscConfig+0x2f0>
 80083b6:	4b81      	ldr	r3, [pc, #516]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083ba:	4a80      	ldr	r2, [pc, #512]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083bc:	f043 0301 	orr.w	r3, r3, #1
 80083c0:	6713      	str	r3, [r2, #112]	; 0x70
 80083c2:	e01c      	b.n	80083fe <HAL_RCC_OscConfig+0x32a>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	2b05      	cmp	r3, #5
 80083ca:	d10c      	bne.n	80083e6 <HAL_RCC_OscConfig+0x312>
 80083cc:	4b7b      	ldr	r3, [pc, #492]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d0:	4a7a      	ldr	r2, [pc, #488]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083d2:	f043 0304 	orr.w	r3, r3, #4
 80083d6:	6713      	str	r3, [r2, #112]	; 0x70
 80083d8:	4b78      	ldr	r3, [pc, #480]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083dc:	4a77      	ldr	r2, [pc, #476]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083de:	f043 0301 	orr.w	r3, r3, #1
 80083e2:	6713      	str	r3, [r2, #112]	; 0x70
 80083e4:	e00b      	b.n	80083fe <HAL_RCC_OscConfig+0x32a>
 80083e6:	4b75      	ldr	r3, [pc, #468]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083ea:	4a74      	ldr	r2, [pc, #464]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083ec:	f023 0301 	bic.w	r3, r3, #1
 80083f0:	6713      	str	r3, [r2, #112]	; 0x70
 80083f2:	4b72      	ldr	r3, [pc, #456]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083f6:	4a71      	ldr	r2, [pc, #452]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80083f8:	f023 0304 	bic.w	r3, r3, #4
 80083fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d015      	beq.n	8008432 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008406:	f7fb fd61 	bl	8003ecc <HAL_GetTick>
 800840a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800840c:	e00a      	b.n	8008424 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800840e:	f7fb fd5d 	bl	8003ecc <HAL_GetTick>
 8008412:	4602      	mov	r2, r0
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	1ad3      	subs	r3, r2, r3
 8008418:	f241 3288 	movw	r2, #5000	; 0x1388
 800841c:	4293      	cmp	r3, r2
 800841e:	d901      	bls.n	8008424 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e0c5      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008424:	4b65      	ldr	r3, [pc, #404]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 8008426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008428:	f003 0302 	and.w	r3, r3, #2
 800842c:	2b00      	cmp	r3, #0
 800842e:	d0ee      	beq.n	800840e <HAL_RCC_OscConfig+0x33a>
 8008430:	e014      	b.n	800845c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008432:	f7fb fd4b 	bl	8003ecc <HAL_GetTick>
 8008436:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008438:	e00a      	b.n	8008450 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800843a:	f7fb fd47 	bl	8003ecc <HAL_GetTick>
 800843e:	4602      	mov	r2, r0
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	f241 3288 	movw	r2, #5000	; 0x1388
 8008448:	4293      	cmp	r3, r2
 800844a:	d901      	bls.n	8008450 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800844c:	2303      	movs	r3, #3
 800844e:	e0af      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008450:	4b5a      	ldr	r3, [pc, #360]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 8008452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008454:	f003 0302 	and.w	r3, r3, #2
 8008458:	2b00      	cmp	r3, #0
 800845a:	d1ee      	bne.n	800843a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800845c:	7dfb      	ldrb	r3, [r7, #23]
 800845e:	2b01      	cmp	r3, #1
 8008460:	d105      	bne.n	800846e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008462:	4b56      	ldr	r3, [pc, #344]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 8008464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008466:	4a55      	ldr	r2, [pc, #340]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 8008468:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800846c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	699b      	ldr	r3, [r3, #24]
 8008472:	2b00      	cmp	r3, #0
 8008474:	f000 809b 	beq.w	80085ae <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008478:	4b50      	ldr	r3, [pc, #320]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	f003 030c 	and.w	r3, r3, #12
 8008480:	2b08      	cmp	r3, #8
 8008482:	d05c      	beq.n	800853e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	699b      	ldr	r3, [r3, #24]
 8008488:	2b02      	cmp	r3, #2
 800848a:	d141      	bne.n	8008510 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800848c:	4b4c      	ldr	r3, [pc, #304]	; (80085c0 <HAL_RCC_OscConfig+0x4ec>)
 800848e:	2200      	movs	r2, #0
 8008490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008492:	f7fb fd1b 	bl	8003ecc <HAL_GetTick>
 8008496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008498:	e008      	b.n	80084ac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800849a:	f7fb fd17 	bl	8003ecc <HAL_GetTick>
 800849e:	4602      	mov	r2, r0
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	1ad3      	subs	r3, r2, r3
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	d901      	bls.n	80084ac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e081      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084ac:	4b43      	ldr	r3, [pc, #268]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1f0      	bne.n	800849a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	69da      	ldr	r2, [r3, #28]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6a1b      	ldr	r3, [r3, #32]
 80084c0:	431a      	orrs	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c6:	019b      	lsls	r3, r3, #6
 80084c8:	431a      	orrs	r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ce:	085b      	lsrs	r3, r3, #1
 80084d0:	3b01      	subs	r3, #1
 80084d2:	041b      	lsls	r3, r3, #16
 80084d4:	431a      	orrs	r2, r3
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084da:	061b      	lsls	r3, r3, #24
 80084dc:	4937      	ldr	r1, [pc, #220]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 80084de:	4313      	orrs	r3, r2
 80084e0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084e2:	4b37      	ldr	r3, [pc, #220]	; (80085c0 <HAL_RCC_OscConfig+0x4ec>)
 80084e4:	2201      	movs	r2, #1
 80084e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084e8:	f7fb fcf0 	bl	8003ecc <HAL_GetTick>
 80084ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80084ee:	e008      	b.n	8008502 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084f0:	f7fb fcec 	bl	8003ecc <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d901      	bls.n	8008502 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e056      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008502:	4b2e      	ldr	r3, [pc, #184]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800850a:	2b00      	cmp	r3, #0
 800850c:	d0f0      	beq.n	80084f0 <HAL_RCC_OscConfig+0x41c>
 800850e:	e04e      	b.n	80085ae <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008510:	4b2b      	ldr	r3, [pc, #172]	; (80085c0 <HAL_RCC_OscConfig+0x4ec>)
 8008512:	2200      	movs	r2, #0
 8008514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008516:	f7fb fcd9 	bl	8003ecc <HAL_GetTick>
 800851a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800851c:	e008      	b.n	8008530 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800851e:	f7fb fcd5 	bl	8003ecc <HAL_GetTick>
 8008522:	4602      	mov	r2, r0
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	1ad3      	subs	r3, r2, r3
 8008528:	2b02      	cmp	r3, #2
 800852a:	d901      	bls.n	8008530 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e03f      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008530:	4b22      	ldr	r3, [pc, #136]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1f0      	bne.n	800851e <HAL_RCC_OscConfig+0x44a>
 800853c:	e037      	b.n	80085ae <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	699b      	ldr	r3, [r3, #24]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d101      	bne.n	800854a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e032      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800854a:	4b1c      	ldr	r3, [pc, #112]	; (80085bc <HAL_RCC_OscConfig+0x4e8>)
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	699b      	ldr	r3, [r3, #24]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d028      	beq.n	80085aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008562:	429a      	cmp	r2, r3
 8008564:	d121      	bne.n	80085aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008570:	429a      	cmp	r2, r3
 8008572:	d11a      	bne.n	80085aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800857a:	4013      	ands	r3, r2
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008580:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008582:	4293      	cmp	r3, r2
 8008584:	d111      	bne.n	80085aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008590:	085b      	lsrs	r3, r3, #1
 8008592:	3b01      	subs	r3, #1
 8008594:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008596:	429a      	cmp	r2, r3
 8008598:	d107      	bne.n	80085aa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d001      	beq.n	80085ae <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e000      	b.n	80085b0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3718      	adds	r7, #24
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	40007000 	.word	0x40007000
 80085bc:	40023800 	.word	0x40023800
 80085c0:	42470060 	.word	0x42470060

080085c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d101      	bne.n	80085d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	e0cc      	b.n	8008772 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80085d8:	4b68      	ldr	r3, [pc, #416]	; (800877c <HAL_RCC_ClockConfig+0x1b8>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 0307 	and.w	r3, r3, #7
 80085e0:	683a      	ldr	r2, [r7, #0]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d90c      	bls.n	8008600 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085e6:	4b65      	ldr	r3, [pc, #404]	; (800877c <HAL_RCC_ClockConfig+0x1b8>)
 80085e8:	683a      	ldr	r2, [r7, #0]
 80085ea:	b2d2      	uxtb	r2, r2
 80085ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80085ee:	4b63      	ldr	r3, [pc, #396]	; (800877c <HAL_RCC_ClockConfig+0x1b8>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0307 	and.w	r3, r3, #7
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d001      	beq.n	8008600 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	e0b8      	b.n	8008772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 0302 	and.w	r3, r3, #2
 8008608:	2b00      	cmp	r3, #0
 800860a:	d020      	beq.n	800864e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f003 0304 	and.w	r3, r3, #4
 8008614:	2b00      	cmp	r3, #0
 8008616:	d005      	beq.n	8008624 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008618:	4b59      	ldr	r3, [pc, #356]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	4a58      	ldr	r2, [pc, #352]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 800861e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008622:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 0308 	and.w	r3, r3, #8
 800862c:	2b00      	cmp	r3, #0
 800862e:	d005      	beq.n	800863c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008630:	4b53      	ldr	r3, [pc, #332]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	4a52      	ldr	r2, [pc, #328]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008636:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800863a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800863c:	4b50      	ldr	r3, [pc, #320]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	494d      	ldr	r1, [pc, #308]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 800864a:	4313      	orrs	r3, r2
 800864c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	2b00      	cmp	r3, #0
 8008658:	d044      	beq.n	80086e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	2b01      	cmp	r3, #1
 8008660:	d107      	bne.n	8008672 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008662:	4b47      	ldr	r3, [pc, #284]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d119      	bne.n	80086a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	e07f      	b.n	8008772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	2b02      	cmp	r3, #2
 8008678:	d003      	beq.n	8008682 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800867e:	2b03      	cmp	r3, #3
 8008680:	d107      	bne.n	8008692 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008682:	4b3f      	ldr	r3, [pc, #252]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800868a:	2b00      	cmp	r3, #0
 800868c:	d109      	bne.n	80086a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	e06f      	b.n	8008772 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008692:	4b3b      	ldr	r3, [pc, #236]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f003 0302 	and.w	r3, r3, #2
 800869a:	2b00      	cmp	r3, #0
 800869c:	d101      	bne.n	80086a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e067      	b.n	8008772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80086a2:	4b37      	ldr	r3, [pc, #220]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	f023 0203 	bic.w	r2, r3, #3
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	4934      	ldr	r1, [pc, #208]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 80086b0:	4313      	orrs	r3, r2
 80086b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80086b4:	f7fb fc0a 	bl	8003ecc <HAL_GetTick>
 80086b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086ba:	e00a      	b.n	80086d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086bc:	f7fb fc06 	bl	8003ecc <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d901      	bls.n	80086d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	e04f      	b.n	8008772 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086d2:	4b2b      	ldr	r3, [pc, #172]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	f003 020c 	and.w	r2, r3, #12
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d1eb      	bne.n	80086bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80086e4:	4b25      	ldr	r3, [pc, #148]	; (800877c <HAL_RCC_ClockConfig+0x1b8>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 0307 	and.w	r3, r3, #7
 80086ec:	683a      	ldr	r2, [r7, #0]
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d20c      	bcs.n	800870c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086f2:	4b22      	ldr	r3, [pc, #136]	; (800877c <HAL_RCC_ClockConfig+0x1b8>)
 80086f4:	683a      	ldr	r2, [r7, #0]
 80086f6:	b2d2      	uxtb	r2, r2
 80086f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086fa:	4b20      	ldr	r3, [pc, #128]	; (800877c <HAL_RCC_ClockConfig+0x1b8>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f003 0307 	and.w	r3, r3, #7
 8008702:	683a      	ldr	r2, [r7, #0]
 8008704:	429a      	cmp	r2, r3
 8008706:	d001      	beq.n	800870c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e032      	b.n	8008772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	2b00      	cmp	r3, #0
 8008716:	d008      	beq.n	800872a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008718:	4b19      	ldr	r3, [pc, #100]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	68db      	ldr	r3, [r3, #12]
 8008724:	4916      	ldr	r1, [pc, #88]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008726:	4313      	orrs	r3, r2
 8008728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f003 0308 	and.w	r3, r3, #8
 8008732:	2b00      	cmp	r3, #0
 8008734:	d009      	beq.n	800874a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008736:	4b12      	ldr	r3, [pc, #72]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	00db      	lsls	r3, r3, #3
 8008744:	490e      	ldr	r1, [pc, #56]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008746:	4313      	orrs	r3, r2
 8008748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800874a:	f000 f821 	bl	8008790 <HAL_RCC_GetSysClockFreq>
 800874e:	4602      	mov	r2, r0
 8008750:	4b0b      	ldr	r3, [pc, #44]	; (8008780 <HAL_RCC_ClockConfig+0x1bc>)
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	091b      	lsrs	r3, r3, #4
 8008756:	f003 030f 	and.w	r3, r3, #15
 800875a:	490a      	ldr	r1, [pc, #40]	; (8008784 <HAL_RCC_ClockConfig+0x1c0>)
 800875c:	5ccb      	ldrb	r3, [r1, r3]
 800875e:	fa22 f303 	lsr.w	r3, r2, r3
 8008762:	4a09      	ldr	r2, [pc, #36]	; (8008788 <HAL_RCC_ClockConfig+0x1c4>)
 8008764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008766:	4b09      	ldr	r3, [pc, #36]	; (800878c <HAL_RCC_ClockConfig+0x1c8>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4618      	mov	r0, r3
 800876c:	f7fb fb6a 	bl	8003e44 <HAL_InitTick>

  return HAL_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	40023c00 	.word	0x40023c00
 8008780:	40023800 	.word	0x40023800
 8008784:	0800f1dc 	.word	0x0800f1dc
 8008788:	20000000 	.word	0x20000000
 800878c:	20000004 	.word	0x20000004

08008790 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008790:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008794:	b084      	sub	sp, #16
 8008796:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008798:	2300      	movs	r3, #0
 800879a:	607b      	str	r3, [r7, #4]
 800879c:	2300      	movs	r3, #0
 800879e:	60fb      	str	r3, [r7, #12]
 80087a0:	2300      	movs	r3, #0
 80087a2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80087a4:	2300      	movs	r3, #0
 80087a6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80087a8:	4b67      	ldr	r3, [pc, #412]	; (8008948 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f003 030c 	and.w	r3, r3, #12
 80087b0:	2b08      	cmp	r3, #8
 80087b2:	d00d      	beq.n	80087d0 <HAL_RCC_GetSysClockFreq+0x40>
 80087b4:	2b08      	cmp	r3, #8
 80087b6:	f200 80bd 	bhi.w	8008934 <HAL_RCC_GetSysClockFreq+0x1a4>
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d002      	beq.n	80087c4 <HAL_RCC_GetSysClockFreq+0x34>
 80087be:	2b04      	cmp	r3, #4
 80087c0:	d003      	beq.n	80087ca <HAL_RCC_GetSysClockFreq+0x3a>
 80087c2:	e0b7      	b.n	8008934 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80087c4:	4b61      	ldr	r3, [pc, #388]	; (800894c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80087c6:	60bb      	str	r3, [r7, #8]
       break;
 80087c8:	e0b7      	b.n	800893a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80087ca:	4b61      	ldr	r3, [pc, #388]	; (8008950 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80087cc:	60bb      	str	r3, [r7, #8]
      break;
 80087ce:	e0b4      	b.n	800893a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80087d0:	4b5d      	ldr	r3, [pc, #372]	; (8008948 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087d8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80087da:	4b5b      	ldr	r3, [pc, #364]	; (8008948 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d04d      	beq.n	8008882 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80087e6:	4b58      	ldr	r3, [pc, #352]	; (8008948 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	099b      	lsrs	r3, r3, #6
 80087ec:	461a      	mov	r2, r3
 80087ee:	f04f 0300 	mov.w	r3, #0
 80087f2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80087f6:	f04f 0100 	mov.w	r1, #0
 80087fa:	ea02 0800 	and.w	r8, r2, r0
 80087fe:	ea03 0901 	and.w	r9, r3, r1
 8008802:	4640      	mov	r0, r8
 8008804:	4649      	mov	r1, r9
 8008806:	f04f 0200 	mov.w	r2, #0
 800880a:	f04f 0300 	mov.w	r3, #0
 800880e:	014b      	lsls	r3, r1, #5
 8008810:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008814:	0142      	lsls	r2, r0, #5
 8008816:	4610      	mov	r0, r2
 8008818:	4619      	mov	r1, r3
 800881a:	ebb0 0008 	subs.w	r0, r0, r8
 800881e:	eb61 0109 	sbc.w	r1, r1, r9
 8008822:	f04f 0200 	mov.w	r2, #0
 8008826:	f04f 0300 	mov.w	r3, #0
 800882a:	018b      	lsls	r3, r1, #6
 800882c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008830:	0182      	lsls	r2, r0, #6
 8008832:	1a12      	subs	r2, r2, r0
 8008834:	eb63 0301 	sbc.w	r3, r3, r1
 8008838:	f04f 0000 	mov.w	r0, #0
 800883c:	f04f 0100 	mov.w	r1, #0
 8008840:	00d9      	lsls	r1, r3, #3
 8008842:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008846:	00d0      	lsls	r0, r2, #3
 8008848:	4602      	mov	r2, r0
 800884a:	460b      	mov	r3, r1
 800884c:	eb12 0208 	adds.w	r2, r2, r8
 8008850:	eb43 0309 	adc.w	r3, r3, r9
 8008854:	f04f 0000 	mov.w	r0, #0
 8008858:	f04f 0100 	mov.w	r1, #0
 800885c:	0259      	lsls	r1, r3, #9
 800885e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8008862:	0250      	lsls	r0, r2, #9
 8008864:	4602      	mov	r2, r0
 8008866:	460b      	mov	r3, r1
 8008868:	4610      	mov	r0, r2
 800886a:	4619      	mov	r1, r3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	461a      	mov	r2, r3
 8008870:	f04f 0300 	mov.w	r3, #0
 8008874:	f7f8 fa08 	bl	8000c88 <__aeabi_uldivmod>
 8008878:	4602      	mov	r2, r0
 800887a:	460b      	mov	r3, r1
 800887c:	4613      	mov	r3, r2
 800887e:	60fb      	str	r3, [r7, #12]
 8008880:	e04a      	b.n	8008918 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008882:	4b31      	ldr	r3, [pc, #196]	; (8008948 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	099b      	lsrs	r3, r3, #6
 8008888:	461a      	mov	r2, r3
 800888a:	f04f 0300 	mov.w	r3, #0
 800888e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008892:	f04f 0100 	mov.w	r1, #0
 8008896:	ea02 0400 	and.w	r4, r2, r0
 800889a:	ea03 0501 	and.w	r5, r3, r1
 800889e:	4620      	mov	r0, r4
 80088a0:	4629      	mov	r1, r5
 80088a2:	f04f 0200 	mov.w	r2, #0
 80088a6:	f04f 0300 	mov.w	r3, #0
 80088aa:	014b      	lsls	r3, r1, #5
 80088ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80088b0:	0142      	lsls	r2, r0, #5
 80088b2:	4610      	mov	r0, r2
 80088b4:	4619      	mov	r1, r3
 80088b6:	1b00      	subs	r0, r0, r4
 80088b8:	eb61 0105 	sbc.w	r1, r1, r5
 80088bc:	f04f 0200 	mov.w	r2, #0
 80088c0:	f04f 0300 	mov.w	r3, #0
 80088c4:	018b      	lsls	r3, r1, #6
 80088c6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80088ca:	0182      	lsls	r2, r0, #6
 80088cc:	1a12      	subs	r2, r2, r0
 80088ce:	eb63 0301 	sbc.w	r3, r3, r1
 80088d2:	f04f 0000 	mov.w	r0, #0
 80088d6:	f04f 0100 	mov.w	r1, #0
 80088da:	00d9      	lsls	r1, r3, #3
 80088dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80088e0:	00d0      	lsls	r0, r2, #3
 80088e2:	4602      	mov	r2, r0
 80088e4:	460b      	mov	r3, r1
 80088e6:	1912      	adds	r2, r2, r4
 80088e8:	eb45 0303 	adc.w	r3, r5, r3
 80088ec:	f04f 0000 	mov.w	r0, #0
 80088f0:	f04f 0100 	mov.w	r1, #0
 80088f4:	0299      	lsls	r1, r3, #10
 80088f6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80088fa:	0290      	lsls	r0, r2, #10
 80088fc:	4602      	mov	r2, r0
 80088fe:	460b      	mov	r3, r1
 8008900:	4610      	mov	r0, r2
 8008902:	4619      	mov	r1, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	461a      	mov	r2, r3
 8008908:	f04f 0300 	mov.w	r3, #0
 800890c:	f7f8 f9bc 	bl	8000c88 <__aeabi_uldivmod>
 8008910:	4602      	mov	r2, r0
 8008912:	460b      	mov	r3, r1
 8008914:	4613      	mov	r3, r2
 8008916:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008918:	4b0b      	ldr	r3, [pc, #44]	; (8008948 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	0c1b      	lsrs	r3, r3, #16
 800891e:	f003 0303 	and.w	r3, r3, #3
 8008922:	3301      	adds	r3, #1
 8008924:	005b      	lsls	r3, r3, #1
 8008926:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008930:	60bb      	str	r3, [r7, #8]
      break;
 8008932:	e002      	b.n	800893a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008934:	4b05      	ldr	r3, [pc, #20]	; (800894c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008936:	60bb      	str	r3, [r7, #8]
      break;
 8008938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800893a:	68bb      	ldr	r3, [r7, #8]
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008946:	bf00      	nop
 8008948:	40023800 	.word	0x40023800
 800894c:	00f42400 	.word	0x00f42400
 8008950:	007a1200 	.word	0x007a1200

08008954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008954:	b480      	push	{r7}
 8008956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008958:	4b03      	ldr	r3, [pc, #12]	; (8008968 <HAL_RCC_GetHCLKFreq+0x14>)
 800895a:	681b      	ldr	r3, [r3, #0]
}
 800895c:	4618      	mov	r0, r3
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop
 8008968:	20000000 	.word	0x20000000

0800896c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008970:	f7ff fff0 	bl	8008954 <HAL_RCC_GetHCLKFreq>
 8008974:	4602      	mov	r2, r0
 8008976:	4b05      	ldr	r3, [pc, #20]	; (800898c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	0a9b      	lsrs	r3, r3, #10
 800897c:	f003 0307 	and.w	r3, r3, #7
 8008980:	4903      	ldr	r1, [pc, #12]	; (8008990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008982:	5ccb      	ldrb	r3, [r1, r3]
 8008984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008988:	4618      	mov	r0, r3
 800898a:	bd80      	pop	{r7, pc}
 800898c:	40023800 	.word	0x40023800
 8008990:	0800f1ec 	.word	0x0800f1ec

08008994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008998:	f7ff ffdc 	bl	8008954 <HAL_RCC_GetHCLKFreq>
 800899c:	4602      	mov	r2, r0
 800899e:	4b05      	ldr	r3, [pc, #20]	; (80089b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	0b5b      	lsrs	r3, r3, #13
 80089a4:	f003 0307 	and.w	r3, r3, #7
 80089a8:	4903      	ldr	r1, [pc, #12]	; (80089b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80089aa:	5ccb      	ldrb	r3, [r1, r3]
 80089ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	40023800 	.word	0x40023800
 80089b8:	0800f1ec 	.word	0x0800f1ec

080089bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d101      	bne.n	80089ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e041      	b.n	8008a52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d106      	bne.n	80089e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7fb f842 	bl	8003a6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2202      	movs	r2, #2
 80089ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	3304      	adds	r3, #4
 80089f8:	4619      	mov	r1, r3
 80089fa:	4610      	mov	r0, r2
 80089fc:	f000 f8f4 	bl	8008be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3708      	adds	r7, #8
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}

08008a5a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a5a:	b580      	push	{r7, lr}
 8008a5c:	b084      	sub	sp, #16
 8008a5e:	af00      	add	r7, sp, #0
 8008a60:	6078      	str	r0, [r7, #4]
 8008a62:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a64:	2300      	movs	r3, #0
 8008a66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d101      	bne.n	8008a76 <HAL_TIM_ConfigClockSource+0x1c>
 8008a72:	2302      	movs	r3, #2
 8008a74:	e0b4      	b.n	8008be0 <HAL_TIM_ConfigClockSource+0x186>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2202      	movs	r2, #2
 8008a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a94:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a9c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	68ba      	ldr	r2, [r7, #8]
 8008aa4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aae:	d03e      	beq.n	8008b2e <HAL_TIM_ConfigClockSource+0xd4>
 8008ab0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ab4:	f200 8087 	bhi.w	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ab8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008abc:	f000 8086 	beq.w	8008bcc <HAL_TIM_ConfigClockSource+0x172>
 8008ac0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ac4:	d87f      	bhi.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ac6:	2b70      	cmp	r3, #112	; 0x70
 8008ac8:	d01a      	beq.n	8008b00 <HAL_TIM_ConfigClockSource+0xa6>
 8008aca:	2b70      	cmp	r3, #112	; 0x70
 8008acc:	d87b      	bhi.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ace:	2b60      	cmp	r3, #96	; 0x60
 8008ad0:	d050      	beq.n	8008b74 <HAL_TIM_ConfigClockSource+0x11a>
 8008ad2:	2b60      	cmp	r3, #96	; 0x60
 8008ad4:	d877      	bhi.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ad6:	2b50      	cmp	r3, #80	; 0x50
 8008ad8:	d03c      	beq.n	8008b54 <HAL_TIM_ConfigClockSource+0xfa>
 8008ada:	2b50      	cmp	r3, #80	; 0x50
 8008adc:	d873      	bhi.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ade:	2b40      	cmp	r3, #64	; 0x40
 8008ae0:	d058      	beq.n	8008b94 <HAL_TIM_ConfigClockSource+0x13a>
 8008ae2:	2b40      	cmp	r3, #64	; 0x40
 8008ae4:	d86f      	bhi.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ae6:	2b30      	cmp	r3, #48	; 0x30
 8008ae8:	d064      	beq.n	8008bb4 <HAL_TIM_ConfigClockSource+0x15a>
 8008aea:	2b30      	cmp	r3, #48	; 0x30
 8008aec:	d86b      	bhi.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008aee:	2b20      	cmp	r3, #32
 8008af0:	d060      	beq.n	8008bb4 <HAL_TIM_ConfigClockSource+0x15a>
 8008af2:	2b20      	cmp	r3, #32
 8008af4:	d867      	bhi.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d05c      	beq.n	8008bb4 <HAL_TIM_ConfigClockSource+0x15a>
 8008afa:	2b10      	cmp	r3, #16
 8008afc:	d05a      	beq.n	8008bb4 <HAL_TIM_ConfigClockSource+0x15a>
 8008afe:	e062      	b.n	8008bc6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6818      	ldr	r0, [r3, #0]
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	6899      	ldr	r1, [r3, #8]
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	685a      	ldr	r2, [r3, #4]
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	f000 f984 	bl	8008e1c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008b22:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68ba      	ldr	r2, [r7, #8]
 8008b2a:	609a      	str	r2, [r3, #8]
      break;
 8008b2c:	e04f      	b.n	8008bce <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6818      	ldr	r0, [r3, #0]
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	6899      	ldr	r1, [r3, #8]
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	685a      	ldr	r2, [r3, #4]
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	f000 f96d 	bl	8008e1c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	689a      	ldr	r2, [r3, #8]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b50:	609a      	str	r2, [r3, #8]
      break;
 8008b52:	e03c      	b.n	8008bce <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6818      	ldr	r0, [r3, #0]
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	6859      	ldr	r1, [r3, #4]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	461a      	mov	r2, r3
 8008b62:	f000 f8e1 	bl	8008d28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2150      	movs	r1, #80	; 0x50
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f000 f93a 	bl	8008de6 <TIM_ITRx_SetConfig>
      break;
 8008b72:	e02c      	b.n	8008bce <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6818      	ldr	r0, [r3, #0]
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	6859      	ldr	r1, [r3, #4]
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	461a      	mov	r2, r3
 8008b82:	f000 f900 	bl	8008d86 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2160      	movs	r1, #96	; 0x60
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f000 f92a 	bl	8008de6 <TIM_ITRx_SetConfig>
      break;
 8008b92:	e01c      	b.n	8008bce <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6818      	ldr	r0, [r3, #0]
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	6859      	ldr	r1, [r3, #4]
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	68db      	ldr	r3, [r3, #12]
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	f000 f8c1 	bl	8008d28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	2140      	movs	r1, #64	; 0x40
 8008bac:	4618      	mov	r0, r3
 8008bae:	f000 f91a 	bl	8008de6 <TIM_ITRx_SetConfig>
      break;
 8008bb2:	e00c      	b.n	8008bce <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	4610      	mov	r0, r2
 8008bc0:	f000 f911 	bl	8008de6 <TIM_ITRx_SetConfig>
      break;
 8008bc4:	e003      	b.n	8008bce <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	73fb      	strb	r3, [r7, #15]
      break;
 8008bca:	e000      	b.n	8008bce <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008bcc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b085      	sub	sp, #20
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	4a40      	ldr	r2, [pc, #256]	; (8008cfc <TIM_Base_SetConfig+0x114>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d013      	beq.n	8008c28 <TIM_Base_SetConfig+0x40>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c06:	d00f      	beq.n	8008c28 <TIM_Base_SetConfig+0x40>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4a3d      	ldr	r2, [pc, #244]	; (8008d00 <TIM_Base_SetConfig+0x118>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d00b      	beq.n	8008c28 <TIM_Base_SetConfig+0x40>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4a3c      	ldr	r2, [pc, #240]	; (8008d04 <TIM_Base_SetConfig+0x11c>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d007      	beq.n	8008c28 <TIM_Base_SetConfig+0x40>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4a3b      	ldr	r2, [pc, #236]	; (8008d08 <TIM_Base_SetConfig+0x120>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d003      	beq.n	8008c28 <TIM_Base_SetConfig+0x40>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	4a3a      	ldr	r2, [pc, #232]	; (8008d0c <TIM_Base_SetConfig+0x124>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d108      	bne.n	8008c3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a2f      	ldr	r2, [pc, #188]	; (8008cfc <TIM_Base_SetConfig+0x114>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d02b      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c48:	d027      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a2c      	ldr	r2, [pc, #176]	; (8008d00 <TIM_Base_SetConfig+0x118>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d023      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a2b      	ldr	r2, [pc, #172]	; (8008d04 <TIM_Base_SetConfig+0x11c>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d01f      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a2a      	ldr	r2, [pc, #168]	; (8008d08 <TIM_Base_SetConfig+0x120>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d01b      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a29      	ldr	r2, [pc, #164]	; (8008d0c <TIM_Base_SetConfig+0x124>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d017      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a28      	ldr	r2, [pc, #160]	; (8008d10 <TIM_Base_SetConfig+0x128>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d013      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	4a27      	ldr	r2, [pc, #156]	; (8008d14 <TIM_Base_SetConfig+0x12c>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d00f      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	4a26      	ldr	r2, [pc, #152]	; (8008d18 <TIM_Base_SetConfig+0x130>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d00b      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a25      	ldr	r2, [pc, #148]	; (8008d1c <TIM_Base_SetConfig+0x134>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d007      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a24      	ldr	r2, [pc, #144]	; (8008d20 <TIM_Base_SetConfig+0x138>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d003      	beq.n	8008c9a <TIM_Base_SetConfig+0xb2>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a23      	ldr	r2, [pc, #140]	; (8008d24 <TIM_Base_SetConfig+0x13c>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d108      	bne.n	8008cac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ca0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	68fa      	ldr	r2, [r7, #12]
 8008cbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	689a      	ldr	r2, [r3, #8]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a0a      	ldr	r2, [pc, #40]	; (8008cfc <TIM_Base_SetConfig+0x114>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d003      	beq.n	8008ce0 <TIM_Base_SetConfig+0xf8>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a0c      	ldr	r2, [pc, #48]	; (8008d0c <TIM_Base_SetConfig+0x124>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d103      	bne.n	8008ce8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	691a      	ldr	r2, [r3, #16]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	615a      	str	r2, [r3, #20]
}
 8008cee:	bf00      	nop
 8008cf0:	3714      	adds	r7, #20
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr
 8008cfa:	bf00      	nop
 8008cfc:	40010000 	.word	0x40010000
 8008d00:	40000400 	.word	0x40000400
 8008d04:	40000800 	.word	0x40000800
 8008d08:	40000c00 	.word	0x40000c00
 8008d0c:	40010400 	.word	0x40010400
 8008d10:	40014000 	.word	0x40014000
 8008d14:	40014400 	.word	0x40014400
 8008d18:	40014800 	.word	0x40014800
 8008d1c:	40001800 	.word	0x40001800
 8008d20:	40001c00 	.word	0x40001c00
 8008d24:	40002000 	.word	0x40002000

08008d28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b087      	sub	sp, #28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6a1b      	ldr	r3, [r3, #32]
 8008d38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	6a1b      	ldr	r3, [r3, #32]
 8008d3e:	f023 0201 	bic.w	r2, r3, #1
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	699b      	ldr	r3, [r3, #24]
 8008d4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	011b      	lsls	r3, r3, #4
 8008d58:	693a      	ldr	r2, [r7, #16]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	f023 030a 	bic.w	r3, r3, #10
 8008d64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	693a      	ldr	r2, [r7, #16]
 8008d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	621a      	str	r2, [r3, #32]
}
 8008d7a:	bf00      	nop
 8008d7c:	371c      	adds	r7, #28
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr

08008d86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d86:	b480      	push	{r7}
 8008d88:	b087      	sub	sp, #28
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	60f8      	str	r0, [r7, #12]
 8008d8e:	60b9      	str	r1, [r7, #8]
 8008d90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6a1b      	ldr	r3, [r3, #32]
 8008d96:	f023 0210 	bic.w	r2, r3, #16
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	699b      	ldr	r3, [r3, #24]
 8008da2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6a1b      	ldr	r3, [r3, #32]
 8008da8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008db0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	031b      	lsls	r3, r3, #12
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008dc2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	011b      	lsls	r3, r3, #4
 8008dc8:	693a      	ldr	r2, [r7, #16]
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	697a      	ldr	r2, [r7, #20]
 8008dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	693a      	ldr	r2, [r7, #16]
 8008dd8:	621a      	str	r2, [r3, #32]
}
 8008dda:	bf00      	nop
 8008ddc:	371c      	adds	r7, #28
 8008dde:	46bd      	mov	sp, r7
 8008de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de4:	4770      	bx	lr

08008de6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008de6:	b480      	push	{r7}
 8008de8:	b085      	sub	sp, #20
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	6078      	str	r0, [r7, #4]
 8008dee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	689b      	ldr	r3, [r3, #8]
 8008df4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008dfe:	683a      	ldr	r2, [r7, #0]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	f043 0307 	orr.w	r3, r3, #7
 8008e08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	68fa      	ldr	r2, [r7, #12]
 8008e0e:	609a      	str	r2, [r3, #8]
}
 8008e10:	bf00      	nop
 8008e12:	3714      	adds	r7, #20
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b087      	sub	sp, #28
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	607a      	str	r2, [r7, #4]
 8008e28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	021a      	lsls	r2, r3, #8
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	431a      	orrs	r2, r3
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	4313      	orrs	r3, r2
 8008e44:	697a      	ldr	r2, [r7, #20]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	697a      	ldr	r2, [r7, #20]
 8008e4e:	609a      	str	r2, [r3, #8]
}
 8008e50:	bf00      	nop
 8008e52:	371c      	adds	r7, #28
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d101      	bne.n	8008e74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e70:	2302      	movs	r3, #2
 8008e72:	e05a      	b.n	8008f2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2201      	movs	r2, #1
 8008e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a21      	ldr	r2, [pc, #132]	; (8008f38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d022      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ec0:	d01d      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a1d      	ldr	r2, [pc, #116]	; (8008f3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d018      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a1b      	ldr	r2, [pc, #108]	; (8008f40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d013      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a1a      	ldr	r2, [pc, #104]	; (8008f44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d00e      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a18      	ldr	r2, [pc, #96]	; (8008f48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d009      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a17      	ldr	r2, [pc, #92]	; (8008f4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d004      	beq.n	8008efe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a15      	ldr	r2, [pc, #84]	; (8008f50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d10c      	bne.n	8008f18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	68ba      	ldr	r2, [r7, #8]
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	68ba      	ldr	r2, [r7, #8]
 8008f16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f28:	2300      	movs	r3, #0
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3714      	adds	r7, #20
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	40010000 	.word	0x40010000
 8008f3c:	40000400 	.word	0x40000400
 8008f40:	40000800 	.word	0x40000800
 8008f44:	40000c00 	.word	0x40000c00
 8008f48:	40010400 	.word	0x40010400
 8008f4c:	40014000 	.word	0x40014000
 8008f50:	40001800 	.word	0x40001800

08008f54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b082      	sub	sp, #8
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d101      	bne.n	8008f66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e03f      	b.n	8008fe6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d106      	bne.n	8008f80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f7fa fd96 	bl	8003aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2224      	movs	r2, #36	; 0x24
 8008f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	68da      	ldr	r2, [r3, #12]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f000 f829 	bl	8008ff0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	691a      	ldr	r2, [r3, #16]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008fac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	695a      	ldr	r2, [r3, #20]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008fbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68da      	ldr	r2, [r3, #12]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2220      	movs	r2, #32
 8008fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2220      	movs	r2, #32
 8008fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3708      	adds	r7, #8
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
	...

08008ff0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ff4:	b09f      	sub	sp, #124	; 0x7c
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	691b      	ldr	r3, [r3, #16]
 8009000:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009004:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009006:	68d9      	ldr	r1, [r3, #12]
 8009008:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	ea40 0301 	orr.w	r3, r0, r1
 8009010:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009014:	689a      	ldr	r2, [r3, #8]
 8009016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	431a      	orrs	r2, r3
 800901c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800901e:	695b      	ldr	r3, [r3, #20]
 8009020:	431a      	orrs	r2, r3
 8009022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009024:	69db      	ldr	r3, [r3, #28]
 8009026:	4313      	orrs	r3, r2
 8009028:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800902a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009034:	f021 010c 	bic.w	r1, r1, #12
 8009038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800903e:	430b      	orrs	r3, r1
 8009040:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009042:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	695b      	ldr	r3, [r3, #20]
 8009048:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800904c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800904e:	6999      	ldr	r1, [r3, #24]
 8009050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009052:	681a      	ldr	r2, [r3, #0]
 8009054:	ea40 0301 	orr.w	r3, r0, r1
 8009058:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800905a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	4bc5      	ldr	r3, [pc, #788]	; (8009374 <UART_SetConfig+0x384>)
 8009060:	429a      	cmp	r2, r3
 8009062:	d004      	beq.n	800906e <UART_SetConfig+0x7e>
 8009064:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009066:	681a      	ldr	r2, [r3, #0]
 8009068:	4bc3      	ldr	r3, [pc, #780]	; (8009378 <UART_SetConfig+0x388>)
 800906a:	429a      	cmp	r2, r3
 800906c:	d103      	bne.n	8009076 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800906e:	f7ff fc91 	bl	8008994 <HAL_RCC_GetPCLK2Freq>
 8009072:	6778      	str	r0, [r7, #116]	; 0x74
 8009074:	e002      	b.n	800907c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009076:	f7ff fc79 	bl	800896c <HAL_RCC_GetPCLK1Freq>
 800907a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800907c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800907e:	69db      	ldr	r3, [r3, #28]
 8009080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009084:	f040 80b6 	bne.w	80091f4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009088:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800908a:	461c      	mov	r4, r3
 800908c:	f04f 0500 	mov.w	r5, #0
 8009090:	4622      	mov	r2, r4
 8009092:	462b      	mov	r3, r5
 8009094:	1891      	adds	r1, r2, r2
 8009096:	6439      	str	r1, [r7, #64]	; 0x40
 8009098:	415b      	adcs	r3, r3
 800909a:	647b      	str	r3, [r7, #68]	; 0x44
 800909c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80090a0:	1912      	adds	r2, r2, r4
 80090a2:	eb45 0303 	adc.w	r3, r5, r3
 80090a6:	f04f 0000 	mov.w	r0, #0
 80090aa:	f04f 0100 	mov.w	r1, #0
 80090ae:	00d9      	lsls	r1, r3, #3
 80090b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80090b4:	00d0      	lsls	r0, r2, #3
 80090b6:	4602      	mov	r2, r0
 80090b8:	460b      	mov	r3, r1
 80090ba:	1911      	adds	r1, r2, r4
 80090bc:	6639      	str	r1, [r7, #96]	; 0x60
 80090be:	416b      	adcs	r3, r5
 80090c0:	667b      	str	r3, [r7, #100]	; 0x64
 80090c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	461a      	mov	r2, r3
 80090c8:	f04f 0300 	mov.w	r3, #0
 80090cc:	1891      	adds	r1, r2, r2
 80090ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80090d0:	415b      	adcs	r3, r3
 80090d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80090d8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80090dc:	f7f7 fdd4 	bl	8000c88 <__aeabi_uldivmod>
 80090e0:	4602      	mov	r2, r0
 80090e2:	460b      	mov	r3, r1
 80090e4:	4ba5      	ldr	r3, [pc, #660]	; (800937c <UART_SetConfig+0x38c>)
 80090e6:	fba3 2302 	umull	r2, r3, r3, r2
 80090ea:	095b      	lsrs	r3, r3, #5
 80090ec:	011e      	lsls	r6, r3, #4
 80090ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090f0:	461c      	mov	r4, r3
 80090f2:	f04f 0500 	mov.w	r5, #0
 80090f6:	4622      	mov	r2, r4
 80090f8:	462b      	mov	r3, r5
 80090fa:	1891      	adds	r1, r2, r2
 80090fc:	6339      	str	r1, [r7, #48]	; 0x30
 80090fe:	415b      	adcs	r3, r3
 8009100:	637b      	str	r3, [r7, #52]	; 0x34
 8009102:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009106:	1912      	adds	r2, r2, r4
 8009108:	eb45 0303 	adc.w	r3, r5, r3
 800910c:	f04f 0000 	mov.w	r0, #0
 8009110:	f04f 0100 	mov.w	r1, #0
 8009114:	00d9      	lsls	r1, r3, #3
 8009116:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800911a:	00d0      	lsls	r0, r2, #3
 800911c:	4602      	mov	r2, r0
 800911e:	460b      	mov	r3, r1
 8009120:	1911      	adds	r1, r2, r4
 8009122:	65b9      	str	r1, [r7, #88]	; 0x58
 8009124:	416b      	adcs	r3, r5
 8009126:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009128:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	461a      	mov	r2, r3
 800912e:	f04f 0300 	mov.w	r3, #0
 8009132:	1891      	adds	r1, r2, r2
 8009134:	62b9      	str	r1, [r7, #40]	; 0x28
 8009136:	415b      	adcs	r3, r3
 8009138:	62fb      	str	r3, [r7, #44]	; 0x2c
 800913a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800913e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009142:	f7f7 fda1 	bl	8000c88 <__aeabi_uldivmod>
 8009146:	4602      	mov	r2, r0
 8009148:	460b      	mov	r3, r1
 800914a:	4b8c      	ldr	r3, [pc, #560]	; (800937c <UART_SetConfig+0x38c>)
 800914c:	fba3 1302 	umull	r1, r3, r3, r2
 8009150:	095b      	lsrs	r3, r3, #5
 8009152:	2164      	movs	r1, #100	; 0x64
 8009154:	fb01 f303 	mul.w	r3, r1, r3
 8009158:	1ad3      	subs	r3, r2, r3
 800915a:	00db      	lsls	r3, r3, #3
 800915c:	3332      	adds	r3, #50	; 0x32
 800915e:	4a87      	ldr	r2, [pc, #540]	; (800937c <UART_SetConfig+0x38c>)
 8009160:	fba2 2303 	umull	r2, r3, r2, r3
 8009164:	095b      	lsrs	r3, r3, #5
 8009166:	005b      	lsls	r3, r3, #1
 8009168:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800916c:	441e      	add	r6, r3
 800916e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009170:	4618      	mov	r0, r3
 8009172:	f04f 0100 	mov.w	r1, #0
 8009176:	4602      	mov	r2, r0
 8009178:	460b      	mov	r3, r1
 800917a:	1894      	adds	r4, r2, r2
 800917c:	623c      	str	r4, [r7, #32]
 800917e:	415b      	adcs	r3, r3
 8009180:	627b      	str	r3, [r7, #36]	; 0x24
 8009182:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009186:	1812      	adds	r2, r2, r0
 8009188:	eb41 0303 	adc.w	r3, r1, r3
 800918c:	f04f 0400 	mov.w	r4, #0
 8009190:	f04f 0500 	mov.w	r5, #0
 8009194:	00dd      	lsls	r5, r3, #3
 8009196:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800919a:	00d4      	lsls	r4, r2, #3
 800919c:	4622      	mov	r2, r4
 800919e:	462b      	mov	r3, r5
 80091a0:	1814      	adds	r4, r2, r0
 80091a2:	653c      	str	r4, [r7, #80]	; 0x50
 80091a4:	414b      	adcs	r3, r1
 80091a6:	657b      	str	r3, [r7, #84]	; 0x54
 80091a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	461a      	mov	r2, r3
 80091ae:	f04f 0300 	mov.w	r3, #0
 80091b2:	1891      	adds	r1, r2, r2
 80091b4:	61b9      	str	r1, [r7, #24]
 80091b6:	415b      	adcs	r3, r3
 80091b8:	61fb      	str	r3, [r7, #28]
 80091ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80091be:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80091c2:	f7f7 fd61 	bl	8000c88 <__aeabi_uldivmod>
 80091c6:	4602      	mov	r2, r0
 80091c8:	460b      	mov	r3, r1
 80091ca:	4b6c      	ldr	r3, [pc, #432]	; (800937c <UART_SetConfig+0x38c>)
 80091cc:	fba3 1302 	umull	r1, r3, r3, r2
 80091d0:	095b      	lsrs	r3, r3, #5
 80091d2:	2164      	movs	r1, #100	; 0x64
 80091d4:	fb01 f303 	mul.w	r3, r1, r3
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	00db      	lsls	r3, r3, #3
 80091dc:	3332      	adds	r3, #50	; 0x32
 80091de:	4a67      	ldr	r2, [pc, #412]	; (800937c <UART_SetConfig+0x38c>)
 80091e0:	fba2 2303 	umull	r2, r3, r2, r3
 80091e4:	095b      	lsrs	r3, r3, #5
 80091e6:	f003 0207 	and.w	r2, r3, #7
 80091ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4432      	add	r2, r6
 80091f0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80091f2:	e0b9      	b.n	8009368 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80091f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091f6:	461c      	mov	r4, r3
 80091f8:	f04f 0500 	mov.w	r5, #0
 80091fc:	4622      	mov	r2, r4
 80091fe:	462b      	mov	r3, r5
 8009200:	1891      	adds	r1, r2, r2
 8009202:	6139      	str	r1, [r7, #16]
 8009204:	415b      	adcs	r3, r3
 8009206:	617b      	str	r3, [r7, #20]
 8009208:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800920c:	1912      	adds	r2, r2, r4
 800920e:	eb45 0303 	adc.w	r3, r5, r3
 8009212:	f04f 0000 	mov.w	r0, #0
 8009216:	f04f 0100 	mov.w	r1, #0
 800921a:	00d9      	lsls	r1, r3, #3
 800921c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009220:	00d0      	lsls	r0, r2, #3
 8009222:	4602      	mov	r2, r0
 8009224:	460b      	mov	r3, r1
 8009226:	eb12 0804 	adds.w	r8, r2, r4
 800922a:	eb43 0905 	adc.w	r9, r3, r5
 800922e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	4618      	mov	r0, r3
 8009234:	f04f 0100 	mov.w	r1, #0
 8009238:	f04f 0200 	mov.w	r2, #0
 800923c:	f04f 0300 	mov.w	r3, #0
 8009240:	008b      	lsls	r3, r1, #2
 8009242:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009246:	0082      	lsls	r2, r0, #2
 8009248:	4640      	mov	r0, r8
 800924a:	4649      	mov	r1, r9
 800924c:	f7f7 fd1c 	bl	8000c88 <__aeabi_uldivmod>
 8009250:	4602      	mov	r2, r0
 8009252:	460b      	mov	r3, r1
 8009254:	4b49      	ldr	r3, [pc, #292]	; (800937c <UART_SetConfig+0x38c>)
 8009256:	fba3 2302 	umull	r2, r3, r3, r2
 800925a:	095b      	lsrs	r3, r3, #5
 800925c:	011e      	lsls	r6, r3, #4
 800925e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009260:	4618      	mov	r0, r3
 8009262:	f04f 0100 	mov.w	r1, #0
 8009266:	4602      	mov	r2, r0
 8009268:	460b      	mov	r3, r1
 800926a:	1894      	adds	r4, r2, r2
 800926c:	60bc      	str	r4, [r7, #8]
 800926e:	415b      	adcs	r3, r3
 8009270:	60fb      	str	r3, [r7, #12]
 8009272:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009276:	1812      	adds	r2, r2, r0
 8009278:	eb41 0303 	adc.w	r3, r1, r3
 800927c:	f04f 0400 	mov.w	r4, #0
 8009280:	f04f 0500 	mov.w	r5, #0
 8009284:	00dd      	lsls	r5, r3, #3
 8009286:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800928a:	00d4      	lsls	r4, r2, #3
 800928c:	4622      	mov	r2, r4
 800928e:	462b      	mov	r3, r5
 8009290:	1814      	adds	r4, r2, r0
 8009292:	64bc      	str	r4, [r7, #72]	; 0x48
 8009294:	414b      	adcs	r3, r1
 8009296:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	4618      	mov	r0, r3
 800929e:	f04f 0100 	mov.w	r1, #0
 80092a2:	f04f 0200 	mov.w	r2, #0
 80092a6:	f04f 0300 	mov.w	r3, #0
 80092aa:	008b      	lsls	r3, r1, #2
 80092ac:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80092b0:	0082      	lsls	r2, r0, #2
 80092b2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80092b6:	f7f7 fce7 	bl	8000c88 <__aeabi_uldivmod>
 80092ba:	4602      	mov	r2, r0
 80092bc:	460b      	mov	r3, r1
 80092be:	4b2f      	ldr	r3, [pc, #188]	; (800937c <UART_SetConfig+0x38c>)
 80092c0:	fba3 1302 	umull	r1, r3, r3, r2
 80092c4:	095b      	lsrs	r3, r3, #5
 80092c6:	2164      	movs	r1, #100	; 0x64
 80092c8:	fb01 f303 	mul.w	r3, r1, r3
 80092cc:	1ad3      	subs	r3, r2, r3
 80092ce:	011b      	lsls	r3, r3, #4
 80092d0:	3332      	adds	r3, #50	; 0x32
 80092d2:	4a2a      	ldr	r2, [pc, #168]	; (800937c <UART_SetConfig+0x38c>)
 80092d4:	fba2 2303 	umull	r2, r3, r2, r3
 80092d8:	095b      	lsrs	r3, r3, #5
 80092da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80092de:	441e      	add	r6, r3
 80092e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092e2:	4618      	mov	r0, r3
 80092e4:	f04f 0100 	mov.w	r1, #0
 80092e8:	4602      	mov	r2, r0
 80092ea:	460b      	mov	r3, r1
 80092ec:	1894      	adds	r4, r2, r2
 80092ee:	603c      	str	r4, [r7, #0]
 80092f0:	415b      	adcs	r3, r3
 80092f2:	607b      	str	r3, [r7, #4]
 80092f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092f8:	1812      	adds	r2, r2, r0
 80092fa:	eb41 0303 	adc.w	r3, r1, r3
 80092fe:	f04f 0400 	mov.w	r4, #0
 8009302:	f04f 0500 	mov.w	r5, #0
 8009306:	00dd      	lsls	r5, r3, #3
 8009308:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800930c:	00d4      	lsls	r4, r2, #3
 800930e:	4622      	mov	r2, r4
 8009310:	462b      	mov	r3, r5
 8009312:	eb12 0a00 	adds.w	sl, r2, r0
 8009316:	eb43 0b01 	adc.w	fp, r3, r1
 800931a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	4618      	mov	r0, r3
 8009320:	f04f 0100 	mov.w	r1, #0
 8009324:	f04f 0200 	mov.w	r2, #0
 8009328:	f04f 0300 	mov.w	r3, #0
 800932c:	008b      	lsls	r3, r1, #2
 800932e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009332:	0082      	lsls	r2, r0, #2
 8009334:	4650      	mov	r0, sl
 8009336:	4659      	mov	r1, fp
 8009338:	f7f7 fca6 	bl	8000c88 <__aeabi_uldivmod>
 800933c:	4602      	mov	r2, r0
 800933e:	460b      	mov	r3, r1
 8009340:	4b0e      	ldr	r3, [pc, #56]	; (800937c <UART_SetConfig+0x38c>)
 8009342:	fba3 1302 	umull	r1, r3, r3, r2
 8009346:	095b      	lsrs	r3, r3, #5
 8009348:	2164      	movs	r1, #100	; 0x64
 800934a:	fb01 f303 	mul.w	r3, r1, r3
 800934e:	1ad3      	subs	r3, r2, r3
 8009350:	011b      	lsls	r3, r3, #4
 8009352:	3332      	adds	r3, #50	; 0x32
 8009354:	4a09      	ldr	r2, [pc, #36]	; (800937c <UART_SetConfig+0x38c>)
 8009356:	fba2 2303 	umull	r2, r3, r2, r3
 800935a:	095b      	lsrs	r3, r3, #5
 800935c:	f003 020f 	and.w	r2, r3, #15
 8009360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4432      	add	r2, r6
 8009366:	609a      	str	r2, [r3, #8]
}
 8009368:	bf00      	nop
 800936a:	377c      	adds	r7, #124	; 0x7c
 800936c:	46bd      	mov	sp, r7
 800936e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009372:	bf00      	nop
 8009374:	40011000 	.word	0x40011000
 8009378:	40011400 	.word	0x40011400
 800937c:	51eb851f 	.word	0x51eb851f

08009380 <button_get_clicks>:
static uint32_t time_process;
/* Private function prototypes -----------------------------------------------*/

/* Private functions ---------------------------------------------------------*/
static int8_t button_get_clicks(void)
{
 8009380:	b480      	push	{r7}
 8009382:	af00      	add	r7, sp, #0
    return clicks;
 8009384:	4b03      	ldr	r3, [pc, #12]	; (8009394 <button_get_clicks+0x14>)
 8009386:	f993 3000 	ldrsb.w	r3, [r3]
}
 800938a:	4618      	mov	r0, r3
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr
 8009394:	20003444 	.word	0x20003444

08009398 <button_process>:

static void button_process(void)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
    uint32_t now = gremsy_thread()->get_ms(&time_process);      // get current time
 800939e:	f000 fc09 	bl	8009bb4 <gremsy_thread>
 80093a2:	4603      	mov	r3, r0
 80093a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a6:	4842      	ldr	r0, [pc, #264]	; (80094b0 <button_process+0x118>)
 80093a8:	4798      	blx	r3
 80093aa:	6078      	str	r0, [r7, #4]
    _btnState = GET_BUTTON; // current appearant button state
 80093ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80093b0:	4840      	ldr	r0, [pc, #256]	; (80094b4 <button_process+0x11c>)
 80093b2:	f7fc f97b 	bl	80056ac <HAL_GPIO_ReadPin>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	bf14      	ite	ne
 80093bc:	2301      	movne	r3, #1
 80093be:	2300      	moveq	r3, #0
 80093c0:	b2da      	uxtb	r2, r3
 80093c2:	4b3d      	ldr	r3, [pc, #244]	; (80094b8 <button_process+0x120>)
 80093c4:	701a      	strb	r2, [r3, #0]

    // Make the button logic active-high in code
    if (!_activeHigh)
 80093c6:	4b3d      	ldr	r3, [pc, #244]	; (80094bc <button_process+0x124>)
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	f083 0301 	eor.w	r3, r3, #1
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d00e      	beq.n	80093f2 <button_process+0x5a>
    {
        _btnState = !_btnState;
 80093d4:	4b38      	ldr	r3, [pc, #224]	; (80094b8 <button_process+0x120>)
 80093d6:	781b      	ldrb	r3, [r3, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	bf14      	ite	ne
 80093dc:	2301      	movne	r3, #1
 80093de:	2300      	moveq	r3, #0
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	f083 0301 	eor.w	r3, r3, #1
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	f003 0301 	and.w	r3, r3, #1
 80093ec:	b2da      	uxtb	r2, r3
 80093ee:	4b32      	ldr	r3, [pc, #200]	; (80094b8 <button_process+0x120>)
 80093f0:	701a      	strb	r2, [r3, #0]
    }

    // If the switch changed, due to noise or a button press, reset the debounce timer
    if (_btnState != _lastState)
 80093f2:	4b31      	ldr	r3, [pc, #196]	; (80094b8 <button_process+0x120>)
 80093f4:	781a      	ldrb	r2, [r3, #0]
 80093f6:	4b32      	ldr	r3, [pc, #200]	; (80094c0 <button_process+0x128>)
 80093f8:	781b      	ldrb	r3, [r3, #0]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d002      	beq.n	8009404 <button_process+0x6c>
    {
        _lastBounceTime = now;
 80093fe:	4a31      	ldr	r2, [pc, #196]	; (80094c4 <button_process+0x12c>)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6013      	str	r3, [r2, #0]
    }


    // debounce the button (Check if a stable, changed state has occured)
    if (now - _lastBounceTime > debounceTime && _btnState != depressed)
 8009404:	4b2f      	ldr	r3, [pc, #188]	; (80094c4 <button_process+0x12c>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	687a      	ldr	r2, [r7, #4]
 800940a:	1ad2      	subs	r2, r2, r3
 800940c:	4b2e      	ldr	r3, [pc, #184]	; (80094c8 <button_process+0x130>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	429a      	cmp	r2, r3
 8009412:	d916      	bls.n	8009442 <button_process+0xaa>
 8009414:	4b28      	ldr	r3, [pc, #160]	; (80094b8 <button_process+0x120>)
 8009416:	781a      	ldrb	r2, [r3, #0]
 8009418:	4b2c      	ldr	r3, [pc, #176]	; (80094cc <button_process+0x134>)
 800941a:	781b      	ldrb	r3, [r3, #0]
 800941c:	429a      	cmp	r2, r3
 800941e:	d010      	beq.n	8009442 <button_process+0xaa>
    {
        depressed = _btnState;
 8009420:	4b25      	ldr	r3, [pc, #148]	; (80094b8 <button_process+0x120>)
 8009422:	781a      	ldrb	r2, [r3, #0]
 8009424:	4b29      	ldr	r3, [pc, #164]	; (80094cc <button_process+0x134>)
 8009426:	701a      	strb	r2, [r3, #0]
        if (depressed)
 8009428:	4b28      	ldr	r3, [pc, #160]	; (80094cc <button_process+0x134>)
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d008      	beq.n	8009442 <button_process+0xaa>
        {
            _clickCount++;
 8009430:	4b27      	ldr	r3, [pc, #156]	; (80094d0 <button_process+0x138>)
 8009432:	f993 3000 	ldrsb.w	r3, [r3]
 8009436:	b2db      	uxtb	r3, r3
 8009438:	3301      	adds	r3, #1
 800943a:	b2db      	uxtb	r3, r3
 800943c:	b25a      	sxtb	r2, r3
 800943e:	4b24      	ldr	r3, [pc, #144]	; (80094d0 <button_process+0x138>)
 8009440:	701a      	strb	r2, [r3, #0]
        }
    }

    _lastState = _btnState;
 8009442:	4b1d      	ldr	r3, [pc, #116]	; (80094b8 <button_process+0x120>)
 8009444:	781a      	ldrb	r2, [r3, #0]
 8009446:	4b1e      	ldr	r3, [pc, #120]	; (80094c0 <button_process+0x128>)
 8009448:	701a      	strb	r2, [r3, #0]

    // If the button released state is stable, report nr of clicks and start new cycle
    if (!depressed && (now - _lastBounceTime) > multiclickTime)
 800944a:	4b20      	ldr	r3, [pc, #128]	; (80094cc <button_process+0x134>)
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	f083 0301 	eor.w	r3, r3, #1
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2b00      	cmp	r3, #0
 8009456:	d00f      	beq.n	8009478 <button_process+0xe0>
 8009458:	4b1a      	ldr	r3, [pc, #104]	; (80094c4 <button_process+0x12c>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	1ad2      	subs	r2, r2, r3
 8009460:	4b1c      	ldr	r3, [pc, #112]	; (80094d4 <button_process+0x13c>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	429a      	cmp	r2, r3
 8009466:	d907      	bls.n	8009478 <button_process+0xe0>
    {
        // positive count for released buttons
        clicks = _clickCount;
 8009468:	4b19      	ldr	r3, [pc, #100]	; (80094d0 <button_process+0x138>)
 800946a:	f993 2000 	ldrsb.w	r2, [r3]
 800946e:	4b1a      	ldr	r3, [pc, #104]	; (80094d8 <button_process+0x140>)
 8009470:	701a      	strb	r2, [r3, #0]
        _clickCount = 0;
 8009472:	4b17      	ldr	r3, [pc, #92]	; (80094d0 <button_process+0x138>)
 8009474:	2200      	movs	r2, #0
 8009476:	701a      	strb	r2, [r3, #0]
    }

    // Check for "long click"
    if (depressed && (now - _lastBounceTime > ClickTime))
 8009478:	4b14      	ldr	r3, [pc, #80]	; (80094cc <button_process+0x134>)
 800947a:	781b      	ldrb	r3, [r3, #0]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d013      	beq.n	80094a8 <button_process+0x110>
 8009480:	4b10      	ldr	r3, [pc, #64]	; (80094c4 <button_process+0x12c>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	687a      	ldr	r2, [r7, #4]
 8009486:	1ad2      	subs	r2, r2, r3
 8009488:	4b14      	ldr	r3, [pc, #80]	; (80094dc <button_process+0x144>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	429a      	cmp	r2, r3
 800948e:	d90b      	bls.n	80094a8 <button_process+0x110>
    {
        // negative count for long clicks
        clicks = 0 - _clickCount;
 8009490:	4b0f      	ldr	r3, [pc, #60]	; (80094d0 <button_process+0x138>)
 8009492:	f993 3000 	ldrsb.w	r3, [r3]
 8009496:	b2db      	uxtb	r3, r3
 8009498:	425b      	negs	r3, r3
 800949a:	b2db      	uxtb	r3, r3
 800949c:	b25a      	sxtb	r2, r3
 800949e:	4b0e      	ldr	r3, [pc, #56]	; (80094d8 <button_process+0x140>)
 80094a0:	701a      	strb	r2, [r3, #0]
        _clickCount = 0;
 80094a2:	4b0b      	ldr	r3, [pc, #44]	; (80094d0 <button_process+0x138>)
 80094a4:	2200      	movs	r2, #0
 80094a6:	701a      	strb	r2, [r3, #0]
    }
}
 80094a8:	bf00      	nop
 80094aa:	3708      	adds	r7, #8
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}
 80094b0:	20003460 	.word	0x20003460
 80094b4:	40020800 	.word	0x40020800
 80094b8:	20003455 	.word	0x20003455
 80094bc:	20003454 	.word	0x20003454
 80094c0:	20003456 	.word	0x20003456
 80094c4:	20003458 	.word	0x20003458
 80094c8:	20003448 	.word	0x20003448
 80094cc:	20003445 	.word	0x20003445
 80094d0:	20003457 	.word	0x20003457
 80094d4:	2000344c 	.word	0x2000344c
 80094d8:	20003444 	.word	0x20003444
 80094dc:	20003450 	.word	0x20003450

080094e0 <gremsy_button_init>:

gremsy_button_t* gremsy_button_init(void)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	af00      	add	r7, sp, #0
    //cap phat vung nho cho thu vien
    button_ret = calloc(sizeof(gremsy_button_t), 1);
 80094e4:	2101      	movs	r1, #1
 80094e6:	2008      	movs	r0, #8
 80094e8:	f000 ff52 	bl	800a390 <calloc>
 80094ec:	4603      	mov	r3, r0
 80094ee:	461a      	mov	r2, r3
 80094f0:	4b1c      	ldr	r3, [pc, #112]	; (8009564 <gremsy_button_init+0x84>)
 80094f2:	601a      	str	r2, [r3, #0]
    
    //gan dia chi cho thu vien
    button_ret->get_clicks  = button_get_clicks;
 80094f4:	4b1b      	ldr	r3, [pc, #108]	; (8009564 <gremsy_button_init+0x84>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a1b      	ldr	r2, [pc, #108]	; (8009568 <gremsy_button_init+0x88>)
 80094fa:	601a      	str	r2, [r3, #0]
    button_ret->process     = button_process;
 80094fc:	4b19      	ldr	r3, [pc, #100]	; (8009564 <gremsy_button_init+0x84>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	4a1a      	ldr	r2, [pc, #104]	; (800956c <gremsy_button_init+0x8c>)
 8009502:	605a      	str	r2, [r3, #4]
  
    //Khoi tao cac gia tri cho nut nhan
    _activeHigh    = BUTTON_ACTIVE_LEVEL;
 8009504:	4b1a      	ldr	r3, [pc, #104]	; (8009570 <gremsy_button_init+0x90>)
 8009506:	2200      	movs	r2, #0
 8009508:	701a      	strb	r2, [r3, #0]
    _btnState      = !_activeHigh;  // initial button state in active-high logic
 800950a:	4b19      	ldr	r3, [pc, #100]	; (8009570 <gremsy_button_init+0x90>)
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	2b00      	cmp	r3, #0
 8009510:	bf14      	ite	ne
 8009512:	2301      	movne	r3, #1
 8009514:	2300      	moveq	r3, #0
 8009516:	b2db      	uxtb	r3, r3
 8009518:	f083 0301 	eor.w	r3, r3, #1
 800951c:	b2db      	uxtb	r3, r3
 800951e:	f003 0301 	and.w	r3, r3, #1
 8009522:	b2da      	uxtb	r2, r3
 8009524:	4b13      	ldr	r3, [pc, #76]	; (8009574 <gremsy_button_init+0x94>)
 8009526:	701a      	strb	r2, [r3, #0]
    _lastState     = _btnState;
 8009528:	4b12      	ldr	r3, [pc, #72]	; (8009574 <gremsy_button_init+0x94>)
 800952a:	781a      	ldrb	r2, [r3, #0]
 800952c:	4b12      	ldr	r3, [pc, #72]	; (8009578 <gremsy_button_init+0x98>)
 800952e:	701a      	strb	r2, [r3, #0]
    _clickCount    = 0;
 8009530:	4b12      	ldr	r3, [pc, #72]	; (800957c <gremsy_button_init+0x9c>)
 8009532:	2200      	movs	r2, #0
 8009534:	701a      	strb	r2, [r3, #0]
    clicks         = 0;
 8009536:	4b12      	ldr	r3, [pc, #72]	; (8009580 <gremsy_button_init+0xa0>)
 8009538:	2200      	movs	r2, #0
 800953a:	701a      	strb	r2, [r3, #0]
    depressed      = 0;
 800953c:	4b11      	ldr	r3, [pc, #68]	; (8009584 <gremsy_button_init+0xa4>)
 800953e:	2200      	movs	r2, #0
 8009540:	701a      	strb	r2, [r3, #0]
    _lastBounceTime= 0;
 8009542:	4b11      	ldr	r3, [pc, #68]	; (8009588 <gremsy_button_init+0xa8>)
 8009544:	2200      	movs	r2, #0
 8009546:	601a      	str	r2, [r3, #0]
    debounceTime   = BUTTON_DEBOUNCE_TIME;            // Debounce timer in ms
 8009548:	4b10      	ldr	r3, [pc, #64]	; (800958c <gremsy_button_init+0xac>)
 800954a:	2214      	movs	r2, #20
 800954c:	601a      	str	r2, [r3, #0]
    multiclickTime = BUTTON_MULTICLICK_TIME;          // Time limit for multi clicks
 800954e:	4b10      	ldr	r3, [pc, #64]	; (8009590 <gremsy_button_init+0xb0>)
 8009550:	22fa      	movs	r2, #250	; 0xfa
 8009552:	601a      	str	r2, [r3, #0]
//    longClickTime  = BUTTON_LONGCLICK_TIME;           // time until "long" click register
    ClickTime      = 1000;                            // time until "uint32_t" click register
 8009554:	4b0f      	ldr	r3, [pc, #60]	; (8009594 <gremsy_button_init+0xb4>)
 8009556:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800955a:	601a      	str	r2, [r3, #0]
//    changed        = false;
    //tra ve ket qua
    return button_ret;
 800955c:	4b01      	ldr	r3, [pc, #4]	; (8009564 <gremsy_button_init+0x84>)
 800955e:	681b      	ldr	r3, [r3, #0]
}
 8009560:	4618      	mov	r0, r3
 8009562:	bd80      	pop	{r7, pc}
 8009564:	2000345c 	.word	0x2000345c
 8009568:	08009381 	.word	0x08009381
 800956c:	08009399 	.word	0x08009399
 8009570:	20003454 	.word	0x20003454
 8009574:	20003455 	.word	0x20003455
 8009578:	20003456 	.word	0x20003456
 800957c:	20003457 	.word	0x20003457
 8009580:	20003444 	.word	0x20003444
 8009584:	20003445 	.word	0x20003445
 8009588:	20003458 	.word	0x20003458
 800958c:	20003448 	.word	0x20003448
 8009590:	2000344c 	.word	0x2000344c
 8009594:	20003450 	.word	0x20003450

08009598 <ssd1306_write_comand>:
/** @brief Ham ghi Command cho Oled.
    @param Command
    @ret   None.
*/
static void ssd1306_write_comand(uint8_t byte)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b086      	sub	sp, #24
 800959c:	af04      	add	r7, sp, #16
 800959e:	4603      	mov	r3, r0
 80095a0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, 1000);
 80095a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80095a6:	9302      	str	r3, [sp, #8]
 80095a8:	2301      	movs	r3, #1
 80095aa:	9301      	str	r3, [sp, #4]
 80095ac:	1dfb      	adds	r3, r7, #7
 80095ae:	9300      	str	r3, [sp, #0]
 80095b0:	2301      	movs	r3, #1
 80095b2:	2200      	movs	r2, #0
 80095b4:	2178      	movs	r1, #120	; 0x78
 80095b6:	4805      	ldr	r0, [pc, #20]	; (80095cc <ssd1306_write_comand+0x34>)
 80095b8:	f7fc fc02 	bl	8005dc0 <HAL_I2C_Mem_Write>
  
    HAL_Delay(1);
 80095bc:	2001      	movs	r0, #1
 80095be:	f7fa fc91 	bl	8003ee4 <HAL_Delay>
}
 80095c2:	bf00      	nop
 80095c4:	3708      	adds	r7, #8
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	200038f4 	.word	0x200038f4

080095d0 <ssd1306_fill>:
/** @brief ham xoa man hinh oled.
    @param mau sac
    @ret   none.
*/
void ssd1306_fill(uint8_t color)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b082      	sub	sp, #8
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	4603      	mov	r3, r0
 80095d8:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    memset(SSD1306_Buffer, color == 0 ?  0x00 : 0xFF, SSD1306_BUFF_SIZE);
 80095da:	79fb      	ldrb	r3, [r7, #7]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d101      	bne.n	80095e4 <ssd1306_fill+0x14>
 80095e0:	2300      	movs	r3, #0
 80095e2:	e000      	b.n	80095e6 <ssd1306_fill+0x16>
 80095e4:	23ff      	movs	r3, #255	; 0xff
 80095e6:	f44f 6282 	mov.w	r2, #1040	; 0x410
 80095ea:	4619      	mov	r1, r3
 80095ec:	4803      	ldr	r0, [pc, #12]	; (80095fc <ssd1306_fill+0x2c>)
 80095ee:	f000 ff0f 	bl	800a410 <memset>
}
 80095f2:	bf00      	nop
 80095f4:	3708      	adds	r7, #8
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	2000346c 	.word	0x2000346c

08009600 <ssd1306_update_screen>:
    @param mask_clean_scr = 0 : Not ready clean screen
    @param mask_clean_scr = 1 : Ready clean screen
    @ret   none.
*/
bool ssd1306_update_screen(bool spi_type)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b088      	sub	sp, #32
 8009604:	af04      	add	r7, sp, #16
 8009606:	4603      	mov	r3, r0
 8009608:	71fb      	strb	r3, [r7, #7]
    if(spi_type)
 800960a:	79fb      	ldrb	r3, [r7, #7]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d031      	beq.n	8009674 <ssd1306_update_screen+0x74>
    {
        if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY)
 8009610:	4857      	ldr	r0, [pc, #348]	; (8009770 <ssd1306_update_screen+0x170>)
 8009612:	f7fc ff4f 	bl	80064b4 <HAL_I2C_GetState>
 8009616:	4603      	mov	r3, r0
 8009618:	2b20      	cmp	r3, #32
 800961a:	f040 80a3 	bne.w	8009764 <ssd1306_update_screen+0x164>
        {
          //Polling spi update
          uint8_t i;
          for(i = 0; i < 8; i++) {
 800961e:	2300      	movs	r3, #0
 8009620:	73fb      	strb	r3, [r7, #15]
 8009622:	e022      	b.n	800966a <ssd1306_update_screen+0x6a>
              ssd1306_write_comand(0xB0 + i);
 8009624:	7bfb      	ldrb	r3, [r7, #15]
 8009626:	3b50      	subs	r3, #80	; 0x50
 8009628:	b2db      	uxtb	r3, r3
 800962a:	4618      	mov	r0, r3
 800962c:	f7ff ffb4 	bl	8009598 <ssd1306_write_comand>
              ssd1306_write_comand(0x00);
 8009630:	2000      	movs	r0, #0
 8009632:	f7ff ffb1 	bl	8009598 <ssd1306_write_comand>
              ssd1306_write_comand(0x10);
 8009636:	2010      	movs	r0, #16
 8009638:	f7ff ffae 	bl	8009598 <ssd1306_write_comand>
              HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH, 1000);
 800963c:	7bfa      	ldrb	r2, [r7, #15]
 800963e:	4613      	mov	r3, r2
 8009640:	019b      	lsls	r3, r3, #6
 8009642:	4413      	add	r3, r2
 8009644:	005b      	lsls	r3, r3, #1
 8009646:	461a      	mov	r2, r3
 8009648:	4b4a      	ldr	r3, [pc, #296]	; (8009774 <ssd1306_update_screen+0x174>)
 800964a:	4413      	add	r3, r2
 800964c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009650:	9202      	str	r2, [sp, #8]
 8009652:	2282      	movs	r2, #130	; 0x82
 8009654:	9201      	str	r2, [sp, #4]
 8009656:	9300      	str	r3, [sp, #0]
 8009658:	2301      	movs	r3, #1
 800965a:	2240      	movs	r2, #64	; 0x40
 800965c:	2178      	movs	r1, #120	; 0x78
 800965e:	4844      	ldr	r0, [pc, #272]	; (8009770 <ssd1306_update_screen+0x170>)
 8009660:	f7fc fbae 	bl	8005dc0 <HAL_I2C_Mem_Write>
          for(i = 0; i < 8; i++) {
 8009664:	7bfb      	ldrb	r3, [r7, #15]
 8009666:	3301      	adds	r3, #1
 8009668:	73fb      	strb	r3, [r7, #15]
 800966a:	7bfb      	ldrb	r3, [r7, #15]
 800966c:	2b07      	cmp	r3, #7
 800966e:	d9d9      	bls.n	8009624 <ssd1306_update_screen+0x24>
          }
          return true;
 8009670:	2301      	movs	r3, #1
 8009672:	e078      	b.n	8009766 <ssd1306_update_screen+0x166>
        }
    }
    else
    {
        if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY)
 8009674:	483e      	ldr	r0, [pc, #248]	; (8009770 <ssd1306_update_screen+0x170>)
 8009676:	f7fc ff1d 	bl	80064b4 <HAL_I2C_GetState>
 800967a:	4603      	mov	r3, r0
 800967c:	2b20      	cmp	r3, #32
 800967e:	d171      	bne.n	8009764 <ssd1306_update_screen+0x164>
        {
            if(iic_data_count < 16)
 8009680:	4b3d      	ldr	r3, [pc, #244]	; (8009778 <ssd1306_update_screen+0x178>)
 8009682:	881b      	ldrh	r3, [r3, #0]
 8009684:	2b0f      	cmp	r3, #15
 8009686:	d865      	bhi.n	8009754 <ssd1306_update_screen+0x154>
            {
                //Write command
                if((iic_data_count % 2) == 0)
 8009688:	4b3b      	ldr	r3, [pc, #236]	; (8009778 <ssd1306_update_screen+0x178>)
 800968a:	881b      	ldrh	r3, [r3, #0]
 800968c:	f003 0301 	and.w	r3, r3, #1
 8009690:	b29b      	uxth	r3, r3
 8009692:	2b00      	cmp	r3, #0
 8009694:	d124      	bne.n	80096e0 <ssd1306_update_screen+0xe0>
                {
                    //command 1
                    //iic_buff[1] = (SSD1306_I2C_ADDR << 1) | 1;
                    iic_buff[0] = 0x00;
 8009696:	4b39      	ldr	r3, [pc, #228]	; (800977c <ssd1306_update_screen+0x17c>)
 8009698:	2200      	movs	r2, #0
 800969a:	701a      	strb	r2, [r3, #0]
                    iic_buff[1] = (0xB0 + (iic_data_count/2));
 800969c:	4b36      	ldr	r3, [pc, #216]	; (8009778 <ssd1306_update_screen+0x178>)
 800969e:	881b      	ldrh	r3, [r3, #0]
 80096a0:	085b      	lsrs	r3, r3, #1
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	3b50      	subs	r3, #80	; 0x50
 80096a8:	b2da      	uxtb	r2, r3
 80096aa:	4b34      	ldr	r3, [pc, #208]	; (800977c <ssd1306_update_screen+0x17c>)
 80096ac:	705a      	strb	r2, [r3, #1]
                    
                    //command 2
                    iic_buff[2] = (SSD1306_I2C_ADDR << 1) | 1;
 80096ae:	4b33      	ldr	r3, [pc, #204]	; (800977c <ssd1306_update_screen+0x17c>)
 80096b0:	22f1      	movs	r2, #241	; 0xf1
 80096b2:	709a      	strb	r2, [r3, #2]
                    iic_buff[3] = 0x00;
 80096b4:	4b31      	ldr	r3, [pc, #196]	; (800977c <ssd1306_update_screen+0x17c>)
 80096b6:	2200      	movs	r2, #0
 80096b8:	70da      	strb	r2, [r3, #3]
                    iic_buff[4] = 0x00;
 80096ba:	4b30      	ldr	r3, [pc, #192]	; (800977c <ssd1306_update_screen+0x17c>)
 80096bc:	2200      	movs	r2, #0
 80096be:	711a      	strb	r2, [r3, #4]
                    
                    //command 3
                    iic_buff[5] = (SSD1306_I2C_ADDR << 1) | 1;
 80096c0:	4b2e      	ldr	r3, [pc, #184]	; (800977c <ssd1306_update_screen+0x17c>)
 80096c2:	22f1      	movs	r2, #241	; 0xf1
 80096c4:	715a      	strb	r2, [r3, #5]
                    iic_buff[6] = 0x00;
 80096c6:	4b2d      	ldr	r3, [pc, #180]	; (800977c <ssd1306_update_screen+0x17c>)
 80096c8:	2200      	movs	r2, #0
 80096ca:	719a      	strb	r2, [r3, #6]
                    iic_buff[7] = 0x10;
 80096cc:	4b2b      	ldr	r3, [pc, #172]	; (800977c <ssd1306_update_screen+0x17c>)
 80096ce:	2210      	movs	r2, #16
 80096d0:	71da      	strb	r2, [r3, #7]
                    
//                    memset(iic_buff2, 0xFF, 100);
                    //Write Command
                    HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDR, iic_buff, 8);
 80096d2:	2308      	movs	r3, #8
 80096d4:	4a29      	ldr	r2, [pc, #164]	; (800977c <ssd1306_update_screen+0x17c>)
 80096d6:	2178      	movs	r1, #120	; 0x78
 80096d8:	4825      	ldr	r0, [pc, #148]	; (8009770 <ssd1306_update_screen+0x170>)
 80096da:	f7fc fa41 	bl	8005b60 <HAL_I2C_Master_Transmit_DMA>
 80096de:	e032      	b.n	8009746 <ssd1306_update_screen+0x146>
//                    I2C_DMA_Fast(&hi2c3, SSD1306_I2C_ADDR, iic_buff, 8);
                }
                //Write data
                else
                {
                    iic_buff[0] = 0x40;
 80096e0:	4b26      	ldr	r3, [pc, #152]	; (800977c <ssd1306_update_screen+0x17c>)
 80096e2:	2240      	movs	r2, #64	; 0x40
 80096e4:	701a      	strb	r2, [r3, #0]
                    memcpy(&iic_buff[1], &SSD1306_Buffer[SSD1306_WIDTH*(iic_data_count/2)], SSD1306_WIDTH);
 80096e6:	4b24      	ldr	r3, [pc, #144]	; (8009778 <ssd1306_update_screen+0x178>)
 80096e8:	881b      	ldrh	r3, [r3, #0]
 80096ea:	085b      	lsrs	r3, r3, #1
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	461a      	mov	r2, r3
 80096f0:	4613      	mov	r3, r2
 80096f2:	019b      	lsls	r3, r3, #6
 80096f4:	4413      	add	r3, r2
 80096f6:	005b      	lsls	r3, r3, #1
 80096f8:	461a      	mov	r2, r3
 80096fa:	4b1e      	ldr	r3, [pc, #120]	; (8009774 <ssd1306_update_screen+0x174>)
 80096fc:	4413      	add	r3, r2
 80096fe:	2282      	movs	r2, #130	; 0x82
 8009700:	4619      	mov	r1, r3
 8009702:	481f      	ldr	r0, [pc, #124]	; (8009780 <ssd1306_update_screen+0x180>)
 8009704:	f000 fe76 	bl	800a3f4 <memcpy>
                  
//                    memset(iic_buff2, 0xFF, 100);
                    HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDR, iic_buff, SSD1306_WIDTH);
 8009708:	2382      	movs	r3, #130	; 0x82
 800970a:	4a1c      	ldr	r2, [pc, #112]	; (800977c <ssd1306_update_screen+0x17c>)
 800970c:	2178      	movs	r1, #120	; 0x78
 800970e:	4818      	ldr	r0, [pc, #96]	; (8009770 <ssd1306_update_screen+0x170>)
 8009710:	f7fc fa26 	bl	8005b60 <HAL_I2C_Master_Transmit_DMA>
                  
                    if(iic_data_count_max < SSD1306_WIDTH*(iic_data_count/2)) iic_data_count_max = SSD1306_WIDTH*(iic_data_count/2);
 8009714:	4b1b      	ldr	r3, [pc, #108]	; (8009784 <ssd1306_update_screen+0x184>)
 8009716:	881b      	ldrh	r3, [r3, #0]
 8009718:	4619      	mov	r1, r3
 800971a:	4b17      	ldr	r3, [pc, #92]	; (8009778 <ssd1306_update_screen+0x178>)
 800971c:	881b      	ldrh	r3, [r3, #0]
 800971e:	085b      	lsrs	r3, r3, #1
 8009720:	b29b      	uxth	r3, r3
 8009722:	461a      	mov	r2, r3
 8009724:	4613      	mov	r3, r2
 8009726:	019b      	lsls	r3, r3, #6
 8009728:	4413      	add	r3, r2
 800972a:	005b      	lsls	r3, r3, #1
 800972c:	4299      	cmp	r1, r3
 800972e:	da0a      	bge.n	8009746 <ssd1306_update_screen+0x146>
 8009730:	4b11      	ldr	r3, [pc, #68]	; (8009778 <ssd1306_update_screen+0x178>)
 8009732:	881b      	ldrh	r3, [r3, #0]
 8009734:	085b      	lsrs	r3, r3, #1
 8009736:	b29b      	uxth	r3, r3
 8009738:	461a      	mov	r2, r3
 800973a:	0192      	lsls	r2, r2, #6
 800973c:	4413      	add	r3, r2
 800973e:	005b      	lsls	r3, r3, #1
 8009740:	b29a      	uxth	r2, r3
 8009742:	4b10      	ldr	r3, [pc, #64]	; (8009784 <ssd1306_update_screen+0x184>)
 8009744:	801a      	strh	r2, [r3, #0]
                }
                iic_data_count++;
 8009746:	4b0c      	ldr	r3, [pc, #48]	; (8009778 <ssd1306_update_screen+0x178>)
 8009748:	881b      	ldrh	r3, [r3, #0]
 800974a:	3301      	adds	r3, #1
 800974c:	b29a      	uxth	r2, r3
 800974e:	4b0a      	ldr	r3, [pc, #40]	; (8009778 <ssd1306_update_screen+0x178>)
 8009750:	801a      	strh	r2, [r3, #0]
 8009752:	e007      	b.n	8009764 <ssd1306_update_screen+0x164>
            }
            else
            {
                iic_data_count = 0;
 8009754:	4b08      	ldr	r3, [pc, #32]	; (8009778 <ssd1306_update_screen+0x178>)
 8009756:	2200      	movs	r2, #0
 8009758:	801a      	strh	r2, [r3, #0]
                //clear screen
                ssd1306_fill(0x00);
 800975a:	2000      	movs	r0, #0
 800975c:	f7ff ff38 	bl	80095d0 <ssd1306_fill>
//                if(mask_clean_scr)
//                {
//                    ssd1306_fill(0x00);
//                }
                return true;
 8009760:	2301      	movs	r3, #1
 8009762:	e000      	b.n	8009766 <ssd1306_update_screen+0x166>
        }
    }
    
    
    
    return false;
 8009764:	2300      	movs	r3, #0
}
 8009766:	4618      	mov	r0, r3
 8009768:	3710      	adds	r7, #16
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	200038f4 	.word	0x200038f4
 8009774:	2000346c 	.word	0x2000346c
 8009778:	2000387c 	.word	0x2000387c
 800977c:	20003ba8 	.word	0x20003ba8
 8009780:	20003ba9 	.word	0x20003ba9
 8009784:	2000387e 	.word	0x2000387e

08009788 <ssd1306_init>:
void ssd1306_init(void)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	af00      	add	r7, sp, #0
//    soft_i2c_init(B6, B7);
//    iic_buff = calloc(sizeof(uint8_t), SSD1306_WIDTH + 1);
//    iic_buff2 = calloc(sizeof(uint8_t), 100);
  
    /** Init OLED */
    ssd1306_write_comand(0xAE); //display off
 800978c:	20ae      	movs	r0, #174	; 0xae
 800978e:	f7ff ff03 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0x20); //Set Memory Addressing Mode   
 8009792:	2020      	movs	r0, #32
 8009794:	f7ff ff00 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x10); //00,Horizontal Addressing Mode; 01,Vertical Addressing Mode;
 8009798:	2010      	movs	r0, #16
 800979a:	f7ff fefd 	bl	8009598 <ssd1306_write_comand>
                                //10,Page Addressing Mode (RESET); 11,Invalid

    ssd1306_write_comand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800979e:	20b0      	movs	r0, #176	; 0xb0
 80097a0:	f7ff fefa 	bl	8009598 <ssd1306_write_comand>

    #ifdef SSD1306_MIRROR_VERT
    ssd1306_write_comand(0xC0); //Mirror vertically
    #else
    ssd1306_write_comand(0xC8); //Set COM Output Scan Direction
 80097a4:	20c8      	movs	r0, #200	; 0xc8
 80097a6:	f7ff fef7 	bl	8009598 <ssd1306_write_comand>
    #endif

    ssd1306_write_comand(0x00); //---set low column address
 80097aa:	2000      	movs	r0, #0
 80097ac:	f7ff fef4 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x10); //---set high column address
 80097b0:	2010      	movs	r0, #16
 80097b2:	f7ff fef1 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0x40); //--set start line address - CHECK
 80097b6:	2040      	movs	r0, #64	; 0x40
 80097b8:	f7ff feee 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0x81); //--set contrast control register - CHECK
 80097bc:	2081      	movs	r0, #129	; 0x81
 80097be:	f7ff feeb 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0xFF);
 80097c2:	20ff      	movs	r0, #255	; 0xff
 80097c4:	f7ff fee8 	bl	8009598 <ssd1306_write_comand>

    #ifdef SSD1306_MIRROR_HORIZ
    ssd1306_write_comand(0xA0); // Mirror horizontally
    #else
    ssd1306_write_comand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80097c8:	20a1      	movs	r0, #161	; 0xa1
 80097ca:	f7ff fee5 	bl	8009598 <ssd1306_write_comand>
    #endif

    #ifdef SSD1306_INVERSE_COLOR
    ssd1306_write_comand(0xA7); //--set inverse color
    #else
    ssd1306_write_comand(0xA6); //--set normal color
 80097ce:	20a6      	movs	r0, #166	; 0xa6
 80097d0:	f7ff fee2 	bl	8009598 <ssd1306_write_comand>
    #endif

    ssd1306_write_comand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80097d4:	20a8      	movs	r0, #168	; 0xa8
 80097d6:	f7ff fedf 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x3F); //
 80097da:	203f      	movs	r0, #63	; 0x3f
 80097dc:	f7ff fedc 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80097e0:	20a4      	movs	r0, #164	; 0xa4
 80097e2:	f7ff fed9 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0xD3); //-set display offset - CHECK
 80097e6:	20d3      	movs	r0, #211	; 0xd3
 80097e8:	f7ff fed6 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x00); //-not offset
 80097ec:	2000      	movs	r0, #0
 80097ee:	f7ff fed3 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0xD5); //--set display clock divide ratio/oscillator frequency
 80097f2:	20d5      	movs	r0, #213	; 0xd5
 80097f4:	f7ff fed0 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0xF0); //--set divide ratio
 80097f8:	20f0      	movs	r0, #240	; 0xf0
 80097fa:	f7ff fecd 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0xD9); //--set pre-charge period
 80097fe:	20d9      	movs	r0, #217	; 0xd9
 8009800:	f7ff feca 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x22); //
 8009804:	2022      	movs	r0, #34	; 0x22
 8009806:	f7ff fec7 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0xDA); //--set com pins hardware configuration - CHECK
 800980a:	20da      	movs	r0, #218	; 0xda
 800980c:	f7ff fec4 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x12);
 8009810:	2012      	movs	r0, #18
 8009812:	f7ff fec1 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0xDB); //--set vcomh
 8009816:	20db      	movs	r0, #219	; 0xdb
 8009818:	f7ff febe 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x20); //0x20,0.77xVcc
 800981c:	2020      	movs	r0, #32
 800981e:	f7ff febb 	bl	8009598 <ssd1306_write_comand>

    ssd1306_write_comand(0x8D); //--set DC-DC enable
 8009822:	208d      	movs	r0, #141	; 0x8d
 8009824:	f7ff feb8 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0x14); //
 8009828:	2014      	movs	r0, #20
 800982a:	f7ff feb5 	bl	8009598 <ssd1306_write_comand>
    ssd1306_write_comand(0xAF); //--turn on SSD1306 panel
 800982e:	20af      	movs	r0, #175	; 0xaf
 8009830:	f7ff feb2 	bl	8009598 <ssd1306_write_comand>

    /** Clear screen */
    ssd1306_fill(0x00);
 8009834:	2000      	movs	r0, #0
 8009836:	f7ff fecb 	bl	80095d0 <ssd1306_fill>
    
    /** Flush buffer to screen */
    ssd1306_update_screen(1);
 800983a:	2001      	movs	r0, #1
 800983c:	f7ff fee0 	bl	8009600 <ssd1306_update_screen>
    
    /** Set default values for screen object */
    ssd1306.current_x = 0;
 8009840:	4b05      	ldr	r3, [pc, #20]	; (8009858 <ssd1306_init+0xd0>)
 8009842:	2200      	movs	r2, #0
 8009844:	801a      	strh	r2, [r3, #0]
    ssd1306.current_y = 0;
 8009846:	4b04      	ldr	r3, [pc, #16]	; (8009858 <ssd1306_init+0xd0>)
 8009848:	2200      	movs	r2, #0
 800984a:	805a      	strh	r2, [r3, #2]
    
    ssd1306.initialized = 1;
 800984c:	4b02      	ldr	r3, [pc, #8]	; (8009858 <ssd1306_init+0xd0>)
 800984e:	2201      	movs	r2, #1
 8009850:	715a      	strb	r2, [r3, #5]
}
 8009852:	bf00      	nop
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	20003464 	.word	0x20003464

0800985c <ssd1306_draw_pixel>:
void ssd1306_draw_pixel(uint8_t x, uint8_t y, uint8_t color)
{
 800985c:	b490      	push	{r4, r7}
 800985e:	b082      	sub	sp, #8
 8009860:	af00      	add	r7, sp, #0
 8009862:	4603      	mov	r3, r0
 8009864:	71fb      	strb	r3, [r7, #7]
 8009866:	460b      	mov	r3, r1
 8009868:	71bb      	strb	r3, [r7, #6]
 800986a:	4613      	mov	r3, r2
 800986c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 800986e:	79fb      	ldrb	r3, [r7, #7]
 8009870:	2b81      	cmp	r3, #129	; 0x81
 8009872:	d854      	bhi.n	800991e <ssd1306_draw_pixel+0xc2>
 8009874:	79bb      	ldrb	r3, [r7, #6]
 8009876:	2b3f      	cmp	r3, #63	; 0x3f
 8009878:	d851      	bhi.n	800991e <ssd1306_draw_pixel+0xc2>
        /** Don't write outside the buffer */
        return;
    }

    /** Check if pixel should be inverted */
    if(ssd1306.inverted)
 800987a:	4b2b      	ldr	r3, [pc, #172]	; (8009928 <ssd1306_draw_pixel+0xcc>)
 800987c:	791b      	ldrb	r3, [r3, #4]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d006      	beq.n	8009890 <ssd1306_draw_pixel+0x34>
    {
        color =!color;
 8009882:	797b      	ldrb	r3, [r7, #5]
 8009884:	2b00      	cmp	r3, #0
 8009886:	bf0c      	ite	eq
 8009888:	2301      	moveq	r3, #1
 800988a:	2300      	movne	r3, #0
 800988c:	b2db      	uxtb	r3, r3
 800988e:	717b      	strb	r3, [r7, #5]
    }

    /** Draw in the right color */
    //BLACK COLOR
    if(color == 0x00)
 8009890:	797b      	ldrb	r3, [r7, #5]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d122      	bne.n	80098dc <ssd1306_draw_pixel+0x80>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8009896:	79fa      	ldrb	r2, [r7, #7]
 8009898:	79bb      	ldrb	r3, [r7, #6]
 800989a:	08db      	lsrs	r3, r3, #3
 800989c:	b2d8      	uxtb	r0, r3
 800989e:	4601      	mov	r1, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	019b      	lsls	r3, r3, #6
 80098a4:	440b      	add	r3, r1
 80098a6:	005b      	lsls	r3, r3, #1
 80098a8:	4413      	add	r3, r2
 80098aa:	4a20      	ldr	r2, [pc, #128]	; (800992c <ssd1306_draw_pixel+0xd0>)
 80098ac:	5cd3      	ldrb	r3, [r2, r3]
 80098ae:	b25a      	sxtb	r2, r3
 80098b0:	79bb      	ldrb	r3, [r7, #6]
 80098b2:	f003 0307 	and.w	r3, r3, #7
 80098b6:	2101      	movs	r1, #1
 80098b8:	fa01 f303 	lsl.w	r3, r1, r3
 80098bc:	b25b      	sxtb	r3, r3
 80098be:	43db      	mvns	r3, r3
 80098c0:	b25b      	sxtb	r3, r3
 80098c2:	4013      	ands	r3, r2
 80098c4:	b25c      	sxtb	r4, r3
 80098c6:	79fa      	ldrb	r2, [r7, #7]
 80098c8:	4601      	mov	r1, r0
 80098ca:	460b      	mov	r3, r1
 80098cc:	019b      	lsls	r3, r3, #6
 80098ce:	440b      	add	r3, r1
 80098d0:	005b      	lsls	r3, r3, #1
 80098d2:	4413      	add	r3, r2
 80098d4:	b2e1      	uxtb	r1, r4
 80098d6:	4a15      	ldr	r2, [pc, #84]	; (800992c <ssd1306_draw_pixel+0xd0>)
 80098d8:	54d1      	strb	r1, [r2, r3]
 80098da:	e021      	b.n	8009920 <ssd1306_draw_pixel+0xc4>
    }
    //WHITE COLOR
    else
    { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80098dc:	79fa      	ldrb	r2, [r7, #7]
 80098de:	79bb      	ldrb	r3, [r7, #6]
 80098e0:	08db      	lsrs	r3, r3, #3
 80098e2:	b2d8      	uxtb	r0, r3
 80098e4:	4601      	mov	r1, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	019b      	lsls	r3, r3, #6
 80098ea:	440b      	add	r3, r1
 80098ec:	005b      	lsls	r3, r3, #1
 80098ee:	4413      	add	r3, r2
 80098f0:	4a0e      	ldr	r2, [pc, #56]	; (800992c <ssd1306_draw_pixel+0xd0>)
 80098f2:	5cd3      	ldrb	r3, [r2, r3]
 80098f4:	b25a      	sxtb	r2, r3
 80098f6:	79bb      	ldrb	r3, [r7, #6]
 80098f8:	f003 0307 	and.w	r3, r3, #7
 80098fc:	2101      	movs	r1, #1
 80098fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009902:	b25b      	sxtb	r3, r3
 8009904:	4313      	orrs	r3, r2
 8009906:	b25c      	sxtb	r4, r3
 8009908:	79fa      	ldrb	r2, [r7, #7]
 800990a:	4601      	mov	r1, r0
 800990c:	460b      	mov	r3, r1
 800990e:	019b      	lsls	r3, r3, #6
 8009910:	440b      	add	r3, r1
 8009912:	005b      	lsls	r3, r3, #1
 8009914:	4413      	add	r3, r2
 8009916:	b2e1      	uxtb	r1, r4
 8009918:	4a04      	ldr	r2, [pc, #16]	; (800992c <ssd1306_draw_pixel+0xd0>)
 800991a:	54d1      	strb	r1, [r2, r3]
 800991c:	e000      	b.n	8009920 <ssd1306_draw_pixel+0xc4>
        return;
 800991e:	bf00      	nop
    }
}
 8009920:	3708      	adds	r7, #8
 8009922:	46bd      	mov	sp, r7
 8009924:	bc90      	pop	{r4, r7}
 8009926:	4770      	bx	lr
 8009928:	20003464 	.word	0x20003464
 800992c:	2000346c 	.word	0x2000346c

08009930 <gremsy_os_thread_get_tick>:
------------------------------------------------------------------------------*/
/** @brief      ham dung de doc gia tri tick us cua systick time
    @return     gia tri cua tick ms cua time
 */
static uint32_t gremsy_os_thread_get_tick (void)
{
 8009930:	b480      	push	{r7}
 8009932:	af00      	add	r7, sp, #0
//    
//    return gp_gremsy_os_thread_private->count;
//    tick_count = uwTick*1000 + TIM16->CNT;
//    tick_count = uwTick*1000 + ((uint32_t)SysTick->LOAD - (uint32_t)SysTick->VAL)/169;
//    tick_count = (uint32_t)((((uint32_t)uwTick<<24)&0xFF000000) | (0x1000000 - (uint32_t)SysTick->VAL));
    tick_count = TIM2->CNT;
 8009934:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800993a:	4a04      	ldr	r2, [pc, #16]	; (800994c <gremsy_os_thread_get_tick+0x1c>)
 800993c:	6013      	str	r3, [r2, #0]
  
    return tick_count;
 800993e:	4b03      	ldr	r3, [pc, #12]	; (800994c <gremsy_os_thread_get_tick+0x1c>)
 8009940:	681b      	ldr	r3, [r3, #0]
}
 8009942:	4618      	mov	r0, r3
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	20003884 	.word	0x20003884

08009950 <gremsy_os_thread_get_tick_ms>:
/** @brief      ham dung de doc gia tri tick ms cua systick time
    @return     gia tri cua tick ms cua time
 */
static uint32_t gremsy_os_thread_get_tick_ms (void)
{
 8009950:	b480      	push	{r7}
 8009952:	af00      	add	r7, sp, #0
//    return uwTick;
    return TIM2->CNT/1000;
 8009954:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800995a:	4a04      	ldr	r2, [pc, #16]	; (800996c <gremsy_os_thread_get_tick_ms+0x1c>)
 800995c:	fba2 2303 	umull	r2, r3, r2, r3
 8009960:	099b      	lsrs	r3, r3, #6
}
 8009962:	4618      	mov	r0, r3
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr
 800996c:	10624dd3 	.word	0x10624dd3

08009970 <gremsy_os_thread_reset>:
/** @brief      ham reset bien thoi gian theo bo dem
    @param[out] p_time con tro cua bien can reset
    @return     none.
*/
static void gremsy_os_thread_reset (uint32_t* ptime)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
    uint32_t tick  = gremsy_os_thread_get_tick();
 8009978:	f7ff ffda 	bl	8009930 <gremsy_os_thread_get_tick>
 800997c:	60f8      	str	r0, [r7, #12]
//        tick += 0x1000000;
//        delta = tick - *ptime;
//    }
    
    /// gan gia tri vao dia chi
    *ptime = tick;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	68fa      	ldr	r2, [r7, #12]
 8009982:	601a      	str	r2, [r3, #0]
}
 8009984:	bf00      	nop
 8009986:	3710      	adds	r7, #16
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <gremsy_os_thread_get>:
    @param[in]  p_time dia chi con tro luu thoi gian truoc do
    @return     thoi gian khi bat dau ham reset toi ham nay
    @note       ham nay duoc su dung chung voi ham gremsy_thread_time_reset
*/
static uint32_t gremsy_os_thread_get (uint32_t* ptime)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b084      	sub	sp, #16
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
//    }
//    
//    return delta;
  
    //Su dung timer 32 bit de dem micros
    uint32_t tick  = gremsy_os_thread_get_tick();
 8009994:	f7ff ffcc 	bl	8009930 <gremsy_os_thread_get_tick>
 8009998:	60f8      	str	r0, [r7, #12]
    uint32_t  delta = tick - *ptime;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	68fa      	ldr	r2, [r7, #12]
 80099a0:	1ad3      	subs	r3, r2, r3
 80099a2:	60bb      	str	r3, [r7, #8]
    
    return delta;
 80099a4:	68bb      	ldr	r3, [r7, #8]
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
	...

080099b0 <gremsy_os_thread_get_ms>:
    @param[in]  p_time dia chi con tro luu thoi gian truoc do
    @return     thoi gian khi bat dau ham reset toi ham nay
    @note       ham nay duoc su dung chung voi ham gremsy_thread_time_reset
*/
static uint32_t gremsy_os_thread_get_ms (uint32_t* ptime)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
    uint32_t time = gremsy_os_thread_get(ptime);
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f7ff ffe7 	bl	800998c <gremsy_os_thread_get>
 80099be:	60f8      	str	r0, [r7, #12]
    
    return time/1000;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	4a04      	ldr	r2, [pc, #16]	; (80099d4 <gremsy_os_thread_get_ms+0x24>)
 80099c4:	fba2 2303 	umull	r2, r3, r2, r3
 80099c8:	099b      	lsrs	r3, r3, #6
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	10624dd3 	.word	0x10624dd3

080099d8 <gremsy_os_thread_getloop_ms>:
    @param[in]  p_time dia chi con tro luu thoi gian truoc do
    @return     thoi gian khi bat dau va quay lai ham nay
    @note       ham nay khong duoc su dung chung voi ham gremsy_thread_time_reset
*/
static uint32_t gremsy_os_thread_getloop_ms (uint32_t* ptime)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
    uint32_t time = gremsy_os_thread_get(ptime);
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f7ff ffd3 	bl	800998c <gremsy_os_thread_get>
 80099e6:	60f8      	str	r0, [r7, #12]
    
    /// reset time
    gremsy_os_thread_reset(ptime);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f7ff ffc1 	bl	8009970 <gremsy_os_thread_reset>
    
    return time/1000;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	4a03      	ldr	r2, [pc, #12]	; (8009a00 <gremsy_os_thread_getloop_ms+0x28>)
 80099f2:	fba2 2303 	umull	r2, r3, r2, r3
 80099f6:	099b      	lsrs	r3, r3, #6
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3710      	adds	r7, #16
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	10624dd3 	.word	0x10624dd3

08009a04 <gremsy_os_thread_sleep_ms>:
/** @brief      delay mot khoang thoi gian tinh bang ms.
    @param[in]  time_ms thoi gian delay tinh bang ms.
    @return     none.
*/
static void gremsy_os_thread_sleep_ms (uint32_t time_ms)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
    uint32_t lastTime = gremsy_os_thread_get_tick();
 8009a0c:	f7ff ff90 	bl	8009930 <gremsy_os_thread_get_tick>
 8009a10:	4603      	mov	r3, r0
 8009a12:	60fb      	str	r3, [r7, #12]
    
    while (gremsy_os_thread_get_ms(&lastTime) < time_ms)
 8009a14:	bf00      	nop
 8009a16:	f107 030c 	add.w	r3, r7, #12
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7ff ffc8 	bl	80099b0 <gremsy_os_thread_get_ms>
 8009a20:	4602      	mov	r2, r0
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d8f6      	bhi.n	8009a16 <gremsy_os_thread_sleep_ms+0x12>
    {
        /** @NOTE khoang th?i gian i hm s dng li ti y */
    }
}
 8009a28:	bf00      	nop
 8009a2a:	bf00      	nop
 8009a2c:	3710      	adds	r7, #16
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <gremsy_os_thread_loop_ms>:
    @param[in]  time_ms thoi gian tro lai vong lap tinh bang ms.
    @return     true thoi gian da du de tro lai 1 vong lap,
                false thoi gian chua du de tro lai 1 vong lap.
*/
static bool gremsy_os_thread_loop_ms (uint32_t* ptime, uint32_t time_ms)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b084      	sub	sp, #16
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
 8009a3a:	6039      	str	r1, [r7, #0]
    bool ret = false;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	73fb      	strb	r3, [r7, #15]
    
    if (gremsy_os_thread_get_ms(ptime) >= time_ms)
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f7ff ffb5 	bl	80099b0 <gremsy_os_thread_get_ms>
 8009a46:	4602      	mov	r2, r0
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d804      	bhi.n	8009a58 <gremsy_os_thread_loop_ms+0x26>
    {
        gremsy_os_thread_reset(ptime);
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f7ff ff8e 	bl	8009970 <gremsy_os_thread_reset>
        
        ret = true;
 8009a54:	2301      	movs	r3, #1
 8009a56:	73fb      	strb	r3, [r7, #15]
    }
    
    return ret;
 8009a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3710      	adds	r7, #16
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <gremsy_os_thread_get_us>:
    @param[in]  p_time dia chi con tro luu thoi gian truoc do
    @return     thoi gian khi bat dau ham reset toi ham nay
    @note       ham nay duoc su dung chung voi ham gremsy_thread_time_reset
*/
static uint32_t gremsy_os_thread_get_us (uint32_t* ptime)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b084      	sub	sp, #16
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
    uint32_t time = gremsy_os_thread_get(ptime);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7ff ff8e 	bl	800998c <gremsy_os_thread_get>
 8009a70:	60f8      	str	r0, [r7, #12]
    
    return time/1;
 8009a72:	68fb      	ldr	r3, [r7, #12]
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3710      	adds	r7, #16
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <gremsy_os_thread_getloop_us>:
    @param[in]  p_time dia chi con tro luu thoi gian truoc do
    @return     thoi gian khi bat dau va quay lai ham nay
    @note       ham nay khong duoc su dung chung voi ham gremsy_thread_time_reset
*/
static uint32_t gremsy_os_thread_getloop_us (uint32_t* ptime)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
    uint32_t time = gremsy_os_thread_get(ptime);
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f7ff ff81 	bl	800998c <gremsy_os_thread_get>
 8009a8a:	60f8      	str	r0, [r7, #12]
    
    /// reset time de tao loop
    gremsy_os_thread_reset(ptime);
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7ff ff6f 	bl	8009970 <gremsy_os_thread_reset>
    
    return time/1;
 8009a92:	68fb      	ldr	r3, [r7, #12]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3710      	adds	r7, #16
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <gremsy_os_thread_sleep_us>:
/** @brief      delay mot khoang thoi gian tnh bng us.
    @param[in]  time_ms thoi gian delay tinh bang us.
    @return     none.
*/
static void gremsy_os_thread_sleep_us (uint32_t time_ms)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
    uint32_t lastTime = gremsy_os_thread_get_tick();
 8009aa4:	f7ff ff44 	bl	8009930 <gremsy_os_thread_get_tick>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	60fb      	str	r3, [r7, #12]
    
    while (gremsy_os_thread_get_us(&lastTime) < time_ms)
 8009aac:	bf00      	nop
 8009aae:	f107 030c 	add.w	r3, r7, #12
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f7ff ffd5 	bl	8009a62 <gremsy_os_thread_get_us>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d8f6      	bhi.n	8009aae <gremsy_os_thread_sleep_us+0x12>
    {
        /** @NOTE khoang th?i gian i hm s dng li ti y */
    }
}
 8009ac0:	bf00      	nop
 8009ac2:	bf00      	nop
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <gremsy_os_thread_loop_us>:
    @param[in]  time_ms thoi gian tro lai vong lap tinh bang us.
    @return     true thoi gian da du de tro lai 1 vong lap,
                false thoi gian chua du de tro lai 1 vong lap.
*/
static bool gremsy_os_thread_loop_us (uint32_t* ptime, uint32_t time_ms)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	6039      	str	r1, [r7, #0]
    bool ret = false;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	73fb      	strb	r3, [r7, #15]
    
    if (gremsy_os_thread_get_us(ptime) >= time_ms)
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f7ff ffc2 	bl	8009a62 <gremsy_os_thread_get_us>
 8009ade:	4602      	mov	r2, r0
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d804      	bhi.n	8009af0 <gremsy_os_thread_loop_us+0x26>
    {
        gremsy_os_thread_reset(ptime);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f7ff ff42 	bl	8009970 <gremsy_os_thread_reset>
        
        ret = true;
 8009aec:	2301      	movs	r3, #1
 8009aee:	73fb      	strb	r3, [r7, #15]
    }
    
    return ret;
 8009af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3710      	adds	r7, #16
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
	...

08009afc <gremsy_thread_init>:
//        /** @NOTE khoang th?i gian i hm s dng li ti y */
//    }
//}

gremsy_thread_t* gremsy_thread_init(void)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	af00      	add	r7, sp, #0
    
    //Disable Systick
//    SysTick->CTRL = 0;
  
    //Enable TIM2 for micro second timer
    __HAL_TIM_ENABLE(&htim2);
 8009b00:	4b1f      	ldr	r3, [pc, #124]	; (8009b80 <gremsy_thread_init+0x84>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	4b1e      	ldr	r3, [pc, #120]	; (8009b80 <gremsy_thread_init+0x84>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f042 0201 	orr.w	r2, r2, #1
 8009b0e:	601a      	str	r2, [r3, #0]
  
    //cap phat vung nho cho thu vien
    thread_private = calloc(sizeof(gremsy_thread_t), 1);
 8009b10:	2101      	movs	r1, #1
 8009b12:	202c      	movs	r0, #44	; 0x2c
 8009b14:	f000 fc3c 	bl	800a390 <calloc>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	4b19      	ldr	r3, [pc, #100]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b1e:	601a      	str	r2, [r3, #0]
  
    thread_private->get_tick_us   = gremsy_os_thread_get_tick;
 8009b20:	4b18      	ldr	r3, [pc, #96]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a18      	ldr	r2, [pc, #96]	; (8009b88 <gremsy_thread_init+0x8c>)
 8009b26:	601a      	str	r2, [r3, #0]
    thread_private->sleep_us      = gremsy_os_thread_sleep_us;
 8009b28:	4b16      	ldr	r3, [pc, #88]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a17      	ldr	r2, [pc, #92]	; (8009b8c <gremsy_thread_init+0x90>)
 8009b2e:	605a      	str	r2, [r3, #4]
    thread_private->getloop_us    = gremsy_os_thread_getloop_us;
 8009b30:	4b14      	ldr	r3, [pc, #80]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a16      	ldr	r2, [pc, #88]	; (8009b90 <gremsy_thread_init+0x94>)
 8009b36:	60da      	str	r2, [r3, #12]
    thread_private->loop_us       = gremsy_os_thread_loop_us;
 8009b38:	4b12      	ldr	r3, [pc, #72]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a15      	ldr	r2, [pc, #84]	; (8009b94 <gremsy_thread_init+0x98>)
 8009b3e:	609a      	str	r2, [r3, #8]
    thread_private->get_us        = gremsy_os_thread_get_us;
 8009b40:	4b10      	ldr	r3, [pc, #64]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4a14      	ldr	r2, [pc, #80]	; (8009b98 <gremsy_thread_init+0x9c>)
 8009b46:	611a      	str	r2, [r3, #16]
    
    thread_private->get_tick_ms   = gremsy_os_thread_get_tick_ms;
 8009b48:	4b0e      	ldr	r3, [pc, #56]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a13      	ldr	r2, [pc, #76]	; (8009b9c <gremsy_thread_init+0xa0>)
 8009b4e:	615a      	str	r2, [r3, #20]
    thread_private->sleep_ms      = gremsy_os_thread_sleep_ms;
 8009b50:	4b0c      	ldr	r3, [pc, #48]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4a12      	ldr	r2, [pc, #72]	; (8009ba0 <gremsy_thread_init+0xa4>)
 8009b56:	619a      	str	r2, [r3, #24]
    thread_private->getloop_ms    = gremsy_os_thread_getloop_ms;
 8009b58:	4b0a      	ldr	r3, [pc, #40]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a11      	ldr	r2, [pc, #68]	; (8009ba4 <gremsy_thread_init+0xa8>)
 8009b5e:	621a      	str	r2, [r3, #32]
    thread_private->loop_ms       = gremsy_os_thread_loop_ms;
 8009b60:	4b08      	ldr	r3, [pc, #32]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a10      	ldr	r2, [pc, #64]	; (8009ba8 <gremsy_thread_init+0xac>)
 8009b66:	61da      	str	r2, [r3, #28]
    thread_private->get_ms        = gremsy_os_thread_get_ms;
 8009b68:	4b06      	ldr	r3, [pc, #24]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a0f      	ldr	r2, [pc, #60]	; (8009bac <gremsy_thread_init+0xb0>)
 8009b6e:	625a      	str	r2, [r3, #36]	; 0x24
    thread_private->reset         = gremsy_os_thread_reset;
 8009b70:	4b04      	ldr	r3, [pc, #16]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a0e      	ldr	r2, [pc, #56]	; (8009bb0 <gremsy_thread_init+0xb4>)
 8009b76:	629a      	str	r2, [r3, #40]	; 0x28
  
  //tra ve con tro
  return thread_private;
 8009b78:	4b02      	ldr	r3, [pc, #8]	; (8009b84 <gremsy_thread_init+0x88>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	20003b28 	.word	0x20003b28
 8009b84:	20003880 	.word	0x20003880
 8009b88:	08009931 	.word	0x08009931
 8009b8c:	08009a9d 	.word	0x08009a9d
 8009b90:	08009a7d 	.word	0x08009a7d
 8009b94:	08009acb 	.word	0x08009acb
 8009b98:	08009a63 	.word	0x08009a63
 8009b9c:	08009951 	.word	0x08009951
 8009ba0:	08009a05 	.word	0x08009a05
 8009ba4:	080099d9 	.word	0x080099d9
 8009ba8:	08009a33 	.word	0x08009a33
 8009bac:	080099b1 	.word	0x080099b1
 8009bb0:	08009971 	.word	0x08009971

08009bb4 <gremsy_thread>:
gremsy_thread_t* gremsy_thread(void)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	af00      	add	r7, sp, #0
  //tra ve con tro
  return thread_private;
 8009bb8:	4b03      	ldr	r3, [pc, #12]	; (8009bc8 <gremsy_thread+0x14>)
 8009bba:	681b      	ldr	r3, [r3, #0]
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr
 8009bc6:	bf00      	nop
 8009bc8:	20003880 	.word	0x20003880

08009bcc <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b087      	sub	sp, #28
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	4611      	mov	r1, r2
 8009bd8:	461a      	mov	r2, r3
 8009bda:	460b      	mov	r3, r1
 8009bdc:	80fb      	strh	r3, [r7, #6]
 8009bde:	4613      	mov	r3, r2
 8009be0:	80bb      	strh	r3, [r7, #4]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	68ba      	ldr	r2, [r7, #8]
 8009be6:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	88fa      	ldrh	r2, [r7, #6]
 8009bec:	809a      	strh	r2, [r3, #4]
   g->y_dim = y;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	88ba      	ldrh	r2, [r7, #4]
 8009bf2:	80da      	strh	r2, [r3, #6]
   g->console.x_start = 4;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2204      	movs	r2, #4
 8009bf8:	841a      	strh	r2, [r3, #32]
   g->console.y_start = 4;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	2204      	movs	r2, #4
 8009bfe:	845a      	strh	r2, [r3, #34]	; 0x22
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8009c0e:	b29b      	uxth	r3, r3
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	b29b      	uxth	r3, r3
 8009c14:	3b01      	subs	r3, #1
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	b21a      	sxth	r2, r3
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	849a      	strh	r2, [r3, #36]	; 0x24
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009c24:	b29a      	uxth	r2, r3
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	1ad3      	subs	r3, r2, r3
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	3b01      	subs	r3, #1
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	b21a      	sxth	r2, r3
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	84da      	strh	r2, [r3, #38]	; 0x26
   g->console.x_pos = g->console.x_end;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	839a      	strh	r2, [r3, #28]
   g->console.y_pos = g->console.y_end;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	83da      	strh	r2, [r3, #30]
   g->char_h_space = 1;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
   g->char_v_space = 1;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
   g->font.p = NULL;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2200      	movs	r2, #0
 8009c64:	62da      	str	r2, [r3, #44]	; 0x2c
   g->font.char_height = 0;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	869a      	strh	r2, [r3, #52]	; 0x34
   g->font.char_width = 0;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	865a      	strh	r2, [r3, #50]	; 0x32
   g->font.start_char = 0;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	2200      	movs	r2, #0
 8009c76:	86da      	strh	r2, [r3, #54]	; 0x36
   g->font.end_char = 0;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	871a      	strh	r2, [r3, #56]	; 0x38
   g->font.widths = NULL;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2200      	movs	r2, #0
 8009c82:	63da      	str	r2, [r3, #60]	; 0x3c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f645 425d 	movw	r2, #23645	; 0x5c5d
 8009c8a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
   #endif
   g->fore_color = C_WHITE;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009c94:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
   g->back_color = C_BLACK;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
   g->next_window = NULL;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	611a      	str	r2, [r3, #16]
   g->active_window = NULL;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	615a      	str	r2, [r3, #20]
   g->last_window = NULL;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	619a      	str	r2, [r3, #24]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	75fb      	strb	r3, [r7, #23]
 8009cb6:	e010      	b.n	8009cda <UG_Init+0x10e>
   {
      g->driver[i].driver = NULL;
 8009cb8:	7dfb      	ldrb	r3, [r7, #23]
 8009cba:	68fa      	ldr	r2, [r7, #12]
 8009cbc:	3309      	adds	r3, #9
 8009cbe:	00db      	lsls	r3, r3, #3
 8009cc0:	4413      	add	r3, r2
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8009cc6:	7dfb      	ldrb	r3, [r7, #23]
 8009cc8:	68fa      	ldr	r2, [r7, #12]
 8009cca:	3309      	adds	r3, #9
 8009ccc:	00db      	lsls	r3, r3, #3
 8009cce:	4413      	add	r3, r2
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8009cd4:	7dfb      	ldrb	r3, [r7, #23]
 8009cd6:	3301      	adds	r3, #1
 8009cd8:	75fb      	strb	r3, [r7, #23]
 8009cda:	7dfb      	ldrb	r3, [r7, #23]
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	d9eb      	bls.n	8009cb8 <UG_Init+0xec>
   }

   gui = g;
 8009ce0:	4a04      	ldr	r2, [pc, #16]	; (8009cf4 <UG_Init+0x128>)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	6013      	str	r3, [r2, #0]
   return 1;
 8009ce6:	2301      	movs	r3, #1
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	371c      	adds	r7, #28
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr
 8009cf4:	20003888 	.word	0x20003888

08009cf8 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8009cf8:	b4b0      	push	{r4, r5, r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8009d00:	4b07      	ldr	r3, [pc, #28]	; (8009d20 <UG_FontSelect+0x28>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	687a      	ldr	r2, [r7, #4]
 8009d06:	f103 042c 	add.w	r4, r3, #44	; 0x2c
 8009d0a:	4615      	mov	r5, r2
 8009d0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009d0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009d10:	682b      	ldr	r3, [r5, #0]
 8009d12:	6023      	str	r3, [r4, #0]
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bcb0      	pop	{r4, r5, r7}
 8009d1c:	4770      	bx	lr
 8009d1e:	bf00      	nop
 8009d20:	20003888 	.word	0x20003888

08009d24 <UG_PutString>:
      }
   }  
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 8009d24:	b590      	push	{r4, r7, lr}
 8009d26:	b087      	sub	sp, #28
 8009d28:	af02      	add	r7, sp, #8
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	603a      	str	r2, [r7, #0]
 8009d2e:	80fb      	strh	r3, [r7, #6]
 8009d30:	460b      	mov	r3, r1
 8009d32:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 8009d34:	88fb      	ldrh	r3, [r7, #6]
 8009d36:	81fb      	strh	r3, [r7, #14]
   yp=y;
 8009d38:	88bb      	ldrh	r3, [r7, #4]
 8009d3a:	81bb      	strh	r3, [r7, #12]

   while ( *str != 0 )
 8009d3c:	e06d      	b.n	8009e1a <UG_PutString+0xf6>
   {
      chr = *str++;
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	1c5a      	adds	r2, r3, #1
 8009d42:	603a      	str	r2, [r7, #0]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	72fb      	strb	r3, [r7, #11]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8009d48:	7afb      	ldrb	r3, [r7, #11]
 8009d4a:	b29a      	uxth	r2, r3
 8009d4c:	4b37      	ldr	r3, [pc, #220]	; (8009e2c <UG_PutString+0x108>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d361      	bcc.n	8009e1a <UG_PutString+0xf6>
 8009d56:	7afb      	ldrb	r3, [r7, #11]
 8009d58:	b29a      	uxth	r2, r3
 8009d5a:	4b34      	ldr	r3, [pc, #208]	; (8009e2c <UG_PutString+0x108>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d900      	bls.n	8009d66 <UG_PutString+0x42>
 8009d64:	e059      	b.n	8009e1a <UG_PutString+0xf6>
      if ( chr == '\n' )
 8009d66:	7afb      	ldrb	r3, [r7, #11]
 8009d68:	2b0a      	cmp	r3, #10
 8009d6a:	d104      	bne.n	8009d76 <UG_PutString+0x52>
      {
         xp = gui->x_dim;
 8009d6c:	4b2f      	ldr	r3, [pc, #188]	; (8009e2c <UG_PutString+0x108>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	889b      	ldrh	r3, [r3, #4]
 8009d72:	81fb      	strh	r3, [r7, #14]
         continue;
 8009d74:	e051      	b.n	8009e1a <UG_PutString+0xf6>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8009d76:	4b2d      	ldr	r3, [pc, #180]	; (8009e2c <UG_PutString+0x108>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d00a      	beq.n	8009d96 <UG_PutString+0x72>
 8009d80:	4b2a      	ldr	r3, [pc, #168]	; (8009e2c <UG_PutString+0x108>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d86:	7afa      	ldrb	r2, [r7, #11]
 8009d88:	4928      	ldr	r1, [pc, #160]	; (8009e2c <UG_PutString+0x108>)
 8009d8a:	6809      	ldr	r1, [r1, #0]
 8009d8c:	8ec9      	ldrh	r1, [r1, #54]	; 0x36
 8009d8e:	1a52      	subs	r2, r2, r1
 8009d90:	4413      	add	r3, r2
 8009d92:	781b      	ldrb	r3, [r3, #0]
 8009d94:	e004      	b.n	8009da0 <UG_PutString+0x7c>
 8009d96:	4b25      	ldr	r3, [pc, #148]	; (8009e2c <UG_PutString+0x108>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8009d9e:	b2db      	uxtb	r3, r3
 8009da0:	72bb      	strb	r3, [r7, #10]

      if ( xp + cw > gui->x_dim - 1 )
 8009da2:	4b22      	ldr	r3, [pc, #136]	; (8009e2c <UG_PutString+0x108>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009daa:	4619      	mov	r1, r3
 8009dac:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009db0:	7abb      	ldrb	r3, [r7, #10]
 8009db2:	4413      	add	r3, r2
 8009db4:	4299      	cmp	r1, r3
 8009db6:	dc11      	bgt.n	8009ddc <UG_PutString+0xb8>
      {
         xp = x;
 8009db8:	88fb      	ldrh	r3, [r7, #6]
 8009dba:	81fb      	strh	r3, [r7, #14]
         yp += gui->font.char_height+gui->char_v_space;
 8009dbc:	4b1b      	ldr	r3, [pc, #108]	; (8009e2c <UG_PutString+0x108>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8009dc4:	b29a      	uxth	r2, r3
 8009dc6:	4b19      	ldr	r3, [pc, #100]	; (8009e2c <UG_PutString+0x108>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f993 3041 	ldrsb.w	r3, [r3, #65]	; 0x41
 8009dce:	b29b      	uxth	r3, r3
 8009dd0:	4413      	add	r3, r2
 8009dd2:	b29a      	uxth	r2, r3
 8009dd4:	89bb      	ldrh	r3, [r7, #12]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	81bb      	strh	r3, [r7, #12]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 8009ddc:	4b13      	ldr	r3, [pc, #76]	; (8009e2c <UG_PutString+0x108>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f8b3 4042 	ldrh.w	r4, [r3, #66]	; 0x42
 8009de4:	4b11      	ldr	r3, [pc, #68]	; (8009e2c <UG_PutString+0x108>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009dec:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8009df0:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8009df4:	7af8      	ldrb	r0, [r7, #11]
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	4623      	mov	r3, r4
 8009dfa:	f000 f819 	bl	8009e30 <UG_PutChar>

      xp += cw + gui->char_h_space;
 8009dfe:	7abb      	ldrb	r3, [r7, #10]
 8009e00:	b21a      	sxth	r2, r3
 8009e02:	4b0a      	ldr	r3, [pc, #40]	; (8009e2c <UG_PutString+0x108>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f993 3040 	ldrsb.w	r3, [r3, #64]	; 0x40
 8009e0a:	b21b      	sxth	r3, r3
 8009e0c:	4413      	add	r3, r2
 8009e0e:	b21b      	sxth	r3, r3
 8009e10:	b29a      	uxth	r2, r3
 8009e12:	89fb      	ldrh	r3, [r7, #14]
 8009e14:	4413      	add	r3, r2
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	81fb      	strh	r3, [r7, #14]
   while ( *str != 0 )
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d18d      	bne.n	8009d3e <UG_PutString+0x1a>
   }
}
 8009e22:	bf00      	nop
 8009e24:	bf00      	nop
 8009e26:	3714      	adds	r7, #20
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd90      	pop	{r4, r7, pc}
 8009e2c:	20003888 	.word	0x20003888

08009e30 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8009e30:	b590      	push	{r4, r7, lr}
 8009e32:	b085      	sub	sp, #20
 8009e34:	af02      	add	r7, sp, #8
 8009e36:	4604      	mov	r4, r0
 8009e38:	4608      	mov	r0, r1
 8009e3a:	4611      	mov	r1, r2
 8009e3c:	461a      	mov	r2, r3
 8009e3e:	4623      	mov	r3, r4
 8009e40:	71fb      	strb	r3, [r7, #7]
 8009e42:	4603      	mov	r3, r0
 8009e44:	80bb      	strh	r3, [r7, #4]
 8009e46:	460b      	mov	r3, r1
 8009e48:	807b      	strh	r3, [r7, #2]
 8009e4a:	4613      	mov	r3, r2
 8009e4c:	803b      	strh	r3, [r7, #0]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8009e4e:	4b09      	ldr	r3, [pc, #36]	; (8009e74 <UG_PutChar+0x44>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	332c      	adds	r3, #44	; 0x2c
 8009e54:	883c      	ldrh	r4, [r7, #0]
 8009e56:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8009e5a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8009e5e:	79f8      	ldrb	r0, [r7, #7]
 8009e60:	9301      	str	r3, [sp, #4]
 8009e62:	8b3b      	ldrh	r3, [r7, #24]
 8009e64:	9300      	str	r3, [sp, #0]
 8009e66:	4623      	mov	r3, r4
 8009e68:	f000 f806 	bl	8009e78 <_UG_PutChar>
}
 8009e6c:	bf00      	nop
 8009e6e:	370c      	adds	r7, #12
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd90      	pop	{r4, r7, pc}
 8009e74:	20003888 	.word	0x20003888

08009e78 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8009e78:	b5b0      	push	{r4, r5, r7, lr}
 8009e7a:	b08a      	sub	sp, #40	; 0x28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4608      	mov	r0, r1
 8009e82:	4611      	mov	r1, r2
 8009e84:	461a      	mov	r2, r3
 8009e86:	4623      	mov	r3, r4
 8009e88:	71fb      	strb	r3, [r7, #7]
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	80bb      	strh	r3, [r7, #4]
 8009e8e:	460b      	mov	r3, r1
 8009e90:	807b      	strh	r3, [r7, #2]
 8009e92:	4613      	mov	r3, r2
 8009e94:	803b      	strh	r3, [r7, #0]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 8009e96:	79fb      	ldrb	r3, [r7, #7]
 8009e98:	763b      	strb	r3, [r7, #24]

   switch ( bt )
 8009e9a:	7e3b      	ldrb	r3, [r7, #24]
 8009e9c:	2bfc      	cmp	r3, #252	; 0xfc
 8009e9e:	dc77      	bgt.n	8009f90 <_UG_PutChar+0x118>
 8009ea0:	2bd6      	cmp	r3, #214	; 0xd6
 8009ea2:	da08      	bge.n	8009eb6 <_UG_PutChar+0x3e>
 8009ea4:	2bc4      	cmp	r3, #196	; 0xc4
 8009ea6:	d06a      	beq.n	8009f7e <_UG_PutChar+0x106>
 8009ea8:	2bc4      	cmp	r3, #196	; 0xc4
 8009eaa:	dc71      	bgt.n	8009f90 <_UG_PutChar+0x118>
 8009eac:	2bb0      	cmp	r3, #176	; 0xb0
 8009eae:	d06c      	beq.n	8009f8a <_UG_PutChar+0x112>
 8009eb0:	2bb5      	cmp	r3, #181	; 0xb5
 8009eb2:	d067      	beq.n	8009f84 <_UG_PutChar+0x10c>
 8009eb4:	e06c      	b.n	8009f90 <_UG_PutChar+0x118>
 8009eb6:	3bd6      	subs	r3, #214	; 0xd6
 8009eb8:	2b26      	cmp	r3, #38	; 0x26
 8009eba:	d869      	bhi.n	8009f90 <_UG_PutChar+0x118>
 8009ebc:	a201      	add	r2, pc, #4	; (adr r2, 8009ec4 <_UG_PutChar+0x4c>)
 8009ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ec2:	bf00      	nop
 8009ec4:	08009f67 	.word	0x08009f67
 8009ec8:	08009f91 	.word	0x08009f91
 8009ecc:	08009f91 	.word	0x08009f91
 8009ed0:	08009f91 	.word	0x08009f91
 8009ed4:	08009f91 	.word	0x08009f91
 8009ed8:	08009f91 	.word	0x08009f91
 8009edc:	08009f73 	.word	0x08009f73
 8009ee0:	08009f91 	.word	0x08009f91
 8009ee4:	08009f91 	.word	0x08009f91
 8009ee8:	08009f91 	.word	0x08009f91
 8009eec:	08009f91 	.word	0x08009f91
 8009ef0:	08009f91 	.word	0x08009f91
 8009ef4:	08009f91 	.word	0x08009f91
 8009ef8:	08009f91 	.word	0x08009f91
 8009efc:	08009f79 	.word	0x08009f79
 8009f00:	08009f91 	.word	0x08009f91
 8009f04:	08009f91 	.word	0x08009f91
 8009f08:	08009f91 	.word	0x08009f91
 8009f0c:	08009f91 	.word	0x08009f91
 8009f10:	08009f91 	.word	0x08009f91
 8009f14:	08009f91 	.word	0x08009f91
 8009f18:	08009f91 	.word	0x08009f91
 8009f1c:	08009f91 	.word	0x08009f91
 8009f20:	08009f91 	.word	0x08009f91
 8009f24:	08009f91 	.word	0x08009f91
 8009f28:	08009f91 	.word	0x08009f91
 8009f2c:	08009f91 	.word	0x08009f91
 8009f30:	08009f91 	.word	0x08009f91
 8009f34:	08009f91 	.word	0x08009f91
 8009f38:	08009f91 	.word	0x08009f91
 8009f3c:	08009f91 	.word	0x08009f91
 8009f40:	08009f91 	.word	0x08009f91
 8009f44:	08009f61 	.word	0x08009f61
 8009f48:	08009f91 	.word	0x08009f91
 8009f4c:	08009f91 	.word	0x08009f91
 8009f50:	08009f91 	.word	0x08009f91
 8009f54:	08009f91 	.word	0x08009f91
 8009f58:	08009f91 	.word	0x08009f91
 8009f5c:	08009f6d 	.word	0x08009f6d
   {
      case 0xF6: bt = 0x94; break; // 
 8009f60:	2394      	movs	r3, #148	; 0x94
 8009f62:	763b      	strb	r3, [r7, #24]
 8009f64:	e014      	b.n	8009f90 <_UG_PutChar+0x118>
      case 0xD6: bt = 0x99; break; // 
 8009f66:	2399      	movs	r3, #153	; 0x99
 8009f68:	763b      	strb	r3, [r7, #24]
 8009f6a:	e011      	b.n	8009f90 <_UG_PutChar+0x118>
      case 0xFC: bt = 0x81; break; // 
 8009f6c:	2381      	movs	r3, #129	; 0x81
 8009f6e:	763b      	strb	r3, [r7, #24]
 8009f70:	e00e      	b.n	8009f90 <_UG_PutChar+0x118>
      case 0xDC: bt = 0x9A; break; // 
 8009f72:	239a      	movs	r3, #154	; 0x9a
 8009f74:	763b      	strb	r3, [r7, #24]
 8009f76:	e00b      	b.n	8009f90 <_UG_PutChar+0x118>
      case 0xE4: bt = 0x84; break; // 
 8009f78:	2384      	movs	r3, #132	; 0x84
 8009f7a:	763b      	strb	r3, [r7, #24]
 8009f7c:	e008      	b.n	8009f90 <_UG_PutChar+0x118>
      case 0xC4: bt = 0x8E; break; // 
 8009f7e:	238e      	movs	r3, #142	; 0x8e
 8009f80:	763b      	strb	r3, [r7, #24]
 8009f82:	e005      	b.n	8009f90 <_UG_PutChar+0x118>
      case 0xB5: bt = 0xE6; break; // 
 8009f84:	23e6      	movs	r3, #230	; 0xe6
 8009f86:	763b      	strb	r3, [r7, #24]
 8009f88:	e002      	b.n	8009f90 <_UG_PutChar+0x118>
      case 0xB0: bt = 0xF8; break; // 
 8009f8a:	23f8      	movs	r3, #248	; 0xf8
 8009f8c:	763b      	strb	r3, [r7, #24]
 8009f8e:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 8009f90:	7e3b      	ldrb	r3, [r7, #24]
 8009f92:	b29a      	uxth	r2, r3
 8009f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f96:	895b      	ldrh	r3, [r3, #10]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	f0c0 81f0 	bcc.w	800a37e <_UG_PutChar+0x506>
 8009f9e:	7e3b      	ldrb	r3, [r7, #24]
 8009fa0:	b29a      	uxth	r2, r3
 8009fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fa4:	899b      	ldrh	r3, [r3, #12]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	f200 81e9 	bhi.w	800a37e <_UG_PutChar+0x506>
   
   yo = y;
 8009fac:	887b      	ldrh	r3, [r7, #2]
 8009fae:	83fb      	strh	r3, [r7, #30]
   bn = font->char_width;
 8009fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fb2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009fb6:	837b      	strh	r3, [r7, #26]
   if ( !bn ) return;
 8009fb8:	8b7b      	ldrh	r3, [r7, #26]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	f000 81e1 	beq.w	800a382 <_UG_PutChar+0x50a>
   bn >>= 3;
 8009fc0:	8b7b      	ldrh	r3, [r7, #26]
 8009fc2:	08db      	lsrs	r3, r3, #3
 8009fc4:	837b      	strh	r3, [r7, #26]
   if ( font->char_width % 8 ) bn++;
 8009fc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fc8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	f003 0307 	and.w	r3, r3, #7
 8009fd2:	b29b      	uxth	r3, r3
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d002      	beq.n	8009fde <_UG_PutChar+0x166>
 8009fd8:	8b7b      	ldrh	r3, [r7, #26]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	837b      	strh	r3, [r7, #26]
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8009fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fe0:	691b      	ldr	r3, [r3, #16]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d009      	beq.n	8009ffa <_UG_PutChar+0x182>
 8009fe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fe8:	691b      	ldr	r3, [r3, #16]
 8009fea:	7e3a      	ldrb	r2, [r7, #24]
 8009fec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009fee:	8949      	ldrh	r1, [r1, #10]
 8009ff0:	1a52      	subs	r2, r2, r1
 8009ff2:	4413      	add	r3, r2
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	b29b      	uxth	r3, r3
 8009ff8:	e003      	b.n	800a002 <_UG_PutChar+0x18a>
 8009ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ffc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800a000:	b29b      	uxth	r3, r3
 800a002:	827b      	strh	r3, [r7, #18]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 800a004:	4ba2      	ldr	r3, [pc, #648]	; (800a290 <_UG_PutChar+0x418>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800a00c:	f003 0302 	and.w	r3, r3, #2
 800a010:	2b00      	cmp	r3, #0
 800a012:	f000 80d8 	beq.w	800a1c6 <_UG_PutChar+0x34e>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 800a016:	4b9e      	ldr	r3, [pc, #632]	; (800a290 <_UG_PutChar+0x418>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a01c:	461d      	mov	r5, r3
 800a01e:	88ba      	ldrh	r2, [r7, #4]
 800a020:	8a7b      	ldrh	r3, [r7, #18]
 800a022:	4413      	add	r3, r2
 800a024:	b29b      	uxth	r3, r3
 800a026:	3b01      	subs	r3, #1
 800a028:	b29b      	uxth	r3, r3
 800a02a:	b21c      	sxth	r4, r3
 800a02c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a02e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a032:	b29a      	uxth	r2, r3
 800a034:	887b      	ldrh	r3, [r7, #2]
 800a036:	4413      	add	r3, r2
 800a038:	b29b      	uxth	r3, r3
 800a03a:	3b01      	subs	r3, #1
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	b21b      	sxth	r3, r3
 800a040:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800a044:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 800a048:	4622      	mov	r2, r4
 800a04a:	47a8      	blx	r5
 800a04c:	4603      	mov	r3, r0
 800a04e:	60fb      	str	r3, [r7, #12]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 800a050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a052:	791b      	ldrb	r3, [r3, #4]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d14d      	bne.n	800a0f4 <_UG_PutChar+0x27c>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 800a058:	7e3b      	ldrb	r3, [r7, #24]
 800a05a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a05c:	8952      	ldrh	r2, [r2, #10]
 800a05e:	1a9b      	subs	r3, r3, r2
 800a060:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a062:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a066:	fb02 f303 	mul.w	r3, r2, r3
 800a06a:	8b7a      	ldrh	r2, [r7, #26]
 800a06c:	fb02 f303 	mul.w	r3, r2, r3
 800a070:	617b      	str	r3, [r7, #20]
		  for( j=0;j<font->char_height;j++ )
 800a072:	2300      	movs	r3, #0
 800a074:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a076:	e036      	b.n	800a0e6 <_UG_PutChar+0x26e>
		  {
			 c=actual_char_width;
 800a078:	8a7b      	ldrh	r3, [r7, #18]
 800a07a:	83bb      	strh	r3, [r7, #28]
			 for( i=0;i<bn;i++ )
 800a07c:	2300      	movs	r3, #0
 800a07e:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a080:	e02a      	b.n	800a0d8 <_UG_PutChar+0x260>
			 {
				b = font->p[index++];
 800a082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a084:	681a      	ldr	r2, [r3, #0]
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	1c59      	adds	r1, r3, #1
 800a08a:	6179      	str	r1, [r7, #20]
 800a08c:	4413      	add	r3, r2
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	767b      	strb	r3, [r7, #25]
				for( k=0;(k<8) && c;k++ )
 800a092:	2300      	movs	r3, #0
 800a094:	847b      	strh	r3, [r7, #34]	; 0x22
 800a096:	e016      	b.n	800a0c6 <_UG_PutChar+0x24e>
				{
				   if( b & 0x01 )
 800a098:	7e7b      	ldrb	r3, [r7, #25]
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d004      	beq.n	800a0ac <_UG_PutChar+0x234>
				   {
					  push_pixel(fc);
 800a0a2:	883a      	ldrh	r2, [r7, #0]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	4610      	mov	r0, r2
 800a0a8:	4798      	blx	r3
 800a0aa:	e003      	b.n	800a0b4 <_UG_PutChar+0x23c>
				   }
				   else
				   {
					  push_pixel(bc);
 800a0ac:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	4610      	mov	r0, r2
 800a0b2:	4798      	blx	r3
				   }
				   b >>= 1;
 800a0b4:	7e7b      	ldrb	r3, [r7, #25]
 800a0b6:	085b      	lsrs	r3, r3, #1
 800a0b8:	767b      	strb	r3, [r7, #25]
				   c--;
 800a0ba:	8bbb      	ldrh	r3, [r7, #28]
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	83bb      	strh	r3, [r7, #28]
				for( k=0;(k<8) && c;k++ )
 800a0c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	847b      	strh	r3, [r7, #34]	; 0x22
 800a0c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a0c8:	2b07      	cmp	r3, #7
 800a0ca:	d802      	bhi.n	800a0d2 <_UG_PutChar+0x25a>
 800a0cc:	8bbb      	ldrh	r3, [r7, #28]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d1e2      	bne.n	800a098 <_UG_PutChar+0x220>
			 for( i=0;i<bn;i++ )
 800a0d2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a0d8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a0da:	8b7b      	ldrh	r3, [r7, #26]
 800a0dc:	429a      	cmp	r2, r3
 800a0de:	d3d0      	bcc.n	800a082 <_UG_PutChar+0x20a>
		  for( j=0;j<font->char_height;j++ )
 800a0e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a0e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a0ea:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	dbc2      	blt.n	800a078 <_UG_PutChar+0x200>
 800a0f2:	e147      	b.n	800a384 <_UG_PutChar+0x50c>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 800a0f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a0f6:	791b      	ldrb	r3, [r3, #4]
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	f040 8143 	bne.w	800a384 <_UG_PutChar+0x50c>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 800a0fe:	7e3b      	ldrb	r3, [r7, #24]
 800a100:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a102:	8952      	ldrh	r2, [r2, #10]
 800a104:	1a9b      	subs	r3, r3, r2
 800a106:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a108:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a10c:	fb02 f303 	mul.w	r3, r2, r3
 800a110:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a112:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800a116:	fb02 f303 	mul.w	r3, r2, r3
 800a11a:	617b      	str	r3, [r7, #20]
		   for( j=0;j<font->char_height;j++ )
 800a11c:	2300      	movs	r3, #0
 800a11e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a120:	e04a      	b.n	800a1b8 <_UG_PutChar+0x340>
		   {
			  for( i=0;i<actual_char_width;i++ )
 800a122:	2300      	movs	r3, #0
 800a124:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a126:	e036      	b.n	800a196 <_UG_PutChar+0x31e>
			  {
				 b = font->p[index++];
 800a128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a12a:	681a      	ldr	r2, [r3, #0]
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	1c59      	adds	r1, r3, #1
 800a130:	6179      	str	r1, [r7, #20]
 800a132:	4413      	add	r3, r2
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	767b      	strb	r3, [r7, #25]
				 color = (((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF |//Blue component
 800a138:	883b      	ldrh	r3, [r7, #0]
 800a13a:	b2db      	uxtb	r3, r3
 800a13c:	7e7a      	ldrb	r2, [r7, #25]
 800a13e:	fb02 f203 	mul.w	r2, r2, r3
 800a142:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a144:	b2db      	uxtb	r3, r3
 800a146:	7e79      	ldrb	r1, [r7, #25]
 800a148:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 800a14c:	fb01 f303 	mul.w	r3, r1, r3
 800a150:	4413      	add	r3, r2
 800a152:	121b      	asrs	r3, r3, #8
 800a154:	b21b      	sxth	r3, r3
 800a156:	b2db      	uxtb	r3, r3
 800a158:	b21a      	sxth	r2, r3
				         (((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00|//Green component
 800a15a:	883b      	ldrh	r3, [r7, #0]
 800a15c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a160:	7e79      	ldrb	r1, [r7, #25]
 800a162:	fb01 f103 	mul.w	r1, r1, r3
 800a166:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a168:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a16c:	7e78      	ldrb	r0, [r7, #25]
 800a16e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800a172:	fb00 f303 	mul.w	r3, r0, r3
 800a176:	440b      	add	r3, r1
 800a178:	121b      	asrs	r3, r3, #8
 800a17a:	b21b      	sxth	r3, r3
 800a17c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a180:	b21b      	sxth	r3, r3
				 color = (((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF |//Blue component
 800a182:	4313      	orrs	r3, r2
 800a184:	b21b      	sxth	r3, r3
 800a186:	823b      	strh	r3, [r7, #16]
				         (((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000; //Red component
				 push_pixel(color);
 800a188:	8a3a      	ldrh	r2, [r7, #16]
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	4610      	mov	r0, r2
 800a18e:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 800a190:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a192:	3301      	adds	r3, #1
 800a194:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a196:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a198:	8a7b      	ldrh	r3, [r7, #18]
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d3c4      	bcc.n	800a128 <_UG_PutChar+0x2b0>
			  }
			  index += font->char_width - actual_char_width;
 800a19e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1a0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	8a7b      	ldrh	r3, [r7, #18]
 800a1a8:	1ad3      	subs	r3, r2, r3
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	4413      	add	r3, r2
 800a1b0:	617b      	str	r3, [r7, #20]
		   for( j=0;j<font->char_height;j++ )
 800a1b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a1b4:	3301      	adds	r3, #1
 800a1b6:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a1b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a1ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1bc:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a1c0:	4293      	cmp	r3, r2
 800a1c2:	dbae      	blt.n	800a122 <_UG_PutChar+0x2aa>
 800a1c4:	e0de      	b.n	800a384 <_UG_PutChar+0x50c>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 800a1c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1c8:	791b      	ldrb	r3, [r3, #4]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d162      	bne.n	800a294 <_UG_PutChar+0x41c>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 800a1ce:	7e3b      	ldrb	r3, [r7, #24]
 800a1d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1d2:	8952      	ldrh	r2, [r2, #10]
 800a1d4:	1a9b      	subs	r3, r3, r2
 800a1d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1d8:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a1dc:	fb02 f303 	mul.w	r3, r2, r3
 800a1e0:	8b7a      	ldrh	r2, [r7, #26]
 800a1e2:	fb02 f303 	mul.w	r3, r2, r3
 800a1e6:	617b      	str	r3, [r7, #20]
         for( j=0;j<font->char_height;j++ )
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a1ec:	e048      	b.n	800a280 <_UG_PutChar+0x408>
         {
           xo = x;
 800a1ee:	88bb      	ldrh	r3, [r7, #4]
 800a1f0:	843b      	strh	r3, [r7, #32]
           c=actual_char_width;
 800a1f2:	8a7b      	ldrh	r3, [r7, #18]
 800a1f4:	83bb      	strh	r3, [r7, #28]
           for( i=0;i<bn;i++ )
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a1fa:	e037      	b.n	800a26c <_UG_PutChar+0x3f4>
           {
             b = font->p[index++];
 800a1fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	1c59      	adds	r1, r3, #1
 800a204:	6179      	str	r1, [r7, #20]
 800a206:	4413      	add	r3, r2
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	767b      	strb	r3, [r7, #25]
             for( k=0;(k<8) && c;k++ )
 800a20c:	2300      	movs	r3, #0
 800a20e:	847b      	strh	r3, [r7, #34]	; 0x22
 800a210:	e023      	b.n	800a25a <_UG_PutChar+0x3e2>
             {
               if( b & 0x01 )
 800a212:	7e7b      	ldrb	r3, [r7, #25]
 800a214:	f003 0301 	and.w	r3, r3, #1
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d009      	beq.n	800a230 <_UG_PutChar+0x3b8>
               {
                  gui->pset(xo,yo,fc);
 800a21c:	4b1c      	ldr	r3, [pc, #112]	; (800a290 <_UG_PutChar+0x418>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
 800a226:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800a22a:	883a      	ldrh	r2, [r7, #0]
 800a22c:	4798      	blx	r3
 800a22e:	e008      	b.n	800a242 <_UG_PutChar+0x3ca>
               }
               else
               {
                  gui->pset(xo,yo,bc);
 800a230:	4b17      	ldr	r3, [pc, #92]	; (800a290 <_UG_PutChar+0x418>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
 800a23a:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800a23e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800a240:	4798      	blx	r3
               }
               b >>= 1;
 800a242:	7e7b      	ldrb	r3, [r7, #25]
 800a244:	085b      	lsrs	r3, r3, #1
 800a246:	767b      	strb	r3, [r7, #25]
               xo++;
 800a248:	8c3b      	ldrh	r3, [r7, #32]
 800a24a:	3301      	adds	r3, #1
 800a24c:	843b      	strh	r3, [r7, #32]
               c--;
 800a24e:	8bbb      	ldrh	r3, [r7, #28]
 800a250:	3b01      	subs	r3, #1
 800a252:	83bb      	strh	r3, [r7, #28]
             for( k=0;(k<8) && c;k++ )
 800a254:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a256:	3301      	adds	r3, #1
 800a258:	847b      	strh	r3, [r7, #34]	; 0x22
 800a25a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a25c:	2b07      	cmp	r3, #7
 800a25e:	d802      	bhi.n	800a266 <_UG_PutChar+0x3ee>
 800a260:	8bbb      	ldrh	r3, [r7, #28]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1d5      	bne.n	800a212 <_UG_PutChar+0x39a>
           for( i=0;i<bn;i++ )
 800a266:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a268:	3301      	adds	r3, #1
 800a26a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a26c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a26e:	8b7b      	ldrh	r3, [r7, #26]
 800a270:	429a      	cmp	r2, r3
 800a272:	d3c3      	bcc.n	800a1fc <_UG_PutChar+0x384>
             }
           }
           yo++;
 800a274:	8bfb      	ldrh	r3, [r7, #30]
 800a276:	3301      	adds	r3, #1
 800a278:	83fb      	strh	r3, [r7, #30]
         for( j=0;j<font->char_height;j++ )
 800a27a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a27c:	3301      	adds	r3, #1
 800a27e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a280:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a282:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a284:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a288:	4293      	cmp	r3, r2
 800a28a:	dbb0      	blt.n	800a1ee <_UG_PutChar+0x376>
 800a28c:	e07a      	b.n	800a384 <_UG_PutChar+0x50c>
 800a28e:	bf00      	nop
 800a290:	20003888 	.word	0x20003888
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 800a294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a296:	791b      	ldrb	r3, [r3, #4]
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d173      	bne.n	800a384 <_UG_PutChar+0x50c>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 800a29c:	7e3b      	ldrb	r3, [r7, #24]
 800a29e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a2a0:	8952      	ldrh	r2, [r2, #10]
 800a2a2:	1a9b      	subs	r3, r3, r2
 800a2a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a2a6:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a2aa:	fb02 f303 	mul.w	r3, r2, r3
 800a2ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a2b0:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800a2b4:	fb02 f303 	mul.w	r3, r2, r3
 800a2b8:	617b      	str	r3, [r7, #20]
         for( j=0;j<font->char_height;j++ )
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a2be:	e057      	b.n	800a370 <_UG_PutChar+0x4f8>
         {
            xo = x;
 800a2c0:	88bb      	ldrh	r3, [r7, #4]
 800a2c2:	843b      	strh	r3, [r7, #32]
            for( i=0;i<actual_char_width;i++ )
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a2c8:	e03e      	b.n	800a348 <_UG_PutChar+0x4d0>
            {
               b = font->p[index++];
 800a2ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	1c59      	adds	r1, r3, #1
 800a2d2:	6179      	str	r1, [r7, #20]
 800a2d4:	4413      	add	r3, r2
 800a2d6:	781b      	ldrb	r3, [r3, #0]
 800a2d8:	767b      	strb	r3, [r7, #25]
               color = (((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF |//Blue component
 800a2da:	883b      	ldrh	r3, [r7, #0]
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	7e7a      	ldrb	r2, [r7, #25]
 800a2e0:	fb02 f203 	mul.w	r2, r2, r3
 800a2e4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a2e6:	b2db      	uxtb	r3, r3
 800a2e8:	7e79      	ldrb	r1, [r7, #25]
 800a2ea:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 800a2ee:	fb01 f303 	mul.w	r3, r1, r3
 800a2f2:	4413      	add	r3, r2
 800a2f4:	121b      	asrs	r3, r3, #8
 800a2f6:	b21b      	sxth	r3, r3
 800a2f8:	b2db      	uxtb	r3, r3
 800a2fa:	b21a      	sxth	r2, r3
                       (((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00|//Green component
 800a2fc:	883b      	ldrh	r3, [r7, #0]
 800a2fe:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a302:	7e79      	ldrb	r1, [r7, #25]
 800a304:	fb01 f103 	mul.w	r1, r1, r3
 800a308:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800a30a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a30e:	7e78      	ldrb	r0, [r7, #25]
 800a310:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800a314:	fb00 f303 	mul.w	r3, r0, r3
 800a318:	440b      	add	r3, r1
 800a31a:	121b      	asrs	r3, r3, #8
 800a31c:	b21b      	sxth	r3, r3
 800a31e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a322:	b21b      	sxth	r3, r3
               color = (((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF |//Blue component
 800a324:	4313      	orrs	r3, r2
 800a326:	b21b      	sxth	r3, r3
 800a328:	823b      	strh	r3, [r7, #16]
                       (((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000; //Red component
               gui->pset(xo,yo,color);
 800a32a:	4b18      	ldr	r3, [pc, #96]	; (800a38c <_UG_PutChar+0x514>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f9b7 0020 	ldrsh.w	r0, [r7, #32]
 800a334:	f9b7 101e 	ldrsh.w	r1, [r7, #30]
 800a338:	8a3a      	ldrh	r2, [r7, #16]
 800a33a:	4798      	blx	r3
               xo++;
 800a33c:	8c3b      	ldrh	r3, [r7, #32]
 800a33e:	3301      	adds	r3, #1
 800a340:	843b      	strh	r3, [r7, #32]
            for( i=0;i<actual_char_width;i++ )
 800a342:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a344:	3301      	adds	r3, #1
 800a346:	84fb      	strh	r3, [r7, #38]	; 0x26
 800a348:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a34a:	8a7b      	ldrh	r3, [r7, #18]
 800a34c:	429a      	cmp	r2, r3
 800a34e:	d3bc      	bcc.n	800a2ca <_UG_PutChar+0x452>
            }
            index += font->char_width - actual_char_width;
 800a350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a352:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800a356:	461a      	mov	r2, r3
 800a358:	8a7b      	ldrh	r3, [r7, #18]
 800a35a:	1ad3      	subs	r3, r2, r3
 800a35c:	461a      	mov	r2, r3
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	4413      	add	r3, r2
 800a362:	617b      	str	r3, [r7, #20]
            yo++;
 800a364:	8bfb      	ldrh	r3, [r7, #30]
 800a366:	3301      	adds	r3, #1
 800a368:	83fb      	strh	r3, [r7, #30]
         for( j=0;j<font->char_height;j++ )
 800a36a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a36c:	3301      	adds	r3, #1
 800a36e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a370:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a372:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a374:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800a378:	4293      	cmp	r3, r2
 800a37a:	dba1      	blt.n	800a2c0 <_UG_PutChar+0x448>
 800a37c:	e002      	b.n	800a384 <_UG_PutChar+0x50c>
   if (bt < font->start_char || bt > font->end_char) return;
 800a37e:	bf00      	nop
 800a380:	e000      	b.n	800a384 <_UG_PutChar+0x50c>
   if ( !bn ) return;
 800a382:	bf00      	nop
         }
      }
   }
}
 800a384:	3728      	adds	r7, #40	; 0x28
 800a386:	46bd      	mov	sp, r7
 800a388:	bdb0      	pop	{r4, r5, r7, pc}
 800a38a:	bf00      	nop
 800a38c:	20003888 	.word	0x20003888

0800a390 <calloc>:
 800a390:	4b02      	ldr	r3, [pc, #8]	; (800a39c <calloc+0xc>)
 800a392:	460a      	mov	r2, r1
 800a394:	4601      	mov	r1, r0
 800a396:	6818      	ldr	r0, [r3, #0]
 800a398:	f000 b842 	b.w	800a420 <_calloc_r>
 800a39c:	2000000c 	.word	0x2000000c

0800a3a0 <__errno>:
 800a3a0:	4b01      	ldr	r3, [pc, #4]	; (800a3a8 <__errno+0x8>)
 800a3a2:	6818      	ldr	r0, [r3, #0]
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	2000000c 	.word	0x2000000c

0800a3ac <__libc_init_array>:
 800a3ac:	b570      	push	{r4, r5, r6, lr}
 800a3ae:	4d0d      	ldr	r5, [pc, #52]	; (800a3e4 <__libc_init_array+0x38>)
 800a3b0:	4c0d      	ldr	r4, [pc, #52]	; (800a3e8 <__libc_init_array+0x3c>)
 800a3b2:	1b64      	subs	r4, r4, r5
 800a3b4:	10a4      	asrs	r4, r4, #2
 800a3b6:	2600      	movs	r6, #0
 800a3b8:	42a6      	cmp	r6, r4
 800a3ba:	d109      	bne.n	800a3d0 <__libc_init_array+0x24>
 800a3bc:	4d0b      	ldr	r5, [pc, #44]	; (800a3ec <__libc_init_array+0x40>)
 800a3be:	4c0c      	ldr	r4, [pc, #48]	; (800a3f0 <__libc_init_array+0x44>)
 800a3c0:	f004 fc4a 	bl	800ec58 <_init>
 800a3c4:	1b64      	subs	r4, r4, r5
 800a3c6:	10a4      	asrs	r4, r4, #2
 800a3c8:	2600      	movs	r6, #0
 800a3ca:	42a6      	cmp	r6, r4
 800a3cc:	d105      	bne.n	800a3da <__libc_init_array+0x2e>
 800a3ce:	bd70      	pop	{r4, r5, r6, pc}
 800a3d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3d4:	4798      	blx	r3
 800a3d6:	3601      	adds	r6, #1
 800a3d8:	e7ee      	b.n	800a3b8 <__libc_init_array+0xc>
 800a3da:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3de:	4798      	blx	r3
 800a3e0:	3601      	adds	r6, #1
 800a3e2:	e7f2      	b.n	800a3ca <__libc_init_array+0x1e>
 800a3e4:	080128f4 	.word	0x080128f4
 800a3e8:	080128f4 	.word	0x080128f4
 800a3ec:	080128f4 	.word	0x080128f4
 800a3f0:	080128f8 	.word	0x080128f8

0800a3f4 <memcpy>:
 800a3f4:	440a      	add	r2, r1
 800a3f6:	4291      	cmp	r1, r2
 800a3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3fc:	d100      	bne.n	800a400 <memcpy+0xc>
 800a3fe:	4770      	bx	lr
 800a400:	b510      	push	{r4, lr}
 800a402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a40a:	4291      	cmp	r1, r2
 800a40c:	d1f9      	bne.n	800a402 <memcpy+0xe>
 800a40e:	bd10      	pop	{r4, pc}

0800a410 <memset>:
 800a410:	4402      	add	r2, r0
 800a412:	4603      	mov	r3, r0
 800a414:	4293      	cmp	r3, r2
 800a416:	d100      	bne.n	800a41a <memset+0xa>
 800a418:	4770      	bx	lr
 800a41a:	f803 1b01 	strb.w	r1, [r3], #1
 800a41e:	e7f9      	b.n	800a414 <memset+0x4>

0800a420 <_calloc_r>:
 800a420:	b513      	push	{r0, r1, r4, lr}
 800a422:	434a      	muls	r2, r1
 800a424:	4611      	mov	r1, r2
 800a426:	9201      	str	r2, [sp, #4]
 800a428:	f000 f80a 	bl	800a440 <_malloc_r>
 800a42c:	4604      	mov	r4, r0
 800a42e:	b118      	cbz	r0, 800a438 <_calloc_r+0x18>
 800a430:	9a01      	ldr	r2, [sp, #4]
 800a432:	2100      	movs	r1, #0
 800a434:	f7ff ffec 	bl	800a410 <memset>
 800a438:	4620      	mov	r0, r4
 800a43a:	b002      	add	sp, #8
 800a43c:	bd10      	pop	{r4, pc}
	...

0800a440 <_malloc_r>:
 800a440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a442:	1ccd      	adds	r5, r1, #3
 800a444:	f025 0503 	bic.w	r5, r5, #3
 800a448:	3508      	adds	r5, #8
 800a44a:	2d0c      	cmp	r5, #12
 800a44c:	bf38      	it	cc
 800a44e:	250c      	movcc	r5, #12
 800a450:	2d00      	cmp	r5, #0
 800a452:	4606      	mov	r6, r0
 800a454:	db01      	blt.n	800a45a <_malloc_r+0x1a>
 800a456:	42a9      	cmp	r1, r5
 800a458:	d903      	bls.n	800a462 <_malloc_r+0x22>
 800a45a:	230c      	movs	r3, #12
 800a45c:	6033      	str	r3, [r6, #0]
 800a45e:	2000      	movs	r0, #0
 800a460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a462:	f002 ffb3 	bl	800d3cc <__malloc_lock>
 800a466:	4921      	ldr	r1, [pc, #132]	; (800a4ec <_malloc_r+0xac>)
 800a468:	680a      	ldr	r2, [r1, #0]
 800a46a:	4614      	mov	r4, r2
 800a46c:	b99c      	cbnz	r4, 800a496 <_malloc_r+0x56>
 800a46e:	4f20      	ldr	r7, [pc, #128]	; (800a4f0 <_malloc_r+0xb0>)
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	b923      	cbnz	r3, 800a47e <_malloc_r+0x3e>
 800a474:	4621      	mov	r1, r4
 800a476:	4630      	mov	r0, r6
 800a478:	f000 feb6 	bl	800b1e8 <_sbrk_r>
 800a47c:	6038      	str	r0, [r7, #0]
 800a47e:	4629      	mov	r1, r5
 800a480:	4630      	mov	r0, r6
 800a482:	f000 feb1 	bl	800b1e8 <_sbrk_r>
 800a486:	1c43      	adds	r3, r0, #1
 800a488:	d123      	bne.n	800a4d2 <_malloc_r+0x92>
 800a48a:	230c      	movs	r3, #12
 800a48c:	6033      	str	r3, [r6, #0]
 800a48e:	4630      	mov	r0, r6
 800a490:	f002 ffa2 	bl	800d3d8 <__malloc_unlock>
 800a494:	e7e3      	b.n	800a45e <_malloc_r+0x1e>
 800a496:	6823      	ldr	r3, [r4, #0]
 800a498:	1b5b      	subs	r3, r3, r5
 800a49a:	d417      	bmi.n	800a4cc <_malloc_r+0x8c>
 800a49c:	2b0b      	cmp	r3, #11
 800a49e:	d903      	bls.n	800a4a8 <_malloc_r+0x68>
 800a4a0:	6023      	str	r3, [r4, #0]
 800a4a2:	441c      	add	r4, r3
 800a4a4:	6025      	str	r5, [r4, #0]
 800a4a6:	e004      	b.n	800a4b2 <_malloc_r+0x72>
 800a4a8:	6863      	ldr	r3, [r4, #4]
 800a4aa:	42a2      	cmp	r2, r4
 800a4ac:	bf0c      	ite	eq
 800a4ae:	600b      	streq	r3, [r1, #0]
 800a4b0:	6053      	strne	r3, [r2, #4]
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f002 ff90 	bl	800d3d8 <__malloc_unlock>
 800a4b8:	f104 000b 	add.w	r0, r4, #11
 800a4bc:	1d23      	adds	r3, r4, #4
 800a4be:	f020 0007 	bic.w	r0, r0, #7
 800a4c2:	1ac2      	subs	r2, r0, r3
 800a4c4:	d0cc      	beq.n	800a460 <_malloc_r+0x20>
 800a4c6:	1a1b      	subs	r3, r3, r0
 800a4c8:	50a3      	str	r3, [r4, r2]
 800a4ca:	e7c9      	b.n	800a460 <_malloc_r+0x20>
 800a4cc:	4622      	mov	r2, r4
 800a4ce:	6864      	ldr	r4, [r4, #4]
 800a4d0:	e7cc      	b.n	800a46c <_malloc_r+0x2c>
 800a4d2:	1cc4      	adds	r4, r0, #3
 800a4d4:	f024 0403 	bic.w	r4, r4, #3
 800a4d8:	42a0      	cmp	r0, r4
 800a4da:	d0e3      	beq.n	800a4a4 <_malloc_r+0x64>
 800a4dc:	1a21      	subs	r1, r4, r0
 800a4de:	4630      	mov	r0, r6
 800a4e0:	f000 fe82 	bl	800b1e8 <_sbrk_r>
 800a4e4:	3001      	adds	r0, #1
 800a4e6:	d1dd      	bne.n	800a4a4 <_malloc_r+0x64>
 800a4e8:	e7cf      	b.n	800a48a <_malloc_r+0x4a>
 800a4ea:	bf00      	nop
 800a4ec:	2000388c 	.word	0x2000388c
 800a4f0:	20003890 	.word	0x20003890

0800a4f4 <__cvt>:
 800a4f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4f8:	ec55 4b10 	vmov	r4, r5, d0
 800a4fc:	2d00      	cmp	r5, #0
 800a4fe:	460e      	mov	r6, r1
 800a500:	4619      	mov	r1, r3
 800a502:	462b      	mov	r3, r5
 800a504:	bfbb      	ittet	lt
 800a506:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a50a:	461d      	movlt	r5, r3
 800a50c:	2300      	movge	r3, #0
 800a50e:	232d      	movlt	r3, #45	; 0x2d
 800a510:	700b      	strb	r3, [r1, #0]
 800a512:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a514:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a518:	4691      	mov	r9, r2
 800a51a:	f023 0820 	bic.w	r8, r3, #32
 800a51e:	bfbc      	itt	lt
 800a520:	4622      	movlt	r2, r4
 800a522:	4614      	movlt	r4, r2
 800a524:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a528:	d005      	beq.n	800a536 <__cvt+0x42>
 800a52a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a52e:	d100      	bne.n	800a532 <__cvt+0x3e>
 800a530:	3601      	adds	r6, #1
 800a532:	2102      	movs	r1, #2
 800a534:	e000      	b.n	800a538 <__cvt+0x44>
 800a536:	2103      	movs	r1, #3
 800a538:	ab03      	add	r3, sp, #12
 800a53a:	9301      	str	r3, [sp, #4]
 800a53c:	ab02      	add	r3, sp, #8
 800a53e:	9300      	str	r3, [sp, #0]
 800a540:	ec45 4b10 	vmov	d0, r4, r5
 800a544:	4653      	mov	r3, sl
 800a546:	4632      	mov	r2, r6
 800a548:	f001 fdc6 	bl	800c0d8 <_dtoa_r>
 800a54c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a550:	4607      	mov	r7, r0
 800a552:	d102      	bne.n	800a55a <__cvt+0x66>
 800a554:	f019 0f01 	tst.w	r9, #1
 800a558:	d022      	beq.n	800a5a0 <__cvt+0xac>
 800a55a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a55e:	eb07 0906 	add.w	r9, r7, r6
 800a562:	d110      	bne.n	800a586 <__cvt+0x92>
 800a564:	783b      	ldrb	r3, [r7, #0]
 800a566:	2b30      	cmp	r3, #48	; 0x30
 800a568:	d10a      	bne.n	800a580 <__cvt+0x8c>
 800a56a:	2200      	movs	r2, #0
 800a56c:	2300      	movs	r3, #0
 800a56e:	4620      	mov	r0, r4
 800a570:	4629      	mov	r1, r5
 800a572:	f7f6 faa9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a576:	b918      	cbnz	r0, 800a580 <__cvt+0x8c>
 800a578:	f1c6 0601 	rsb	r6, r6, #1
 800a57c:	f8ca 6000 	str.w	r6, [sl]
 800a580:	f8da 3000 	ldr.w	r3, [sl]
 800a584:	4499      	add	r9, r3
 800a586:	2200      	movs	r2, #0
 800a588:	2300      	movs	r3, #0
 800a58a:	4620      	mov	r0, r4
 800a58c:	4629      	mov	r1, r5
 800a58e:	f7f6 fa9b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a592:	b108      	cbz	r0, 800a598 <__cvt+0xa4>
 800a594:	f8cd 900c 	str.w	r9, [sp, #12]
 800a598:	2230      	movs	r2, #48	; 0x30
 800a59a:	9b03      	ldr	r3, [sp, #12]
 800a59c:	454b      	cmp	r3, r9
 800a59e:	d307      	bcc.n	800a5b0 <__cvt+0xbc>
 800a5a0:	9b03      	ldr	r3, [sp, #12]
 800a5a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5a4:	1bdb      	subs	r3, r3, r7
 800a5a6:	4638      	mov	r0, r7
 800a5a8:	6013      	str	r3, [r2, #0]
 800a5aa:	b004      	add	sp, #16
 800a5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5b0:	1c59      	adds	r1, r3, #1
 800a5b2:	9103      	str	r1, [sp, #12]
 800a5b4:	701a      	strb	r2, [r3, #0]
 800a5b6:	e7f0      	b.n	800a59a <__cvt+0xa6>

0800a5b8 <__exponent>:
 800a5b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2900      	cmp	r1, #0
 800a5be:	bfb8      	it	lt
 800a5c0:	4249      	neglt	r1, r1
 800a5c2:	f803 2b02 	strb.w	r2, [r3], #2
 800a5c6:	bfb4      	ite	lt
 800a5c8:	222d      	movlt	r2, #45	; 0x2d
 800a5ca:	222b      	movge	r2, #43	; 0x2b
 800a5cc:	2909      	cmp	r1, #9
 800a5ce:	7042      	strb	r2, [r0, #1]
 800a5d0:	dd2a      	ble.n	800a628 <__exponent+0x70>
 800a5d2:	f10d 0407 	add.w	r4, sp, #7
 800a5d6:	46a4      	mov	ip, r4
 800a5d8:	270a      	movs	r7, #10
 800a5da:	46a6      	mov	lr, r4
 800a5dc:	460a      	mov	r2, r1
 800a5de:	fb91 f6f7 	sdiv	r6, r1, r7
 800a5e2:	fb07 1516 	mls	r5, r7, r6, r1
 800a5e6:	3530      	adds	r5, #48	; 0x30
 800a5e8:	2a63      	cmp	r2, #99	; 0x63
 800a5ea:	f104 34ff 	add.w	r4, r4, #4294967295
 800a5ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a5f2:	4631      	mov	r1, r6
 800a5f4:	dcf1      	bgt.n	800a5da <__exponent+0x22>
 800a5f6:	3130      	adds	r1, #48	; 0x30
 800a5f8:	f1ae 0502 	sub.w	r5, lr, #2
 800a5fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a600:	1c44      	adds	r4, r0, #1
 800a602:	4629      	mov	r1, r5
 800a604:	4561      	cmp	r1, ip
 800a606:	d30a      	bcc.n	800a61e <__exponent+0x66>
 800a608:	f10d 0209 	add.w	r2, sp, #9
 800a60c:	eba2 020e 	sub.w	r2, r2, lr
 800a610:	4565      	cmp	r5, ip
 800a612:	bf88      	it	hi
 800a614:	2200      	movhi	r2, #0
 800a616:	4413      	add	r3, r2
 800a618:	1a18      	subs	r0, r3, r0
 800a61a:	b003      	add	sp, #12
 800a61c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a61e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a622:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a626:	e7ed      	b.n	800a604 <__exponent+0x4c>
 800a628:	2330      	movs	r3, #48	; 0x30
 800a62a:	3130      	adds	r1, #48	; 0x30
 800a62c:	7083      	strb	r3, [r0, #2]
 800a62e:	70c1      	strb	r1, [r0, #3]
 800a630:	1d03      	adds	r3, r0, #4
 800a632:	e7f1      	b.n	800a618 <__exponent+0x60>

0800a634 <_printf_float>:
 800a634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a638:	ed2d 8b02 	vpush	{d8}
 800a63c:	b08d      	sub	sp, #52	; 0x34
 800a63e:	460c      	mov	r4, r1
 800a640:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a644:	4616      	mov	r6, r2
 800a646:	461f      	mov	r7, r3
 800a648:	4605      	mov	r5, r0
 800a64a:	f002 fea1 	bl	800d390 <_localeconv_r>
 800a64e:	f8d0 a000 	ldr.w	sl, [r0]
 800a652:	4650      	mov	r0, sl
 800a654:	f7f5 fdbc 	bl	80001d0 <strlen>
 800a658:	2300      	movs	r3, #0
 800a65a:	930a      	str	r3, [sp, #40]	; 0x28
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	9305      	str	r3, [sp, #20]
 800a660:	f8d8 3000 	ldr.w	r3, [r8]
 800a664:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a668:	3307      	adds	r3, #7
 800a66a:	f023 0307 	bic.w	r3, r3, #7
 800a66e:	f103 0208 	add.w	r2, r3, #8
 800a672:	f8c8 2000 	str.w	r2, [r8]
 800a676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a67e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a682:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a686:	9307      	str	r3, [sp, #28]
 800a688:	f8cd 8018 	str.w	r8, [sp, #24]
 800a68c:	ee08 0a10 	vmov	s16, r0
 800a690:	4b9f      	ldr	r3, [pc, #636]	; (800a910 <_printf_float+0x2dc>)
 800a692:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a696:	f04f 32ff 	mov.w	r2, #4294967295
 800a69a:	f7f6 fa47 	bl	8000b2c <__aeabi_dcmpun>
 800a69e:	bb88      	cbnz	r0, 800a704 <_printf_float+0xd0>
 800a6a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6a4:	4b9a      	ldr	r3, [pc, #616]	; (800a910 <_printf_float+0x2dc>)
 800a6a6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6aa:	f7f6 fa21 	bl	8000af0 <__aeabi_dcmple>
 800a6ae:	bb48      	cbnz	r0, 800a704 <_printf_float+0xd0>
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	4640      	mov	r0, r8
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	f7f6 fa10 	bl	8000adc <__aeabi_dcmplt>
 800a6bc:	b110      	cbz	r0, 800a6c4 <_printf_float+0x90>
 800a6be:	232d      	movs	r3, #45	; 0x2d
 800a6c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6c4:	4b93      	ldr	r3, [pc, #588]	; (800a914 <_printf_float+0x2e0>)
 800a6c6:	4894      	ldr	r0, [pc, #592]	; (800a918 <_printf_float+0x2e4>)
 800a6c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a6cc:	bf94      	ite	ls
 800a6ce:	4698      	movls	r8, r3
 800a6d0:	4680      	movhi	r8, r0
 800a6d2:	2303      	movs	r3, #3
 800a6d4:	6123      	str	r3, [r4, #16]
 800a6d6:	9b05      	ldr	r3, [sp, #20]
 800a6d8:	f023 0204 	bic.w	r2, r3, #4
 800a6dc:	6022      	str	r2, [r4, #0]
 800a6de:	f04f 0900 	mov.w	r9, #0
 800a6e2:	9700      	str	r7, [sp, #0]
 800a6e4:	4633      	mov	r3, r6
 800a6e6:	aa0b      	add	r2, sp, #44	; 0x2c
 800a6e8:	4621      	mov	r1, r4
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	f000 f9d8 	bl	800aaa0 <_printf_common>
 800a6f0:	3001      	adds	r0, #1
 800a6f2:	f040 8090 	bne.w	800a816 <_printf_float+0x1e2>
 800a6f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6fa:	b00d      	add	sp, #52	; 0x34
 800a6fc:	ecbd 8b02 	vpop	{d8}
 800a700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a704:	4642      	mov	r2, r8
 800a706:	464b      	mov	r3, r9
 800a708:	4640      	mov	r0, r8
 800a70a:	4649      	mov	r1, r9
 800a70c:	f7f6 fa0e 	bl	8000b2c <__aeabi_dcmpun>
 800a710:	b140      	cbz	r0, 800a724 <_printf_float+0xf0>
 800a712:	464b      	mov	r3, r9
 800a714:	2b00      	cmp	r3, #0
 800a716:	bfbc      	itt	lt
 800a718:	232d      	movlt	r3, #45	; 0x2d
 800a71a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a71e:	487f      	ldr	r0, [pc, #508]	; (800a91c <_printf_float+0x2e8>)
 800a720:	4b7f      	ldr	r3, [pc, #508]	; (800a920 <_printf_float+0x2ec>)
 800a722:	e7d1      	b.n	800a6c8 <_printf_float+0x94>
 800a724:	6863      	ldr	r3, [r4, #4]
 800a726:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a72a:	9206      	str	r2, [sp, #24]
 800a72c:	1c5a      	adds	r2, r3, #1
 800a72e:	d13f      	bne.n	800a7b0 <_printf_float+0x17c>
 800a730:	2306      	movs	r3, #6
 800a732:	6063      	str	r3, [r4, #4]
 800a734:	9b05      	ldr	r3, [sp, #20]
 800a736:	6861      	ldr	r1, [r4, #4]
 800a738:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a73c:	2300      	movs	r3, #0
 800a73e:	9303      	str	r3, [sp, #12]
 800a740:	ab0a      	add	r3, sp, #40	; 0x28
 800a742:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a746:	ab09      	add	r3, sp, #36	; 0x24
 800a748:	ec49 8b10 	vmov	d0, r8, r9
 800a74c:	9300      	str	r3, [sp, #0]
 800a74e:	6022      	str	r2, [r4, #0]
 800a750:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a754:	4628      	mov	r0, r5
 800a756:	f7ff fecd 	bl	800a4f4 <__cvt>
 800a75a:	9b06      	ldr	r3, [sp, #24]
 800a75c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a75e:	2b47      	cmp	r3, #71	; 0x47
 800a760:	4680      	mov	r8, r0
 800a762:	d108      	bne.n	800a776 <_printf_float+0x142>
 800a764:	1cc8      	adds	r0, r1, #3
 800a766:	db02      	blt.n	800a76e <_printf_float+0x13a>
 800a768:	6863      	ldr	r3, [r4, #4]
 800a76a:	4299      	cmp	r1, r3
 800a76c:	dd41      	ble.n	800a7f2 <_printf_float+0x1be>
 800a76e:	f1ab 0b02 	sub.w	fp, fp, #2
 800a772:	fa5f fb8b 	uxtb.w	fp, fp
 800a776:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a77a:	d820      	bhi.n	800a7be <_printf_float+0x18a>
 800a77c:	3901      	subs	r1, #1
 800a77e:	465a      	mov	r2, fp
 800a780:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a784:	9109      	str	r1, [sp, #36]	; 0x24
 800a786:	f7ff ff17 	bl	800a5b8 <__exponent>
 800a78a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a78c:	1813      	adds	r3, r2, r0
 800a78e:	2a01      	cmp	r2, #1
 800a790:	4681      	mov	r9, r0
 800a792:	6123      	str	r3, [r4, #16]
 800a794:	dc02      	bgt.n	800a79c <_printf_float+0x168>
 800a796:	6822      	ldr	r2, [r4, #0]
 800a798:	07d2      	lsls	r2, r2, #31
 800a79a:	d501      	bpl.n	800a7a0 <_printf_float+0x16c>
 800a79c:	3301      	adds	r3, #1
 800a79e:	6123      	str	r3, [r4, #16]
 800a7a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d09c      	beq.n	800a6e2 <_printf_float+0xae>
 800a7a8:	232d      	movs	r3, #45	; 0x2d
 800a7aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7ae:	e798      	b.n	800a6e2 <_printf_float+0xae>
 800a7b0:	9a06      	ldr	r2, [sp, #24]
 800a7b2:	2a47      	cmp	r2, #71	; 0x47
 800a7b4:	d1be      	bne.n	800a734 <_printf_float+0x100>
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d1bc      	bne.n	800a734 <_printf_float+0x100>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e7b9      	b.n	800a732 <_printf_float+0xfe>
 800a7be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a7c2:	d118      	bne.n	800a7f6 <_printf_float+0x1c2>
 800a7c4:	2900      	cmp	r1, #0
 800a7c6:	6863      	ldr	r3, [r4, #4]
 800a7c8:	dd0b      	ble.n	800a7e2 <_printf_float+0x1ae>
 800a7ca:	6121      	str	r1, [r4, #16]
 800a7cc:	b913      	cbnz	r3, 800a7d4 <_printf_float+0x1a0>
 800a7ce:	6822      	ldr	r2, [r4, #0]
 800a7d0:	07d0      	lsls	r0, r2, #31
 800a7d2:	d502      	bpl.n	800a7da <_printf_float+0x1a6>
 800a7d4:	3301      	adds	r3, #1
 800a7d6:	440b      	add	r3, r1
 800a7d8:	6123      	str	r3, [r4, #16]
 800a7da:	65a1      	str	r1, [r4, #88]	; 0x58
 800a7dc:	f04f 0900 	mov.w	r9, #0
 800a7e0:	e7de      	b.n	800a7a0 <_printf_float+0x16c>
 800a7e2:	b913      	cbnz	r3, 800a7ea <_printf_float+0x1b6>
 800a7e4:	6822      	ldr	r2, [r4, #0]
 800a7e6:	07d2      	lsls	r2, r2, #31
 800a7e8:	d501      	bpl.n	800a7ee <_printf_float+0x1ba>
 800a7ea:	3302      	adds	r3, #2
 800a7ec:	e7f4      	b.n	800a7d8 <_printf_float+0x1a4>
 800a7ee:	2301      	movs	r3, #1
 800a7f0:	e7f2      	b.n	800a7d8 <_printf_float+0x1a4>
 800a7f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7f8:	4299      	cmp	r1, r3
 800a7fa:	db05      	blt.n	800a808 <_printf_float+0x1d4>
 800a7fc:	6823      	ldr	r3, [r4, #0]
 800a7fe:	6121      	str	r1, [r4, #16]
 800a800:	07d8      	lsls	r0, r3, #31
 800a802:	d5ea      	bpl.n	800a7da <_printf_float+0x1a6>
 800a804:	1c4b      	adds	r3, r1, #1
 800a806:	e7e7      	b.n	800a7d8 <_printf_float+0x1a4>
 800a808:	2900      	cmp	r1, #0
 800a80a:	bfd4      	ite	le
 800a80c:	f1c1 0202 	rsble	r2, r1, #2
 800a810:	2201      	movgt	r2, #1
 800a812:	4413      	add	r3, r2
 800a814:	e7e0      	b.n	800a7d8 <_printf_float+0x1a4>
 800a816:	6823      	ldr	r3, [r4, #0]
 800a818:	055a      	lsls	r2, r3, #21
 800a81a:	d407      	bmi.n	800a82c <_printf_float+0x1f8>
 800a81c:	6923      	ldr	r3, [r4, #16]
 800a81e:	4642      	mov	r2, r8
 800a820:	4631      	mov	r1, r6
 800a822:	4628      	mov	r0, r5
 800a824:	47b8      	blx	r7
 800a826:	3001      	adds	r0, #1
 800a828:	d12c      	bne.n	800a884 <_printf_float+0x250>
 800a82a:	e764      	b.n	800a6f6 <_printf_float+0xc2>
 800a82c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a830:	f240 80e0 	bls.w	800a9f4 <_printf_float+0x3c0>
 800a834:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a838:	2200      	movs	r2, #0
 800a83a:	2300      	movs	r3, #0
 800a83c:	f7f6 f944 	bl	8000ac8 <__aeabi_dcmpeq>
 800a840:	2800      	cmp	r0, #0
 800a842:	d034      	beq.n	800a8ae <_printf_float+0x27a>
 800a844:	4a37      	ldr	r2, [pc, #220]	; (800a924 <_printf_float+0x2f0>)
 800a846:	2301      	movs	r3, #1
 800a848:	4631      	mov	r1, r6
 800a84a:	4628      	mov	r0, r5
 800a84c:	47b8      	blx	r7
 800a84e:	3001      	adds	r0, #1
 800a850:	f43f af51 	beq.w	800a6f6 <_printf_float+0xc2>
 800a854:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a858:	429a      	cmp	r2, r3
 800a85a:	db02      	blt.n	800a862 <_printf_float+0x22e>
 800a85c:	6823      	ldr	r3, [r4, #0]
 800a85e:	07d8      	lsls	r0, r3, #31
 800a860:	d510      	bpl.n	800a884 <_printf_float+0x250>
 800a862:	ee18 3a10 	vmov	r3, s16
 800a866:	4652      	mov	r2, sl
 800a868:	4631      	mov	r1, r6
 800a86a:	4628      	mov	r0, r5
 800a86c:	47b8      	blx	r7
 800a86e:	3001      	adds	r0, #1
 800a870:	f43f af41 	beq.w	800a6f6 <_printf_float+0xc2>
 800a874:	f04f 0800 	mov.w	r8, #0
 800a878:	f104 091a 	add.w	r9, r4, #26
 800a87c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a87e:	3b01      	subs	r3, #1
 800a880:	4543      	cmp	r3, r8
 800a882:	dc09      	bgt.n	800a898 <_printf_float+0x264>
 800a884:	6823      	ldr	r3, [r4, #0]
 800a886:	079b      	lsls	r3, r3, #30
 800a888:	f100 8105 	bmi.w	800aa96 <_printf_float+0x462>
 800a88c:	68e0      	ldr	r0, [r4, #12]
 800a88e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a890:	4298      	cmp	r0, r3
 800a892:	bfb8      	it	lt
 800a894:	4618      	movlt	r0, r3
 800a896:	e730      	b.n	800a6fa <_printf_float+0xc6>
 800a898:	2301      	movs	r3, #1
 800a89a:	464a      	mov	r2, r9
 800a89c:	4631      	mov	r1, r6
 800a89e:	4628      	mov	r0, r5
 800a8a0:	47b8      	blx	r7
 800a8a2:	3001      	adds	r0, #1
 800a8a4:	f43f af27 	beq.w	800a6f6 <_printf_float+0xc2>
 800a8a8:	f108 0801 	add.w	r8, r8, #1
 800a8ac:	e7e6      	b.n	800a87c <_printf_float+0x248>
 800a8ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	dc39      	bgt.n	800a928 <_printf_float+0x2f4>
 800a8b4:	4a1b      	ldr	r2, [pc, #108]	; (800a924 <_printf_float+0x2f0>)
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	4631      	mov	r1, r6
 800a8ba:	4628      	mov	r0, r5
 800a8bc:	47b8      	blx	r7
 800a8be:	3001      	adds	r0, #1
 800a8c0:	f43f af19 	beq.w	800a6f6 <_printf_float+0xc2>
 800a8c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	d102      	bne.n	800a8d2 <_printf_float+0x29e>
 800a8cc:	6823      	ldr	r3, [r4, #0]
 800a8ce:	07d9      	lsls	r1, r3, #31
 800a8d0:	d5d8      	bpl.n	800a884 <_printf_float+0x250>
 800a8d2:	ee18 3a10 	vmov	r3, s16
 800a8d6:	4652      	mov	r2, sl
 800a8d8:	4631      	mov	r1, r6
 800a8da:	4628      	mov	r0, r5
 800a8dc:	47b8      	blx	r7
 800a8de:	3001      	adds	r0, #1
 800a8e0:	f43f af09 	beq.w	800a6f6 <_printf_float+0xc2>
 800a8e4:	f04f 0900 	mov.w	r9, #0
 800a8e8:	f104 0a1a 	add.w	sl, r4, #26
 800a8ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ee:	425b      	negs	r3, r3
 800a8f0:	454b      	cmp	r3, r9
 800a8f2:	dc01      	bgt.n	800a8f8 <_printf_float+0x2c4>
 800a8f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8f6:	e792      	b.n	800a81e <_printf_float+0x1ea>
 800a8f8:	2301      	movs	r3, #1
 800a8fa:	4652      	mov	r2, sl
 800a8fc:	4631      	mov	r1, r6
 800a8fe:	4628      	mov	r0, r5
 800a900:	47b8      	blx	r7
 800a902:	3001      	adds	r0, #1
 800a904:	f43f aef7 	beq.w	800a6f6 <_printf_float+0xc2>
 800a908:	f109 0901 	add.w	r9, r9, #1
 800a90c:	e7ee      	b.n	800a8ec <_printf_float+0x2b8>
 800a90e:	bf00      	nop
 800a910:	7fefffff 	.word	0x7fefffff
 800a914:	0801243c 	.word	0x0801243c
 800a918:	08012440 	.word	0x08012440
 800a91c:	08012448 	.word	0x08012448
 800a920:	08012444 	.word	0x08012444
 800a924:	0801244c 	.word	0x0801244c
 800a928:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a92a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a92c:	429a      	cmp	r2, r3
 800a92e:	bfa8      	it	ge
 800a930:	461a      	movge	r2, r3
 800a932:	2a00      	cmp	r2, #0
 800a934:	4691      	mov	r9, r2
 800a936:	dc37      	bgt.n	800a9a8 <_printf_float+0x374>
 800a938:	f04f 0b00 	mov.w	fp, #0
 800a93c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a940:	f104 021a 	add.w	r2, r4, #26
 800a944:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a946:	9305      	str	r3, [sp, #20]
 800a948:	eba3 0309 	sub.w	r3, r3, r9
 800a94c:	455b      	cmp	r3, fp
 800a94e:	dc33      	bgt.n	800a9b8 <_printf_float+0x384>
 800a950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a954:	429a      	cmp	r2, r3
 800a956:	db3b      	blt.n	800a9d0 <_printf_float+0x39c>
 800a958:	6823      	ldr	r3, [r4, #0]
 800a95a:	07da      	lsls	r2, r3, #31
 800a95c:	d438      	bmi.n	800a9d0 <_printf_float+0x39c>
 800a95e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a960:	9b05      	ldr	r3, [sp, #20]
 800a962:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a964:	1ad3      	subs	r3, r2, r3
 800a966:	eba2 0901 	sub.w	r9, r2, r1
 800a96a:	4599      	cmp	r9, r3
 800a96c:	bfa8      	it	ge
 800a96e:	4699      	movge	r9, r3
 800a970:	f1b9 0f00 	cmp.w	r9, #0
 800a974:	dc35      	bgt.n	800a9e2 <_printf_float+0x3ae>
 800a976:	f04f 0800 	mov.w	r8, #0
 800a97a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a97e:	f104 0a1a 	add.w	sl, r4, #26
 800a982:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a986:	1a9b      	subs	r3, r3, r2
 800a988:	eba3 0309 	sub.w	r3, r3, r9
 800a98c:	4543      	cmp	r3, r8
 800a98e:	f77f af79 	ble.w	800a884 <_printf_float+0x250>
 800a992:	2301      	movs	r3, #1
 800a994:	4652      	mov	r2, sl
 800a996:	4631      	mov	r1, r6
 800a998:	4628      	mov	r0, r5
 800a99a:	47b8      	blx	r7
 800a99c:	3001      	adds	r0, #1
 800a99e:	f43f aeaa 	beq.w	800a6f6 <_printf_float+0xc2>
 800a9a2:	f108 0801 	add.w	r8, r8, #1
 800a9a6:	e7ec      	b.n	800a982 <_printf_float+0x34e>
 800a9a8:	4613      	mov	r3, r2
 800a9aa:	4631      	mov	r1, r6
 800a9ac:	4642      	mov	r2, r8
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	47b8      	blx	r7
 800a9b2:	3001      	adds	r0, #1
 800a9b4:	d1c0      	bne.n	800a938 <_printf_float+0x304>
 800a9b6:	e69e      	b.n	800a6f6 <_printf_float+0xc2>
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	4631      	mov	r1, r6
 800a9bc:	4628      	mov	r0, r5
 800a9be:	9205      	str	r2, [sp, #20]
 800a9c0:	47b8      	blx	r7
 800a9c2:	3001      	adds	r0, #1
 800a9c4:	f43f ae97 	beq.w	800a6f6 <_printf_float+0xc2>
 800a9c8:	9a05      	ldr	r2, [sp, #20]
 800a9ca:	f10b 0b01 	add.w	fp, fp, #1
 800a9ce:	e7b9      	b.n	800a944 <_printf_float+0x310>
 800a9d0:	ee18 3a10 	vmov	r3, s16
 800a9d4:	4652      	mov	r2, sl
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	4628      	mov	r0, r5
 800a9da:	47b8      	blx	r7
 800a9dc:	3001      	adds	r0, #1
 800a9de:	d1be      	bne.n	800a95e <_printf_float+0x32a>
 800a9e0:	e689      	b.n	800a6f6 <_printf_float+0xc2>
 800a9e2:	9a05      	ldr	r2, [sp, #20]
 800a9e4:	464b      	mov	r3, r9
 800a9e6:	4442      	add	r2, r8
 800a9e8:	4631      	mov	r1, r6
 800a9ea:	4628      	mov	r0, r5
 800a9ec:	47b8      	blx	r7
 800a9ee:	3001      	adds	r0, #1
 800a9f0:	d1c1      	bne.n	800a976 <_printf_float+0x342>
 800a9f2:	e680      	b.n	800a6f6 <_printf_float+0xc2>
 800a9f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a9f6:	2a01      	cmp	r2, #1
 800a9f8:	dc01      	bgt.n	800a9fe <_printf_float+0x3ca>
 800a9fa:	07db      	lsls	r3, r3, #31
 800a9fc:	d538      	bpl.n	800aa70 <_printf_float+0x43c>
 800a9fe:	2301      	movs	r3, #1
 800aa00:	4642      	mov	r2, r8
 800aa02:	4631      	mov	r1, r6
 800aa04:	4628      	mov	r0, r5
 800aa06:	47b8      	blx	r7
 800aa08:	3001      	adds	r0, #1
 800aa0a:	f43f ae74 	beq.w	800a6f6 <_printf_float+0xc2>
 800aa0e:	ee18 3a10 	vmov	r3, s16
 800aa12:	4652      	mov	r2, sl
 800aa14:	4631      	mov	r1, r6
 800aa16:	4628      	mov	r0, r5
 800aa18:	47b8      	blx	r7
 800aa1a:	3001      	adds	r0, #1
 800aa1c:	f43f ae6b 	beq.w	800a6f6 <_printf_float+0xc2>
 800aa20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa24:	2200      	movs	r2, #0
 800aa26:	2300      	movs	r3, #0
 800aa28:	f7f6 f84e 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa2c:	b9d8      	cbnz	r0, 800aa66 <_printf_float+0x432>
 800aa2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa30:	f108 0201 	add.w	r2, r8, #1
 800aa34:	3b01      	subs	r3, #1
 800aa36:	4631      	mov	r1, r6
 800aa38:	4628      	mov	r0, r5
 800aa3a:	47b8      	blx	r7
 800aa3c:	3001      	adds	r0, #1
 800aa3e:	d10e      	bne.n	800aa5e <_printf_float+0x42a>
 800aa40:	e659      	b.n	800a6f6 <_printf_float+0xc2>
 800aa42:	2301      	movs	r3, #1
 800aa44:	4652      	mov	r2, sl
 800aa46:	4631      	mov	r1, r6
 800aa48:	4628      	mov	r0, r5
 800aa4a:	47b8      	blx	r7
 800aa4c:	3001      	adds	r0, #1
 800aa4e:	f43f ae52 	beq.w	800a6f6 <_printf_float+0xc2>
 800aa52:	f108 0801 	add.w	r8, r8, #1
 800aa56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	4543      	cmp	r3, r8
 800aa5c:	dcf1      	bgt.n	800aa42 <_printf_float+0x40e>
 800aa5e:	464b      	mov	r3, r9
 800aa60:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aa64:	e6dc      	b.n	800a820 <_printf_float+0x1ec>
 800aa66:	f04f 0800 	mov.w	r8, #0
 800aa6a:	f104 0a1a 	add.w	sl, r4, #26
 800aa6e:	e7f2      	b.n	800aa56 <_printf_float+0x422>
 800aa70:	2301      	movs	r3, #1
 800aa72:	4642      	mov	r2, r8
 800aa74:	e7df      	b.n	800aa36 <_printf_float+0x402>
 800aa76:	2301      	movs	r3, #1
 800aa78:	464a      	mov	r2, r9
 800aa7a:	4631      	mov	r1, r6
 800aa7c:	4628      	mov	r0, r5
 800aa7e:	47b8      	blx	r7
 800aa80:	3001      	adds	r0, #1
 800aa82:	f43f ae38 	beq.w	800a6f6 <_printf_float+0xc2>
 800aa86:	f108 0801 	add.w	r8, r8, #1
 800aa8a:	68e3      	ldr	r3, [r4, #12]
 800aa8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa8e:	1a5b      	subs	r3, r3, r1
 800aa90:	4543      	cmp	r3, r8
 800aa92:	dcf0      	bgt.n	800aa76 <_printf_float+0x442>
 800aa94:	e6fa      	b.n	800a88c <_printf_float+0x258>
 800aa96:	f04f 0800 	mov.w	r8, #0
 800aa9a:	f104 0919 	add.w	r9, r4, #25
 800aa9e:	e7f4      	b.n	800aa8a <_printf_float+0x456>

0800aaa0 <_printf_common>:
 800aaa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaa4:	4616      	mov	r6, r2
 800aaa6:	4699      	mov	r9, r3
 800aaa8:	688a      	ldr	r2, [r1, #8]
 800aaaa:	690b      	ldr	r3, [r1, #16]
 800aaac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aab0:	4293      	cmp	r3, r2
 800aab2:	bfb8      	it	lt
 800aab4:	4613      	movlt	r3, r2
 800aab6:	6033      	str	r3, [r6, #0]
 800aab8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aabc:	4607      	mov	r7, r0
 800aabe:	460c      	mov	r4, r1
 800aac0:	b10a      	cbz	r2, 800aac6 <_printf_common+0x26>
 800aac2:	3301      	adds	r3, #1
 800aac4:	6033      	str	r3, [r6, #0]
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	0699      	lsls	r1, r3, #26
 800aaca:	bf42      	ittt	mi
 800aacc:	6833      	ldrmi	r3, [r6, #0]
 800aace:	3302      	addmi	r3, #2
 800aad0:	6033      	strmi	r3, [r6, #0]
 800aad2:	6825      	ldr	r5, [r4, #0]
 800aad4:	f015 0506 	ands.w	r5, r5, #6
 800aad8:	d106      	bne.n	800aae8 <_printf_common+0x48>
 800aada:	f104 0a19 	add.w	sl, r4, #25
 800aade:	68e3      	ldr	r3, [r4, #12]
 800aae0:	6832      	ldr	r2, [r6, #0]
 800aae2:	1a9b      	subs	r3, r3, r2
 800aae4:	42ab      	cmp	r3, r5
 800aae6:	dc26      	bgt.n	800ab36 <_printf_common+0x96>
 800aae8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aaec:	1e13      	subs	r3, r2, #0
 800aaee:	6822      	ldr	r2, [r4, #0]
 800aaf0:	bf18      	it	ne
 800aaf2:	2301      	movne	r3, #1
 800aaf4:	0692      	lsls	r2, r2, #26
 800aaf6:	d42b      	bmi.n	800ab50 <_printf_common+0xb0>
 800aaf8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aafc:	4649      	mov	r1, r9
 800aafe:	4638      	mov	r0, r7
 800ab00:	47c0      	blx	r8
 800ab02:	3001      	adds	r0, #1
 800ab04:	d01e      	beq.n	800ab44 <_printf_common+0xa4>
 800ab06:	6823      	ldr	r3, [r4, #0]
 800ab08:	68e5      	ldr	r5, [r4, #12]
 800ab0a:	6832      	ldr	r2, [r6, #0]
 800ab0c:	f003 0306 	and.w	r3, r3, #6
 800ab10:	2b04      	cmp	r3, #4
 800ab12:	bf08      	it	eq
 800ab14:	1aad      	subeq	r5, r5, r2
 800ab16:	68a3      	ldr	r3, [r4, #8]
 800ab18:	6922      	ldr	r2, [r4, #16]
 800ab1a:	bf0c      	ite	eq
 800ab1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab20:	2500      	movne	r5, #0
 800ab22:	4293      	cmp	r3, r2
 800ab24:	bfc4      	itt	gt
 800ab26:	1a9b      	subgt	r3, r3, r2
 800ab28:	18ed      	addgt	r5, r5, r3
 800ab2a:	2600      	movs	r6, #0
 800ab2c:	341a      	adds	r4, #26
 800ab2e:	42b5      	cmp	r5, r6
 800ab30:	d11a      	bne.n	800ab68 <_printf_common+0xc8>
 800ab32:	2000      	movs	r0, #0
 800ab34:	e008      	b.n	800ab48 <_printf_common+0xa8>
 800ab36:	2301      	movs	r3, #1
 800ab38:	4652      	mov	r2, sl
 800ab3a:	4649      	mov	r1, r9
 800ab3c:	4638      	mov	r0, r7
 800ab3e:	47c0      	blx	r8
 800ab40:	3001      	adds	r0, #1
 800ab42:	d103      	bne.n	800ab4c <_printf_common+0xac>
 800ab44:	f04f 30ff 	mov.w	r0, #4294967295
 800ab48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab4c:	3501      	adds	r5, #1
 800ab4e:	e7c6      	b.n	800aade <_printf_common+0x3e>
 800ab50:	18e1      	adds	r1, r4, r3
 800ab52:	1c5a      	adds	r2, r3, #1
 800ab54:	2030      	movs	r0, #48	; 0x30
 800ab56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab5a:	4422      	add	r2, r4
 800ab5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab64:	3302      	adds	r3, #2
 800ab66:	e7c7      	b.n	800aaf8 <_printf_common+0x58>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	4622      	mov	r2, r4
 800ab6c:	4649      	mov	r1, r9
 800ab6e:	4638      	mov	r0, r7
 800ab70:	47c0      	blx	r8
 800ab72:	3001      	adds	r0, #1
 800ab74:	d0e6      	beq.n	800ab44 <_printf_common+0xa4>
 800ab76:	3601      	adds	r6, #1
 800ab78:	e7d9      	b.n	800ab2e <_printf_common+0x8e>
	...

0800ab7c <_printf_i>:
 800ab7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab80:	460c      	mov	r4, r1
 800ab82:	4691      	mov	r9, r2
 800ab84:	7e27      	ldrb	r7, [r4, #24]
 800ab86:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ab88:	2f78      	cmp	r7, #120	; 0x78
 800ab8a:	4680      	mov	r8, r0
 800ab8c:	469a      	mov	sl, r3
 800ab8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab92:	d807      	bhi.n	800aba4 <_printf_i+0x28>
 800ab94:	2f62      	cmp	r7, #98	; 0x62
 800ab96:	d80a      	bhi.n	800abae <_printf_i+0x32>
 800ab98:	2f00      	cmp	r7, #0
 800ab9a:	f000 80d8 	beq.w	800ad4e <_printf_i+0x1d2>
 800ab9e:	2f58      	cmp	r7, #88	; 0x58
 800aba0:	f000 80a3 	beq.w	800acea <_printf_i+0x16e>
 800aba4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800aba8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800abac:	e03a      	b.n	800ac24 <_printf_i+0xa8>
 800abae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abb2:	2b15      	cmp	r3, #21
 800abb4:	d8f6      	bhi.n	800aba4 <_printf_i+0x28>
 800abb6:	a001      	add	r0, pc, #4	; (adr r0, 800abbc <_printf_i+0x40>)
 800abb8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800abbc:	0800ac15 	.word	0x0800ac15
 800abc0:	0800ac29 	.word	0x0800ac29
 800abc4:	0800aba5 	.word	0x0800aba5
 800abc8:	0800aba5 	.word	0x0800aba5
 800abcc:	0800aba5 	.word	0x0800aba5
 800abd0:	0800aba5 	.word	0x0800aba5
 800abd4:	0800ac29 	.word	0x0800ac29
 800abd8:	0800aba5 	.word	0x0800aba5
 800abdc:	0800aba5 	.word	0x0800aba5
 800abe0:	0800aba5 	.word	0x0800aba5
 800abe4:	0800aba5 	.word	0x0800aba5
 800abe8:	0800ad35 	.word	0x0800ad35
 800abec:	0800ac59 	.word	0x0800ac59
 800abf0:	0800ad17 	.word	0x0800ad17
 800abf4:	0800aba5 	.word	0x0800aba5
 800abf8:	0800aba5 	.word	0x0800aba5
 800abfc:	0800ad57 	.word	0x0800ad57
 800ac00:	0800aba5 	.word	0x0800aba5
 800ac04:	0800ac59 	.word	0x0800ac59
 800ac08:	0800aba5 	.word	0x0800aba5
 800ac0c:	0800aba5 	.word	0x0800aba5
 800ac10:	0800ad1f 	.word	0x0800ad1f
 800ac14:	680b      	ldr	r3, [r1, #0]
 800ac16:	1d1a      	adds	r2, r3, #4
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	600a      	str	r2, [r1, #0]
 800ac1c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ac20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac24:	2301      	movs	r3, #1
 800ac26:	e0a3      	b.n	800ad70 <_printf_i+0x1f4>
 800ac28:	6825      	ldr	r5, [r4, #0]
 800ac2a:	6808      	ldr	r0, [r1, #0]
 800ac2c:	062e      	lsls	r6, r5, #24
 800ac2e:	f100 0304 	add.w	r3, r0, #4
 800ac32:	d50a      	bpl.n	800ac4a <_printf_i+0xce>
 800ac34:	6805      	ldr	r5, [r0, #0]
 800ac36:	600b      	str	r3, [r1, #0]
 800ac38:	2d00      	cmp	r5, #0
 800ac3a:	da03      	bge.n	800ac44 <_printf_i+0xc8>
 800ac3c:	232d      	movs	r3, #45	; 0x2d
 800ac3e:	426d      	negs	r5, r5
 800ac40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac44:	485e      	ldr	r0, [pc, #376]	; (800adc0 <_printf_i+0x244>)
 800ac46:	230a      	movs	r3, #10
 800ac48:	e019      	b.n	800ac7e <_printf_i+0x102>
 800ac4a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ac4e:	6805      	ldr	r5, [r0, #0]
 800ac50:	600b      	str	r3, [r1, #0]
 800ac52:	bf18      	it	ne
 800ac54:	b22d      	sxthne	r5, r5
 800ac56:	e7ef      	b.n	800ac38 <_printf_i+0xbc>
 800ac58:	680b      	ldr	r3, [r1, #0]
 800ac5a:	6825      	ldr	r5, [r4, #0]
 800ac5c:	1d18      	adds	r0, r3, #4
 800ac5e:	6008      	str	r0, [r1, #0]
 800ac60:	0628      	lsls	r0, r5, #24
 800ac62:	d501      	bpl.n	800ac68 <_printf_i+0xec>
 800ac64:	681d      	ldr	r5, [r3, #0]
 800ac66:	e002      	b.n	800ac6e <_printf_i+0xf2>
 800ac68:	0669      	lsls	r1, r5, #25
 800ac6a:	d5fb      	bpl.n	800ac64 <_printf_i+0xe8>
 800ac6c:	881d      	ldrh	r5, [r3, #0]
 800ac6e:	4854      	ldr	r0, [pc, #336]	; (800adc0 <_printf_i+0x244>)
 800ac70:	2f6f      	cmp	r7, #111	; 0x6f
 800ac72:	bf0c      	ite	eq
 800ac74:	2308      	moveq	r3, #8
 800ac76:	230a      	movne	r3, #10
 800ac78:	2100      	movs	r1, #0
 800ac7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac7e:	6866      	ldr	r6, [r4, #4]
 800ac80:	60a6      	str	r6, [r4, #8]
 800ac82:	2e00      	cmp	r6, #0
 800ac84:	bfa2      	ittt	ge
 800ac86:	6821      	ldrge	r1, [r4, #0]
 800ac88:	f021 0104 	bicge.w	r1, r1, #4
 800ac8c:	6021      	strge	r1, [r4, #0]
 800ac8e:	b90d      	cbnz	r5, 800ac94 <_printf_i+0x118>
 800ac90:	2e00      	cmp	r6, #0
 800ac92:	d04d      	beq.n	800ad30 <_printf_i+0x1b4>
 800ac94:	4616      	mov	r6, r2
 800ac96:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac9a:	fb03 5711 	mls	r7, r3, r1, r5
 800ac9e:	5dc7      	ldrb	r7, [r0, r7]
 800aca0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aca4:	462f      	mov	r7, r5
 800aca6:	42bb      	cmp	r3, r7
 800aca8:	460d      	mov	r5, r1
 800acaa:	d9f4      	bls.n	800ac96 <_printf_i+0x11a>
 800acac:	2b08      	cmp	r3, #8
 800acae:	d10b      	bne.n	800acc8 <_printf_i+0x14c>
 800acb0:	6823      	ldr	r3, [r4, #0]
 800acb2:	07df      	lsls	r7, r3, #31
 800acb4:	d508      	bpl.n	800acc8 <_printf_i+0x14c>
 800acb6:	6923      	ldr	r3, [r4, #16]
 800acb8:	6861      	ldr	r1, [r4, #4]
 800acba:	4299      	cmp	r1, r3
 800acbc:	bfde      	ittt	le
 800acbe:	2330      	movle	r3, #48	; 0x30
 800acc0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acc4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800acc8:	1b92      	subs	r2, r2, r6
 800acca:	6122      	str	r2, [r4, #16]
 800accc:	f8cd a000 	str.w	sl, [sp]
 800acd0:	464b      	mov	r3, r9
 800acd2:	aa03      	add	r2, sp, #12
 800acd4:	4621      	mov	r1, r4
 800acd6:	4640      	mov	r0, r8
 800acd8:	f7ff fee2 	bl	800aaa0 <_printf_common>
 800acdc:	3001      	adds	r0, #1
 800acde:	d14c      	bne.n	800ad7a <_printf_i+0x1fe>
 800ace0:	f04f 30ff 	mov.w	r0, #4294967295
 800ace4:	b004      	add	sp, #16
 800ace6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acea:	4835      	ldr	r0, [pc, #212]	; (800adc0 <_printf_i+0x244>)
 800acec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800acf0:	6823      	ldr	r3, [r4, #0]
 800acf2:	680e      	ldr	r6, [r1, #0]
 800acf4:	061f      	lsls	r7, r3, #24
 800acf6:	f856 5b04 	ldr.w	r5, [r6], #4
 800acfa:	600e      	str	r6, [r1, #0]
 800acfc:	d514      	bpl.n	800ad28 <_printf_i+0x1ac>
 800acfe:	07d9      	lsls	r1, r3, #31
 800ad00:	bf44      	itt	mi
 800ad02:	f043 0320 	orrmi.w	r3, r3, #32
 800ad06:	6023      	strmi	r3, [r4, #0]
 800ad08:	b91d      	cbnz	r5, 800ad12 <_printf_i+0x196>
 800ad0a:	6823      	ldr	r3, [r4, #0]
 800ad0c:	f023 0320 	bic.w	r3, r3, #32
 800ad10:	6023      	str	r3, [r4, #0]
 800ad12:	2310      	movs	r3, #16
 800ad14:	e7b0      	b.n	800ac78 <_printf_i+0xfc>
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	f043 0320 	orr.w	r3, r3, #32
 800ad1c:	6023      	str	r3, [r4, #0]
 800ad1e:	2378      	movs	r3, #120	; 0x78
 800ad20:	4828      	ldr	r0, [pc, #160]	; (800adc4 <_printf_i+0x248>)
 800ad22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ad26:	e7e3      	b.n	800acf0 <_printf_i+0x174>
 800ad28:	065e      	lsls	r6, r3, #25
 800ad2a:	bf48      	it	mi
 800ad2c:	b2ad      	uxthmi	r5, r5
 800ad2e:	e7e6      	b.n	800acfe <_printf_i+0x182>
 800ad30:	4616      	mov	r6, r2
 800ad32:	e7bb      	b.n	800acac <_printf_i+0x130>
 800ad34:	680b      	ldr	r3, [r1, #0]
 800ad36:	6826      	ldr	r6, [r4, #0]
 800ad38:	6960      	ldr	r0, [r4, #20]
 800ad3a:	1d1d      	adds	r5, r3, #4
 800ad3c:	600d      	str	r5, [r1, #0]
 800ad3e:	0635      	lsls	r5, r6, #24
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	d501      	bpl.n	800ad48 <_printf_i+0x1cc>
 800ad44:	6018      	str	r0, [r3, #0]
 800ad46:	e002      	b.n	800ad4e <_printf_i+0x1d2>
 800ad48:	0671      	lsls	r1, r6, #25
 800ad4a:	d5fb      	bpl.n	800ad44 <_printf_i+0x1c8>
 800ad4c:	8018      	strh	r0, [r3, #0]
 800ad4e:	2300      	movs	r3, #0
 800ad50:	6123      	str	r3, [r4, #16]
 800ad52:	4616      	mov	r6, r2
 800ad54:	e7ba      	b.n	800accc <_printf_i+0x150>
 800ad56:	680b      	ldr	r3, [r1, #0]
 800ad58:	1d1a      	adds	r2, r3, #4
 800ad5a:	600a      	str	r2, [r1, #0]
 800ad5c:	681e      	ldr	r6, [r3, #0]
 800ad5e:	6862      	ldr	r2, [r4, #4]
 800ad60:	2100      	movs	r1, #0
 800ad62:	4630      	mov	r0, r6
 800ad64:	f7f5 fa3c 	bl	80001e0 <memchr>
 800ad68:	b108      	cbz	r0, 800ad6e <_printf_i+0x1f2>
 800ad6a:	1b80      	subs	r0, r0, r6
 800ad6c:	6060      	str	r0, [r4, #4]
 800ad6e:	6863      	ldr	r3, [r4, #4]
 800ad70:	6123      	str	r3, [r4, #16]
 800ad72:	2300      	movs	r3, #0
 800ad74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad78:	e7a8      	b.n	800accc <_printf_i+0x150>
 800ad7a:	6923      	ldr	r3, [r4, #16]
 800ad7c:	4632      	mov	r2, r6
 800ad7e:	4649      	mov	r1, r9
 800ad80:	4640      	mov	r0, r8
 800ad82:	47d0      	blx	sl
 800ad84:	3001      	adds	r0, #1
 800ad86:	d0ab      	beq.n	800ace0 <_printf_i+0x164>
 800ad88:	6823      	ldr	r3, [r4, #0]
 800ad8a:	079b      	lsls	r3, r3, #30
 800ad8c:	d413      	bmi.n	800adb6 <_printf_i+0x23a>
 800ad8e:	68e0      	ldr	r0, [r4, #12]
 800ad90:	9b03      	ldr	r3, [sp, #12]
 800ad92:	4298      	cmp	r0, r3
 800ad94:	bfb8      	it	lt
 800ad96:	4618      	movlt	r0, r3
 800ad98:	e7a4      	b.n	800ace4 <_printf_i+0x168>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	4632      	mov	r2, r6
 800ad9e:	4649      	mov	r1, r9
 800ada0:	4640      	mov	r0, r8
 800ada2:	47d0      	blx	sl
 800ada4:	3001      	adds	r0, #1
 800ada6:	d09b      	beq.n	800ace0 <_printf_i+0x164>
 800ada8:	3501      	adds	r5, #1
 800adaa:	68e3      	ldr	r3, [r4, #12]
 800adac:	9903      	ldr	r1, [sp, #12]
 800adae:	1a5b      	subs	r3, r3, r1
 800adb0:	42ab      	cmp	r3, r5
 800adb2:	dcf2      	bgt.n	800ad9a <_printf_i+0x21e>
 800adb4:	e7eb      	b.n	800ad8e <_printf_i+0x212>
 800adb6:	2500      	movs	r5, #0
 800adb8:	f104 0619 	add.w	r6, r4, #25
 800adbc:	e7f5      	b.n	800adaa <_printf_i+0x22e>
 800adbe:	bf00      	nop
 800adc0:	0801244e 	.word	0x0801244e
 800adc4:	0801245f 	.word	0x0801245f

0800adc8 <_scanf_float>:
 800adc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adcc:	b087      	sub	sp, #28
 800adce:	4617      	mov	r7, r2
 800add0:	9303      	str	r3, [sp, #12]
 800add2:	688b      	ldr	r3, [r1, #8]
 800add4:	1e5a      	subs	r2, r3, #1
 800add6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800adda:	bf83      	ittte	hi
 800addc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ade0:	195b      	addhi	r3, r3, r5
 800ade2:	9302      	strhi	r3, [sp, #8]
 800ade4:	2300      	movls	r3, #0
 800ade6:	bf86      	itte	hi
 800ade8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800adec:	608b      	strhi	r3, [r1, #8]
 800adee:	9302      	strls	r3, [sp, #8]
 800adf0:	680b      	ldr	r3, [r1, #0]
 800adf2:	468b      	mov	fp, r1
 800adf4:	2500      	movs	r5, #0
 800adf6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800adfa:	f84b 3b1c 	str.w	r3, [fp], #28
 800adfe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ae02:	4680      	mov	r8, r0
 800ae04:	460c      	mov	r4, r1
 800ae06:	465e      	mov	r6, fp
 800ae08:	46aa      	mov	sl, r5
 800ae0a:	46a9      	mov	r9, r5
 800ae0c:	9501      	str	r5, [sp, #4]
 800ae0e:	68a2      	ldr	r2, [r4, #8]
 800ae10:	b152      	cbz	r2, 800ae28 <_scanf_float+0x60>
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	781b      	ldrb	r3, [r3, #0]
 800ae16:	2b4e      	cmp	r3, #78	; 0x4e
 800ae18:	d864      	bhi.n	800aee4 <_scanf_float+0x11c>
 800ae1a:	2b40      	cmp	r3, #64	; 0x40
 800ae1c:	d83c      	bhi.n	800ae98 <_scanf_float+0xd0>
 800ae1e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ae22:	b2c8      	uxtb	r0, r1
 800ae24:	280e      	cmp	r0, #14
 800ae26:	d93a      	bls.n	800ae9e <_scanf_float+0xd6>
 800ae28:	f1b9 0f00 	cmp.w	r9, #0
 800ae2c:	d003      	beq.n	800ae36 <_scanf_float+0x6e>
 800ae2e:	6823      	ldr	r3, [r4, #0]
 800ae30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae3a:	f1ba 0f01 	cmp.w	sl, #1
 800ae3e:	f200 8113 	bhi.w	800b068 <_scanf_float+0x2a0>
 800ae42:	455e      	cmp	r6, fp
 800ae44:	f200 8105 	bhi.w	800b052 <_scanf_float+0x28a>
 800ae48:	2501      	movs	r5, #1
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	b007      	add	sp, #28
 800ae4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae52:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ae56:	2a0d      	cmp	r2, #13
 800ae58:	d8e6      	bhi.n	800ae28 <_scanf_float+0x60>
 800ae5a:	a101      	add	r1, pc, #4	; (adr r1, 800ae60 <_scanf_float+0x98>)
 800ae5c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ae60:	0800af9f 	.word	0x0800af9f
 800ae64:	0800ae29 	.word	0x0800ae29
 800ae68:	0800ae29 	.word	0x0800ae29
 800ae6c:	0800ae29 	.word	0x0800ae29
 800ae70:	0800afff 	.word	0x0800afff
 800ae74:	0800afd7 	.word	0x0800afd7
 800ae78:	0800ae29 	.word	0x0800ae29
 800ae7c:	0800ae29 	.word	0x0800ae29
 800ae80:	0800afad 	.word	0x0800afad
 800ae84:	0800ae29 	.word	0x0800ae29
 800ae88:	0800ae29 	.word	0x0800ae29
 800ae8c:	0800ae29 	.word	0x0800ae29
 800ae90:	0800ae29 	.word	0x0800ae29
 800ae94:	0800af65 	.word	0x0800af65
 800ae98:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800ae9c:	e7db      	b.n	800ae56 <_scanf_float+0x8e>
 800ae9e:	290e      	cmp	r1, #14
 800aea0:	d8c2      	bhi.n	800ae28 <_scanf_float+0x60>
 800aea2:	a001      	add	r0, pc, #4	; (adr r0, 800aea8 <_scanf_float+0xe0>)
 800aea4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aea8:	0800af57 	.word	0x0800af57
 800aeac:	0800ae29 	.word	0x0800ae29
 800aeb0:	0800af57 	.word	0x0800af57
 800aeb4:	0800afeb 	.word	0x0800afeb
 800aeb8:	0800ae29 	.word	0x0800ae29
 800aebc:	0800af05 	.word	0x0800af05
 800aec0:	0800af41 	.word	0x0800af41
 800aec4:	0800af41 	.word	0x0800af41
 800aec8:	0800af41 	.word	0x0800af41
 800aecc:	0800af41 	.word	0x0800af41
 800aed0:	0800af41 	.word	0x0800af41
 800aed4:	0800af41 	.word	0x0800af41
 800aed8:	0800af41 	.word	0x0800af41
 800aedc:	0800af41 	.word	0x0800af41
 800aee0:	0800af41 	.word	0x0800af41
 800aee4:	2b6e      	cmp	r3, #110	; 0x6e
 800aee6:	d809      	bhi.n	800aefc <_scanf_float+0x134>
 800aee8:	2b60      	cmp	r3, #96	; 0x60
 800aeea:	d8b2      	bhi.n	800ae52 <_scanf_float+0x8a>
 800aeec:	2b54      	cmp	r3, #84	; 0x54
 800aeee:	d077      	beq.n	800afe0 <_scanf_float+0x218>
 800aef0:	2b59      	cmp	r3, #89	; 0x59
 800aef2:	d199      	bne.n	800ae28 <_scanf_float+0x60>
 800aef4:	2d07      	cmp	r5, #7
 800aef6:	d197      	bne.n	800ae28 <_scanf_float+0x60>
 800aef8:	2508      	movs	r5, #8
 800aefa:	e029      	b.n	800af50 <_scanf_float+0x188>
 800aefc:	2b74      	cmp	r3, #116	; 0x74
 800aefe:	d06f      	beq.n	800afe0 <_scanf_float+0x218>
 800af00:	2b79      	cmp	r3, #121	; 0x79
 800af02:	e7f6      	b.n	800aef2 <_scanf_float+0x12a>
 800af04:	6821      	ldr	r1, [r4, #0]
 800af06:	05c8      	lsls	r0, r1, #23
 800af08:	d51a      	bpl.n	800af40 <_scanf_float+0x178>
 800af0a:	9b02      	ldr	r3, [sp, #8]
 800af0c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800af10:	6021      	str	r1, [r4, #0]
 800af12:	f109 0901 	add.w	r9, r9, #1
 800af16:	b11b      	cbz	r3, 800af20 <_scanf_float+0x158>
 800af18:	3b01      	subs	r3, #1
 800af1a:	3201      	adds	r2, #1
 800af1c:	9302      	str	r3, [sp, #8]
 800af1e:	60a2      	str	r2, [r4, #8]
 800af20:	68a3      	ldr	r3, [r4, #8]
 800af22:	3b01      	subs	r3, #1
 800af24:	60a3      	str	r3, [r4, #8]
 800af26:	6923      	ldr	r3, [r4, #16]
 800af28:	3301      	adds	r3, #1
 800af2a:	6123      	str	r3, [r4, #16]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	3b01      	subs	r3, #1
 800af30:	2b00      	cmp	r3, #0
 800af32:	607b      	str	r3, [r7, #4]
 800af34:	f340 8084 	ble.w	800b040 <_scanf_float+0x278>
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	3301      	adds	r3, #1
 800af3c:	603b      	str	r3, [r7, #0]
 800af3e:	e766      	b.n	800ae0e <_scanf_float+0x46>
 800af40:	eb1a 0f05 	cmn.w	sl, r5
 800af44:	f47f af70 	bne.w	800ae28 <_scanf_float+0x60>
 800af48:	6822      	ldr	r2, [r4, #0]
 800af4a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800af4e:	6022      	str	r2, [r4, #0]
 800af50:	f806 3b01 	strb.w	r3, [r6], #1
 800af54:	e7e4      	b.n	800af20 <_scanf_float+0x158>
 800af56:	6822      	ldr	r2, [r4, #0]
 800af58:	0610      	lsls	r0, r2, #24
 800af5a:	f57f af65 	bpl.w	800ae28 <_scanf_float+0x60>
 800af5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800af62:	e7f4      	b.n	800af4e <_scanf_float+0x186>
 800af64:	f1ba 0f00 	cmp.w	sl, #0
 800af68:	d10e      	bne.n	800af88 <_scanf_float+0x1c0>
 800af6a:	f1b9 0f00 	cmp.w	r9, #0
 800af6e:	d10e      	bne.n	800af8e <_scanf_float+0x1c6>
 800af70:	6822      	ldr	r2, [r4, #0]
 800af72:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800af76:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800af7a:	d108      	bne.n	800af8e <_scanf_float+0x1c6>
 800af7c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800af80:	6022      	str	r2, [r4, #0]
 800af82:	f04f 0a01 	mov.w	sl, #1
 800af86:	e7e3      	b.n	800af50 <_scanf_float+0x188>
 800af88:	f1ba 0f02 	cmp.w	sl, #2
 800af8c:	d055      	beq.n	800b03a <_scanf_float+0x272>
 800af8e:	2d01      	cmp	r5, #1
 800af90:	d002      	beq.n	800af98 <_scanf_float+0x1d0>
 800af92:	2d04      	cmp	r5, #4
 800af94:	f47f af48 	bne.w	800ae28 <_scanf_float+0x60>
 800af98:	3501      	adds	r5, #1
 800af9a:	b2ed      	uxtb	r5, r5
 800af9c:	e7d8      	b.n	800af50 <_scanf_float+0x188>
 800af9e:	f1ba 0f01 	cmp.w	sl, #1
 800afa2:	f47f af41 	bne.w	800ae28 <_scanf_float+0x60>
 800afa6:	f04f 0a02 	mov.w	sl, #2
 800afaa:	e7d1      	b.n	800af50 <_scanf_float+0x188>
 800afac:	b97d      	cbnz	r5, 800afce <_scanf_float+0x206>
 800afae:	f1b9 0f00 	cmp.w	r9, #0
 800afb2:	f47f af3c 	bne.w	800ae2e <_scanf_float+0x66>
 800afb6:	6822      	ldr	r2, [r4, #0]
 800afb8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800afbc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800afc0:	f47f af39 	bne.w	800ae36 <_scanf_float+0x6e>
 800afc4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800afc8:	6022      	str	r2, [r4, #0]
 800afca:	2501      	movs	r5, #1
 800afcc:	e7c0      	b.n	800af50 <_scanf_float+0x188>
 800afce:	2d03      	cmp	r5, #3
 800afd0:	d0e2      	beq.n	800af98 <_scanf_float+0x1d0>
 800afd2:	2d05      	cmp	r5, #5
 800afd4:	e7de      	b.n	800af94 <_scanf_float+0x1cc>
 800afd6:	2d02      	cmp	r5, #2
 800afd8:	f47f af26 	bne.w	800ae28 <_scanf_float+0x60>
 800afdc:	2503      	movs	r5, #3
 800afde:	e7b7      	b.n	800af50 <_scanf_float+0x188>
 800afe0:	2d06      	cmp	r5, #6
 800afe2:	f47f af21 	bne.w	800ae28 <_scanf_float+0x60>
 800afe6:	2507      	movs	r5, #7
 800afe8:	e7b2      	b.n	800af50 <_scanf_float+0x188>
 800afea:	6822      	ldr	r2, [r4, #0]
 800afec:	0591      	lsls	r1, r2, #22
 800afee:	f57f af1b 	bpl.w	800ae28 <_scanf_float+0x60>
 800aff2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800aff6:	6022      	str	r2, [r4, #0]
 800aff8:	f8cd 9004 	str.w	r9, [sp, #4]
 800affc:	e7a8      	b.n	800af50 <_scanf_float+0x188>
 800affe:	6822      	ldr	r2, [r4, #0]
 800b000:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b004:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b008:	d006      	beq.n	800b018 <_scanf_float+0x250>
 800b00a:	0550      	lsls	r0, r2, #21
 800b00c:	f57f af0c 	bpl.w	800ae28 <_scanf_float+0x60>
 800b010:	f1b9 0f00 	cmp.w	r9, #0
 800b014:	f43f af0f 	beq.w	800ae36 <_scanf_float+0x6e>
 800b018:	0591      	lsls	r1, r2, #22
 800b01a:	bf58      	it	pl
 800b01c:	9901      	ldrpl	r1, [sp, #4]
 800b01e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b022:	bf58      	it	pl
 800b024:	eba9 0101 	subpl.w	r1, r9, r1
 800b028:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b02c:	bf58      	it	pl
 800b02e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b032:	6022      	str	r2, [r4, #0]
 800b034:	f04f 0900 	mov.w	r9, #0
 800b038:	e78a      	b.n	800af50 <_scanf_float+0x188>
 800b03a:	f04f 0a03 	mov.w	sl, #3
 800b03e:	e787      	b.n	800af50 <_scanf_float+0x188>
 800b040:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b044:	4639      	mov	r1, r7
 800b046:	4640      	mov	r0, r8
 800b048:	4798      	blx	r3
 800b04a:	2800      	cmp	r0, #0
 800b04c:	f43f aedf 	beq.w	800ae0e <_scanf_float+0x46>
 800b050:	e6ea      	b.n	800ae28 <_scanf_float+0x60>
 800b052:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b056:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b05a:	463a      	mov	r2, r7
 800b05c:	4640      	mov	r0, r8
 800b05e:	4798      	blx	r3
 800b060:	6923      	ldr	r3, [r4, #16]
 800b062:	3b01      	subs	r3, #1
 800b064:	6123      	str	r3, [r4, #16]
 800b066:	e6ec      	b.n	800ae42 <_scanf_float+0x7a>
 800b068:	1e6b      	subs	r3, r5, #1
 800b06a:	2b06      	cmp	r3, #6
 800b06c:	d825      	bhi.n	800b0ba <_scanf_float+0x2f2>
 800b06e:	2d02      	cmp	r5, #2
 800b070:	d836      	bhi.n	800b0e0 <_scanf_float+0x318>
 800b072:	455e      	cmp	r6, fp
 800b074:	f67f aee8 	bls.w	800ae48 <_scanf_float+0x80>
 800b078:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b07c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b080:	463a      	mov	r2, r7
 800b082:	4640      	mov	r0, r8
 800b084:	4798      	blx	r3
 800b086:	6923      	ldr	r3, [r4, #16]
 800b088:	3b01      	subs	r3, #1
 800b08a:	6123      	str	r3, [r4, #16]
 800b08c:	e7f1      	b.n	800b072 <_scanf_float+0x2aa>
 800b08e:	9802      	ldr	r0, [sp, #8]
 800b090:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b094:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b098:	9002      	str	r0, [sp, #8]
 800b09a:	463a      	mov	r2, r7
 800b09c:	4640      	mov	r0, r8
 800b09e:	4798      	blx	r3
 800b0a0:	6923      	ldr	r3, [r4, #16]
 800b0a2:	3b01      	subs	r3, #1
 800b0a4:	6123      	str	r3, [r4, #16]
 800b0a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b0aa:	fa5f fa8a 	uxtb.w	sl, sl
 800b0ae:	f1ba 0f02 	cmp.w	sl, #2
 800b0b2:	d1ec      	bne.n	800b08e <_scanf_float+0x2c6>
 800b0b4:	3d03      	subs	r5, #3
 800b0b6:	b2ed      	uxtb	r5, r5
 800b0b8:	1b76      	subs	r6, r6, r5
 800b0ba:	6823      	ldr	r3, [r4, #0]
 800b0bc:	05da      	lsls	r2, r3, #23
 800b0be:	d52f      	bpl.n	800b120 <_scanf_float+0x358>
 800b0c0:	055b      	lsls	r3, r3, #21
 800b0c2:	d510      	bpl.n	800b0e6 <_scanf_float+0x31e>
 800b0c4:	455e      	cmp	r6, fp
 800b0c6:	f67f aebf 	bls.w	800ae48 <_scanf_float+0x80>
 800b0ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0d2:	463a      	mov	r2, r7
 800b0d4:	4640      	mov	r0, r8
 800b0d6:	4798      	blx	r3
 800b0d8:	6923      	ldr	r3, [r4, #16]
 800b0da:	3b01      	subs	r3, #1
 800b0dc:	6123      	str	r3, [r4, #16]
 800b0de:	e7f1      	b.n	800b0c4 <_scanf_float+0x2fc>
 800b0e0:	46aa      	mov	sl, r5
 800b0e2:	9602      	str	r6, [sp, #8]
 800b0e4:	e7df      	b.n	800b0a6 <_scanf_float+0x2de>
 800b0e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b0ea:	6923      	ldr	r3, [r4, #16]
 800b0ec:	2965      	cmp	r1, #101	; 0x65
 800b0ee:	f103 33ff 	add.w	r3, r3, #4294967295
 800b0f2:	f106 35ff 	add.w	r5, r6, #4294967295
 800b0f6:	6123      	str	r3, [r4, #16]
 800b0f8:	d00c      	beq.n	800b114 <_scanf_float+0x34c>
 800b0fa:	2945      	cmp	r1, #69	; 0x45
 800b0fc:	d00a      	beq.n	800b114 <_scanf_float+0x34c>
 800b0fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b102:	463a      	mov	r2, r7
 800b104:	4640      	mov	r0, r8
 800b106:	4798      	blx	r3
 800b108:	6923      	ldr	r3, [r4, #16]
 800b10a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b10e:	3b01      	subs	r3, #1
 800b110:	1eb5      	subs	r5, r6, #2
 800b112:	6123      	str	r3, [r4, #16]
 800b114:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b118:	463a      	mov	r2, r7
 800b11a:	4640      	mov	r0, r8
 800b11c:	4798      	blx	r3
 800b11e:	462e      	mov	r6, r5
 800b120:	6825      	ldr	r5, [r4, #0]
 800b122:	f015 0510 	ands.w	r5, r5, #16
 800b126:	d158      	bne.n	800b1da <_scanf_float+0x412>
 800b128:	7035      	strb	r5, [r6, #0]
 800b12a:	6823      	ldr	r3, [r4, #0]
 800b12c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b134:	d11c      	bne.n	800b170 <_scanf_float+0x3a8>
 800b136:	9b01      	ldr	r3, [sp, #4]
 800b138:	454b      	cmp	r3, r9
 800b13a:	eba3 0209 	sub.w	r2, r3, r9
 800b13e:	d124      	bne.n	800b18a <_scanf_float+0x3c2>
 800b140:	2200      	movs	r2, #0
 800b142:	4659      	mov	r1, fp
 800b144:	4640      	mov	r0, r8
 800b146:	f000 fead 	bl	800bea4 <_strtod_r>
 800b14a:	9b03      	ldr	r3, [sp, #12]
 800b14c:	6821      	ldr	r1, [r4, #0]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	f011 0f02 	tst.w	r1, #2
 800b154:	ec57 6b10 	vmov	r6, r7, d0
 800b158:	f103 0204 	add.w	r2, r3, #4
 800b15c:	d020      	beq.n	800b1a0 <_scanf_float+0x3d8>
 800b15e:	9903      	ldr	r1, [sp, #12]
 800b160:	600a      	str	r2, [r1, #0]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	e9c3 6700 	strd	r6, r7, [r3]
 800b168:	68e3      	ldr	r3, [r4, #12]
 800b16a:	3301      	adds	r3, #1
 800b16c:	60e3      	str	r3, [r4, #12]
 800b16e:	e66c      	b.n	800ae4a <_scanf_float+0x82>
 800b170:	9b04      	ldr	r3, [sp, #16]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d0e4      	beq.n	800b140 <_scanf_float+0x378>
 800b176:	9905      	ldr	r1, [sp, #20]
 800b178:	230a      	movs	r3, #10
 800b17a:	462a      	mov	r2, r5
 800b17c:	3101      	adds	r1, #1
 800b17e:	4640      	mov	r0, r8
 800b180:	f000 ff1a 	bl	800bfb8 <_strtol_r>
 800b184:	9b04      	ldr	r3, [sp, #16]
 800b186:	9e05      	ldr	r6, [sp, #20]
 800b188:	1ac2      	subs	r2, r0, r3
 800b18a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b18e:	429e      	cmp	r6, r3
 800b190:	bf28      	it	cs
 800b192:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b196:	4912      	ldr	r1, [pc, #72]	; (800b1e0 <_scanf_float+0x418>)
 800b198:	4630      	mov	r0, r6
 800b19a:	f000 f83b 	bl	800b214 <siprintf>
 800b19e:	e7cf      	b.n	800b140 <_scanf_float+0x378>
 800b1a0:	f011 0f04 	tst.w	r1, #4
 800b1a4:	9903      	ldr	r1, [sp, #12]
 800b1a6:	600a      	str	r2, [r1, #0]
 800b1a8:	d1db      	bne.n	800b162 <_scanf_float+0x39a>
 800b1aa:	f8d3 8000 	ldr.w	r8, [r3]
 800b1ae:	ee10 2a10 	vmov	r2, s0
 800b1b2:	ee10 0a10 	vmov	r0, s0
 800b1b6:	463b      	mov	r3, r7
 800b1b8:	4639      	mov	r1, r7
 800b1ba:	f7f5 fcb7 	bl	8000b2c <__aeabi_dcmpun>
 800b1be:	b128      	cbz	r0, 800b1cc <_scanf_float+0x404>
 800b1c0:	4808      	ldr	r0, [pc, #32]	; (800b1e4 <_scanf_float+0x41c>)
 800b1c2:	f000 f821 	bl	800b208 <nanf>
 800b1c6:	ed88 0a00 	vstr	s0, [r8]
 800b1ca:	e7cd      	b.n	800b168 <_scanf_float+0x3a0>
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	4639      	mov	r1, r7
 800b1d0:	f7f5 fd0a 	bl	8000be8 <__aeabi_d2f>
 800b1d4:	f8c8 0000 	str.w	r0, [r8]
 800b1d8:	e7c6      	b.n	800b168 <_scanf_float+0x3a0>
 800b1da:	2500      	movs	r5, #0
 800b1dc:	e635      	b.n	800ae4a <_scanf_float+0x82>
 800b1de:	bf00      	nop
 800b1e0:	08012470 	.word	0x08012470
 800b1e4:	08012888 	.word	0x08012888

0800b1e8 <_sbrk_r>:
 800b1e8:	b538      	push	{r3, r4, r5, lr}
 800b1ea:	4d06      	ldr	r5, [pc, #24]	; (800b204 <_sbrk_r+0x1c>)
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	4604      	mov	r4, r0
 800b1f0:	4608      	mov	r0, r1
 800b1f2:	602b      	str	r3, [r5, #0]
 800b1f4:	f7f8 fd8e 	bl	8003d14 <_sbrk>
 800b1f8:	1c43      	adds	r3, r0, #1
 800b1fa:	d102      	bne.n	800b202 <_sbrk_r+0x1a>
 800b1fc:	682b      	ldr	r3, [r5, #0]
 800b1fe:	b103      	cbz	r3, 800b202 <_sbrk_r+0x1a>
 800b200:	6023      	str	r3, [r4, #0]
 800b202:	bd38      	pop	{r3, r4, r5, pc}
 800b204:	20003c2c 	.word	0x20003c2c

0800b208 <nanf>:
 800b208:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b210 <nanf+0x8>
 800b20c:	4770      	bx	lr
 800b20e:	bf00      	nop
 800b210:	7fc00000 	.word	0x7fc00000

0800b214 <siprintf>:
 800b214:	b40e      	push	{r1, r2, r3}
 800b216:	b500      	push	{lr}
 800b218:	b09c      	sub	sp, #112	; 0x70
 800b21a:	ab1d      	add	r3, sp, #116	; 0x74
 800b21c:	9002      	str	r0, [sp, #8]
 800b21e:	9006      	str	r0, [sp, #24]
 800b220:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b224:	4809      	ldr	r0, [pc, #36]	; (800b24c <siprintf+0x38>)
 800b226:	9107      	str	r1, [sp, #28]
 800b228:	9104      	str	r1, [sp, #16]
 800b22a:	4909      	ldr	r1, [pc, #36]	; (800b250 <siprintf+0x3c>)
 800b22c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b230:	9105      	str	r1, [sp, #20]
 800b232:	6800      	ldr	r0, [r0, #0]
 800b234:	9301      	str	r3, [sp, #4]
 800b236:	a902      	add	r1, sp, #8
 800b238:	f002 fe3c 	bl	800deb4 <_svfiprintf_r>
 800b23c:	9b02      	ldr	r3, [sp, #8]
 800b23e:	2200      	movs	r2, #0
 800b240:	701a      	strb	r2, [r3, #0]
 800b242:	b01c      	add	sp, #112	; 0x70
 800b244:	f85d eb04 	ldr.w	lr, [sp], #4
 800b248:	b003      	add	sp, #12
 800b24a:	4770      	bx	lr
 800b24c:	2000000c 	.word	0x2000000c
 800b250:	ffff0208 	.word	0xffff0208

0800b254 <sulp>:
 800b254:	b570      	push	{r4, r5, r6, lr}
 800b256:	4604      	mov	r4, r0
 800b258:	460d      	mov	r5, r1
 800b25a:	ec45 4b10 	vmov	d0, r4, r5
 800b25e:	4616      	mov	r6, r2
 800b260:	f002 fc2c 	bl	800dabc <__ulp>
 800b264:	ec51 0b10 	vmov	r0, r1, d0
 800b268:	b17e      	cbz	r6, 800b28a <sulp+0x36>
 800b26a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b26e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b272:	2b00      	cmp	r3, #0
 800b274:	dd09      	ble.n	800b28a <sulp+0x36>
 800b276:	051b      	lsls	r3, r3, #20
 800b278:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b27c:	2400      	movs	r4, #0
 800b27e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b282:	4622      	mov	r2, r4
 800b284:	462b      	mov	r3, r5
 800b286:	f7f5 f9b7 	bl	80005f8 <__aeabi_dmul>
 800b28a:	bd70      	pop	{r4, r5, r6, pc}
 800b28c:	0000      	movs	r0, r0
	...

0800b290 <_strtod_l>:
 800b290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b294:	b0a3      	sub	sp, #140	; 0x8c
 800b296:	461f      	mov	r7, r3
 800b298:	2300      	movs	r3, #0
 800b29a:	931e      	str	r3, [sp, #120]	; 0x78
 800b29c:	4ba4      	ldr	r3, [pc, #656]	; (800b530 <_strtod_l+0x2a0>)
 800b29e:	9219      	str	r2, [sp, #100]	; 0x64
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	9307      	str	r3, [sp, #28]
 800b2a4:	4604      	mov	r4, r0
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	4688      	mov	r8, r1
 800b2aa:	f7f4 ff91 	bl	80001d0 <strlen>
 800b2ae:	f04f 0a00 	mov.w	sl, #0
 800b2b2:	4605      	mov	r5, r0
 800b2b4:	f04f 0b00 	mov.w	fp, #0
 800b2b8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800b2bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b2be:	781a      	ldrb	r2, [r3, #0]
 800b2c0:	2a2b      	cmp	r2, #43	; 0x2b
 800b2c2:	d04c      	beq.n	800b35e <_strtod_l+0xce>
 800b2c4:	d839      	bhi.n	800b33a <_strtod_l+0xaa>
 800b2c6:	2a0d      	cmp	r2, #13
 800b2c8:	d832      	bhi.n	800b330 <_strtod_l+0xa0>
 800b2ca:	2a08      	cmp	r2, #8
 800b2cc:	d832      	bhi.n	800b334 <_strtod_l+0xa4>
 800b2ce:	2a00      	cmp	r2, #0
 800b2d0:	d03c      	beq.n	800b34c <_strtod_l+0xbc>
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	930e      	str	r3, [sp, #56]	; 0x38
 800b2d6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800b2d8:	7833      	ldrb	r3, [r6, #0]
 800b2da:	2b30      	cmp	r3, #48	; 0x30
 800b2dc:	f040 80b4 	bne.w	800b448 <_strtod_l+0x1b8>
 800b2e0:	7873      	ldrb	r3, [r6, #1]
 800b2e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b2e6:	2b58      	cmp	r3, #88	; 0x58
 800b2e8:	d16c      	bne.n	800b3c4 <_strtod_l+0x134>
 800b2ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2ec:	9301      	str	r3, [sp, #4]
 800b2ee:	ab1e      	add	r3, sp, #120	; 0x78
 800b2f0:	9702      	str	r7, [sp, #8]
 800b2f2:	9300      	str	r3, [sp, #0]
 800b2f4:	4a8f      	ldr	r2, [pc, #572]	; (800b534 <_strtod_l+0x2a4>)
 800b2f6:	ab1f      	add	r3, sp, #124	; 0x7c
 800b2f8:	a91d      	add	r1, sp, #116	; 0x74
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	f001 fd40 	bl	800cd80 <__gethex>
 800b300:	f010 0707 	ands.w	r7, r0, #7
 800b304:	4605      	mov	r5, r0
 800b306:	d005      	beq.n	800b314 <_strtod_l+0x84>
 800b308:	2f06      	cmp	r7, #6
 800b30a:	d12a      	bne.n	800b362 <_strtod_l+0xd2>
 800b30c:	3601      	adds	r6, #1
 800b30e:	2300      	movs	r3, #0
 800b310:	961d      	str	r6, [sp, #116]	; 0x74
 800b312:	930e      	str	r3, [sp, #56]	; 0x38
 800b314:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b316:	2b00      	cmp	r3, #0
 800b318:	f040 8596 	bne.w	800be48 <_strtod_l+0xbb8>
 800b31c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b31e:	b1db      	cbz	r3, 800b358 <_strtod_l+0xc8>
 800b320:	4652      	mov	r2, sl
 800b322:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b326:	ec43 2b10 	vmov	d0, r2, r3
 800b32a:	b023      	add	sp, #140	; 0x8c
 800b32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b330:	2a20      	cmp	r2, #32
 800b332:	d1ce      	bne.n	800b2d2 <_strtod_l+0x42>
 800b334:	3301      	adds	r3, #1
 800b336:	931d      	str	r3, [sp, #116]	; 0x74
 800b338:	e7c0      	b.n	800b2bc <_strtod_l+0x2c>
 800b33a:	2a2d      	cmp	r2, #45	; 0x2d
 800b33c:	d1c9      	bne.n	800b2d2 <_strtod_l+0x42>
 800b33e:	2201      	movs	r2, #1
 800b340:	920e      	str	r2, [sp, #56]	; 0x38
 800b342:	1c5a      	adds	r2, r3, #1
 800b344:	921d      	str	r2, [sp, #116]	; 0x74
 800b346:	785b      	ldrb	r3, [r3, #1]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d1c4      	bne.n	800b2d6 <_strtod_l+0x46>
 800b34c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b34e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800b352:	2b00      	cmp	r3, #0
 800b354:	f040 8576 	bne.w	800be44 <_strtod_l+0xbb4>
 800b358:	4652      	mov	r2, sl
 800b35a:	465b      	mov	r3, fp
 800b35c:	e7e3      	b.n	800b326 <_strtod_l+0x96>
 800b35e:	2200      	movs	r2, #0
 800b360:	e7ee      	b.n	800b340 <_strtod_l+0xb0>
 800b362:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b364:	b13a      	cbz	r2, 800b376 <_strtod_l+0xe6>
 800b366:	2135      	movs	r1, #53	; 0x35
 800b368:	a820      	add	r0, sp, #128	; 0x80
 800b36a:	f002 fcb2 	bl	800dcd2 <__copybits>
 800b36e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b370:	4620      	mov	r0, r4
 800b372:	f002 f877 	bl	800d464 <_Bfree>
 800b376:	3f01      	subs	r7, #1
 800b378:	2f05      	cmp	r7, #5
 800b37a:	d807      	bhi.n	800b38c <_strtod_l+0xfc>
 800b37c:	e8df f007 	tbb	[pc, r7]
 800b380:	1d180b0e 	.word	0x1d180b0e
 800b384:	030e      	.short	0x030e
 800b386:	f04f 0b00 	mov.w	fp, #0
 800b38a:	46da      	mov	sl, fp
 800b38c:	0728      	lsls	r0, r5, #28
 800b38e:	d5c1      	bpl.n	800b314 <_strtod_l+0x84>
 800b390:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b394:	e7be      	b.n	800b314 <_strtod_l+0x84>
 800b396:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800b39a:	e7f7      	b.n	800b38c <_strtod_l+0xfc>
 800b39c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800b3a0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800b3a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b3a6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b3aa:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b3ae:	e7ed      	b.n	800b38c <_strtod_l+0xfc>
 800b3b0:	f8df b184 	ldr.w	fp, [pc, #388]	; 800b538 <_strtod_l+0x2a8>
 800b3b4:	f04f 0a00 	mov.w	sl, #0
 800b3b8:	e7e8      	b.n	800b38c <_strtod_l+0xfc>
 800b3ba:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b3be:	f04f 3aff 	mov.w	sl, #4294967295
 800b3c2:	e7e3      	b.n	800b38c <_strtod_l+0xfc>
 800b3c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b3c6:	1c5a      	adds	r2, r3, #1
 800b3c8:	921d      	str	r2, [sp, #116]	; 0x74
 800b3ca:	785b      	ldrb	r3, [r3, #1]
 800b3cc:	2b30      	cmp	r3, #48	; 0x30
 800b3ce:	d0f9      	beq.n	800b3c4 <_strtod_l+0x134>
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d09f      	beq.n	800b314 <_strtod_l+0x84>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	f04f 0900 	mov.w	r9, #0
 800b3da:	9304      	str	r3, [sp, #16]
 800b3dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b3de:	930a      	str	r3, [sp, #40]	; 0x28
 800b3e0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b3e4:	464f      	mov	r7, r9
 800b3e6:	220a      	movs	r2, #10
 800b3e8:	981d      	ldr	r0, [sp, #116]	; 0x74
 800b3ea:	7806      	ldrb	r6, [r0, #0]
 800b3ec:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b3f0:	b2d9      	uxtb	r1, r3
 800b3f2:	2909      	cmp	r1, #9
 800b3f4:	d92a      	bls.n	800b44c <_strtod_l+0x1bc>
 800b3f6:	9907      	ldr	r1, [sp, #28]
 800b3f8:	462a      	mov	r2, r5
 800b3fa:	f002 fe65 	bl	800e0c8 <strncmp>
 800b3fe:	b398      	cbz	r0, 800b468 <_strtod_l+0x1d8>
 800b400:	2000      	movs	r0, #0
 800b402:	4633      	mov	r3, r6
 800b404:	463d      	mov	r5, r7
 800b406:	9007      	str	r0, [sp, #28]
 800b408:	4602      	mov	r2, r0
 800b40a:	2b65      	cmp	r3, #101	; 0x65
 800b40c:	d001      	beq.n	800b412 <_strtod_l+0x182>
 800b40e:	2b45      	cmp	r3, #69	; 0x45
 800b410:	d118      	bne.n	800b444 <_strtod_l+0x1b4>
 800b412:	b91d      	cbnz	r5, 800b41c <_strtod_l+0x18c>
 800b414:	9b04      	ldr	r3, [sp, #16]
 800b416:	4303      	orrs	r3, r0
 800b418:	d098      	beq.n	800b34c <_strtod_l+0xbc>
 800b41a:	2500      	movs	r5, #0
 800b41c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800b420:	f108 0301 	add.w	r3, r8, #1
 800b424:	931d      	str	r3, [sp, #116]	; 0x74
 800b426:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b42a:	2b2b      	cmp	r3, #43	; 0x2b
 800b42c:	d075      	beq.n	800b51a <_strtod_l+0x28a>
 800b42e:	2b2d      	cmp	r3, #45	; 0x2d
 800b430:	d07b      	beq.n	800b52a <_strtod_l+0x29a>
 800b432:	f04f 0c00 	mov.w	ip, #0
 800b436:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b43a:	2909      	cmp	r1, #9
 800b43c:	f240 8082 	bls.w	800b544 <_strtod_l+0x2b4>
 800b440:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800b444:	2600      	movs	r6, #0
 800b446:	e09d      	b.n	800b584 <_strtod_l+0x2f4>
 800b448:	2300      	movs	r3, #0
 800b44a:	e7c4      	b.n	800b3d6 <_strtod_l+0x146>
 800b44c:	2f08      	cmp	r7, #8
 800b44e:	bfd8      	it	le
 800b450:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b452:	f100 0001 	add.w	r0, r0, #1
 800b456:	bfda      	itte	le
 800b458:	fb02 3301 	mlale	r3, r2, r1, r3
 800b45c:	9309      	strle	r3, [sp, #36]	; 0x24
 800b45e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800b462:	3701      	adds	r7, #1
 800b464:	901d      	str	r0, [sp, #116]	; 0x74
 800b466:	e7bf      	b.n	800b3e8 <_strtod_l+0x158>
 800b468:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b46a:	195a      	adds	r2, r3, r5
 800b46c:	921d      	str	r2, [sp, #116]	; 0x74
 800b46e:	5d5b      	ldrb	r3, [r3, r5]
 800b470:	2f00      	cmp	r7, #0
 800b472:	d037      	beq.n	800b4e4 <_strtod_l+0x254>
 800b474:	9007      	str	r0, [sp, #28]
 800b476:	463d      	mov	r5, r7
 800b478:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b47c:	2a09      	cmp	r2, #9
 800b47e:	d912      	bls.n	800b4a6 <_strtod_l+0x216>
 800b480:	2201      	movs	r2, #1
 800b482:	e7c2      	b.n	800b40a <_strtod_l+0x17a>
 800b484:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b486:	1c5a      	adds	r2, r3, #1
 800b488:	921d      	str	r2, [sp, #116]	; 0x74
 800b48a:	785b      	ldrb	r3, [r3, #1]
 800b48c:	3001      	adds	r0, #1
 800b48e:	2b30      	cmp	r3, #48	; 0x30
 800b490:	d0f8      	beq.n	800b484 <_strtod_l+0x1f4>
 800b492:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800b496:	2a08      	cmp	r2, #8
 800b498:	f200 84db 	bhi.w	800be52 <_strtod_l+0xbc2>
 800b49c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b49e:	9007      	str	r0, [sp, #28]
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	920a      	str	r2, [sp, #40]	; 0x28
 800b4a4:	4605      	mov	r5, r0
 800b4a6:	3b30      	subs	r3, #48	; 0x30
 800b4a8:	f100 0201 	add.w	r2, r0, #1
 800b4ac:	d014      	beq.n	800b4d8 <_strtod_l+0x248>
 800b4ae:	9907      	ldr	r1, [sp, #28]
 800b4b0:	4411      	add	r1, r2
 800b4b2:	9107      	str	r1, [sp, #28]
 800b4b4:	462a      	mov	r2, r5
 800b4b6:	eb00 0e05 	add.w	lr, r0, r5
 800b4ba:	210a      	movs	r1, #10
 800b4bc:	4572      	cmp	r2, lr
 800b4be:	d113      	bne.n	800b4e8 <_strtod_l+0x258>
 800b4c0:	182a      	adds	r2, r5, r0
 800b4c2:	2a08      	cmp	r2, #8
 800b4c4:	f105 0501 	add.w	r5, r5, #1
 800b4c8:	4405      	add	r5, r0
 800b4ca:	dc1c      	bgt.n	800b506 <_strtod_l+0x276>
 800b4cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4ce:	220a      	movs	r2, #10
 800b4d0:	fb02 3301 	mla	r3, r2, r1, r3
 800b4d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b4da:	1c59      	adds	r1, r3, #1
 800b4dc:	911d      	str	r1, [sp, #116]	; 0x74
 800b4de:	785b      	ldrb	r3, [r3, #1]
 800b4e0:	4610      	mov	r0, r2
 800b4e2:	e7c9      	b.n	800b478 <_strtod_l+0x1e8>
 800b4e4:	4638      	mov	r0, r7
 800b4e6:	e7d2      	b.n	800b48e <_strtod_l+0x1fe>
 800b4e8:	2a08      	cmp	r2, #8
 800b4ea:	dc04      	bgt.n	800b4f6 <_strtod_l+0x266>
 800b4ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b4ee:	434e      	muls	r6, r1
 800b4f0:	9609      	str	r6, [sp, #36]	; 0x24
 800b4f2:	3201      	adds	r2, #1
 800b4f4:	e7e2      	b.n	800b4bc <_strtod_l+0x22c>
 800b4f6:	f102 0c01 	add.w	ip, r2, #1
 800b4fa:	f1bc 0f10 	cmp.w	ip, #16
 800b4fe:	bfd8      	it	le
 800b500:	fb01 f909 	mulle.w	r9, r1, r9
 800b504:	e7f5      	b.n	800b4f2 <_strtod_l+0x262>
 800b506:	2d10      	cmp	r5, #16
 800b508:	bfdc      	itt	le
 800b50a:	220a      	movle	r2, #10
 800b50c:	fb02 3909 	mlale	r9, r2, r9, r3
 800b510:	e7e1      	b.n	800b4d6 <_strtod_l+0x246>
 800b512:	2300      	movs	r3, #0
 800b514:	9307      	str	r3, [sp, #28]
 800b516:	2201      	movs	r2, #1
 800b518:	e77c      	b.n	800b414 <_strtod_l+0x184>
 800b51a:	f04f 0c00 	mov.w	ip, #0
 800b51e:	f108 0302 	add.w	r3, r8, #2
 800b522:	931d      	str	r3, [sp, #116]	; 0x74
 800b524:	f898 3002 	ldrb.w	r3, [r8, #2]
 800b528:	e785      	b.n	800b436 <_strtod_l+0x1a6>
 800b52a:	f04f 0c01 	mov.w	ip, #1
 800b52e:	e7f6      	b.n	800b51e <_strtod_l+0x28e>
 800b530:	080126c8 	.word	0x080126c8
 800b534:	08012478 	.word	0x08012478
 800b538:	7ff00000 	.word	0x7ff00000
 800b53c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b53e:	1c59      	adds	r1, r3, #1
 800b540:	911d      	str	r1, [sp, #116]	; 0x74
 800b542:	785b      	ldrb	r3, [r3, #1]
 800b544:	2b30      	cmp	r3, #48	; 0x30
 800b546:	d0f9      	beq.n	800b53c <_strtod_l+0x2ac>
 800b548:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800b54c:	2908      	cmp	r1, #8
 800b54e:	f63f af79 	bhi.w	800b444 <_strtod_l+0x1b4>
 800b552:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800b556:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b558:	9308      	str	r3, [sp, #32]
 800b55a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b55c:	1c59      	adds	r1, r3, #1
 800b55e:	911d      	str	r1, [sp, #116]	; 0x74
 800b560:	785b      	ldrb	r3, [r3, #1]
 800b562:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800b566:	2e09      	cmp	r6, #9
 800b568:	d937      	bls.n	800b5da <_strtod_l+0x34a>
 800b56a:	9e08      	ldr	r6, [sp, #32]
 800b56c:	1b89      	subs	r1, r1, r6
 800b56e:	2908      	cmp	r1, #8
 800b570:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b574:	dc02      	bgt.n	800b57c <_strtod_l+0x2ec>
 800b576:	4576      	cmp	r6, lr
 800b578:	bfa8      	it	ge
 800b57a:	4676      	movge	r6, lr
 800b57c:	f1bc 0f00 	cmp.w	ip, #0
 800b580:	d000      	beq.n	800b584 <_strtod_l+0x2f4>
 800b582:	4276      	negs	r6, r6
 800b584:	2d00      	cmp	r5, #0
 800b586:	d14f      	bne.n	800b628 <_strtod_l+0x398>
 800b588:	9904      	ldr	r1, [sp, #16]
 800b58a:	4301      	orrs	r1, r0
 800b58c:	f47f aec2 	bne.w	800b314 <_strtod_l+0x84>
 800b590:	2a00      	cmp	r2, #0
 800b592:	f47f aedb 	bne.w	800b34c <_strtod_l+0xbc>
 800b596:	2b69      	cmp	r3, #105	; 0x69
 800b598:	d027      	beq.n	800b5ea <_strtod_l+0x35a>
 800b59a:	dc24      	bgt.n	800b5e6 <_strtod_l+0x356>
 800b59c:	2b49      	cmp	r3, #73	; 0x49
 800b59e:	d024      	beq.n	800b5ea <_strtod_l+0x35a>
 800b5a0:	2b4e      	cmp	r3, #78	; 0x4e
 800b5a2:	f47f aed3 	bne.w	800b34c <_strtod_l+0xbc>
 800b5a6:	499e      	ldr	r1, [pc, #632]	; (800b820 <_strtod_l+0x590>)
 800b5a8:	a81d      	add	r0, sp, #116	; 0x74
 800b5aa:	f001 fe41 	bl	800d230 <__match>
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	f43f aecc 	beq.w	800b34c <_strtod_l+0xbc>
 800b5b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	2b28      	cmp	r3, #40	; 0x28
 800b5ba:	d12d      	bne.n	800b618 <_strtod_l+0x388>
 800b5bc:	4999      	ldr	r1, [pc, #612]	; (800b824 <_strtod_l+0x594>)
 800b5be:	aa20      	add	r2, sp, #128	; 0x80
 800b5c0:	a81d      	add	r0, sp, #116	; 0x74
 800b5c2:	f001 fe49 	bl	800d258 <__hexnan>
 800b5c6:	2805      	cmp	r0, #5
 800b5c8:	d126      	bne.n	800b618 <_strtod_l+0x388>
 800b5ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5cc:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800b5d0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b5d4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b5d8:	e69c      	b.n	800b314 <_strtod_l+0x84>
 800b5da:	210a      	movs	r1, #10
 800b5dc:	fb01 3e0e 	mla	lr, r1, lr, r3
 800b5e0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b5e4:	e7b9      	b.n	800b55a <_strtod_l+0x2ca>
 800b5e6:	2b6e      	cmp	r3, #110	; 0x6e
 800b5e8:	e7db      	b.n	800b5a2 <_strtod_l+0x312>
 800b5ea:	498f      	ldr	r1, [pc, #572]	; (800b828 <_strtod_l+0x598>)
 800b5ec:	a81d      	add	r0, sp, #116	; 0x74
 800b5ee:	f001 fe1f 	bl	800d230 <__match>
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	f43f aeaa 	beq.w	800b34c <_strtod_l+0xbc>
 800b5f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b5fa:	498c      	ldr	r1, [pc, #560]	; (800b82c <_strtod_l+0x59c>)
 800b5fc:	3b01      	subs	r3, #1
 800b5fe:	a81d      	add	r0, sp, #116	; 0x74
 800b600:	931d      	str	r3, [sp, #116]	; 0x74
 800b602:	f001 fe15 	bl	800d230 <__match>
 800b606:	b910      	cbnz	r0, 800b60e <_strtod_l+0x37e>
 800b608:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b60a:	3301      	adds	r3, #1
 800b60c:	931d      	str	r3, [sp, #116]	; 0x74
 800b60e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800b83c <_strtod_l+0x5ac>
 800b612:	f04f 0a00 	mov.w	sl, #0
 800b616:	e67d      	b.n	800b314 <_strtod_l+0x84>
 800b618:	4885      	ldr	r0, [pc, #532]	; (800b830 <_strtod_l+0x5a0>)
 800b61a:	f002 fd4d 	bl	800e0b8 <nan>
 800b61e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b622:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b626:	e675      	b.n	800b314 <_strtod_l+0x84>
 800b628:	9b07      	ldr	r3, [sp, #28]
 800b62a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b62c:	1af3      	subs	r3, r6, r3
 800b62e:	2f00      	cmp	r7, #0
 800b630:	bf08      	it	eq
 800b632:	462f      	moveq	r7, r5
 800b634:	2d10      	cmp	r5, #16
 800b636:	9308      	str	r3, [sp, #32]
 800b638:	46a8      	mov	r8, r5
 800b63a:	bfa8      	it	ge
 800b63c:	f04f 0810 	movge.w	r8, #16
 800b640:	f7f4 ff60 	bl	8000504 <__aeabi_ui2d>
 800b644:	2d09      	cmp	r5, #9
 800b646:	4682      	mov	sl, r0
 800b648:	468b      	mov	fp, r1
 800b64a:	dd13      	ble.n	800b674 <_strtod_l+0x3e4>
 800b64c:	4b79      	ldr	r3, [pc, #484]	; (800b834 <_strtod_l+0x5a4>)
 800b64e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b652:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b656:	f7f4 ffcf 	bl	80005f8 <__aeabi_dmul>
 800b65a:	4682      	mov	sl, r0
 800b65c:	4648      	mov	r0, r9
 800b65e:	468b      	mov	fp, r1
 800b660:	f7f4 ff50 	bl	8000504 <__aeabi_ui2d>
 800b664:	4602      	mov	r2, r0
 800b666:	460b      	mov	r3, r1
 800b668:	4650      	mov	r0, sl
 800b66a:	4659      	mov	r1, fp
 800b66c:	f7f4 fe0e 	bl	800028c <__adddf3>
 800b670:	4682      	mov	sl, r0
 800b672:	468b      	mov	fp, r1
 800b674:	2d0f      	cmp	r5, #15
 800b676:	dc38      	bgt.n	800b6ea <_strtod_l+0x45a>
 800b678:	9b08      	ldr	r3, [sp, #32]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	f43f ae4a 	beq.w	800b314 <_strtod_l+0x84>
 800b680:	dd24      	ble.n	800b6cc <_strtod_l+0x43c>
 800b682:	2b16      	cmp	r3, #22
 800b684:	dc0b      	bgt.n	800b69e <_strtod_l+0x40e>
 800b686:	4d6b      	ldr	r5, [pc, #428]	; (800b834 <_strtod_l+0x5a4>)
 800b688:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800b68c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b690:	4652      	mov	r2, sl
 800b692:	465b      	mov	r3, fp
 800b694:	f7f4 ffb0 	bl	80005f8 <__aeabi_dmul>
 800b698:	4682      	mov	sl, r0
 800b69a:	468b      	mov	fp, r1
 800b69c:	e63a      	b.n	800b314 <_strtod_l+0x84>
 800b69e:	9a08      	ldr	r2, [sp, #32]
 800b6a0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	db20      	blt.n	800b6ea <_strtod_l+0x45a>
 800b6a8:	4c62      	ldr	r4, [pc, #392]	; (800b834 <_strtod_l+0x5a4>)
 800b6aa:	f1c5 050f 	rsb	r5, r5, #15
 800b6ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b6b2:	4652      	mov	r2, sl
 800b6b4:	465b      	mov	r3, fp
 800b6b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6ba:	f7f4 ff9d 	bl	80005f8 <__aeabi_dmul>
 800b6be:	9b08      	ldr	r3, [sp, #32]
 800b6c0:	1b5d      	subs	r5, r3, r5
 800b6c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b6c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b6ca:	e7e3      	b.n	800b694 <_strtod_l+0x404>
 800b6cc:	9b08      	ldr	r3, [sp, #32]
 800b6ce:	3316      	adds	r3, #22
 800b6d0:	db0b      	blt.n	800b6ea <_strtod_l+0x45a>
 800b6d2:	9b07      	ldr	r3, [sp, #28]
 800b6d4:	4a57      	ldr	r2, [pc, #348]	; (800b834 <_strtod_l+0x5a4>)
 800b6d6:	1b9e      	subs	r6, r3, r6
 800b6d8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800b6dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b6e0:	4650      	mov	r0, sl
 800b6e2:	4659      	mov	r1, fp
 800b6e4:	f7f5 f8b2 	bl	800084c <__aeabi_ddiv>
 800b6e8:	e7d6      	b.n	800b698 <_strtod_l+0x408>
 800b6ea:	9b08      	ldr	r3, [sp, #32]
 800b6ec:	eba5 0808 	sub.w	r8, r5, r8
 800b6f0:	4498      	add	r8, r3
 800b6f2:	f1b8 0f00 	cmp.w	r8, #0
 800b6f6:	dd71      	ble.n	800b7dc <_strtod_l+0x54c>
 800b6f8:	f018 030f 	ands.w	r3, r8, #15
 800b6fc:	d00a      	beq.n	800b714 <_strtod_l+0x484>
 800b6fe:	494d      	ldr	r1, [pc, #308]	; (800b834 <_strtod_l+0x5a4>)
 800b700:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b704:	4652      	mov	r2, sl
 800b706:	465b      	mov	r3, fp
 800b708:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b70c:	f7f4 ff74 	bl	80005f8 <__aeabi_dmul>
 800b710:	4682      	mov	sl, r0
 800b712:	468b      	mov	fp, r1
 800b714:	f038 080f 	bics.w	r8, r8, #15
 800b718:	d04d      	beq.n	800b7b6 <_strtod_l+0x526>
 800b71a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b71e:	dd22      	ble.n	800b766 <_strtod_l+0x4d6>
 800b720:	2500      	movs	r5, #0
 800b722:	462e      	mov	r6, r5
 800b724:	9509      	str	r5, [sp, #36]	; 0x24
 800b726:	9507      	str	r5, [sp, #28]
 800b728:	2322      	movs	r3, #34	; 0x22
 800b72a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800b83c <_strtod_l+0x5ac>
 800b72e:	6023      	str	r3, [r4, #0]
 800b730:	f04f 0a00 	mov.w	sl, #0
 800b734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b736:	2b00      	cmp	r3, #0
 800b738:	f43f adec 	beq.w	800b314 <_strtod_l+0x84>
 800b73c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b73e:	4620      	mov	r0, r4
 800b740:	f001 fe90 	bl	800d464 <_Bfree>
 800b744:	9907      	ldr	r1, [sp, #28]
 800b746:	4620      	mov	r0, r4
 800b748:	f001 fe8c 	bl	800d464 <_Bfree>
 800b74c:	4631      	mov	r1, r6
 800b74e:	4620      	mov	r0, r4
 800b750:	f001 fe88 	bl	800d464 <_Bfree>
 800b754:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b756:	4620      	mov	r0, r4
 800b758:	f001 fe84 	bl	800d464 <_Bfree>
 800b75c:	4629      	mov	r1, r5
 800b75e:	4620      	mov	r0, r4
 800b760:	f001 fe80 	bl	800d464 <_Bfree>
 800b764:	e5d6      	b.n	800b314 <_strtod_l+0x84>
 800b766:	2300      	movs	r3, #0
 800b768:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b76c:	4650      	mov	r0, sl
 800b76e:	4659      	mov	r1, fp
 800b770:	4699      	mov	r9, r3
 800b772:	f1b8 0f01 	cmp.w	r8, #1
 800b776:	dc21      	bgt.n	800b7bc <_strtod_l+0x52c>
 800b778:	b10b      	cbz	r3, 800b77e <_strtod_l+0x4ee>
 800b77a:	4682      	mov	sl, r0
 800b77c:	468b      	mov	fp, r1
 800b77e:	4b2e      	ldr	r3, [pc, #184]	; (800b838 <_strtod_l+0x5a8>)
 800b780:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b784:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b788:	4652      	mov	r2, sl
 800b78a:	465b      	mov	r3, fp
 800b78c:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b790:	f7f4 ff32 	bl	80005f8 <__aeabi_dmul>
 800b794:	4b29      	ldr	r3, [pc, #164]	; (800b83c <_strtod_l+0x5ac>)
 800b796:	460a      	mov	r2, r1
 800b798:	400b      	ands	r3, r1
 800b79a:	4929      	ldr	r1, [pc, #164]	; (800b840 <_strtod_l+0x5b0>)
 800b79c:	428b      	cmp	r3, r1
 800b79e:	4682      	mov	sl, r0
 800b7a0:	d8be      	bhi.n	800b720 <_strtod_l+0x490>
 800b7a2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b7a6:	428b      	cmp	r3, r1
 800b7a8:	bf86      	itte	hi
 800b7aa:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800b844 <_strtod_l+0x5b4>
 800b7ae:	f04f 3aff 	movhi.w	sl, #4294967295
 800b7b2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	9304      	str	r3, [sp, #16]
 800b7ba:	e081      	b.n	800b8c0 <_strtod_l+0x630>
 800b7bc:	f018 0f01 	tst.w	r8, #1
 800b7c0:	d007      	beq.n	800b7d2 <_strtod_l+0x542>
 800b7c2:	4b1d      	ldr	r3, [pc, #116]	; (800b838 <_strtod_l+0x5a8>)
 800b7c4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7cc:	f7f4 ff14 	bl	80005f8 <__aeabi_dmul>
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	f109 0901 	add.w	r9, r9, #1
 800b7d6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b7da:	e7ca      	b.n	800b772 <_strtod_l+0x4e2>
 800b7dc:	d0eb      	beq.n	800b7b6 <_strtod_l+0x526>
 800b7de:	f1c8 0800 	rsb	r8, r8, #0
 800b7e2:	f018 020f 	ands.w	r2, r8, #15
 800b7e6:	d00a      	beq.n	800b7fe <_strtod_l+0x56e>
 800b7e8:	4b12      	ldr	r3, [pc, #72]	; (800b834 <_strtod_l+0x5a4>)
 800b7ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7ee:	4650      	mov	r0, sl
 800b7f0:	4659      	mov	r1, fp
 800b7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f6:	f7f5 f829 	bl	800084c <__aeabi_ddiv>
 800b7fa:	4682      	mov	sl, r0
 800b7fc:	468b      	mov	fp, r1
 800b7fe:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b802:	d0d8      	beq.n	800b7b6 <_strtod_l+0x526>
 800b804:	f1b8 0f1f 	cmp.w	r8, #31
 800b808:	dd1e      	ble.n	800b848 <_strtod_l+0x5b8>
 800b80a:	2500      	movs	r5, #0
 800b80c:	462e      	mov	r6, r5
 800b80e:	9509      	str	r5, [sp, #36]	; 0x24
 800b810:	9507      	str	r5, [sp, #28]
 800b812:	2322      	movs	r3, #34	; 0x22
 800b814:	f04f 0a00 	mov.w	sl, #0
 800b818:	f04f 0b00 	mov.w	fp, #0
 800b81c:	6023      	str	r3, [r4, #0]
 800b81e:	e789      	b.n	800b734 <_strtod_l+0x4a4>
 800b820:	08012449 	.word	0x08012449
 800b824:	0801248c 	.word	0x0801248c
 800b828:	08012441 	.word	0x08012441
 800b82c:	080125cc 	.word	0x080125cc
 800b830:	08012888 	.word	0x08012888
 800b834:	08012768 	.word	0x08012768
 800b838:	08012740 	.word	0x08012740
 800b83c:	7ff00000 	.word	0x7ff00000
 800b840:	7ca00000 	.word	0x7ca00000
 800b844:	7fefffff 	.word	0x7fefffff
 800b848:	f018 0310 	ands.w	r3, r8, #16
 800b84c:	bf18      	it	ne
 800b84e:	236a      	movne	r3, #106	; 0x6a
 800b850:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800bc08 <_strtod_l+0x978>
 800b854:	9304      	str	r3, [sp, #16]
 800b856:	4650      	mov	r0, sl
 800b858:	4659      	mov	r1, fp
 800b85a:	2300      	movs	r3, #0
 800b85c:	f018 0f01 	tst.w	r8, #1
 800b860:	d004      	beq.n	800b86c <_strtod_l+0x5dc>
 800b862:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b866:	f7f4 fec7 	bl	80005f8 <__aeabi_dmul>
 800b86a:	2301      	movs	r3, #1
 800b86c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b870:	f109 0908 	add.w	r9, r9, #8
 800b874:	d1f2      	bne.n	800b85c <_strtod_l+0x5cc>
 800b876:	b10b      	cbz	r3, 800b87c <_strtod_l+0x5ec>
 800b878:	4682      	mov	sl, r0
 800b87a:	468b      	mov	fp, r1
 800b87c:	9b04      	ldr	r3, [sp, #16]
 800b87e:	b1bb      	cbz	r3, 800b8b0 <_strtod_l+0x620>
 800b880:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800b884:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b888:	2b00      	cmp	r3, #0
 800b88a:	4659      	mov	r1, fp
 800b88c:	dd10      	ble.n	800b8b0 <_strtod_l+0x620>
 800b88e:	2b1f      	cmp	r3, #31
 800b890:	f340 8128 	ble.w	800bae4 <_strtod_l+0x854>
 800b894:	2b34      	cmp	r3, #52	; 0x34
 800b896:	bfde      	ittt	le
 800b898:	3b20      	suble	r3, #32
 800b89a:	f04f 32ff 	movle.w	r2, #4294967295
 800b89e:	fa02 f303 	lslle.w	r3, r2, r3
 800b8a2:	f04f 0a00 	mov.w	sl, #0
 800b8a6:	bfcc      	ite	gt
 800b8a8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b8ac:	ea03 0b01 	andle.w	fp, r3, r1
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	4650      	mov	r0, sl
 800b8b6:	4659      	mov	r1, fp
 800b8b8:	f7f5 f906 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8bc:	2800      	cmp	r0, #0
 800b8be:	d1a4      	bne.n	800b80a <_strtod_l+0x57a>
 800b8c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8c2:	9300      	str	r3, [sp, #0]
 800b8c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b8c6:	462b      	mov	r3, r5
 800b8c8:	463a      	mov	r2, r7
 800b8ca:	4620      	mov	r0, r4
 800b8cc:	f001 fe36 	bl	800d53c <__s2b>
 800b8d0:	9009      	str	r0, [sp, #36]	; 0x24
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	f43f af24 	beq.w	800b720 <_strtod_l+0x490>
 800b8d8:	9b07      	ldr	r3, [sp, #28]
 800b8da:	1b9e      	subs	r6, r3, r6
 800b8dc:	9b08      	ldr	r3, [sp, #32]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	bfb4      	ite	lt
 800b8e2:	4633      	movlt	r3, r6
 800b8e4:	2300      	movge	r3, #0
 800b8e6:	9310      	str	r3, [sp, #64]	; 0x40
 800b8e8:	9b08      	ldr	r3, [sp, #32]
 800b8ea:	2500      	movs	r5, #0
 800b8ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b8f0:	9318      	str	r3, [sp, #96]	; 0x60
 800b8f2:	462e      	mov	r6, r5
 800b8f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8f6:	4620      	mov	r0, r4
 800b8f8:	6859      	ldr	r1, [r3, #4]
 800b8fa:	f001 fd73 	bl	800d3e4 <_Balloc>
 800b8fe:	9007      	str	r0, [sp, #28]
 800b900:	2800      	cmp	r0, #0
 800b902:	f43f af11 	beq.w	800b728 <_strtod_l+0x498>
 800b906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b908:	691a      	ldr	r2, [r3, #16]
 800b90a:	3202      	adds	r2, #2
 800b90c:	f103 010c 	add.w	r1, r3, #12
 800b910:	0092      	lsls	r2, r2, #2
 800b912:	300c      	adds	r0, #12
 800b914:	f7fe fd6e 	bl	800a3f4 <memcpy>
 800b918:	ec4b ab10 	vmov	d0, sl, fp
 800b91c:	aa20      	add	r2, sp, #128	; 0x80
 800b91e:	a91f      	add	r1, sp, #124	; 0x7c
 800b920:	4620      	mov	r0, r4
 800b922:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800b926:	f002 f945 	bl	800dbb4 <__d2b>
 800b92a:	901e      	str	r0, [sp, #120]	; 0x78
 800b92c:	2800      	cmp	r0, #0
 800b92e:	f43f aefb 	beq.w	800b728 <_strtod_l+0x498>
 800b932:	2101      	movs	r1, #1
 800b934:	4620      	mov	r0, r4
 800b936:	f001 fe9b 	bl	800d670 <__i2b>
 800b93a:	4606      	mov	r6, r0
 800b93c:	2800      	cmp	r0, #0
 800b93e:	f43f aef3 	beq.w	800b728 <_strtod_l+0x498>
 800b942:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b944:	9904      	ldr	r1, [sp, #16]
 800b946:	2b00      	cmp	r3, #0
 800b948:	bfab      	itete	ge
 800b94a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800b94c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800b94e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800b950:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800b954:	bfac      	ite	ge
 800b956:	eb03 0902 	addge.w	r9, r3, r2
 800b95a:	1ad7      	sublt	r7, r2, r3
 800b95c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b95e:	eba3 0801 	sub.w	r8, r3, r1
 800b962:	4490      	add	r8, r2
 800b964:	4ba3      	ldr	r3, [pc, #652]	; (800bbf4 <_strtod_l+0x964>)
 800b966:	f108 38ff 	add.w	r8, r8, #4294967295
 800b96a:	4598      	cmp	r8, r3
 800b96c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b970:	f280 80cc 	bge.w	800bb0c <_strtod_l+0x87c>
 800b974:	eba3 0308 	sub.w	r3, r3, r8
 800b978:	2b1f      	cmp	r3, #31
 800b97a:	eba2 0203 	sub.w	r2, r2, r3
 800b97e:	f04f 0101 	mov.w	r1, #1
 800b982:	f300 80b6 	bgt.w	800baf2 <_strtod_l+0x862>
 800b986:	fa01 f303 	lsl.w	r3, r1, r3
 800b98a:	9311      	str	r3, [sp, #68]	; 0x44
 800b98c:	2300      	movs	r3, #0
 800b98e:	930c      	str	r3, [sp, #48]	; 0x30
 800b990:	eb09 0802 	add.w	r8, r9, r2
 800b994:	9b04      	ldr	r3, [sp, #16]
 800b996:	45c1      	cmp	r9, r8
 800b998:	4417      	add	r7, r2
 800b99a:	441f      	add	r7, r3
 800b99c:	464b      	mov	r3, r9
 800b99e:	bfa8      	it	ge
 800b9a0:	4643      	movge	r3, r8
 800b9a2:	42bb      	cmp	r3, r7
 800b9a4:	bfa8      	it	ge
 800b9a6:	463b      	movge	r3, r7
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	bfc2      	ittt	gt
 800b9ac:	eba8 0803 	subgt.w	r8, r8, r3
 800b9b0:	1aff      	subgt	r7, r7, r3
 800b9b2:	eba9 0903 	subgt.w	r9, r9, r3
 800b9b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	dd17      	ble.n	800b9ec <_strtod_l+0x75c>
 800b9bc:	4631      	mov	r1, r6
 800b9be:	461a      	mov	r2, r3
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	f001 ff11 	bl	800d7e8 <__pow5mult>
 800b9c6:	4606      	mov	r6, r0
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	f43f aead 	beq.w	800b728 <_strtod_l+0x498>
 800b9ce:	4601      	mov	r1, r0
 800b9d0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	f001 fe62 	bl	800d69c <__multiply>
 800b9d8:	900f      	str	r0, [sp, #60]	; 0x3c
 800b9da:	2800      	cmp	r0, #0
 800b9dc:	f43f aea4 	beq.w	800b728 <_strtod_l+0x498>
 800b9e0:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	f001 fd3e 	bl	800d464 <_Bfree>
 800b9e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9ea:	931e      	str	r3, [sp, #120]	; 0x78
 800b9ec:	f1b8 0f00 	cmp.w	r8, #0
 800b9f0:	f300 8091 	bgt.w	800bb16 <_strtod_l+0x886>
 800b9f4:	9b08      	ldr	r3, [sp, #32]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	dd08      	ble.n	800ba0c <_strtod_l+0x77c>
 800b9fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b9fc:	9907      	ldr	r1, [sp, #28]
 800b9fe:	4620      	mov	r0, r4
 800ba00:	f001 fef2 	bl	800d7e8 <__pow5mult>
 800ba04:	9007      	str	r0, [sp, #28]
 800ba06:	2800      	cmp	r0, #0
 800ba08:	f43f ae8e 	beq.w	800b728 <_strtod_l+0x498>
 800ba0c:	2f00      	cmp	r7, #0
 800ba0e:	dd08      	ble.n	800ba22 <_strtod_l+0x792>
 800ba10:	9907      	ldr	r1, [sp, #28]
 800ba12:	463a      	mov	r2, r7
 800ba14:	4620      	mov	r0, r4
 800ba16:	f001 ff41 	bl	800d89c <__lshift>
 800ba1a:	9007      	str	r0, [sp, #28]
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	f43f ae83 	beq.w	800b728 <_strtod_l+0x498>
 800ba22:	f1b9 0f00 	cmp.w	r9, #0
 800ba26:	dd08      	ble.n	800ba3a <_strtod_l+0x7aa>
 800ba28:	4631      	mov	r1, r6
 800ba2a:	464a      	mov	r2, r9
 800ba2c:	4620      	mov	r0, r4
 800ba2e:	f001 ff35 	bl	800d89c <__lshift>
 800ba32:	4606      	mov	r6, r0
 800ba34:	2800      	cmp	r0, #0
 800ba36:	f43f ae77 	beq.w	800b728 <_strtod_l+0x498>
 800ba3a:	9a07      	ldr	r2, [sp, #28]
 800ba3c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ba3e:	4620      	mov	r0, r4
 800ba40:	f001 ffb4 	bl	800d9ac <__mdiff>
 800ba44:	4605      	mov	r5, r0
 800ba46:	2800      	cmp	r0, #0
 800ba48:	f43f ae6e 	beq.w	800b728 <_strtod_l+0x498>
 800ba4c:	68c3      	ldr	r3, [r0, #12]
 800ba4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba50:	2300      	movs	r3, #0
 800ba52:	60c3      	str	r3, [r0, #12]
 800ba54:	4631      	mov	r1, r6
 800ba56:	f001 ff8d 	bl	800d974 <__mcmp>
 800ba5a:	2800      	cmp	r0, #0
 800ba5c:	da65      	bge.n	800bb2a <_strtod_l+0x89a>
 800ba5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba60:	ea53 030a 	orrs.w	r3, r3, sl
 800ba64:	f040 8087 	bne.w	800bb76 <_strtod_l+0x8e6>
 800ba68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	f040 8082 	bne.w	800bb76 <_strtod_l+0x8e6>
 800ba72:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ba76:	0d1b      	lsrs	r3, r3, #20
 800ba78:	051b      	lsls	r3, r3, #20
 800ba7a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ba7e:	d97a      	bls.n	800bb76 <_strtod_l+0x8e6>
 800ba80:	696b      	ldr	r3, [r5, #20]
 800ba82:	b913      	cbnz	r3, 800ba8a <_strtod_l+0x7fa>
 800ba84:	692b      	ldr	r3, [r5, #16]
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	dd75      	ble.n	800bb76 <_strtod_l+0x8e6>
 800ba8a:	4629      	mov	r1, r5
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	4620      	mov	r0, r4
 800ba90:	f001 ff04 	bl	800d89c <__lshift>
 800ba94:	4631      	mov	r1, r6
 800ba96:	4605      	mov	r5, r0
 800ba98:	f001 ff6c 	bl	800d974 <__mcmp>
 800ba9c:	2800      	cmp	r0, #0
 800ba9e:	dd6a      	ble.n	800bb76 <_strtod_l+0x8e6>
 800baa0:	9904      	ldr	r1, [sp, #16]
 800baa2:	4a55      	ldr	r2, [pc, #340]	; (800bbf8 <_strtod_l+0x968>)
 800baa4:	465b      	mov	r3, fp
 800baa6:	2900      	cmp	r1, #0
 800baa8:	f000 8085 	beq.w	800bbb6 <_strtod_l+0x926>
 800baac:	ea02 010b 	and.w	r1, r2, fp
 800bab0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bab4:	dc7f      	bgt.n	800bbb6 <_strtod_l+0x926>
 800bab6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800baba:	f77f aeaa 	ble.w	800b812 <_strtod_l+0x582>
 800babe:	4a4f      	ldr	r2, [pc, #316]	; (800bbfc <_strtod_l+0x96c>)
 800bac0:	2300      	movs	r3, #0
 800bac2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800bac6:	4650      	mov	r0, sl
 800bac8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800bacc:	4659      	mov	r1, fp
 800bace:	f7f4 fd93 	bl	80005f8 <__aeabi_dmul>
 800bad2:	460b      	mov	r3, r1
 800bad4:	4303      	orrs	r3, r0
 800bad6:	bf08      	it	eq
 800bad8:	2322      	moveq	r3, #34	; 0x22
 800bada:	4682      	mov	sl, r0
 800badc:	468b      	mov	fp, r1
 800bade:	bf08      	it	eq
 800bae0:	6023      	streq	r3, [r4, #0]
 800bae2:	e62b      	b.n	800b73c <_strtod_l+0x4ac>
 800bae4:	f04f 32ff 	mov.w	r2, #4294967295
 800bae8:	fa02 f303 	lsl.w	r3, r2, r3
 800baec:	ea03 0a0a 	and.w	sl, r3, sl
 800baf0:	e6de      	b.n	800b8b0 <_strtod_l+0x620>
 800baf2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800baf6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800bafa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800bafe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800bb02:	fa01 f308 	lsl.w	r3, r1, r8
 800bb06:	930c      	str	r3, [sp, #48]	; 0x30
 800bb08:	9111      	str	r1, [sp, #68]	; 0x44
 800bb0a:	e741      	b.n	800b990 <_strtod_l+0x700>
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	930c      	str	r3, [sp, #48]	; 0x30
 800bb10:	2301      	movs	r3, #1
 800bb12:	9311      	str	r3, [sp, #68]	; 0x44
 800bb14:	e73c      	b.n	800b990 <_strtod_l+0x700>
 800bb16:	991e      	ldr	r1, [sp, #120]	; 0x78
 800bb18:	4642      	mov	r2, r8
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	f001 febe 	bl	800d89c <__lshift>
 800bb20:	901e      	str	r0, [sp, #120]	; 0x78
 800bb22:	2800      	cmp	r0, #0
 800bb24:	f47f af66 	bne.w	800b9f4 <_strtod_l+0x764>
 800bb28:	e5fe      	b.n	800b728 <_strtod_l+0x498>
 800bb2a:	465f      	mov	r7, fp
 800bb2c:	d16e      	bne.n	800bc0c <_strtod_l+0x97c>
 800bb2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bb30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb34:	b342      	cbz	r2, 800bb88 <_strtod_l+0x8f8>
 800bb36:	4a32      	ldr	r2, [pc, #200]	; (800bc00 <_strtod_l+0x970>)
 800bb38:	4293      	cmp	r3, r2
 800bb3a:	d128      	bne.n	800bb8e <_strtod_l+0x8fe>
 800bb3c:	9b04      	ldr	r3, [sp, #16]
 800bb3e:	4650      	mov	r0, sl
 800bb40:	b1eb      	cbz	r3, 800bb7e <_strtod_l+0x8ee>
 800bb42:	4a2d      	ldr	r2, [pc, #180]	; (800bbf8 <_strtod_l+0x968>)
 800bb44:	403a      	ands	r2, r7
 800bb46:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800bb4a:	f04f 31ff 	mov.w	r1, #4294967295
 800bb4e:	d819      	bhi.n	800bb84 <_strtod_l+0x8f4>
 800bb50:	0d12      	lsrs	r2, r2, #20
 800bb52:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bb56:	fa01 f303 	lsl.w	r3, r1, r3
 800bb5a:	4298      	cmp	r0, r3
 800bb5c:	d117      	bne.n	800bb8e <_strtod_l+0x8fe>
 800bb5e:	4b29      	ldr	r3, [pc, #164]	; (800bc04 <_strtod_l+0x974>)
 800bb60:	429f      	cmp	r7, r3
 800bb62:	d102      	bne.n	800bb6a <_strtod_l+0x8da>
 800bb64:	3001      	adds	r0, #1
 800bb66:	f43f addf 	beq.w	800b728 <_strtod_l+0x498>
 800bb6a:	4b23      	ldr	r3, [pc, #140]	; (800bbf8 <_strtod_l+0x968>)
 800bb6c:	403b      	ands	r3, r7
 800bb6e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800bb72:	f04f 0a00 	mov.w	sl, #0
 800bb76:	9b04      	ldr	r3, [sp, #16]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d1a0      	bne.n	800babe <_strtod_l+0x82e>
 800bb7c:	e5de      	b.n	800b73c <_strtod_l+0x4ac>
 800bb7e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb82:	e7ea      	b.n	800bb5a <_strtod_l+0x8ca>
 800bb84:	460b      	mov	r3, r1
 800bb86:	e7e8      	b.n	800bb5a <_strtod_l+0x8ca>
 800bb88:	ea53 030a 	orrs.w	r3, r3, sl
 800bb8c:	d088      	beq.n	800baa0 <_strtod_l+0x810>
 800bb8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb90:	b1db      	cbz	r3, 800bbca <_strtod_l+0x93a>
 800bb92:	423b      	tst	r3, r7
 800bb94:	d0ef      	beq.n	800bb76 <_strtod_l+0x8e6>
 800bb96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb98:	9a04      	ldr	r2, [sp, #16]
 800bb9a:	4650      	mov	r0, sl
 800bb9c:	4659      	mov	r1, fp
 800bb9e:	b1c3      	cbz	r3, 800bbd2 <_strtod_l+0x942>
 800bba0:	f7ff fb58 	bl	800b254 <sulp>
 800bba4:	4602      	mov	r2, r0
 800bba6:	460b      	mov	r3, r1
 800bba8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bbac:	f7f4 fb6e 	bl	800028c <__adddf3>
 800bbb0:	4682      	mov	sl, r0
 800bbb2:	468b      	mov	fp, r1
 800bbb4:	e7df      	b.n	800bb76 <_strtod_l+0x8e6>
 800bbb6:	4013      	ands	r3, r2
 800bbb8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bbbc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bbc0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bbc4:	f04f 3aff 	mov.w	sl, #4294967295
 800bbc8:	e7d5      	b.n	800bb76 <_strtod_l+0x8e6>
 800bbca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bbcc:	ea13 0f0a 	tst.w	r3, sl
 800bbd0:	e7e0      	b.n	800bb94 <_strtod_l+0x904>
 800bbd2:	f7ff fb3f 	bl	800b254 <sulp>
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	460b      	mov	r3, r1
 800bbda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bbde:	f7f4 fb53 	bl	8000288 <__aeabi_dsub>
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	4682      	mov	sl, r0
 800bbe8:	468b      	mov	fp, r1
 800bbea:	f7f4 ff6d 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d0c1      	beq.n	800bb76 <_strtod_l+0x8e6>
 800bbf2:	e60e      	b.n	800b812 <_strtod_l+0x582>
 800bbf4:	fffffc02 	.word	0xfffffc02
 800bbf8:	7ff00000 	.word	0x7ff00000
 800bbfc:	39500000 	.word	0x39500000
 800bc00:	000fffff 	.word	0x000fffff
 800bc04:	7fefffff 	.word	0x7fefffff
 800bc08:	080124a0 	.word	0x080124a0
 800bc0c:	4631      	mov	r1, r6
 800bc0e:	4628      	mov	r0, r5
 800bc10:	f002 f82c 	bl	800dc6c <__ratio>
 800bc14:	ec59 8b10 	vmov	r8, r9, d0
 800bc18:	ee10 0a10 	vmov	r0, s0
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc22:	4649      	mov	r1, r9
 800bc24:	f7f4 ff64 	bl	8000af0 <__aeabi_dcmple>
 800bc28:	2800      	cmp	r0, #0
 800bc2a:	d07c      	beq.n	800bd26 <_strtod_l+0xa96>
 800bc2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d04c      	beq.n	800bccc <_strtod_l+0xa3c>
 800bc32:	4b95      	ldr	r3, [pc, #596]	; (800be88 <_strtod_l+0xbf8>)
 800bc34:	2200      	movs	r2, #0
 800bc36:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800bc3a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800be88 <_strtod_l+0xbf8>
 800bc3e:	f04f 0800 	mov.w	r8, #0
 800bc42:	4b92      	ldr	r3, [pc, #584]	; (800be8c <_strtod_l+0xbfc>)
 800bc44:	403b      	ands	r3, r7
 800bc46:	9311      	str	r3, [sp, #68]	; 0x44
 800bc48:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bc4a:	4b91      	ldr	r3, [pc, #580]	; (800be90 <_strtod_l+0xc00>)
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	f040 80b2 	bne.w	800bdb6 <_strtod_l+0xb26>
 800bc52:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800bc56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bc5a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800bc5e:	ec4b ab10 	vmov	d0, sl, fp
 800bc62:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800bc66:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800bc6a:	f001 ff27 	bl	800dabc <__ulp>
 800bc6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bc72:	ec53 2b10 	vmov	r2, r3, d0
 800bc76:	f7f4 fcbf 	bl	80005f8 <__aeabi_dmul>
 800bc7a:	4652      	mov	r2, sl
 800bc7c:	465b      	mov	r3, fp
 800bc7e:	f7f4 fb05 	bl	800028c <__adddf3>
 800bc82:	460b      	mov	r3, r1
 800bc84:	4981      	ldr	r1, [pc, #516]	; (800be8c <_strtod_l+0xbfc>)
 800bc86:	4a83      	ldr	r2, [pc, #524]	; (800be94 <_strtod_l+0xc04>)
 800bc88:	4019      	ands	r1, r3
 800bc8a:	4291      	cmp	r1, r2
 800bc8c:	4682      	mov	sl, r0
 800bc8e:	d95e      	bls.n	800bd4e <_strtod_l+0xabe>
 800bc90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc92:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800bc96:	4293      	cmp	r3, r2
 800bc98:	d103      	bne.n	800bca2 <_strtod_l+0xa12>
 800bc9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc9c:	3301      	adds	r3, #1
 800bc9e:	f43f ad43 	beq.w	800b728 <_strtod_l+0x498>
 800bca2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800bea0 <_strtod_l+0xc10>
 800bca6:	f04f 3aff 	mov.w	sl, #4294967295
 800bcaa:	991e      	ldr	r1, [sp, #120]	; 0x78
 800bcac:	4620      	mov	r0, r4
 800bcae:	f001 fbd9 	bl	800d464 <_Bfree>
 800bcb2:	9907      	ldr	r1, [sp, #28]
 800bcb4:	4620      	mov	r0, r4
 800bcb6:	f001 fbd5 	bl	800d464 <_Bfree>
 800bcba:	4631      	mov	r1, r6
 800bcbc:	4620      	mov	r0, r4
 800bcbe:	f001 fbd1 	bl	800d464 <_Bfree>
 800bcc2:	4629      	mov	r1, r5
 800bcc4:	4620      	mov	r0, r4
 800bcc6:	f001 fbcd 	bl	800d464 <_Bfree>
 800bcca:	e613      	b.n	800b8f4 <_strtod_l+0x664>
 800bccc:	f1ba 0f00 	cmp.w	sl, #0
 800bcd0:	d11b      	bne.n	800bd0a <_strtod_l+0xa7a>
 800bcd2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bcd6:	b9f3      	cbnz	r3, 800bd16 <_strtod_l+0xa86>
 800bcd8:	4b6b      	ldr	r3, [pc, #428]	; (800be88 <_strtod_l+0xbf8>)
 800bcda:	2200      	movs	r2, #0
 800bcdc:	4640      	mov	r0, r8
 800bcde:	4649      	mov	r1, r9
 800bce0:	f7f4 fefc 	bl	8000adc <__aeabi_dcmplt>
 800bce4:	b9d0      	cbnz	r0, 800bd1c <_strtod_l+0xa8c>
 800bce6:	4640      	mov	r0, r8
 800bce8:	4649      	mov	r1, r9
 800bcea:	4b6b      	ldr	r3, [pc, #428]	; (800be98 <_strtod_l+0xc08>)
 800bcec:	2200      	movs	r2, #0
 800bcee:	f7f4 fc83 	bl	80005f8 <__aeabi_dmul>
 800bcf2:	4680      	mov	r8, r0
 800bcf4:	4689      	mov	r9, r1
 800bcf6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bcfa:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800bcfe:	931b      	str	r3, [sp, #108]	; 0x6c
 800bd00:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800bd04:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800bd08:	e79b      	b.n	800bc42 <_strtod_l+0x9b2>
 800bd0a:	f1ba 0f01 	cmp.w	sl, #1
 800bd0e:	d102      	bne.n	800bd16 <_strtod_l+0xa86>
 800bd10:	2f00      	cmp	r7, #0
 800bd12:	f43f ad7e 	beq.w	800b812 <_strtod_l+0x582>
 800bd16:	4b61      	ldr	r3, [pc, #388]	; (800be9c <_strtod_l+0xc0c>)
 800bd18:	2200      	movs	r2, #0
 800bd1a:	e78c      	b.n	800bc36 <_strtod_l+0x9a6>
 800bd1c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800be98 <_strtod_l+0xc08>
 800bd20:	f04f 0800 	mov.w	r8, #0
 800bd24:	e7e7      	b.n	800bcf6 <_strtod_l+0xa66>
 800bd26:	4b5c      	ldr	r3, [pc, #368]	; (800be98 <_strtod_l+0xc08>)
 800bd28:	4640      	mov	r0, r8
 800bd2a:	4649      	mov	r1, r9
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	f7f4 fc63 	bl	80005f8 <__aeabi_dmul>
 800bd32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd34:	4680      	mov	r8, r0
 800bd36:	4689      	mov	r9, r1
 800bd38:	b933      	cbnz	r3, 800bd48 <_strtod_l+0xab8>
 800bd3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd3e:	9012      	str	r0, [sp, #72]	; 0x48
 800bd40:	9313      	str	r3, [sp, #76]	; 0x4c
 800bd42:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800bd46:	e7dd      	b.n	800bd04 <_strtod_l+0xa74>
 800bd48:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800bd4c:	e7f9      	b.n	800bd42 <_strtod_l+0xab2>
 800bd4e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800bd52:	9b04      	ldr	r3, [sp, #16]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d1a8      	bne.n	800bcaa <_strtod_l+0xa1a>
 800bd58:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bd5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bd5e:	0d1b      	lsrs	r3, r3, #20
 800bd60:	051b      	lsls	r3, r3, #20
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d1a1      	bne.n	800bcaa <_strtod_l+0xa1a>
 800bd66:	4640      	mov	r0, r8
 800bd68:	4649      	mov	r1, r9
 800bd6a:	f7f4 ffa5 	bl	8000cb8 <__aeabi_d2lz>
 800bd6e:	f7f4 fc15 	bl	800059c <__aeabi_l2d>
 800bd72:	4602      	mov	r2, r0
 800bd74:	460b      	mov	r3, r1
 800bd76:	4640      	mov	r0, r8
 800bd78:	4649      	mov	r1, r9
 800bd7a:	f7f4 fa85 	bl	8000288 <__aeabi_dsub>
 800bd7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd84:	ea43 030a 	orr.w	r3, r3, sl
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	4680      	mov	r8, r0
 800bd8c:	4689      	mov	r9, r1
 800bd8e:	d053      	beq.n	800be38 <_strtod_l+0xba8>
 800bd90:	a335      	add	r3, pc, #212	; (adr r3, 800be68 <_strtod_l+0xbd8>)
 800bd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd96:	f7f4 fea1 	bl	8000adc <__aeabi_dcmplt>
 800bd9a:	2800      	cmp	r0, #0
 800bd9c:	f47f acce 	bne.w	800b73c <_strtod_l+0x4ac>
 800bda0:	a333      	add	r3, pc, #204	; (adr r3, 800be70 <_strtod_l+0xbe0>)
 800bda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda6:	4640      	mov	r0, r8
 800bda8:	4649      	mov	r1, r9
 800bdaa:	f7f4 feb5 	bl	8000b18 <__aeabi_dcmpgt>
 800bdae:	2800      	cmp	r0, #0
 800bdb0:	f43f af7b 	beq.w	800bcaa <_strtod_l+0xa1a>
 800bdb4:	e4c2      	b.n	800b73c <_strtod_l+0x4ac>
 800bdb6:	9b04      	ldr	r3, [sp, #16]
 800bdb8:	b333      	cbz	r3, 800be08 <_strtod_l+0xb78>
 800bdba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bdbc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bdc0:	d822      	bhi.n	800be08 <_strtod_l+0xb78>
 800bdc2:	a32d      	add	r3, pc, #180	; (adr r3, 800be78 <_strtod_l+0xbe8>)
 800bdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc8:	4640      	mov	r0, r8
 800bdca:	4649      	mov	r1, r9
 800bdcc:	f7f4 fe90 	bl	8000af0 <__aeabi_dcmple>
 800bdd0:	b1a0      	cbz	r0, 800bdfc <_strtod_l+0xb6c>
 800bdd2:	4649      	mov	r1, r9
 800bdd4:	4640      	mov	r0, r8
 800bdd6:	f7f4 fee7 	bl	8000ba8 <__aeabi_d2uiz>
 800bdda:	2801      	cmp	r0, #1
 800bddc:	bf38      	it	cc
 800bdde:	2001      	movcc	r0, #1
 800bde0:	f7f4 fb90 	bl	8000504 <__aeabi_ui2d>
 800bde4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bde6:	4680      	mov	r8, r0
 800bde8:	4689      	mov	r9, r1
 800bdea:	bb13      	cbnz	r3, 800be32 <_strtod_l+0xba2>
 800bdec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdf0:	9014      	str	r0, [sp, #80]	; 0x50
 800bdf2:	9315      	str	r3, [sp, #84]	; 0x54
 800bdf4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800bdf8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800bdfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdfe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800be00:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800be04:	1a9b      	subs	r3, r3, r2
 800be06:	930d      	str	r3, [sp, #52]	; 0x34
 800be08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800be0c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800be10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800be14:	f001 fe52 	bl	800dabc <__ulp>
 800be18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800be1c:	ec53 2b10 	vmov	r2, r3, d0
 800be20:	f7f4 fbea 	bl	80005f8 <__aeabi_dmul>
 800be24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800be28:	f7f4 fa30 	bl	800028c <__adddf3>
 800be2c:	4682      	mov	sl, r0
 800be2e:	468b      	mov	fp, r1
 800be30:	e78f      	b.n	800bd52 <_strtod_l+0xac2>
 800be32:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800be36:	e7dd      	b.n	800bdf4 <_strtod_l+0xb64>
 800be38:	a311      	add	r3, pc, #68	; (adr r3, 800be80 <_strtod_l+0xbf0>)
 800be3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be3e:	f7f4 fe4d 	bl	8000adc <__aeabi_dcmplt>
 800be42:	e7b4      	b.n	800bdae <_strtod_l+0xb1e>
 800be44:	2300      	movs	r3, #0
 800be46:	930e      	str	r3, [sp, #56]	; 0x38
 800be48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800be4a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800be4c:	6013      	str	r3, [r2, #0]
 800be4e:	f7ff ba65 	b.w	800b31c <_strtod_l+0x8c>
 800be52:	2b65      	cmp	r3, #101	; 0x65
 800be54:	f43f ab5d 	beq.w	800b512 <_strtod_l+0x282>
 800be58:	2b45      	cmp	r3, #69	; 0x45
 800be5a:	f43f ab5a 	beq.w	800b512 <_strtod_l+0x282>
 800be5e:	2201      	movs	r2, #1
 800be60:	f7ff bb92 	b.w	800b588 <_strtod_l+0x2f8>
 800be64:	f3af 8000 	nop.w
 800be68:	94a03595 	.word	0x94a03595
 800be6c:	3fdfffff 	.word	0x3fdfffff
 800be70:	35afe535 	.word	0x35afe535
 800be74:	3fe00000 	.word	0x3fe00000
 800be78:	ffc00000 	.word	0xffc00000
 800be7c:	41dfffff 	.word	0x41dfffff
 800be80:	94a03595 	.word	0x94a03595
 800be84:	3fcfffff 	.word	0x3fcfffff
 800be88:	3ff00000 	.word	0x3ff00000
 800be8c:	7ff00000 	.word	0x7ff00000
 800be90:	7fe00000 	.word	0x7fe00000
 800be94:	7c9fffff 	.word	0x7c9fffff
 800be98:	3fe00000 	.word	0x3fe00000
 800be9c:	bff00000 	.word	0xbff00000
 800bea0:	7fefffff 	.word	0x7fefffff

0800bea4 <_strtod_r>:
 800bea4:	4b01      	ldr	r3, [pc, #4]	; (800beac <_strtod_r+0x8>)
 800bea6:	f7ff b9f3 	b.w	800b290 <_strtod_l>
 800beaa:	bf00      	nop
 800beac:	20000074 	.word	0x20000074

0800beb0 <_strtol_l.isra.0>:
 800beb0:	2b01      	cmp	r3, #1
 800beb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800beb6:	d001      	beq.n	800bebc <_strtol_l.isra.0+0xc>
 800beb8:	2b24      	cmp	r3, #36	; 0x24
 800beba:	d906      	bls.n	800beca <_strtol_l.isra.0+0x1a>
 800bebc:	f7fe fa70 	bl	800a3a0 <__errno>
 800bec0:	2316      	movs	r3, #22
 800bec2:	6003      	str	r3, [r0, #0]
 800bec4:	2000      	movs	r0, #0
 800bec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beca:	4f3a      	ldr	r7, [pc, #232]	; (800bfb4 <_strtol_l.isra.0+0x104>)
 800becc:	468e      	mov	lr, r1
 800bece:	4676      	mov	r6, lr
 800bed0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800bed4:	5de5      	ldrb	r5, [r4, r7]
 800bed6:	f015 0508 	ands.w	r5, r5, #8
 800beda:	d1f8      	bne.n	800bece <_strtol_l.isra.0+0x1e>
 800bedc:	2c2d      	cmp	r4, #45	; 0x2d
 800bede:	d134      	bne.n	800bf4a <_strtol_l.isra.0+0x9a>
 800bee0:	f89e 4000 	ldrb.w	r4, [lr]
 800bee4:	f04f 0801 	mov.w	r8, #1
 800bee8:	f106 0e02 	add.w	lr, r6, #2
 800beec:	2b00      	cmp	r3, #0
 800beee:	d05c      	beq.n	800bfaa <_strtol_l.isra.0+0xfa>
 800bef0:	2b10      	cmp	r3, #16
 800bef2:	d10c      	bne.n	800bf0e <_strtol_l.isra.0+0x5e>
 800bef4:	2c30      	cmp	r4, #48	; 0x30
 800bef6:	d10a      	bne.n	800bf0e <_strtol_l.isra.0+0x5e>
 800bef8:	f89e 4000 	ldrb.w	r4, [lr]
 800befc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800bf00:	2c58      	cmp	r4, #88	; 0x58
 800bf02:	d14d      	bne.n	800bfa0 <_strtol_l.isra.0+0xf0>
 800bf04:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800bf08:	2310      	movs	r3, #16
 800bf0a:	f10e 0e02 	add.w	lr, lr, #2
 800bf0e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800bf12:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bf16:	2600      	movs	r6, #0
 800bf18:	fbbc f9f3 	udiv	r9, ip, r3
 800bf1c:	4635      	mov	r5, r6
 800bf1e:	fb03 ca19 	mls	sl, r3, r9, ip
 800bf22:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800bf26:	2f09      	cmp	r7, #9
 800bf28:	d818      	bhi.n	800bf5c <_strtol_l.isra.0+0xac>
 800bf2a:	463c      	mov	r4, r7
 800bf2c:	42a3      	cmp	r3, r4
 800bf2e:	dd24      	ble.n	800bf7a <_strtol_l.isra.0+0xca>
 800bf30:	2e00      	cmp	r6, #0
 800bf32:	db1f      	blt.n	800bf74 <_strtol_l.isra.0+0xc4>
 800bf34:	45a9      	cmp	r9, r5
 800bf36:	d31d      	bcc.n	800bf74 <_strtol_l.isra.0+0xc4>
 800bf38:	d101      	bne.n	800bf3e <_strtol_l.isra.0+0x8e>
 800bf3a:	45a2      	cmp	sl, r4
 800bf3c:	db1a      	blt.n	800bf74 <_strtol_l.isra.0+0xc4>
 800bf3e:	fb05 4503 	mla	r5, r5, r3, r4
 800bf42:	2601      	movs	r6, #1
 800bf44:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800bf48:	e7eb      	b.n	800bf22 <_strtol_l.isra.0+0x72>
 800bf4a:	2c2b      	cmp	r4, #43	; 0x2b
 800bf4c:	bf08      	it	eq
 800bf4e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800bf52:	46a8      	mov	r8, r5
 800bf54:	bf08      	it	eq
 800bf56:	f106 0e02 	addeq.w	lr, r6, #2
 800bf5a:	e7c7      	b.n	800beec <_strtol_l.isra.0+0x3c>
 800bf5c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800bf60:	2f19      	cmp	r7, #25
 800bf62:	d801      	bhi.n	800bf68 <_strtol_l.isra.0+0xb8>
 800bf64:	3c37      	subs	r4, #55	; 0x37
 800bf66:	e7e1      	b.n	800bf2c <_strtol_l.isra.0+0x7c>
 800bf68:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800bf6c:	2f19      	cmp	r7, #25
 800bf6e:	d804      	bhi.n	800bf7a <_strtol_l.isra.0+0xca>
 800bf70:	3c57      	subs	r4, #87	; 0x57
 800bf72:	e7db      	b.n	800bf2c <_strtol_l.isra.0+0x7c>
 800bf74:	f04f 36ff 	mov.w	r6, #4294967295
 800bf78:	e7e4      	b.n	800bf44 <_strtol_l.isra.0+0x94>
 800bf7a:	2e00      	cmp	r6, #0
 800bf7c:	da05      	bge.n	800bf8a <_strtol_l.isra.0+0xda>
 800bf7e:	2322      	movs	r3, #34	; 0x22
 800bf80:	6003      	str	r3, [r0, #0]
 800bf82:	4665      	mov	r5, ip
 800bf84:	b942      	cbnz	r2, 800bf98 <_strtol_l.isra.0+0xe8>
 800bf86:	4628      	mov	r0, r5
 800bf88:	e79d      	b.n	800bec6 <_strtol_l.isra.0+0x16>
 800bf8a:	f1b8 0f00 	cmp.w	r8, #0
 800bf8e:	d000      	beq.n	800bf92 <_strtol_l.isra.0+0xe2>
 800bf90:	426d      	negs	r5, r5
 800bf92:	2a00      	cmp	r2, #0
 800bf94:	d0f7      	beq.n	800bf86 <_strtol_l.isra.0+0xd6>
 800bf96:	b10e      	cbz	r6, 800bf9c <_strtol_l.isra.0+0xec>
 800bf98:	f10e 31ff 	add.w	r1, lr, #4294967295
 800bf9c:	6011      	str	r1, [r2, #0]
 800bf9e:	e7f2      	b.n	800bf86 <_strtol_l.isra.0+0xd6>
 800bfa0:	2430      	movs	r4, #48	; 0x30
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d1b3      	bne.n	800bf0e <_strtol_l.isra.0+0x5e>
 800bfa6:	2308      	movs	r3, #8
 800bfa8:	e7b1      	b.n	800bf0e <_strtol_l.isra.0+0x5e>
 800bfaa:	2c30      	cmp	r4, #48	; 0x30
 800bfac:	d0a4      	beq.n	800bef8 <_strtol_l.isra.0+0x48>
 800bfae:	230a      	movs	r3, #10
 800bfb0:	e7ad      	b.n	800bf0e <_strtol_l.isra.0+0x5e>
 800bfb2:	bf00      	nop
 800bfb4:	080124c9 	.word	0x080124c9

0800bfb8 <_strtol_r>:
 800bfb8:	f7ff bf7a 	b.w	800beb0 <_strtol_l.isra.0>

0800bfbc <quorem>:
 800bfbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc0:	6903      	ldr	r3, [r0, #16]
 800bfc2:	690c      	ldr	r4, [r1, #16]
 800bfc4:	42a3      	cmp	r3, r4
 800bfc6:	4607      	mov	r7, r0
 800bfc8:	f2c0 8081 	blt.w	800c0ce <quorem+0x112>
 800bfcc:	3c01      	subs	r4, #1
 800bfce:	f101 0814 	add.w	r8, r1, #20
 800bfd2:	f100 0514 	add.w	r5, r0, #20
 800bfd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfda:	9301      	str	r3, [sp, #4]
 800bfdc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bfe0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bfec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bff0:	fbb2 f6f3 	udiv	r6, r2, r3
 800bff4:	d331      	bcc.n	800c05a <quorem+0x9e>
 800bff6:	f04f 0e00 	mov.w	lr, #0
 800bffa:	4640      	mov	r0, r8
 800bffc:	46ac      	mov	ip, r5
 800bffe:	46f2      	mov	sl, lr
 800c000:	f850 2b04 	ldr.w	r2, [r0], #4
 800c004:	b293      	uxth	r3, r2
 800c006:	fb06 e303 	mla	r3, r6, r3, lr
 800c00a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c00e:	b29b      	uxth	r3, r3
 800c010:	ebaa 0303 	sub.w	r3, sl, r3
 800c014:	0c12      	lsrs	r2, r2, #16
 800c016:	f8dc a000 	ldr.w	sl, [ip]
 800c01a:	fb06 e202 	mla	r2, r6, r2, lr
 800c01e:	fa13 f38a 	uxtah	r3, r3, sl
 800c022:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c026:	fa1f fa82 	uxth.w	sl, r2
 800c02a:	f8dc 2000 	ldr.w	r2, [ip]
 800c02e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800c032:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c036:	b29b      	uxth	r3, r3
 800c038:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c03c:	4581      	cmp	r9, r0
 800c03e:	f84c 3b04 	str.w	r3, [ip], #4
 800c042:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c046:	d2db      	bcs.n	800c000 <quorem+0x44>
 800c048:	f855 300b 	ldr.w	r3, [r5, fp]
 800c04c:	b92b      	cbnz	r3, 800c05a <quorem+0x9e>
 800c04e:	9b01      	ldr	r3, [sp, #4]
 800c050:	3b04      	subs	r3, #4
 800c052:	429d      	cmp	r5, r3
 800c054:	461a      	mov	r2, r3
 800c056:	d32e      	bcc.n	800c0b6 <quorem+0xfa>
 800c058:	613c      	str	r4, [r7, #16]
 800c05a:	4638      	mov	r0, r7
 800c05c:	f001 fc8a 	bl	800d974 <__mcmp>
 800c060:	2800      	cmp	r0, #0
 800c062:	db24      	blt.n	800c0ae <quorem+0xf2>
 800c064:	3601      	adds	r6, #1
 800c066:	4628      	mov	r0, r5
 800c068:	f04f 0c00 	mov.w	ip, #0
 800c06c:	f858 2b04 	ldr.w	r2, [r8], #4
 800c070:	f8d0 e000 	ldr.w	lr, [r0]
 800c074:	b293      	uxth	r3, r2
 800c076:	ebac 0303 	sub.w	r3, ip, r3
 800c07a:	0c12      	lsrs	r2, r2, #16
 800c07c:	fa13 f38e 	uxtah	r3, r3, lr
 800c080:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c084:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c088:	b29b      	uxth	r3, r3
 800c08a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c08e:	45c1      	cmp	r9, r8
 800c090:	f840 3b04 	str.w	r3, [r0], #4
 800c094:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c098:	d2e8      	bcs.n	800c06c <quorem+0xb0>
 800c09a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c09e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0a2:	b922      	cbnz	r2, 800c0ae <quorem+0xf2>
 800c0a4:	3b04      	subs	r3, #4
 800c0a6:	429d      	cmp	r5, r3
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	d30a      	bcc.n	800c0c2 <quorem+0x106>
 800c0ac:	613c      	str	r4, [r7, #16]
 800c0ae:	4630      	mov	r0, r6
 800c0b0:	b003      	add	sp, #12
 800c0b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b6:	6812      	ldr	r2, [r2, #0]
 800c0b8:	3b04      	subs	r3, #4
 800c0ba:	2a00      	cmp	r2, #0
 800c0bc:	d1cc      	bne.n	800c058 <quorem+0x9c>
 800c0be:	3c01      	subs	r4, #1
 800c0c0:	e7c7      	b.n	800c052 <quorem+0x96>
 800c0c2:	6812      	ldr	r2, [r2, #0]
 800c0c4:	3b04      	subs	r3, #4
 800c0c6:	2a00      	cmp	r2, #0
 800c0c8:	d1f0      	bne.n	800c0ac <quorem+0xf0>
 800c0ca:	3c01      	subs	r4, #1
 800c0cc:	e7eb      	b.n	800c0a6 <quorem+0xea>
 800c0ce:	2000      	movs	r0, #0
 800c0d0:	e7ee      	b.n	800c0b0 <quorem+0xf4>
 800c0d2:	0000      	movs	r0, r0
 800c0d4:	0000      	movs	r0, r0
	...

0800c0d8 <_dtoa_r>:
 800c0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0dc:	ed2d 8b02 	vpush	{d8}
 800c0e0:	ec57 6b10 	vmov	r6, r7, d0
 800c0e4:	b095      	sub	sp, #84	; 0x54
 800c0e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c0e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c0ec:	9105      	str	r1, [sp, #20]
 800c0ee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	9209      	str	r2, [sp, #36]	; 0x24
 800c0f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0f8:	b975      	cbnz	r5, 800c118 <_dtoa_r+0x40>
 800c0fa:	2010      	movs	r0, #16
 800c0fc:	f001 f94c 	bl	800d398 <malloc>
 800c100:	4602      	mov	r2, r0
 800c102:	6260      	str	r0, [r4, #36]	; 0x24
 800c104:	b920      	cbnz	r0, 800c110 <_dtoa_r+0x38>
 800c106:	4bb2      	ldr	r3, [pc, #712]	; (800c3d0 <_dtoa_r+0x2f8>)
 800c108:	21ea      	movs	r1, #234	; 0xea
 800c10a:	48b2      	ldr	r0, [pc, #712]	; (800c3d4 <_dtoa_r+0x2fc>)
 800c10c:	f001 fffc 	bl	800e108 <__assert_func>
 800c110:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c114:	6005      	str	r5, [r0, #0]
 800c116:	60c5      	str	r5, [r0, #12]
 800c118:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c11a:	6819      	ldr	r1, [r3, #0]
 800c11c:	b151      	cbz	r1, 800c134 <_dtoa_r+0x5c>
 800c11e:	685a      	ldr	r2, [r3, #4]
 800c120:	604a      	str	r2, [r1, #4]
 800c122:	2301      	movs	r3, #1
 800c124:	4093      	lsls	r3, r2
 800c126:	608b      	str	r3, [r1, #8]
 800c128:	4620      	mov	r0, r4
 800c12a:	f001 f99b 	bl	800d464 <_Bfree>
 800c12e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c130:	2200      	movs	r2, #0
 800c132:	601a      	str	r2, [r3, #0]
 800c134:	1e3b      	subs	r3, r7, #0
 800c136:	bfb9      	ittee	lt
 800c138:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c13c:	9303      	strlt	r3, [sp, #12]
 800c13e:	2300      	movge	r3, #0
 800c140:	f8c8 3000 	strge.w	r3, [r8]
 800c144:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c148:	4ba3      	ldr	r3, [pc, #652]	; (800c3d8 <_dtoa_r+0x300>)
 800c14a:	bfbc      	itt	lt
 800c14c:	2201      	movlt	r2, #1
 800c14e:	f8c8 2000 	strlt.w	r2, [r8]
 800c152:	ea33 0309 	bics.w	r3, r3, r9
 800c156:	d11b      	bne.n	800c190 <_dtoa_r+0xb8>
 800c158:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c15a:	f242 730f 	movw	r3, #9999	; 0x270f
 800c15e:	6013      	str	r3, [r2, #0]
 800c160:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c164:	4333      	orrs	r3, r6
 800c166:	f000 857a 	beq.w	800cc5e <_dtoa_r+0xb86>
 800c16a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c16c:	b963      	cbnz	r3, 800c188 <_dtoa_r+0xb0>
 800c16e:	4b9b      	ldr	r3, [pc, #620]	; (800c3dc <_dtoa_r+0x304>)
 800c170:	e024      	b.n	800c1bc <_dtoa_r+0xe4>
 800c172:	4b9b      	ldr	r3, [pc, #620]	; (800c3e0 <_dtoa_r+0x308>)
 800c174:	9300      	str	r3, [sp, #0]
 800c176:	3308      	adds	r3, #8
 800c178:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c17a:	6013      	str	r3, [r2, #0]
 800c17c:	9800      	ldr	r0, [sp, #0]
 800c17e:	b015      	add	sp, #84	; 0x54
 800c180:	ecbd 8b02 	vpop	{d8}
 800c184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c188:	4b94      	ldr	r3, [pc, #592]	; (800c3dc <_dtoa_r+0x304>)
 800c18a:	9300      	str	r3, [sp, #0]
 800c18c:	3303      	adds	r3, #3
 800c18e:	e7f3      	b.n	800c178 <_dtoa_r+0xa0>
 800c190:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c194:	2200      	movs	r2, #0
 800c196:	ec51 0b17 	vmov	r0, r1, d7
 800c19a:	2300      	movs	r3, #0
 800c19c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800c1a0:	f7f4 fc92 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1a4:	4680      	mov	r8, r0
 800c1a6:	b158      	cbz	r0, 800c1c0 <_dtoa_r+0xe8>
 800c1a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	6013      	str	r3, [r2, #0]
 800c1ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	f000 8551 	beq.w	800cc58 <_dtoa_r+0xb80>
 800c1b6:	488b      	ldr	r0, [pc, #556]	; (800c3e4 <_dtoa_r+0x30c>)
 800c1b8:	6018      	str	r0, [r3, #0]
 800c1ba:	1e43      	subs	r3, r0, #1
 800c1bc:	9300      	str	r3, [sp, #0]
 800c1be:	e7dd      	b.n	800c17c <_dtoa_r+0xa4>
 800c1c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800c1c4:	aa12      	add	r2, sp, #72	; 0x48
 800c1c6:	a913      	add	r1, sp, #76	; 0x4c
 800c1c8:	4620      	mov	r0, r4
 800c1ca:	f001 fcf3 	bl	800dbb4 <__d2b>
 800c1ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c1d2:	4683      	mov	fp, r0
 800c1d4:	2d00      	cmp	r5, #0
 800c1d6:	d07c      	beq.n	800c2d2 <_dtoa_r+0x1fa>
 800c1d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800c1de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800c1e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c1ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c1ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c1f2:	4b7d      	ldr	r3, [pc, #500]	; (800c3e8 <_dtoa_r+0x310>)
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	4630      	mov	r0, r6
 800c1f8:	4639      	mov	r1, r7
 800c1fa:	f7f4 f845 	bl	8000288 <__aeabi_dsub>
 800c1fe:	a36e      	add	r3, pc, #440	; (adr r3, 800c3b8 <_dtoa_r+0x2e0>)
 800c200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c204:	f7f4 f9f8 	bl	80005f8 <__aeabi_dmul>
 800c208:	a36d      	add	r3, pc, #436	; (adr r3, 800c3c0 <_dtoa_r+0x2e8>)
 800c20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20e:	f7f4 f83d 	bl	800028c <__adddf3>
 800c212:	4606      	mov	r6, r0
 800c214:	4628      	mov	r0, r5
 800c216:	460f      	mov	r7, r1
 800c218:	f7f4 f984 	bl	8000524 <__aeabi_i2d>
 800c21c:	a36a      	add	r3, pc, #424	; (adr r3, 800c3c8 <_dtoa_r+0x2f0>)
 800c21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c222:	f7f4 f9e9 	bl	80005f8 <__aeabi_dmul>
 800c226:	4602      	mov	r2, r0
 800c228:	460b      	mov	r3, r1
 800c22a:	4630      	mov	r0, r6
 800c22c:	4639      	mov	r1, r7
 800c22e:	f7f4 f82d 	bl	800028c <__adddf3>
 800c232:	4606      	mov	r6, r0
 800c234:	460f      	mov	r7, r1
 800c236:	f7f4 fc8f 	bl	8000b58 <__aeabi_d2iz>
 800c23a:	2200      	movs	r2, #0
 800c23c:	4682      	mov	sl, r0
 800c23e:	2300      	movs	r3, #0
 800c240:	4630      	mov	r0, r6
 800c242:	4639      	mov	r1, r7
 800c244:	f7f4 fc4a 	bl	8000adc <__aeabi_dcmplt>
 800c248:	b148      	cbz	r0, 800c25e <_dtoa_r+0x186>
 800c24a:	4650      	mov	r0, sl
 800c24c:	f7f4 f96a 	bl	8000524 <__aeabi_i2d>
 800c250:	4632      	mov	r2, r6
 800c252:	463b      	mov	r3, r7
 800c254:	f7f4 fc38 	bl	8000ac8 <__aeabi_dcmpeq>
 800c258:	b908      	cbnz	r0, 800c25e <_dtoa_r+0x186>
 800c25a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c25e:	f1ba 0f16 	cmp.w	sl, #22
 800c262:	d854      	bhi.n	800c30e <_dtoa_r+0x236>
 800c264:	4b61      	ldr	r3, [pc, #388]	; (800c3ec <_dtoa_r+0x314>)
 800c266:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c272:	f7f4 fc33 	bl	8000adc <__aeabi_dcmplt>
 800c276:	2800      	cmp	r0, #0
 800c278:	d04b      	beq.n	800c312 <_dtoa_r+0x23a>
 800c27a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c27e:	2300      	movs	r3, #0
 800c280:	930e      	str	r3, [sp, #56]	; 0x38
 800c282:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c284:	1b5d      	subs	r5, r3, r5
 800c286:	1e6b      	subs	r3, r5, #1
 800c288:	9304      	str	r3, [sp, #16]
 800c28a:	bf43      	ittte	mi
 800c28c:	2300      	movmi	r3, #0
 800c28e:	f1c5 0801 	rsbmi	r8, r5, #1
 800c292:	9304      	strmi	r3, [sp, #16]
 800c294:	f04f 0800 	movpl.w	r8, #0
 800c298:	f1ba 0f00 	cmp.w	sl, #0
 800c29c:	db3b      	blt.n	800c316 <_dtoa_r+0x23e>
 800c29e:	9b04      	ldr	r3, [sp, #16]
 800c2a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800c2a4:	4453      	add	r3, sl
 800c2a6:	9304      	str	r3, [sp, #16]
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	9306      	str	r3, [sp, #24]
 800c2ac:	9b05      	ldr	r3, [sp, #20]
 800c2ae:	2b09      	cmp	r3, #9
 800c2b0:	d869      	bhi.n	800c386 <_dtoa_r+0x2ae>
 800c2b2:	2b05      	cmp	r3, #5
 800c2b4:	bfc4      	itt	gt
 800c2b6:	3b04      	subgt	r3, #4
 800c2b8:	9305      	strgt	r3, [sp, #20]
 800c2ba:	9b05      	ldr	r3, [sp, #20]
 800c2bc:	f1a3 0302 	sub.w	r3, r3, #2
 800c2c0:	bfcc      	ite	gt
 800c2c2:	2500      	movgt	r5, #0
 800c2c4:	2501      	movle	r5, #1
 800c2c6:	2b03      	cmp	r3, #3
 800c2c8:	d869      	bhi.n	800c39e <_dtoa_r+0x2c6>
 800c2ca:	e8df f003 	tbb	[pc, r3]
 800c2ce:	4e2c      	.short	0x4e2c
 800c2d0:	5a4c      	.short	0x5a4c
 800c2d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800c2d6:	441d      	add	r5, r3
 800c2d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c2dc:	2b20      	cmp	r3, #32
 800c2de:	bfc1      	itttt	gt
 800c2e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c2e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c2e8:	fa09 f303 	lslgt.w	r3, r9, r3
 800c2ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c2f0:	bfda      	itte	le
 800c2f2:	f1c3 0320 	rsble	r3, r3, #32
 800c2f6:	fa06 f003 	lslle.w	r0, r6, r3
 800c2fa:	4318      	orrgt	r0, r3
 800c2fc:	f7f4 f902 	bl	8000504 <__aeabi_ui2d>
 800c300:	2301      	movs	r3, #1
 800c302:	4606      	mov	r6, r0
 800c304:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c308:	3d01      	subs	r5, #1
 800c30a:	9310      	str	r3, [sp, #64]	; 0x40
 800c30c:	e771      	b.n	800c1f2 <_dtoa_r+0x11a>
 800c30e:	2301      	movs	r3, #1
 800c310:	e7b6      	b.n	800c280 <_dtoa_r+0x1a8>
 800c312:	900e      	str	r0, [sp, #56]	; 0x38
 800c314:	e7b5      	b.n	800c282 <_dtoa_r+0x1aa>
 800c316:	f1ca 0300 	rsb	r3, sl, #0
 800c31a:	9306      	str	r3, [sp, #24]
 800c31c:	2300      	movs	r3, #0
 800c31e:	eba8 080a 	sub.w	r8, r8, sl
 800c322:	930d      	str	r3, [sp, #52]	; 0x34
 800c324:	e7c2      	b.n	800c2ac <_dtoa_r+0x1d4>
 800c326:	2300      	movs	r3, #0
 800c328:	9308      	str	r3, [sp, #32]
 800c32a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	dc39      	bgt.n	800c3a4 <_dtoa_r+0x2cc>
 800c330:	f04f 0901 	mov.w	r9, #1
 800c334:	f8cd 9004 	str.w	r9, [sp, #4]
 800c338:	464b      	mov	r3, r9
 800c33a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800c33e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c340:	2200      	movs	r2, #0
 800c342:	6042      	str	r2, [r0, #4]
 800c344:	2204      	movs	r2, #4
 800c346:	f102 0614 	add.w	r6, r2, #20
 800c34a:	429e      	cmp	r6, r3
 800c34c:	6841      	ldr	r1, [r0, #4]
 800c34e:	d92f      	bls.n	800c3b0 <_dtoa_r+0x2d8>
 800c350:	4620      	mov	r0, r4
 800c352:	f001 f847 	bl	800d3e4 <_Balloc>
 800c356:	9000      	str	r0, [sp, #0]
 800c358:	2800      	cmp	r0, #0
 800c35a:	d14b      	bne.n	800c3f4 <_dtoa_r+0x31c>
 800c35c:	4b24      	ldr	r3, [pc, #144]	; (800c3f0 <_dtoa_r+0x318>)
 800c35e:	4602      	mov	r2, r0
 800c360:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c364:	e6d1      	b.n	800c10a <_dtoa_r+0x32>
 800c366:	2301      	movs	r3, #1
 800c368:	e7de      	b.n	800c328 <_dtoa_r+0x250>
 800c36a:	2300      	movs	r3, #0
 800c36c:	9308      	str	r3, [sp, #32]
 800c36e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c370:	eb0a 0903 	add.w	r9, sl, r3
 800c374:	f109 0301 	add.w	r3, r9, #1
 800c378:	2b01      	cmp	r3, #1
 800c37a:	9301      	str	r3, [sp, #4]
 800c37c:	bfb8      	it	lt
 800c37e:	2301      	movlt	r3, #1
 800c380:	e7dd      	b.n	800c33e <_dtoa_r+0x266>
 800c382:	2301      	movs	r3, #1
 800c384:	e7f2      	b.n	800c36c <_dtoa_r+0x294>
 800c386:	2501      	movs	r5, #1
 800c388:	2300      	movs	r3, #0
 800c38a:	9305      	str	r3, [sp, #20]
 800c38c:	9508      	str	r5, [sp, #32]
 800c38e:	f04f 39ff 	mov.w	r9, #4294967295
 800c392:	2200      	movs	r2, #0
 800c394:	f8cd 9004 	str.w	r9, [sp, #4]
 800c398:	2312      	movs	r3, #18
 800c39a:	9209      	str	r2, [sp, #36]	; 0x24
 800c39c:	e7cf      	b.n	800c33e <_dtoa_r+0x266>
 800c39e:	2301      	movs	r3, #1
 800c3a0:	9308      	str	r3, [sp, #32]
 800c3a2:	e7f4      	b.n	800c38e <_dtoa_r+0x2b6>
 800c3a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c3a8:	f8cd 9004 	str.w	r9, [sp, #4]
 800c3ac:	464b      	mov	r3, r9
 800c3ae:	e7c6      	b.n	800c33e <_dtoa_r+0x266>
 800c3b0:	3101      	adds	r1, #1
 800c3b2:	6041      	str	r1, [r0, #4]
 800c3b4:	0052      	lsls	r2, r2, #1
 800c3b6:	e7c6      	b.n	800c346 <_dtoa_r+0x26e>
 800c3b8:	636f4361 	.word	0x636f4361
 800c3bc:	3fd287a7 	.word	0x3fd287a7
 800c3c0:	8b60c8b3 	.word	0x8b60c8b3
 800c3c4:	3fc68a28 	.word	0x3fc68a28
 800c3c8:	509f79fb 	.word	0x509f79fb
 800c3cc:	3fd34413 	.word	0x3fd34413
 800c3d0:	080125d6 	.word	0x080125d6
 800c3d4:	080125ed 	.word	0x080125ed
 800c3d8:	7ff00000 	.word	0x7ff00000
 800c3dc:	080125d2 	.word	0x080125d2
 800c3e0:	080125c9 	.word	0x080125c9
 800c3e4:	0801244d 	.word	0x0801244d
 800c3e8:	3ff80000 	.word	0x3ff80000
 800c3ec:	08012768 	.word	0x08012768
 800c3f0:	0801264c 	.word	0x0801264c
 800c3f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c3f6:	9a00      	ldr	r2, [sp, #0]
 800c3f8:	601a      	str	r2, [r3, #0]
 800c3fa:	9b01      	ldr	r3, [sp, #4]
 800c3fc:	2b0e      	cmp	r3, #14
 800c3fe:	f200 80ad 	bhi.w	800c55c <_dtoa_r+0x484>
 800c402:	2d00      	cmp	r5, #0
 800c404:	f000 80aa 	beq.w	800c55c <_dtoa_r+0x484>
 800c408:	f1ba 0f00 	cmp.w	sl, #0
 800c40c:	dd36      	ble.n	800c47c <_dtoa_r+0x3a4>
 800c40e:	4ac3      	ldr	r2, [pc, #780]	; (800c71c <_dtoa_r+0x644>)
 800c410:	f00a 030f 	and.w	r3, sl, #15
 800c414:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c418:	ed93 7b00 	vldr	d7, [r3]
 800c41c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c420:	ea4f 172a 	mov.w	r7, sl, asr #4
 800c424:	eeb0 8a47 	vmov.f32	s16, s14
 800c428:	eef0 8a67 	vmov.f32	s17, s15
 800c42c:	d016      	beq.n	800c45c <_dtoa_r+0x384>
 800c42e:	4bbc      	ldr	r3, [pc, #752]	; (800c720 <_dtoa_r+0x648>)
 800c430:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c434:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c438:	f7f4 fa08 	bl	800084c <__aeabi_ddiv>
 800c43c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c440:	f007 070f 	and.w	r7, r7, #15
 800c444:	2503      	movs	r5, #3
 800c446:	4eb6      	ldr	r6, [pc, #728]	; (800c720 <_dtoa_r+0x648>)
 800c448:	b957      	cbnz	r7, 800c460 <_dtoa_r+0x388>
 800c44a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c44e:	ec53 2b18 	vmov	r2, r3, d8
 800c452:	f7f4 f9fb 	bl	800084c <__aeabi_ddiv>
 800c456:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c45a:	e029      	b.n	800c4b0 <_dtoa_r+0x3d8>
 800c45c:	2502      	movs	r5, #2
 800c45e:	e7f2      	b.n	800c446 <_dtoa_r+0x36e>
 800c460:	07f9      	lsls	r1, r7, #31
 800c462:	d508      	bpl.n	800c476 <_dtoa_r+0x39e>
 800c464:	ec51 0b18 	vmov	r0, r1, d8
 800c468:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c46c:	f7f4 f8c4 	bl	80005f8 <__aeabi_dmul>
 800c470:	ec41 0b18 	vmov	d8, r0, r1
 800c474:	3501      	adds	r5, #1
 800c476:	107f      	asrs	r7, r7, #1
 800c478:	3608      	adds	r6, #8
 800c47a:	e7e5      	b.n	800c448 <_dtoa_r+0x370>
 800c47c:	f000 80a6 	beq.w	800c5cc <_dtoa_r+0x4f4>
 800c480:	f1ca 0600 	rsb	r6, sl, #0
 800c484:	4ba5      	ldr	r3, [pc, #660]	; (800c71c <_dtoa_r+0x644>)
 800c486:	4fa6      	ldr	r7, [pc, #664]	; (800c720 <_dtoa_r+0x648>)
 800c488:	f006 020f 	and.w	r2, r6, #15
 800c48c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c494:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c498:	f7f4 f8ae 	bl	80005f8 <__aeabi_dmul>
 800c49c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4a0:	1136      	asrs	r6, r6, #4
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	2502      	movs	r5, #2
 800c4a6:	2e00      	cmp	r6, #0
 800c4a8:	f040 8085 	bne.w	800c5b6 <_dtoa_r+0x4de>
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d1d2      	bne.n	800c456 <_dtoa_r+0x37e>
 800c4b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	f000 808c 	beq.w	800c5d0 <_dtoa_r+0x4f8>
 800c4b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c4bc:	4b99      	ldr	r3, [pc, #612]	; (800c724 <_dtoa_r+0x64c>)
 800c4be:	2200      	movs	r2, #0
 800c4c0:	4630      	mov	r0, r6
 800c4c2:	4639      	mov	r1, r7
 800c4c4:	f7f4 fb0a 	bl	8000adc <__aeabi_dcmplt>
 800c4c8:	2800      	cmp	r0, #0
 800c4ca:	f000 8081 	beq.w	800c5d0 <_dtoa_r+0x4f8>
 800c4ce:	9b01      	ldr	r3, [sp, #4]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d07d      	beq.n	800c5d0 <_dtoa_r+0x4f8>
 800c4d4:	f1b9 0f00 	cmp.w	r9, #0
 800c4d8:	dd3c      	ble.n	800c554 <_dtoa_r+0x47c>
 800c4da:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c4de:	9307      	str	r3, [sp, #28]
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	4b91      	ldr	r3, [pc, #580]	; (800c728 <_dtoa_r+0x650>)
 800c4e4:	4630      	mov	r0, r6
 800c4e6:	4639      	mov	r1, r7
 800c4e8:	f7f4 f886 	bl	80005f8 <__aeabi_dmul>
 800c4ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4f0:	3501      	adds	r5, #1
 800c4f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c4f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	f7f4 f812 	bl	8000524 <__aeabi_i2d>
 800c500:	4632      	mov	r2, r6
 800c502:	463b      	mov	r3, r7
 800c504:	f7f4 f878 	bl	80005f8 <__aeabi_dmul>
 800c508:	4b88      	ldr	r3, [pc, #544]	; (800c72c <_dtoa_r+0x654>)
 800c50a:	2200      	movs	r2, #0
 800c50c:	f7f3 febe 	bl	800028c <__adddf3>
 800c510:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c518:	9303      	str	r3, [sp, #12]
 800c51a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d15c      	bne.n	800c5da <_dtoa_r+0x502>
 800c520:	4b83      	ldr	r3, [pc, #524]	; (800c730 <_dtoa_r+0x658>)
 800c522:	2200      	movs	r2, #0
 800c524:	4630      	mov	r0, r6
 800c526:	4639      	mov	r1, r7
 800c528:	f7f3 feae 	bl	8000288 <__aeabi_dsub>
 800c52c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c530:	4606      	mov	r6, r0
 800c532:	460f      	mov	r7, r1
 800c534:	f7f4 faf0 	bl	8000b18 <__aeabi_dcmpgt>
 800c538:	2800      	cmp	r0, #0
 800c53a:	f040 8296 	bne.w	800ca6a <_dtoa_r+0x992>
 800c53e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c542:	4630      	mov	r0, r6
 800c544:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c548:	4639      	mov	r1, r7
 800c54a:	f7f4 fac7 	bl	8000adc <__aeabi_dcmplt>
 800c54e:	2800      	cmp	r0, #0
 800c550:	f040 8288 	bne.w	800ca64 <_dtoa_r+0x98c>
 800c554:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c558:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c55c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c55e:	2b00      	cmp	r3, #0
 800c560:	f2c0 8158 	blt.w	800c814 <_dtoa_r+0x73c>
 800c564:	f1ba 0f0e 	cmp.w	sl, #14
 800c568:	f300 8154 	bgt.w	800c814 <_dtoa_r+0x73c>
 800c56c:	4b6b      	ldr	r3, [pc, #428]	; (800c71c <_dtoa_r+0x644>)
 800c56e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c572:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c578:	2b00      	cmp	r3, #0
 800c57a:	f280 80e3 	bge.w	800c744 <_dtoa_r+0x66c>
 800c57e:	9b01      	ldr	r3, [sp, #4]
 800c580:	2b00      	cmp	r3, #0
 800c582:	f300 80df 	bgt.w	800c744 <_dtoa_r+0x66c>
 800c586:	f040 826d 	bne.w	800ca64 <_dtoa_r+0x98c>
 800c58a:	4b69      	ldr	r3, [pc, #420]	; (800c730 <_dtoa_r+0x658>)
 800c58c:	2200      	movs	r2, #0
 800c58e:	4640      	mov	r0, r8
 800c590:	4649      	mov	r1, r9
 800c592:	f7f4 f831 	bl	80005f8 <__aeabi_dmul>
 800c596:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c59a:	f7f4 fab3 	bl	8000b04 <__aeabi_dcmpge>
 800c59e:	9e01      	ldr	r6, [sp, #4]
 800c5a0:	4637      	mov	r7, r6
 800c5a2:	2800      	cmp	r0, #0
 800c5a4:	f040 8243 	bne.w	800ca2e <_dtoa_r+0x956>
 800c5a8:	9d00      	ldr	r5, [sp, #0]
 800c5aa:	2331      	movs	r3, #49	; 0x31
 800c5ac:	f805 3b01 	strb.w	r3, [r5], #1
 800c5b0:	f10a 0a01 	add.w	sl, sl, #1
 800c5b4:	e23f      	b.n	800ca36 <_dtoa_r+0x95e>
 800c5b6:	07f2      	lsls	r2, r6, #31
 800c5b8:	d505      	bpl.n	800c5c6 <_dtoa_r+0x4ee>
 800c5ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5be:	f7f4 f81b 	bl	80005f8 <__aeabi_dmul>
 800c5c2:	3501      	adds	r5, #1
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	1076      	asrs	r6, r6, #1
 800c5c8:	3708      	adds	r7, #8
 800c5ca:	e76c      	b.n	800c4a6 <_dtoa_r+0x3ce>
 800c5cc:	2502      	movs	r5, #2
 800c5ce:	e76f      	b.n	800c4b0 <_dtoa_r+0x3d8>
 800c5d0:	9b01      	ldr	r3, [sp, #4]
 800c5d2:	f8cd a01c 	str.w	sl, [sp, #28]
 800c5d6:	930c      	str	r3, [sp, #48]	; 0x30
 800c5d8:	e78d      	b.n	800c4f6 <_dtoa_r+0x41e>
 800c5da:	9900      	ldr	r1, [sp, #0]
 800c5dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c5de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c5e0:	4b4e      	ldr	r3, [pc, #312]	; (800c71c <_dtoa_r+0x644>)
 800c5e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c5e6:	4401      	add	r1, r0
 800c5e8:	9102      	str	r1, [sp, #8]
 800c5ea:	9908      	ldr	r1, [sp, #32]
 800c5ec:	eeb0 8a47 	vmov.f32	s16, s14
 800c5f0:	eef0 8a67 	vmov.f32	s17, s15
 800c5f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c5fc:	2900      	cmp	r1, #0
 800c5fe:	d045      	beq.n	800c68c <_dtoa_r+0x5b4>
 800c600:	494c      	ldr	r1, [pc, #304]	; (800c734 <_dtoa_r+0x65c>)
 800c602:	2000      	movs	r0, #0
 800c604:	f7f4 f922 	bl	800084c <__aeabi_ddiv>
 800c608:	ec53 2b18 	vmov	r2, r3, d8
 800c60c:	f7f3 fe3c 	bl	8000288 <__aeabi_dsub>
 800c610:	9d00      	ldr	r5, [sp, #0]
 800c612:	ec41 0b18 	vmov	d8, r0, r1
 800c616:	4639      	mov	r1, r7
 800c618:	4630      	mov	r0, r6
 800c61a:	f7f4 fa9d 	bl	8000b58 <__aeabi_d2iz>
 800c61e:	900c      	str	r0, [sp, #48]	; 0x30
 800c620:	f7f3 ff80 	bl	8000524 <__aeabi_i2d>
 800c624:	4602      	mov	r2, r0
 800c626:	460b      	mov	r3, r1
 800c628:	4630      	mov	r0, r6
 800c62a:	4639      	mov	r1, r7
 800c62c:	f7f3 fe2c 	bl	8000288 <__aeabi_dsub>
 800c630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c632:	3330      	adds	r3, #48	; 0x30
 800c634:	f805 3b01 	strb.w	r3, [r5], #1
 800c638:	ec53 2b18 	vmov	r2, r3, d8
 800c63c:	4606      	mov	r6, r0
 800c63e:	460f      	mov	r7, r1
 800c640:	f7f4 fa4c 	bl	8000adc <__aeabi_dcmplt>
 800c644:	2800      	cmp	r0, #0
 800c646:	d165      	bne.n	800c714 <_dtoa_r+0x63c>
 800c648:	4632      	mov	r2, r6
 800c64a:	463b      	mov	r3, r7
 800c64c:	4935      	ldr	r1, [pc, #212]	; (800c724 <_dtoa_r+0x64c>)
 800c64e:	2000      	movs	r0, #0
 800c650:	f7f3 fe1a 	bl	8000288 <__aeabi_dsub>
 800c654:	ec53 2b18 	vmov	r2, r3, d8
 800c658:	f7f4 fa40 	bl	8000adc <__aeabi_dcmplt>
 800c65c:	2800      	cmp	r0, #0
 800c65e:	f040 80b9 	bne.w	800c7d4 <_dtoa_r+0x6fc>
 800c662:	9b02      	ldr	r3, [sp, #8]
 800c664:	429d      	cmp	r5, r3
 800c666:	f43f af75 	beq.w	800c554 <_dtoa_r+0x47c>
 800c66a:	4b2f      	ldr	r3, [pc, #188]	; (800c728 <_dtoa_r+0x650>)
 800c66c:	ec51 0b18 	vmov	r0, r1, d8
 800c670:	2200      	movs	r2, #0
 800c672:	f7f3 ffc1 	bl	80005f8 <__aeabi_dmul>
 800c676:	4b2c      	ldr	r3, [pc, #176]	; (800c728 <_dtoa_r+0x650>)
 800c678:	ec41 0b18 	vmov	d8, r0, r1
 800c67c:	2200      	movs	r2, #0
 800c67e:	4630      	mov	r0, r6
 800c680:	4639      	mov	r1, r7
 800c682:	f7f3 ffb9 	bl	80005f8 <__aeabi_dmul>
 800c686:	4606      	mov	r6, r0
 800c688:	460f      	mov	r7, r1
 800c68a:	e7c4      	b.n	800c616 <_dtoa_r+0x53e>
 800c68c:	ec51 0b17 	vmov	r0, r1, d7
 800c690:	f7f3 ffb2 	bl	80005f8 <__aeabi_dmul>
 800c694:	9b02      	ldr	r3, [sp, #8]
 800c696:	9d00      	ldr	r5, [sp, #0]
 800c698:	930c      	str	r3, [sp, #48]	; 0x30
 800c69a:	ec41 0b18 	vmov	d8, r0, r1
 800c69e:	4639      	mov	r1, r7
 800c6a0:	4630      	mov	r0, r6
 800c6a2:	f7f4 fa59 	bl	8000b58 <__aeabi_d2iz>
 800c6a6:	9011      	str	r0, [sp, #68]	; 0x44
 800c6a8:	f7f3 ff3c 	bl	8000524 <__aeabi_i2d>
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	4630      	mov	r0, r6
 800c6b2:	4639      	mov	r1, r7
 800c6b4:	f7f3 fde8 	bl	8000288 <__aeabi_dsub>
 800c6b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6ba:	3330      	adds	r3, #48	; 0x30
 800c6bc:	f805 3b01 	strb.w	r3, [r5], #1
 800c6c0:	9b02      	ldr	r3, [sp, #8]
 800c6c2:	429d      	cmp	r5, r3
 800c6c4:	4606      	mov	r6, r0
 800c6c6:	460f      	mov	r7, r1
 800c6c8:	f04f 0200 	mov.w	r2, #0
 800c6cc:	d134      	bne.n	800c738 <_dtoa_r+0x660>
 800c6ce:	4b19      	ldr	r3, [pc, #100]	; (800c734 <_dtoa_r+0x65c>)
 800c6d0:	ec51 0b18 	vmov	r0, r1, d8
 800c6d4:	f7f3 fdda 	bl	800028c <__adddf3>
 800c6d8:	4602      	mov	r2, r0
 800c6da:	460b      	mov	r3, r1
 800c6dc:	4630      	mov	r0, r6
 800c6de:	4639      	mov	r1, r7
 800c6e0:	f7f4 fa1a 	bl	8000b18 <__aeabi_dcmpgt>
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	d175      	bne.n	800c7d4 <_dtoa_r+0x6fc>
 800c6e8:	ec53 2b18 	vmov	r2, r3, d8
 800c6ec:	4911      	ldr	r1, [pc, #68]	; (800c734 <_dtoa_r+0x65c>)
 800c6ee:	2000      	movs	r0, #0
 800c6f0:	f7f3 fdca 	bl	8000288 <__aeabi_dsub>
 800c6f4:	4602      	mov	r2, r0
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	4639      	mov	r1, r7
 800c6fc:	f7f4 f9ee 	bl	8000adc <__aeabi_dcmplt>
 800c700:	2800      	cmp	r0, #0
 800c702:	f43f af27 	beq.w	800c554 <_dtoa_r+0x47c>
 800c706:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c708:	1e6b      	subs	r3, r5, #1
 800c70a:	930c      	str	r3, [sp, #48]	; 0x30
 800c70c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c710:	2b30      	cmp	r3, #48	; 0x30
 800c712:	d0f8      	beq.n	800c706 <_dtoa_r+0x62e>
 800c714:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c718:	e04a      	b.n	800c7b0 <_dtoa_r+0x6d8>
 800c71a:	bf00      	nop
 800c71c:	08012768 	.word	0x08012768
 800c720:	08012740 	.word	0x08012740
 800c724:	3ff00000 	.word	0x3ff00000
 800c728:	40240000 	.word	0x40240000
 800c72c:	401c0000 	.word	0x401c0000
 800c730:	40140000 	.word	0x40140000
 800c734:	3fe00000 	.word	0x3fe00000
 800c738:	4baf      	ldr	r3, [pc, #700]	; (800c9f8 <_dtoa_r+0x920>)
 800c73a:	f7f3 ff5d 	bl	80005f8 <__aeabi_dmul>
 800c73e:	4606      	mov	r6, r0
 800c740:	460f      	mov	r7, r1
 800c742:	e7ac      	b.n	800c69e <_dtoa_r+0x5c6>
 800c744:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c748:	9d00      	ldr	r5, [sp, #0]
 800c74a:	4642      	mov	r2, r8
 800c74c:	464b      	mov	r3, r9
 800c74e:	4630      	mov	r0, r6
 800c750:	4639      	mov	r1, r7
 800c752:	f7f4 f87b 	bl	800084c <__aeabi_ddiv>
 800c756:	f7f4 f9ff 	bl	8000b58 <__aeabi_d2iz>
 800c75a:	9002      	str	r0, [sp, #8]
 800c75c:	f7f3 fee2 	bl	8000524 <__aeabi_i2d>
 800c760:	4642      	mov	r2, r8
 800c762:	464b      	mov	r3, r9
 800c764:	f7f3 ff48 	bl	80005f8 <__aeabi_dmul>
 800c768:	4602      	mov	r2, r0
 800c76a:	460b      	mov	r3, r1
 800c76c:	4630      	mov	r0, r6
 800c76e:	4639      	mov	r1, r7
 800c770:	f7f3 fd8a 	bl	8000288 <__aeabi_dsub>
 800c774:	9e02      	ldr	r6, [sp, #8]
 800c776:	9f01      	ldr	r7, [sp, #4]
 800c778:	3630      	adds	r6, #48	; 0x30
 800c77a:	f805 6b01 	strb.w	r6, [r5], #1
 800c77e:	9e00      	ldr	r6, [sp, #0]
 800c780:	1bae      	subs	r6, r5, r6
 800c782:	42b7      	cmp	r7, r6
 800c784:	4602      	mov	r2, r0
 800c786:	460b      	mov	r3, r1
 800c788:	d137      	bne.n	800c7fa <_dtoa_r+0x722>
 800c78a:	f7f3 fd7f 	bl	800028c <__adddf3>
 800c78e:	4642      	mov	r2, r8
 800c790:	464b      	mov	r3, r9
 800c792:	4606      	mov	r6, r0
 800c794:	460f      	mov	r7, r1
 800c796:	f7f4 f9bf 	bl	8000b18 <__aeabi_dcmpgt>
 800c79a:	b9c8      	cbnz	r0, 800c7d0 <_dtoa_r+0x6f8>
 800c79c:	4642      	mov	r2, r8
 800c79e:	464b      	mov	r3, r9
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	4639      	mov	r1, r7
 800c7a4:	f7f4 f990 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7a8:	b110      	cbz	r0, 800c7b0 <_dtoa_r+0x6d8>
 800c7aa:	9b02      	ldr	r3, [sp, #8]
 800c7ac:	07d9      	lsls	r1, r3, #31
 800c7ae:	d40f      	bmi.n	800c7d0 <_dtoa_r+0x6f8>
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	4659      	mov	r1, fp
 800c7b4:	f000 fe56 	bl	800d464 <_Bfree>
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	702b      	strb	r3, [r5, #0]
 800c7bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c7be:	f10a 0001 	add.w	r0, sl, #1
 800c7c2:	6018      	str	r0, [r3, #0]
 800c7c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	f43f acd8 	beq.w	800c17c <_dtoa_r+0xa4>
 800c7cc:	601d      	str	r5, [r3, #0]
 800c7ce:	e4d5      	b.n	800c17c <_dtoa_r+0xa4>
 800c7d0:	f8cd a01c 	str.w	sl, [sp, #28]
 800c7d4:	462b      	mov	r3, r5
 800c7d6:	461d      	mov	r5, r3
 800c7d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7dc:	2a39      	cmp	r2, #57	; 0x39
 800c7de:	d108      	bne.n	800c7f2 <_dtoa_r+0x71a>
 800c7e0:	9a00      	ldr	r2, [sp, #0]
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	d1f7      	bne.n	800c7d6 <_dtoa_r+0x6fe>
 800c7e6:	9a07      	ldr	r2, [sp, #28]
 800c7e8:	9900      	ldr	r1, [sp, #0]
 800c7ea:	3201      	adds	r2, #1
 800c7ec:	9207      	str	r2, [sp, #28]
 800c7ee:	2230      	movs	r2, #48	; 0x30
 800c7f0:	700a      	strb	r2, [r1, #0]
 800c7f2:	781a      	ldrb	r2, [r3, #0]
 800c7f4:	3201      	adds	r2, #1
 800c7f6:	701a      	strb	r2, [r3, #0]
 800c7f8:	e78c      	b.n	800c714 <_dtoa_r+0x63c>
 800c7fa:	4b7f      	ldr	r3, [pc, #508]	; (800c9f8 <_dtoa_r+0x920>)
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	f7f3 fefb 	bl	80005f8 <__aeabi_dmul>
 800c802:	2200      	movs	r2, #0
 800c804:	2300      	movs	r3, #0
 800c806:	4606      	mov	r6, r0
 800c808:	460f      	mov	r7, r1
 800c80a:	f7f4 f95d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c80e:	2800      	cmp	r0, #0
 800c810:	d09b      	beq.n	800c74a <_dtoa_r+0x672>
 800c812:	e7cd      	b.n	800c7b0 <_dtoa_r+0x6d8>
 800c814:	9a08      	ldr	r2, [sp, #32]
 800c816:	2a00      	cmp	r2, #0
 800c818:	f000 80c4 	beq.w	800c9a4 <_dtoa_r+0x8cc>
 800c81c:	9a05      	ldr	r2, [sp, #20]
 800c81e:	2a01      	cmp	r2, #1
 800c820:	f300 80a8 	bgt.w	800c974 <_dtoa_r+0x89c>
 800c824:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c826:	2a00      	cmp	r2, #0
 800c828:	f000 80a0 	beq.w	800c96c <_dtoa_r+0x894>
 800c82c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c830:	9e06      	ldr	r6, [sp, #24]
 800c832:	4645      	mov	r5, r8
 800c834:	9a04      	ldr	r2, [sp, #16]
 800c836:	2101      	movs	r1, #1
 800c838:	441a      	add	r2, r3
 800c83a:	4620      	mov	r0, r4
 800c83c:	4498      	add	r8, r3
 800c83e:	9204      	str	r2, [sp, #16]
 800c840:	f000 ff16 	bl	800d670 <__i2b>
 800c844:	4607      	mov	r7, r0
 800c846:	2d00      	cmp	r5, #0
 800c848:	dd0b      	ble.n	800c862 <_dtoa_r+0x78a>
 800c84a:	9b04      	ldr	r3, [sp, #16]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	dd08      	ble.n	800c862 <_dtoa_r+0x78a>
 800c850:	42ab      	cmp	r3, r5
 800c852:	9a04      	ldr	r2, [sp, #16]
 800c854:	bfa8      	it	ge
 800c856:	462b      	movge	r3, r5
 800c858:	eba8 0803 	sub.w	r8, r8, r3
 800c85c:	1aed      	subs	r5, r5, r3
 800c85e:	1ad3      	subs	r3, r2, r3
 800c860:	9304      	str	r3, [sp, #16]
 800c862:	9b06      	ldr	r3, [sp, #24]
 800c864:	b1fb      	cbz	r3, 800c8a6 <_dtoa_r+0x7ce>
 800c866:	9b08      	ldr	r3, [sp, #32]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	f000 809f 	beq.w	800c9ac <_dtoa_r+0x8d4>
 800c86e:	2e00      	cmp	r6, #0
 800c870:	dd11      	ble.n	800c896 <_dtoa_r+0x7be>
 800c872:	4639      	mov	r1, r7
 800c874:	4632      	mov	r2, r6
 800c876:	4620      	mov	r0, r4
 800c878:	f000 ffb6 	bl	800d7e8 <__pow5mult>
 800c87c:	465a      	mov	r2, fp
 800c87e:	4601      	mov	r1, r0
 800c880:	4607      	mov	r7, r0
 800c882:	4620      	mov	r0, r4
 800c884:	f000 ff0a 	bl	800d69c <__multiply>
 800c888:	4659      	mov	r1, fp
 800c88a:	9007      	str	r0, [sp, #28]
 800c88c:	4620      	mov	r0, r4
 800c88e:	f000 fde9 	bl	800d464 <_Bfree>
 800c892:	9b07      	ldr	r3, [sp, #28]
 800c894:	469b      	mov	fp, r3
 800c896:	9b06      	ldr	r3, [sp, #24]
 800c898:	1b9a      	subs	r2, r3, r6
 800c89a:	d004      	beq.n	800c8a6 <_dtoa_r+0x7ce>
 800c89c:	4659      	mov	r1, fp
 800c89e:	4620      	mov	r0, r4
 800c8a0:	f000 ffa2 	bl	800d7e8 <__pow5mult>
 800c8a4:	4683      	mov	fp, r0
 800c8a6:	2101      	movs	r1, #1
 800c8a8:	4620      	mov	r0, r4
 800c8aa:	f000 fee1 	bl	800d670 <__i2b>
 800c8ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	4606      	mov	r6, r0
 800c8b4:	dd7c      	ble.n	800c9b0 <_dtoa_r+0x8d8>
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	4601      	mov	r1, r0
 800c8ba:	4620      	mov	r0, r4
 800c8bc:	f000 ff94 	bl	800d7e8 <__pow5mult>
 800c8c0:	9b05      	ldr	r3, [sp, #20]
 800c8c2:	2b01      	cmp	r3, #1
 800c8c4:	4606      	mov	r6, r0
 800c8c6:	dd76      	ble.n	800c9b6 <_dtoa_r+0x8de>
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	9306      	str	r3, [sp, #24]
 800c8cc:	6933      	ldr	r3, [r6, #16]
 800c8ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c8d2:	6918      	ldr	r0, [r3, #16]
 800c8d4:	f000 fe7c 	bl	800d5d0 <__hi0bits>
 800c8d8:	f1c0 0020 	rsb	r0, r0, #32
 800c8dc:	9b04      	ldr	r3, [sp, #16]
 800c8de:	4418      	add	r0, r3
 800c8e0:	f010 001f 	ands.w	r0, r0, #31
 800c8e4:	f000 8086 	beq.w	800c9f4 <_dtoa_r+0x91c>
 800c8e8:	f1c0 0320 	rsb	r3, r0, #32
 800c8ec:	2b04      	cmp	r3, #4
 800c8ee:	dd7f      	ble.n	800c9f0 <_dtoa_r+0x918>
 800c8f0:	f1c0 001c 	rsb	r0, r0, #28
 800c8f4:	9b04      	ldr	r3, [sp, #16]
 800c8f6:	4403      	add	r3, r0
 800c8f8:	4480      	add	r8, r0
 800c8fa:	4405      	add	r5, r0
 800c8fc:	9304      	str	r3, [sp, #16]
 800c8fe:	f1b8 0f00 	cmp.w	r8, #0
 800c902:	dd05      	ble.n	800c910 <_dtoa_r+0x838>
 800c904:	4659      	mov	r1, fp
 800c906:	4642      	mov	r2, r8
 800c908:	4620      	mov	r0, r4
 800c90a:	f000 ffc7 	bl	800d89c <__lshift>
 800c90e:	4683      	mov	fp, r0
 800c910:	9b04      	ldr	r3, [sp, #16]
 800c912:	2b00      	cmp	r3, #0
 800c914:	dd05      	ble.n	800c922 <_dtoa_r+0x84a>
 800c916:	4631      	mov	r1, r6
 800c918:	461a      	mov	r2, r3
 800c91a:	4620      	mov	r0, r4
 800c91c:	f000 ffbe 	bl	800d89c <__lshift>
 800c920:	4606      	mov	r6, r0
 800c922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c924:	2b00      	cmp	r3, #0
 800c926:	d069      	beq.n	800c9fc <_dtoa_r+0x924>
 800c928:	4631      	mov	r1, r6
 800c92a:	4658      	mov	r0, fp
 800c92c:	f001 f822 	bl	800d974 <__mcmp>
 800c930:	2800      	cmp	r0, #0
 800c932:	da63      	bge.n	800c9fc <_dtoa_r+0x924>
 800c934:	2300      	movs	r3, #0
 800c936:	4659      	mov	r1, fp
 800c938:	220a      	movs	r2, #10
 800c93a:	4620      	mov	r0, r4
 800c93c:	f000 fdb4 	bl	800d4a8 <__multadd>
 800c940:	9b08      	ldr	r3, [sp, #32]
 800c942:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c946:	4683      	mov	fp, r0
 800c948:	2b00      	cmp	r3, #0
 800c94a:	f000 818f 	beq.w	800cc6c <_dtoa_r+0xb94>
 800c94e:	4639      	mov	r1, r7
 800c950:	2300      	movs	r3, #0
 800c952:	220a      	movs	r2, #10
 800c954:	4620      	mov	r0, r4
 800c956:	f000 fda7 	bl	800d4a8 <__multadd>
 800c95a:	f1b9 0f00 	cmp.w	r9, #0
 800c95e:	4607      	mov	r7, r0
 800c960:	f300 808e 	bgt.w	800ca80 <_dtoa_r+0x9a8>
 800c964:	9b05      	ldr	r3, [sp, #20]
 800c966:	2b02      	cmp	r3, #2
 800c968:	dc50      	bgt.n	800ca0c <_dtoa_r+0x934>
 800c96a:	e089      	b.n	800ca80 <_dtoa_r+0x9a8>
 800c96c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c96e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c972:	e75d      	b.n	800c830 <_dtoa_r+0x758>
 800c974:	9b01      	ldr	r3, [sp, #4]
 800c976:	1e5e      	subs	r6, r3, #1
 800c978:	9b06      	ldr	r3, [sp, #24]
 800c97a:	42b3      	cmp	r3, r6
 800c97c:	bfbf      	itttt	lt
 800c97e:	9b06      	ldrlt	r3, [sp, #24]
 800c980:	9606      	strlt	r6, [sp, #24]
 800c982:	1af2      	sublt	r2, r6, r3
 800c984:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800c986:	bfb6      	itet	lt
 800c988:	189b      	addlt	r3, r3, r2
 800c98a:	1b9e      	subge	r6, r3, r6
 800c98c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800c98e:	9b01      	ldr	r3, [sp, #4]
 800c990:	bfb8      	it	lt
 800c992:	2600      	movlt	r6, #0
 800c994:	2b00      	cmp	r3, #0
 800c996:	bfb5      	itete	lt
 800c998:	eba8 0503 	sublt.w	r5, r8, r3
 800c99c:	9b01      	ldrge	r3, [sp, #4]
 800c99e:	2300      	movlt	r3, #0
 800c9a0:	4645      	movge	r5, r8
 800c9a2:	e747      	b.n	800c834 <_dtoa_r+0x75c>
 800c9a4:	9e06      	ldr	r6, [sp, #24]
 800c9a6:	9f08      	ldr	r7, [sp, #32]
 800c9a8:	4645      	mov	r5, r8
 800c9aa:	e74c      	b.n	800c846 <_dtoa_r+0x76e>
 800c9ac:	9a06      	ldr	r2, [sp, #24]
 800c9ae:	e775      	b.n	800c89c <_dtoa_r+0x7c4>
 800c9b0:	9b05      	ldr	r3, [sp, #20]
 800c9b2:	2b01      	cmp	r3, #1
 800c9b4:	dc18      	bgt.n	800c9e8 <_dtoa_r+0x910>
 800c9b6:	9b02      	ldr	r3, [sp, #8]
 800c9b8:	b9b3      	cbnz	r3, 800c9e8 <_dtoa_r+0x910>
 800c9ba:	9b03      	ldr	r3, [sp, #12]
 800c9bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9c0:	b9a3      	cbnz	r3, 800c9ec <_dtoa_r+0x914>
 800c9c2:	9b03      	ldr	r3, [sp, #12]
 800c9c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c9c8:	0d1b      	lsrs	r3, r3, #20
 800c9ca:	051b      	lsls	r3, r3, #20
 800c9cc:	b12b      	cbz	r3, 800c9da <_dtoa_r+0x902>
 800c9ce:	9b04      	ldr	r3, [sp, #16]
 800c9d0:	3301      	adds	r3, #1
 800c9d2:	9304      	str	r3, [sp, #16]
 800c9d4:	f108 0801 	add.w	r8, r8, #1
 800c9d8:	2301      	movs	r3, #1
 800c9da:	9306      	str	r3, [sp, #24]
 800c9dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	f47f af74 	bne.w	800c8cc <_dtoa_r+0x7f4>
 800c9e4:	2001      	movs	r0, #1
 800c9e6:	e779      	b.n	800c8dc <_dtoa_r+0x804>
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	e7f6      	b.n	800c9da <_dtoa_r+0x902>
 800c9ec:	9b02      	ldr	r3, [sp, #8]
 800c9ee:	e7f4      	b.n	800c9da <_dtoa_r+0x902>
 800c9f0:	d085      	beq.n	800c8fe <_dtoa_r+0x826>
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	301c      	adds	r0, #28
 800c9f6:	e77d      	b.n	800c8f4 <_dtoa_r+0x81c>
 800c9f8:	40240000 	.word	0x40240000
 800c9fc:	9b01      	ldr	r3, [sp, #4]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	dc38      	bgt.n	800ca74 <_dtoa_r+0x99c>
 800ca02:	9b05      	ldr	r3, [sp, #20]
 800ca04:	2b02      	cmp	r3, #2
 800ca06:	dd35      	ble.n	800ca74 <_dtoa_r+0x99c>
 800ca08:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ca0c:	f1b9 0f00 	cmp.w	r9, #0
 800ca10:	d10d      	bne.n	800ca2e <_dtoa_r+0x956>
 800ca12:	4631      	mov	r1, r6
 800ca14:	464b      	mov	r3, r9
 800ca16:	2205      	movs	r2, #5
 800ca18:	4620      	mov	r0, r4
 800ca1a:	f000 fd45 	bl	800d4a8 <__multadd>
 800ca1e:	4601      	mov	r1, r0
 800ca20:	4606      	mov	r6, r0
 800ca22:	4658      	mov	r0, fp
 800ca24:	f000 ffa6 	bl	800d974 <__mcmp>
 800ca28:	2800      	cmp	r0, #0
 800ca2a:	f73f adbd 	bgt.w	800c5a8 <_dtoa_r+0x4d0>
 800ca2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca30:	9d00      	ldr	r5, [sp, #0]
 800ca32:	ea6f 0a03 	mvn.w	sl, r3
 800ca36:	f04f 0800 	mov.w	r8, #0
 800ca3a:	4631      	mov	r1, r6
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	f000 fd11 	bl	800d464 <_Bfree>
 800ca42:	2f00      	cmp	r7, #0
 800ca44:	f43f aeb4 	beq.w	800c7b0 <_dtoa_r+0x6d8>
 800ca48:	f1b8 0f00 	cmp.w	r8, #0
 800ca4c:	d005      	beq.n	800ca5a <_dtoa_r+0x982>
 800ca4e:	45b8      	cmp	r8, r7
 800ca50:	d003      	beq.n	800ca5a <_dtoa_r+0x982>
 800ca52:	4641      	mov	r1, r8
 800ca54:	4620      	mov	r0, r4
 800ca56:	f000 fd05 	bl	800d464 <_Bfree>
 800ca5a:	4639      	mov	r1, r7
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	f000 fd01 	bl	800d464 <_Bfree>
 800ca62:	e6a5      	b.n	800c7b0 <_dtoa_r+0x6d8>
 800ca64:	2600      	movs	r6, #0
 800ca66:	4637      	mov	r7, r6
 800ca68:	e7e1      	b.n	800ca2e <_dtoa_r+0x956>
 800ca6a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ca6c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ca70:	4637      	mov	r7, r6
 800ca72:	e599      	b.n	800c5a8 <_dtoa_r+0x4d0>
 800ca74:	9b08      	ldr	r3, [sp, #32]
 800ca76:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f000 80fd 	beq.w	800cc7a <_dtoa_r+0xba2>
 800ca80:	2d00      	cmp	r5, #0
 800ca82:	dd05      	ble.n	800ca90 <_dtoa_r+0x9b8>
 800ca84:	4639      	mov	r1, r7
 800ca86:	462a      	mov	r2, r5
 800ca88:	4620      	mov	r0, r4
 800ca8a:	f000 ff07 	bl	800d89c <__lshift>
 800ca8e:	4607      	mov	r7, r0
 800ca90:	9b06      	ldr	r3, [sp, #24]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d05c      	beq.n	800cb50 <_dtoa_r+0xa78>
 800ca96:	6879      	ldr	r1, [r7, #4]
 800ca98:	4620      	mov	r0, r4
 800ca9a:	f000 fca3 	bl	800d3e4 <_Balloc>
 800ca9e:	4605      	mov	r5, r0
 800caa0:	b928      	cbnz	r0, 800caae <_dtoa_r+0x9d6>
 800caa2:	4b80      	ldr	r3, [pc, #512]	; (800cca4 <_dtoa_r+0xbcc>)
 800caa4:	4602      	mov	r2, r0
 800caa6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800caaa:	f7ff bb2e 	b.w	800c10a <_dtoa_r+0x32>
 800caae:	693a      	ldr	r2, [r7, #16]
 800cab0:	3202      	adds	r2, #2
 800cab2:	0092      	lsls	r2, r2, #2
 800cab4:	f107 010c 	add.w	r1, r7, #12
 800cab8:	300c      	adds	r0, #12
 800caba:	f7fd fc9b 	bl	800a3f4 <memcpy>
 800cabe:	2201      	movs	r2, #1
 800cac0:	4629      	mov	r1, r5
 800cac2:	4620      	mov	r0, r4
 800cac4:	f000 feea 	bl	800d89c <__lshift>
 800cac8:	9b00      	ldr	r3, [sp, #0]
 800caca:	3301      	adds	r3, #1
 800cacc:	9301      	str	r3, [sp, #4]
 800cace:	9b00      	ldr	r3, [sp, #0]
 800cad0:	444b      	add	r3, r9
 800cad2:	9307      	str	r3, [sp, #28]
 800cad4:	9b02      	ldr	r3, [sp, #8]
 800cad6:	f003 0301 	and.w	r3, r3, #1
 800cada:	46b8      	mov	r8, r7
 800cadc:	9306      	str	r3, [sp, #24]
 800cade:	4607      	mov	r7, r0
 800cae0:	9b01      	ldr	r3, [sp, #4]
 800cae2:	4631      	mov	r1, r6
 800cae4:	3b01      	subs	r3, #1
 800cae6:	4658      	mov	r0, fp
 800cae8:	9302      	str	r3, [sp, #8]
 800caea:	f7ff fa67 	bl	800bfbc <quorem>
 800caee:	4603      	mov	r3, r0
 800caf0:	3330      	adds	r3, #48	; 0x30
 800caf2:	9004      	str	r0, [sp, #16]
 800caf4:	4641      	mov	r1, r8
 800caf6:	4658      	mov	r0, fp
 800caf8:	9308      	str	r3, [sp, #32]
 800cafa:	f000 ff3b 	bl	800d974 <__mcmp>
 800cafe:	463a      	mov	r2, r7
 800cb00:	4681      	mov	r9, r0
 800cb02:	4631      	mov	r1, r6
 800cb04:	4620      	mov	r0, r4
 800cb06:	f000 ff51 	bl	800d9ac <__mdiff>
 800cb0a:	68c2      	ldr	r2, [r0, #12]
 800cb0c:	9b08      	ldr	r3, [sp, #32]
 800cb0e:	4605      	mov	r5, r0
 800cb10:	bb02      	cbnz	r2, 800cb54 <_dtoa_r+0xa7c>
 800cb12:	4601      	mov	r1, r0
 800cb14:	4658      	mov	r0, fp
 800cb16:	f000 ff2d 	bl	800d974 <__mcmp>
 800cb1a:	9b08      	ldr	r3, [sp, #32]
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	4629      	mov	r1, r5
 800cb20:	4620      	mov	r0, r4
 800cb22:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800cb26:	f000 fc9d 	bl	800d464 <_Bfree>
 800cb2a:	9b05      	ldr	r3, [sp, #20]
 800cb2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb2e:	9d01      	ldr	r5, [sp, #4]
 800cb30:	ea43 0102 	orr.w	r1, r3, r2
 800cb34:	9b06      	ldr	r3, [sp, #24]
 800cb36:	430b      	orrs	r3, r1
 800cb38:	9b08      	ldr	r3, [sp, #32]
 800cb3a:	d10d      	bne.n	800cb58 <_dtoa_r+0xa80>
 800cb3c:	2b39      	cmp	r3, #57	; 0x39
 800cb3e:	d029      	beq.n	800cb94 <_dtoa_r+0xabc>
 800cb40:	f1b9 0f00 	cmp.w	r9, #0
 800cb44:	dd01      	ble.n	800cb4a <_dtoa_r+0xa72>
 800cb46:	9b04      	ldr	r3, [sp, #16]
 800cb48:	3331      	adds	r3, #49	; 0x31
 800cb4a:	9a02      	ldr	r2, [sp, #8]
 800cb4c:	7013      	strb	r3, [r2, #0]
 800cb4e:	e774      	b.n	800ca3a <_dtoa_r+0x962>
 800cb50:	4638      	mov	r0, r7
 800cb52:	e7b9      	b.n	800cac8 <_dtoa_r+0x9f0>
 800cb54:	2201      	movs	r2, #1
 800cb56:	e7e2      	b.n	800cb1e <_dtoa_r+0xa46>
 800cb58:	f1b9 0f00 	cmp.w	r9, #0
 800cb5c:	db06      	blt.n	800cb6c <_dtoa_r+0xa94>
 800cb5e:	9905      	ldr	r1, [sp, #20]
 800cb60:	ea41 0909 	orr.w	r9, r1, r9
 800cb64:	9906      	ldr	r1, [sp, #24]
 800cb66:	ea59 0101 	orrs.w	r1, r9, r1
 800cb6a:	d120      	bne.n	800cbae <_dtoa_r+0xad6>
 800cb6c:	2a00      	cmp	r2, #0
 800cb6e:	ddec      	ble.n	800cb4a <_dtoa_r+0xa72>
 800cb70:	4659      	mov	r1, fp
 800cb72:	2201      	movs	r2, #1
 800cb74:	4620      	mov	r0, r4
 800cb76:	9301      	str	r3, [sp, #4]
 800cb78:	f000 fe90 	bl	800d89c <__lshift>
 800cb7c:	4631      	mov	r1, r6
 800cb7e:	4683      	mov	fp, r0
 800cb80:	f000 fef8 	bl	800d974 <__mcmp>
 800cb84:	2800      	cmp	r0, #0
 800cb86:	9b01      	ldr	r3, [sp, #4]
 800cb88:	dc02      	bgt.n	800cb90 <_dtoa_r+0xab8>
 800cb8a:	d1de      	bne.n	800cb4a <_dtoa_r+0xa72>
 800cb8c:	07da      	lsls	r2, r3, #31
 800cb8e:	d5dc      	bpl.n	800cb4a <_dtoa_r+0xa72>
 800cb90:	2b39      	cmp	r3, #57	; 0x39
 800cb92:	d1d8      	bne.n	800cb46 <_dtoa_r+0xa6e>
 800cb94:	9a02      	ldr	r2, [sp, #8]
 800cb96:	2339      	movs	r3, #57	; 0x39
 800cb98:	7013      	strb	r3, [r2, #0]
 800cb9a:	462b      	mov	r3, r5
 800cb9c:	461d      	mov	r5, r3
 800cb9e:	3b01      	subs	r3, #1
 800cba0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cba4:	2a39      	cmp	r2, #57	; 0x39
 800cba6:	d050      	beq.n	800cc4a <_dtoa_r+0xb72>
 800cba8:	3201      	adds	r2, #1
 800cbaa:	701a      	strb	r2, [r3, #0]
 800cbac:	e745      	b.n	800ca3a <_dtoa_r+0x962>
 800cbae:	2a00      	cmp	r2, #0
 800cbb0:	dd03      	ble.n	800cbba <_dtoa_r+0xae2>
 800cbb2:	2b39      	cmp	r3, #57	; 0x39
 800cbb4:	d0ee      	beq.n	800cb94 <_dtoa_r+0xabc>
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	e7c7      	b.n	800cb4a <_dtoa_r+0xa72>
 800cbba:	9a01      	ldr	r2, [sp, #4]
 800cbbc:	9907      	ldr	r1, [sp, #28]
 800cbbe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cbc2:	428a      	cmp	r2, r1
 800cbc4:	d02a      	beq.n	800cc1c <_dtoa_r+0xb44>
 800cbc6:	4659      	mov	r1, fp
 800cbc8:	2300      	movs	r3, #0
 800cbca:	220a      	movs	r2, #10
 800cbcc:	4620      	mov	r0, r4
 800cbce:	f000 fc6b 	bl	800d4a8 <__multadd>
 800cbd2:	45b8      	cmp	r8, r7
 800cbd4:	4683      	mov	fp, r0
 800cbd6:	f04f 0300 	mov.w	r3, #0
 800cbda:	f04f 020a 	mov.w	r2, #10
 800cbde:	4641      	mov	r1, r8
 800cbe0:	4620      	mov	r0, r4
 800cbe2:	d107      	bne.n	800cbf4 <_dtoa_r+0xb1c>
 800cbe4:	f000 fc60 	bl	800d4a8 <__multadd>
 800cbe8:	4680      	mov	r8, r0
 800cbea:	4607      	mov	r7, r0
 800cbec:	9b01      	ldr	r3, [sp, #4]
 800cbee:	3301      	adds	r3, #1
 800cbf0:	9301      	str	r3, [sp, #4]
 800cbf2:	e775      	b.n	800cae0 <_dtoa_r+0xa08>
 800cbf4:	f000 fc58 	bl	800d4a8 <__multadd>
 800cbf8:	4639      	mov	r1, r7
 800cbfa:	4680      	mov	r8, r0
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	220a      	movs	r2, #10
 800cc00:	4620      	mov	r0, r4
 800cc02:	f000 fc51 	bl	800d4a8 <__multadd>
 800cc06:	4607      	mov	r7, r0
 800cc08:	e7f0      	b.n	800cbec <_dtoa_r+0xb14>
 800cc0a:	f1b9 0f00 	cmp.w	r9, #0
 800cc0e:	9a00      	ldr	r2, [sp, #0]
 800cc10:	bfcc      	ite	gt
 800cc12:	464d      	movgt	r5, r9
 800cc14:	2501      	movle	r5, #1
 800cc16:	4415      	add	r5, r2
 800cc18:	f04f 0800 	mov.w	r8, #0
 800cc1c:	4659      	mov	r1, fp
 800cc1e:	2201      	movs	r2, #1
 800cc20:	4620      	mov	r0, r4
 800cc22:	9301      	str	r3, [sp, #4]
 800cc24:	f000 fe3a 	bl	800d89c <__lshift>
 800cc28:	4631      	mov	r1, r6
 800cc2a:	4683      	mov	fp, r0
 800cc2c:	f000 fea2 	bl	800d974 <__mcmp>
 800cc30:	2800      	cmp	r0, #0
 800cc32:	dcb2      	bgt.n	800cb9a <_dtoa_r+0xac2>
 800cc34:	d102      	bne.n	800cc3c <_dtoa_r+0xb64>
 800cc36:	9b01      	ldr	r3, [sp, #4]
 800cc38:	07db      	lsls	r3, r3, #31
 800cc3a:	d4ae      	bmi.n	800cb9a <_dtoa_r+0xac2>
 800cc3c:	462b      	mov	r3, r5
 800cc3e:	461d      	mov	r5, r3
 800cc40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc44:	2a30      	cmp	r2, #48	; 0x30
 800cc46:	d0fa      	beq.n	800cc3e <_dtoa_r+0xb66>
 800cc48:	e6f7      	b.n	800ca3a <_dtoa_r+0x962>
 800cc4a:	9a00      	ldr	r2, [sp, #0]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	d1a5      	bne.n	800cb9c <_dtoa_r+0xac4>
 800cc50:	f10a 0a01 	add.w	sl, sl, #1
 800cc54:	2331      	movs	r3, #49	; 0x31
 800cc56:	e779      	b.n	800cb4c <_dtoa_r+0xa74>
 800cc58:	4b13      	ldr	r3, [pc, #76]	; (800cca8 <_dtoa_r+0xbd0>)
 800cc5a:	f7ff baaf 	b.w	800c1bc <_dtoa_r+0xe4>
 800cc5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	f47f aa86 	bne.w	800c172 <_dtoa_r+0x9a>
 800cc66:	4b11      	ldr	r3, [pc, #68]	; (800ccac <_dtoa_r+0xbd4>)
 800cc68:	f7ff baa8 	b.w	800c1bc <_dtoa_r+0xe4>
 800cc6c:	f1b9 0f00 	cmp.w	r9, #0
 800cc70:	dc03      	bgt.n	800cc7a <_dtoa_r+0xba2>
 800cc72:	9b05      	ldr	r3, [sp, #20]
 800cc74:	2b02      	cmp	r3, #2
 800cc76:	f73f aec9 	bgt.w	800ca0c <_dtoa_r+0x934>
 800cc7a:	9d00      	ldr	r5, [sp, #0]
 800cc7c:	4631      	mov	r1, r6
 800cc7e:	4658      	mov	r0, fp
 800cc80:	f7ff f99c 	bl	800bfbc <quorem>
 800cc84:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800cc88:	f805 3b01 	strb.w	r3, [r5], #1
 800cc8c:	9a00      	ldr	r2, [sp, #0]
 800cc8e:	1aaa      	subs	r2, r5, r2
 800cc90:	4591      	cmp	r9, r2
 800cc92:	ddba      	ble.n	800cc0a <_dtoa_r+0xb32>
 800cc94:	4659      	mov	r1, fp
 800cc96:	2300      	movs	r3, #0
 800cc98:	220a      	movs	r2, #10
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	f000 fc04 	bl	800d4a8 <__multadd>
 800cca0:	4683      	mov	fp, r0
 800cca2:	e7eb      	b.n	800cc7c <_dtoa_r+0xba4>
 800cca4:	0801264c 	.word	0x0801264c
 800cca8:	0801244c 	.word	0x0801244c
 800ccac:	080125c9 	.word	0x080125c9

0800ccb0 <rshift>:
 800ccb0:	6903      	ldr	r3, [r0, #16]
 800ccb2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ccb6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ccba:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ccbe:	f100 0414 	add.w	r4, r0, #20
 800ccc2:	dd45      	ble.n	800cd50 <rshift+0xa0>
 800ccc4:	f011 011f 	ands.w	r1, r1, #31
 800ccc8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cccc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ccd0:	d10c      	bne.n	800ccec <rshift+0x3c>
 800ccd2:	f100 0710 	add.w	r7, r0, #16
 800ccd6:	4629      	mov	r1, r5
 800ccd8:	42b1      	cmp	r1, r6
 800ccda:	d334      	bcc.n	800cd46 <rshift+0x96>
 800ccdc:	1a9b      	subs	r3, r3, r2
 800ccde:	009b      	lsls	r3, r3, #2
 800cce0:	1eea      	subs	r2, r5, #3
 800cce2:	4296      	cmp	r6, r2
 800cce4:	bf38      	it	cc
 800cce6:	2300      	movcc	r3, #0
 800cce8:	4423      	add	r3, r4
 800ccea:	e015      	b.n	800cd18 <rshift+0x68>
 800ccec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ccf0:	f1c1 0820 	rsb	r8, r1, #32
 800ccf4:	40cf      	lsrs	r7, r1
 800ccf6:	f105 0e04 	add.w	lr, r5, #4
 800ccfa:	46a1      	mov	r9, r4
 800ccfc:	4576      	cmp	r6, lr
 800ccfe:	46f4      	mov	ip, lr
 800cd00:	d815      	bhi.n	800cd2e <rshift+0x7e>
 800cd02:	1a9b      	subs	r3, r3, r2
 800cd04:	009a      	lsls	r2, r3, #2
 800cd06:	3a04      	subs	r2, #4
 800cd08:	3501      	adds	r5, #1
 800cd0a:	42ae      	cmp	r6, r5
 800cd0c:	bf38      	it	cc
 800cd0e:	2200      	movcc	r2, #0
 800cd10:	18a3      	adds	r3, r4, r2
 800cd12:	50a7      	str	r7, [r4, r2]
 800cd14:	b107      	cbz	r7, 800cd18 <rshift+0x68>
 800cd16:	3304      	adds	r3, #4
 800cd18:	1b1a      	subs	r2, r3, r4
 800cd1a:	42a3      	cmp	r3, r4
 800cd1c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cd20:	bf08      	it	eq
 800cd22:	2300      	moveq	r3, #0
 800cd24:	6102      	str	r2, [r0, #16]
 800cd26:	bf08      	it	eq
 800cd28:	6143      	streq	r3, [r0, #20]
 800cd2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd2e:	f8dc c000 	ldr.w	ip, [ip]
 800cd32:	fa0c fc08 	lsl.w	ip, ip, r8
 800cd36:	ea4c 0707 	orr.w	r7, ip, r7
 800cd3a:	f849 7b04 	str.w	r7, [r9], #4
 800cd3e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cd42:	40cf      	lsrs	r7, r1
 800cd44:	e7da      	b.n	800ccfc <rshift+0x4c>
 800cd46:	f851 cb04 	ldr.w	ip, [r1], #4
 800cd4a:	f847 cf04 	str.w	ip, [r7, #4]!
 800cd4e:	e7c3      	b.n	800ccd8 <rshift+0x28>
 800cd50:	4623      	mov	r3, r4
 800cd52:	e7e1      	b.n	800cd18 <rshift+0x68>

0800cd54 <__hexdig_fun>:
 800cd54:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cd58:	2b09      	cmp	r3, #9
 800cd5a:	d802      	bhi.n	800cd62 <__hexdig_fun+0xe>
 800cd5c:	3820      	subs	r0, #32
 800cd5e:	b2c0      	uxtb	r0, r0
 800cd60:	4770      	bx	lr
 800cd62:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cd66:	2b05      	cmp	r3, #5
 800cd68:	d801      	bhi.n	800cd6e <__hexdig_fun+0x1a>
 800cd6a:	3847      	subs	r0, #71	; 0x47
 800cd6c:	e7f7      	b.n	800cd5e <__hexdig_fun+0xa>
 800cd6e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cd72:	2b05      	cmp	r3, #5
 800cd74:	d801      	bhi.n	800cd7a <__hexdig_fun+0x26>
 800cd76:	3827      	subs	r0, #39	; 0x27
 800cd78:	e7f1      	b.n	800cd5e <__hexdig_fun+0xa>
 800cd7a:	2000      	movs	r0, #0
 800cd7c:	4770      	bx	lr
	...

0800cd80 <__gethex>:
 800cd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd84:	ed2d 8b02 	vpush	{d8}
 800cd88:	b089      	sub	sp, #36	; 0x24
 800cd8a:	ee08 0a10 	vmov	s16, r0
 800cd8e:	9304      	str	r3, [sp, #16]
 800cd90:	4bbc      	ldr	r3, [pc, #752]	; (800d084 <__gethex+0x304>)
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	9301      	str	r3, [sp, #4]
 800cd96:	4618      	mov	r0, r3
 800cd98:	468b      	mov	fp, r1
 800cd9a:	4690      	mov	r8, r2
 800cd9c:	f7f3 fa18 	bl	80001d0 <strlen>
 800cda0:	9b01      	ldr	r3, [sp, #4]
 800cda2:	f8db 2000 	ldr.w	r2, [fp]
 800cda6:	4403      	add	r3, r0
 800cda8:	4682      	mov	sl, r0
 800cdaa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cdae:	9305      	str	r3, [sp, #20]
 800cdb0:	1c93      	adds	r3, r2, #2
 800cdb2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cdb6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cdba:	32fe      	adds	r2, #254	; 0xfe
 800cdbc:	18d1      	adds	r1, r2, r3
 800cdbe:	461f      	mov	r7, r3
 800cdc0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cdc4:	9100      	str	r1, [sp, #0]
 800cdc6:	2830      	cmp	r0, #48	; 0x30
 800cdc8:	d0f8      	beq.n	800cdbc <__gethex+0x3c>
 800cdca:	f7ff ffc3 	bl	800cd54 <__hexdig_fun>
 800cdce:	4604      	mov	r4, r0
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d13a      	bne.n	800ce4a <__gethex+0xca>
 800cdd4:	9901      	ldr	r1, [sp, #4]
 800cdd6:	4652      	mov	r2, sl
 800cdd8:	4638      	mov	r0, r7
 800cdda:	f001 f975 	bl	800e0c8 <strncmp>
 800cdde:	4605      	mov	r5, r0
 800cde0:	2800      	cmp	r0, #0
 800cde2:	d168      	bne.n	800ceb6 <__gethex+0x136>
 800cde4:	f817 000a 	ldrb.w	r0, [r7, sl]
 800cde8:	eb07 060a 	add.w	r6, r7, sl
 800cdec:	f7ff ffb2 	bl	800cd54 <__hexdig_fun>
 800cdf0:	2800      	cmp	r0, #0
 800cdf2:	d062      	beq.n	800ceba <__gethex+0x13a>
 800cdf4:	4633      	mov	r3, r6
 800cdf6:	7818      	ldrb	r0, [r3, #0]
 800cdf8:	2830      	cmp	r0, #48	; 0x30
 800cdfa:	461f      	mov	r7, r3
 800cdfc:	f103 0301 	add.w	r3, r3, #1
 800ce00:	d0f9      	beq.n	800cdf6 <__gethex+0x76>
 800ce02:	f7ff ffa7 	bl	800cd54 <__hexdig_fun>
 800ce06:	2301      	movs	r3, #1
 800ce08:	fab0 f480 	clz	r4, r0
 800ce0c:	0964      	lsrs	r4, r4, #5
 800ce0e:	4635      	mov	r5, r6
 800ce10:	9300      	str	r3, [sp, #0]
 800ce12:	463a      	mov	r2, r7
 800ce14:	4616      	mov	r6, r2
 800ce16:	3201      	adds	r2, #1
 800ce18:	7830      	ldrb	r0, [r6, #0]
 800ce1a:	f7ff ff9b 	bl	800cd54 <__hexdig_fun>
 800ce1e:	2800      	cmp	r0, #0
 800ce20:	d1f8      	bne.n	800ce14 <__gethex+0x94>
 800ce22:	9901      	ldr	r1, [sp, #4]
 800ce24:	4652      	mov	r2, sl
 800ce26:	4630      	mov	r0, r6
 800ce28:	f001 f94e 	bl	800e0c8 <strncmp>
 800ce2c:	b980      	cbnz	r0, 800ce50 <__gethex+0xd0>
 800ce2e:	b94d      	cbnz	r5, 800ce44 <__gethex+0xc4>
 800ce30:	eb06 050a 	add.w	r5, r6, sl
 800ce34:	462a      	mov	r2, r5
 800ce36:	4616      	mov	r6, r2
 800ce38:	3201      	adds	r2, #1
 800ce3a:	7830      	ldrb	r0, [r6, #0]
 800ce3c:	f7ff ff8a 	bl	800cd54 <__hexdig_fun>
 800ce40:	2800      	cmp	r0, #0
 800ce42:	d1f8      	bne.n	800ce36 <__gethex+0xb6>
 800ce44:	1bad      	subs	r5, r5, r6
 800ce46:	00ad      	lsls	r5, r5, #2
 800ce48:	e004      	b.n	800ce54 <__gethex+0xd4>
 800ce4a:	2400      	movs	r4, #0
 800ce4c:	4625      	mov	r5, r4
 800ce4e:	e7e0      	b.n	800ce12 <__gethex+0x92>
 800ce50:	2d00      	cmp	r5, #0
 800ce52:	d1f7      	bne.n	800ce44 <__gethex+0xc4>
 800ce54:	7833      	ldrb	r3, [r6, #0]
 800ce56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ce5a:	2b50      	cmp	r3, #80	; 0x50
 800ce5c:	d13b      	bne.n	800ced6 <__gethex+0x156>
 800ce5e:	7873      	ldrb	r3, [r6, #1]
 800ce60:	2b2b      	cmp	r3, #43	; 0x2b
 800ce62:	d02c      	beq.n	800cebe <__gethex+0x13e>
 800ce64:	2b2d      	cmp	r3, #45	; 0x2d
 800ce66:	d02e      	beq.n	800cec6 <__gethex+0x146>
 800ce68:	1c71      	adds	r1, r6, #1
 800ce6a:	f04f 0900 	mov.w	r9, #0
 800ce6e:	7808      	ldrb	r0, [r1, #0]
 800ce70:	f7ff ff70 	bl	800cd54 <__hexdig_fun>
 800ce74:	1e43      	subs	r3, r0, #1
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	2b18      	cmp	r3, #24
 800ce7a:	d82c      	bhi.n	800ced6 <__gethex+0x156>
 800ce7c:	f1a0 0210 	sub.w	r2, r0, #16
 800ce80:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ce84:	f7ff ff66 	bl	800cd54 <__hexdig_fun>
 800ce88:	1e43      	subs	r3, r0, #1
 800ce8a:	b2db      	uxtb	r3, r3
 800ce8c:	2b18      	cmp	r3, #24
 800ce8e:	d91d      	bls.n	800cecc <__gethex+0x14c>
 800ce90:	f1b9 0f00 	cmp.w	r9, #0
 800ce94:	d000      	beq.n	800ce98 <__gethex+0x118>
 800ce96:	4252      	negs	r2, r2
 800ce98:	4415      	add	r5, r2
 800ce9a:	f8cb 1000 	str.w	r1, [fp]
 800ce9e:	b1e4      	cbz	r4, 800ceda <__gethex+0x15a>
 800cea0:	9b00      	ldr	r3, [sp, #0]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	bf14      	ite	ne
 800cea6:	2700      	movne	r7, #0
 800cea8:	2706      	moveq	r7, #6
 800ceaa:	4638      	mov	r0, r7
 800ceac:	b009      	add	sp, #36	; 0x24
 800ceae:	ecbd 8b02 	vpop	{d8}
 800ceb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceb6:	463e      	mov	r6, r7
 800ceb8:	4625      	mov	r5, r4
 800ceba:	2401      	movs	r4, #1
 800cebc:	e7ca      	b.n	800ce54 <__gethex+0xd4>
 800cebe:	f04f 0900 	mov.w	r9, #0
 800cec2:	1cb1      	adds	r1, r6, #2
 800cec4:	e7d3      	b.n	800ce6e <__gethex+0xee>
 800cec6:	f04f 0901 	mov.w	r9, #1
 800ceca:	e7fa      	b.n	800cec2 <__gethex+0x142>
 800cecc:	230a      	movs	r3, #10
 800cece:	fb03 0202 	mla	r2, r3, r2, r0
 800ced2:	3a10      	subs	r2, #16
 800ced4:	e7d4      	b.n	800ce80 <__gethex+0x100>
 800ced6:	4631      	mov	r1, r6
 800ced8:	e7df      	b.n	800ce9a <__gethex+0x11a>
 800ceda:	1bf3      	subs	r3, r6, r7
 800cedc:	3b01      	subs	r3, #1
 800cede:	4621      	mov	r1, r4
 800cee0:	2b07      	cmp	r3, #7
 800cee2:	dc0b      	bgt.n	800cefc <__gethex+0x17c>
 800cee4:	ee18 0a10 	vmov	r0, s16
 800cee8:	f000 fa7c 	bl	800d3e4 <_Balloc>
 800ceec:	4604      	mov	r4, r0
 800ceee:	b940      	cbnz	r0, 800cf02 <__gethex+0x182>
 800cef0:	4b65      	ldr	r3, [pc, #404]	; (800d088 <__gethex+0x308>)
 800cef2:	4602      	mov	r2, r0
 800cef4:	21de      	movs	r1, #222	; 0xde
 800cef6:	4865      	ldr	r0, [pc, #404]	; (800d08c <__gethex+0x30c>)
 800cef8:	f001 f906 	bl	800e108 <__assert_func>
 800cefc:	3101      	adds	r1, #1
 800cefe:	105b      	asrs	r3, r3, #1
 800cf00:	e7ee      	b.n	800cee0 <__gethex+0x160>
 800cf02:	f100 0914 	add.w	r9, r0, #20
 800cf06:	f04f 0b00 	mov.w	fp, #0
 800cf0a:	f1ca 0301 	rsb	r3, sl, #1
 800cf0e:	f8cd 9008 	str.w	r9, [sp, #8]
 800cf12:	f8cd b000 	str.w	fp, [sp]
 800cf16:	9306      	str	r3, [sp, #24]
 800cf18:	42b7      	cmp	r7, r6
 800cf1a:	d340      	bcc.n	800cf9e <__gethex+0x21e>
 800cf1c:	9802      	ldr	r0, [sp, #8]
 800cf1e:	9b00      	ldr	r3, [sp, #0]
 800cf20:	f840 3b04 	str.w	r3, [r0], #4
 800cf24:	eba0 0009 	sub.w	r0, r0, r9
 800cf28:	1080      	asrs	r0, r0, #2
 800cf2a:	0146      	lsls	r6, r0, #5
 800cf2c:	6120      	str	r0, [r4, #16]
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f000 fb4e 	bl	800d5d0 <__hi0bits>
 800cf34:	1a30      	subs	r0, r6, r0
 800cf36:	f8d8 6000 	ldr.w	r6, [r8]
 800cf3a:	42b0      	cmp	r0, r6
 800cf3c:	dd63      	ble.n	800d006 <__gethex+0x286>
 800cf3e:	1b87      	subs	r7, r0, r6
 800cf40:	4639      	mov	r1, r7
 800cf42:	4620      	mov	r0, r4
 800cf44:	f000 fee8 	bl	800dd18 <__any_on>
 800cf48:	4682      	mov	sl, r0
 800cf4a:	b1a8      	cbz	r0, 800cf78 <__gethex+0x1f8>
 800cf4c:	1e7b      	subs	r3, r7, #1
 800cf4e:	1159      	asrs	r1, r3, #5
 800cf50:	f003 021f 	and.w	r2, r3, #31
 800cf54:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cf58:	f04f 0a01 	mov.w	sl, #1
 800cf5c:	fa0a f202 	lsl.w	r2, sl, r2
 800cf60:	420a      	tst	r2, r1
 800cf62:	d009      	beq.n	800cf78 <__gethex+0x1f8>
 800cf64:	4553      	cmp	r3, sl
 800cf66:	dd05      	ble.n	800cf74 <__gethex+0x1f4>
 800cf68:	1eb9      	subs	r1, r7, #2
 800cf6a:	4620      	mov	r0, r4
 800cf6c:	f000 fed4 	bl	800dd18 <__any_on>
 800cf70:	2800      	cmp	r0, #0
 800cf72:	d145      	bne.n	800d000 <__gethex+0x280>
 800cf74:	f04f 0a02 	mov.w	sl, #2
 800cf78:	4639      	mov	r1, r7
 800cf7a:	4620      	mov	r0, r4
 800cf7c:	f7ff fe98 	bl	800ccb0 <rshift>
 800cf80:	443d      	add	r5, r7
 800cf82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cf86:	42ab      	cmp	r3, r5
 800cf88:	da4c      	bge.n	800d024 <__gethex+0x2a4>
 800cf8a:	ee18 0a10 	vmov	r0, s16
 800cf8e:	4621      	mov	r1, r4
 800cf90:	f000 fa68 	bl	800d464 <_Bfree>
 800cf94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cf96:	2300      	movs	r3, #0
 800cf98:	6013      	str	r3, [r2, #0]
 800cf9a:	27a3      	movs	r7, #163	; 0xa3
 800cf9c:	e785      	b.n	800ceaa <__gethex+0x12a>
 800cf9e:	1e73      	subs	r3, r6, #1
 800cfa0:	9a05      	ldr	r2, [sp, #20]
 800cfa2:	9303      	str	r3, [sp, #12]
 800cfa4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cfa8:	4293      	cmp	r3, r2
 800cfaa:	d019      	beq.n	800cfe0 <__gethex+0x260>
 800cfac:	f1bb 0f20 	cmp.w	fp, #32
 800cfb0:	d107      	bne.n	800cfc2 <__gethex+0x242>
 800cfb2:	9b02      	ldr	r3, [sp, #8]
 800cfb4:	9a00      	ldr	r2, [sp, #0]
 800cfb6:	f843 2b04 	str.w	r2, [r3], #4
 800cfba:	9302      	str	r3, [sp, #8]
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	9300      	str	r3, [sp, #0]
 800cfc0:	469b      	mov	fp, r3
 800cfc2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cfc6:	f7ff fec5 	bl	800cd54 <__hexdig_fun>
 800cfca:	9b00      	ldr	r3, [sp, #0]
 800cfcc:	f000 000f 	and.w	r0, r0, #15
 800cfd0:	fa00 f00b 	lsl.w	r0, r0, fp
 800cfd4:	4303      	orrs	r3, r0
 800cfd6:	9300      	str	r3, [sp, #0]
 800cfd8:	f10b 0b04 	add.w	fp, fp, #4
 800cfdc:	9b03      	ldr	r3, [sp, #12]
 800cfde:	e00d      	b.n	800cffc <__gethex+0x27c>
 800cfe0:	9b03      	ldr	r3, [sp, #12]
 800cfe2:	9a06      	ldr	r2, [sp, #24]
 800cfe4:	4413      	add	r3, r2
 800cfe6:	42bb      	cmp	r3, r7
 800cfe8:	d3e0      	bcc.n	800cfac <__gethex+0x22c>
 800cfea:	4618      	mov	r0, r3
 800cfec:	9901      	ldr	r1, [sp, #4]
 800cfee:	9307      	str	r3, [sp, #28]
 800cff0:	4652      	mov	r2, sl
 800cff2:	f001 f869 	bl	800e0c8 <strncmp>
 800cff6:	9b07      	ldr	r3, [sp, #28]
 800cff8:	2800      	cmp	r0, #0
 800cffa:	d1d7      	bne.n	800cfac <__gethex+0x22c>
 800cffc:	461e      	mov	r6, r3
 800cffe:	e78b      	b.n	800cf18 <__gethex+0x198>
 800d000:	f04f 0a03 	mov.w	sl, #3
 800d004:	e7b8      	b.n	800cf78 <__gethex+0x1f8>
 800d006:	da0a      	bge.n	800d01e <__gethex+0x29e>
 800d008:	1a37      	subs	r7, r6, r0
 800d00a:	4621      	mov	r1, r4
 800d00c:	ee18 0a10 	vmov	r0, s16
 800d010:	463a      	mov	r2, r7
 800d012:	f000 fc43 	bl	800d89c <__lshift>
 800d016:	1bed      	subs	r5, r5, r7
 800d018:	4604      	mov	r4, r0
 800d01a:	f100 0914 	add.w	r9, r0, #20
 800d01e:	f04f 0a00 	mov.w	sl, #0
 800d022:	e7ae      	b.n	800cf82 <__gethex+0x202>
 800d024:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d028:	42a8      	cmp	r0, r5
 800d02a:	dd72      	ble.n	800d112 <__gethex+0x392>
 800d02c:	1b45      	subs	r5, r0, r5
 800d02e:	42ae      	cmp	r6, r5
 800d030:	dc36      	bgt.n	800d0a0 <__gethex+0x320>
 800d032:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d036:	2b02      	cmp	r3, #2
 800d038:	d02a      	beq.n	800d090 <__gethex+0x310>
 800d03a:	2b03      	cmp	r3, #3
 800d03c:	d02c      	beq.n	800d098 <__gethex+0x318>
 800d03e:	2b01      	cmp	r3, #1
 800d040:	d115      	bne.n	800d06e <__gethex+0x2ee>
 800d042:	42ae      	cmp	r6, r5
 800d044:	d113      	bne.n	800d06e <__gethex+0x2ee>
 800d046:	2e01      	cmp	r6, #1
 800d048:	d10b      	bne.n	800d062 <__gethex+0x2e2>
 800d04a:	9a04      	ldr	r2, [sp, #16]
 800d04c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d050:	6013      	str	r3, [r2, #0]
 800d052:	2301      	movs	r3, #1
 800d054:	6123      	str	r3, [r4, #16]
 800d056:	f8c9 3000 	str.w	r3, [r9]
 800d05a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d05c:	2762      	movs	r7, #98	; 0x62
 800d05e:	601c      	str	r4, [r3, #0]
 800d060:	e723      	b.n	800ceaa <__gethex+0x12a>
 800d062:	1e71      	subs	r1, r6, #1
 800d064:	4620      	mov	r0, r4
 800d066:	f000 fe57 	bl	800dd18 <__any_on>
 800d06a:	2800      	cmp	r0, #0
 800d06c:	d1ed      	bne.n	800d04a <__gethex+0x2ca>
 800d06e:	ee18 0a10 	vmov	r0, s16
 800d072:	4621      	mov	r1, r4
 800d074:	f000 f9f6 	bl	800d464 <_Bfree>
 800d078:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d07a:	2300      	movs	r3, #0
 800d07c:	6013      	str	r3, [r2, #0]
 800d07e:	2750      	movs	r7, #80	; 0x50
 800d080:	e713      	b.n	800ceaa <__gethex+0x12a>
 800d082:	bf00      	nop
 800d084:	080126c8 	.word	0x080126c8
 800d088:	0801264c 	.word	0x0801264c
 800d08c:	0801265d 	.word	0x0801265d
 800d090:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d092:	2b00      	cmp	r3, #0
 800d094:	d1eb      	bne.n	800d06e <__gethex+0x2ee>
 800d096:	e7d8      	b.n	800d04a <__gethex+0x2ca>
 800d098:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d1d5      	bne.n	800d04a <__gethex+0x2ca>
 800d09e:	e7e6      	b.n	800d06e <__gethex+0x2ee>
 800d0a0:	1e6f      	subs	r7, r5, #1
 800d0a2:	f1ba 0f00 	cmp.w	sl, #0
 800d0a6:	d131      	bne.n	800d10c <__gethex+0x38c>
 800d0a8:	b127      	cbz	r7, 800d0b4 <__gethex+0x334>
 800d0aa:	4639      	mov	r1, r7
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	f000 fe33 	bl	800dd18 <__any_on>
 800d0b2:	4682      	mov	sl, r0
 800d0b4:	117b      	asrs	r3, r7, #5
 800d0b6:	2101      	movs	r1, #1
 800d0b8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d0bc:	f007 071f 	and.w	r7, r7, #31
 800d0c0:	fa01 f707 	lsl.w	r7, r1, r7
 800d0c4:	421f      	tst	r7, r3
 800d0c6:	4629      	mov	r1, r5
 800d0c8:	4620      	mov	r0, r4
 800d0ca:	bf18      	it	ne
 800d0cc:	f04a 0a02 	orrne.w	sl, sl, #2
 800d0d0:	1b76      	subs	r6, r6, r5
 800d0d2:	f7ff fded 	bl	800ccb0 <rshift>
 800d0d6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d0da:	2702      	movs	r7, #2
 800d0dc:	f1ba 0f00 	cmp.w	sl, #0
 800d0e0:	d048      	beq.n	800d174 <__gethex+0x3f4>
 800d0e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d0e6:	2b02      	cmp	r3, #2
 800d0e8:	d015      	beq.n	800d116 <__gethex+0x396>
 800d0ea:	2b03      	cmp	r3, #3
 800d0ec:	d017      	beq.n	800d11e <__gethex+0x39e>
 800d0ee:	2b01      	cmp	r3, #1
 800d0f0:	d109      	bne.n	800d106 <__gethex+0x386>
 800d0f2:	f01a 0f02 	tst.w	sl, #2
 800d0f6:	d006      	beq.n	800d106 <__gethex+0x386>
 800d0f8:	f8d9 0000 	ldr.w	r0, [r9]
 800d0fc:	ea4a 0a00 	orr.w	sl, sl, r0
 800d100:	f01a 0f01 	tst.w	sl, #1
 800d104:	d10e      	bne.n	800d124 <__gethex+0x3a4>
 800d106:	f047 0710 	orr.w	r7, r7, #16
 800d10a:	e033      	b.n	800d174 <__gethex+0x3f4>
 800d10c:	f04f 0a01 	mov.w	sl, #1
 800d110:	e7d0      	b.n	800d0b4 <__gethex+0x334>
 800d112:	2701      	movs	r7, #1
 800d114:	e7e2      	b.n	800d0dc <__gethex+0x35c>
 800d116:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d118:	f1c3 0301 	rsb	r3, r3, #1
 800d11c:	9315      	str	r3, [sp, #84]	; 0x54
 800d11e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d120:	2b00      	cmp	r3, #0
 800d122:	d0f0      	beq.n	800d106 <__gethex+0x386>
 800d124:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d128:	f104 0314 	add.w	r3, r4, #20
 800d12c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d130:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d134:	f04f 0c00 	mov.w	ip, #0
 800d138:	4618      	mov	r0, r3
 800d13a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d13e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d142:	d01c      	beq.n	800d17e <__gethex+0x3fe>
 800d144:	3201      	adds	r2, #1
 800d146:	6002      	str	r2, [r0, #0]
 800d148:	2f02      	cmp	r7, #2
 800d14a:	f104 0314 	add.w	r3, r4, #20
 800d14e:	d13f      	bne.n	800d1d0 <__gethex+0x450>
 800d150:	f8d8 2000 	ldr.w	r2, [r8]
 800d154:	3a01      	subs	r2, #1
 800d156:	42b2      	cmp	r2, r6
 800d158:	d10a      	bne.n	800d170 <__gethex+0x3f0>
 800d15a:	1171      	asrs	r1, r6, #5
 800d15c:	2201      	movs	r2, #1
 800d15e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d162:	f006 061f 	and.w	r6, r6, #31
 800d166:	fa02 f606 	lsl.w	r6, r2, r6
 800d16a:	421e      	tst	r6, r3
 800d16c:	bf18      	it	ne
 800d16e:	4617      	movne	r7, r2
 800d170:	f047 0720 	orr.w	r7, r7, #32
 800d174:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d176:	601c      	str	r4, [r3, #0]
 800d178:	9b04      	ldr	r3, [sp, #16]
 800d17a:	601d      	str	r5, [r3, #0]
 800d17c:	e695      	b.n	800ceaa <__gethex+0x12a>
 800d17e:	4299      	cmp	r1, r3
 800d180:	f843 cc04 	str.w	ip, [r3, #-4]
 800d184:	d8d8      	bhi.n	800d138 <__gethex+0x3b8>
 800d186:	68a3      	ldr	r3, [r4, #8]
 800d188:	459b      	cmp	fp, r3
 800d18a:	db19      	blt.n	800d1c0 <__gethex+0x440>
 800d18c:	6861      	ldr	r1, [r4, #4]
 800d18e:	ee18 0a10 	vmov	r0, s16
 800d192:	3101      	adds	r1, #1
 800d194:	f000 f926 	bl	800d3e4 <_Balloc>
 800d198:	4681      	mov	r9, r0
 800d19a:	b918      	cbnz	r0, 800d1a4 <__gethex+0x424>
 800d19c:	4b1a      	ldr	r3, [pc, #104]	; (800d208 <__gethex+0x488>)
 800d19e:	4602      	mov	r2, r0
 800d1a0:	2184      	movs	r1, #132	; 0x84
 800d1a2:	e6a8      	b.n	800cef6 <__gethex+0x176>
 800d1a4:	6922      	ldr	r2, [r4, #16]
 800d1a6:	3202      	adds	r2, #2
 800d1a8:	f104 010c 	add.w	r1, r4, #12
 800d1ac:	0092      	lsls	r2, r2, #2
 800d1ae:	300c      	adds	r0, #12
 800d1b0:	f7fd f920 	bl	800a3f4 <memcpy>
 800d1b4:	4621      	mov	r1, r4
 800d1b6:	ee18 0a10 	vmov	r0, s16
 800d1ba:	f000 f953 	bl	800d464 <_Bfree>
 800d1be:	464c      	mov	r4, r9
 800d1c0:	6923      	ldr	r3, [r4, #16]
 800d1c2:	1c5a      	adds	r2, r3, #1
 800d1c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d1c8:	6122      	str	r2, [r4, #16]
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	615a      	str	r2, [r3, #20]
 800d1ce:	e7bb      	b.n	800d148 <__gethex+0x3c8>
 800d1d0:	6922      	ldr	r2, [r4, #16]
 800d1d2:	455a      	cmp	r2, fp
 800d1d4:	dd0b      	ble.n	800d1ee <__gethex+0x46e>
 800d1d6:	2101      	movs	r1, #1
 800d1d8:	4620      	mov	r0, r4
 800d1da:	f7ff fd69 	bl	800ccb0 <rshift>
 800d1de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d1e2:	3501      	adds	r5, #1
 800d1e4:	42ab      	cmp	r3, r5
 800d1e6:	f6ff aed0 	blt.w	800cf8a <__gethex+0x20a>
 800d1ea:	2701      	movs	r7, #1
 800d1ec:	e7c0      	b.n	800d170 <__gethex+0x3f0>
 800d1ee:	f016 061f 	ands.w	r6, r6, #31
 800d1f2:	d0fa      	beq.n	800d1ea <__gethex+0x46a>
 800d1f4:	449a      	add	sl, r3
 800d1f6:	f1c6 0620 	rsb	r6, r6, #32
 800d1fa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800d1fe:	f000 f9e7 	bl	800d5d0 <__hi0bits>
 800d202:	42b0      	cmp	r0, r6
 800d204:	dbe7      	blt.n	800d1d6 <__gethex+0x456>
 800d206:	e7f0      	b.n	800d1ea <__gethex+0x46a>
 800d208:	0801264c 	.word	0x0801264c

0800d20c <L_shift>:
 800d20c:	f1c2 0208 	rsb	r2, r2, #8
 800d210:	0092      	lsls	r2, r2, #2
 800d212:	b570      	push	{r4, r5, r6, lr}
 800d214:	f1c2 0620 	rsb	r6, r2, #32
 800d218:	6843      	ldr	r3, [r0, #4]
 800d21a:	6804      	ldr	r4, [r0, #0]
 800d21c:	fa03 f506 	lsl.w	r5, r3, r6
 800d220:	432c      	orrs	r4, r5
 800d222:	40d3      	lsrs	r3, r2
 800d224:	6004      	str	r4, [r0, #0]
 800d226:	f840 3f04 	str.w	r3, [r0, #4]!
 800d22a:	4288      	cmp	r0, r1
 800d22c:	d3f4      	bcc.n	800d218 <L_shift+0xc>
 800d22e:	bd70      	pop	{r4, r5, r6, pc}

0800d230 <__match>:
 800d230:	b530      	push	{r4, r5, lr}
 800d232:	6803      	ldr	r3, [r0, #0]
 800d234:	3301      	adds	r3, #1
 800d236:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d23a:	b914      	cbnz	r4, 800d242 <__match+0x12>
 800d23c:	6003      	str	r3, [r0, #0]
 800d23e:	2001      	movs	r0, #1
 800d240:	bd30      	pop	{r4, r5, pc}
 800d242:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d246:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d24a:	2d19      	cmp	r5, #25
 800d24c:	bf98      	it	ls
 800d24e:	3220      	addls	r2, #32
 800d250:	42a2      	cmp	r2, r4
 800d252:	d0f0      	beq.n	800d236 <__match+0x6>
 800d254:	2000      	movs	r0, #0
 800d256:	e7f3      	b.n	800d240 <__match+0x10>

0800d258 <__hexnan>:
 800d258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d25c:	680b      	ldr	r3, [r1, #0]
 800d25e:	6801      	ldr	r1, [r0, #0]
 800d260:	115e      	asrs	r6, r3, #5
 800d262:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d266:	f013 031f 	ands.w	r3, r3, #31
 800d26a:	b087      	sub	sp, #28
 800d26c:	bf18      	it	ne
 800d26e:	3604      	addne	r6, #4
 800d270:	2500      	movs	r5, #0
 800d272:	1f37      	subs	r7, r6, #4
 800d274:	4682      	mov	sl, r0
 800d276:	4690      	mov	r8, r2
 800d278:	9301      	str	r3, [sp, #4]
 800d27a:	f846 5c04 	str.w	r5, [r6, #-4]
 800d27e:	46b9      	mov	r9, r7
 800d280:	463c      	mov	r4, r7
 800d282:	9502      	str	r5, [sp, #8]
 800d284:	46ab      	mov	fp, r5
 800d286:	784a      	ldrb	r2, [r1, #1]
 800d288:	1c4b      	adds	r3, r1, #1
 800d28a:	9303      	str	r3, [sp, #12]
 800d28c:	b342      	cbz	r2, 800d2e0 <__hexnan+0x88>
 800d28e:	4610      	mov	r0, r2
 800d290:	9105      	str	r1, [sp, #20]
 800d292:	9204      	str	r2, [sp, #16]
 800d294:	f7ff fd5e 	bl	800cd54 <__hexdig_fun>
 800d298:	2800      	cmp	r0, #0
 800d29a:	d14f      	bne.n	800d33c <__hexnan+0xe4>
 800d29c:	9a04      	ldr	r2, [sp, #16]
 800d29e:	9905      	ldr	r1, [sp, #20]
 800d2a0:	2a20      	cmp	r2, #32
 800d2a2:	d818      	bhi.n	800d2d6 <__hexnan+0x7e>
 800d2a4:	9b02      	ldr	r3, [sp, #8]
 800d2a6:	459b      	cmp	fp, r3
 800d2a8:	dd13      	ble.n	800d2d2 <__hexnan+0x7a>
 800d2aa:	454c      	cmp	r4, r9
 800d2ac:	d206      	bcs.n	800d2bc <__hexnan+0x64>
 800d2ae:	2d07      	cmp	r5, #7
 800d2b0:	dc04      	bgt.n	800d2bc <__hexnan+0x64>
 800d2b2:	462a      	mov	r2, r5
 800d2b4:	4649      	mov	r1, r9
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	f7ff ffa8 	bl	800d20c <L_shift>
 800d2bc:	4544      	cmp	r4, r8
 800d2be:	d950      	bls.n	800d362 <__hexnan+0x10a>
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	f1a4 0904 	sub.w	r9, r4, #4
 800d2c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800d2ca:	f8cd b008 	str.w	fp, [sp, #8]
 800d2ce:	464c      	mov	r4, r9
 800d2d0:	461d      	mov	r5, r3
 800d2d2:	9903      	ldr	r1, [sp, #12]
 800d2d4:	e7d7      	b.n	800d286 <__hexnan+0x2e>
 800d2d6:	2a29      	cmp	r2, #41	; 0x29
 800d2d8:	d156      	bne.n	800d388 <__hexnan+0x130>
 800d2da:	3102      	adds	r1, #2
 800d2dc:	f8ca 1000 	str.w	r1, [sl]
 800d2e0:	f1bb 0f00 	cmp.w	fp, #0
 800d2e4:	d050      	beq.n	800d388 <__hexnan+0x130>
 800d2e6:	454c      	cmp	r4, r9
 800d2e8:	d206      	bcs.n	800d2f8 <__hexnan+0xa0>
 800d2ea:	2d07      	cmp	r5, #7
 800d2ec:	dc04      	bgt.n	800d2f8 <__hexnan+0xa0>
 800d2ee:	462a      	mov	r2, r5
 800d2f0:	4649      	mov	r1, r9
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	f7ff ff8a 	bl	800d20c <L_shift>
 800d2f8:	4544      	cmp	r4, r8
 800d2fa:	d934      	bls.n	800d366 <__hexnan+0x10e>
 800d2fc:	f1a8 0204 	sub.w	r2, r8, #4
 800d300:	4623      	mov	r3, r4
 800d302:	f853 1b04 	ldr.w	r1, [r3], #4
 800d306:	f842 1f04 	str.w	r1, [r2, #4]!
 800d30a:	429f      	cmp	r7, r3
 800d30c:	d2f9      	bcs.n	800d302 <__hexnan+0xaa>
 800d30e:	1b3b      	subs	r3, r7, r4
 800d310:	f023 0303 	bic.w	r3, r3, #3
 800d314:	3304      	adds	r3, #4
 800d316:	3401      	adds	r4, #1
 800d318:	3e03      	subs	r6, #3
 800d31a:	42b4      	cmp	r4, r6
 800d31c:	bf88      	it	hi
 800d31e:	2304      	movhi	r3, #4
 800d320:	4443      	add	r3, r8
 800d322:	2200      	movs	r2, #0
 800d324:	f843 2b04 	str.w	r2, [r3], #4
 800d328:	429f      	cmp	r7, r3
 800d32a:	d2fb      	bcs.n	800d324 <__hexnan+0xcc>
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	b91b      	cbnz	r3, 800d338 <__hexnan+0xe0>
 800d330:	4547      	cmp	r7, r8
 800d332:	d127      	bne.n	800d384 <__hexnan+0x12c>
 800d334:	2301      	movs	r3, #1
 800d336:	603b      	str	r3, [r7, #0]
 800d338:	2005      	movs	r0, #5
 800d33a:	e026      	b.n	800d38a <__hexnan+0x132>
 800d33c:	3501      	adds	r5, #1
 800d33e:	2d08      	cmp	r5, #8
 800d340:	f10b 0b01 	add.w	fp, fp, #1
 800d344:	dd06      	ble.n	800d354 <__hexnan+0xfc>
 800d346:	4544      	cmp	r4, r8
 800d348:	d9c3      	bls.n	800d2d2 <__hexnan+0x7a>
 800d34a:	2300      	movs	r3, #0
 800d34c:	f844 3c04 	str.w	r3, [r4, #-4]
 800d350:	2501      	movs	r5, #1
 800d352:	3c04      	subs	r4, #4
 800d354:	6822      	ldr	r2, [r4, #0]
 800d356:	f000 000f 	and.w	r0, r0, #15
 800d35a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d35e:	6022      	str	r2, [r4, #0]
 800d360:	e7b7      	b.n	800d2d2 <__hexnan+0x7a>
 800d362:	2508      	movs	r5, #8
 800d364:	e7b5      	b.n	800d2d2 <__hexnan+0x7a>
 800d366:	9b01      	ldr	r3, [sp, #4]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d0df      	beq.n	800d32c <__hexnan+0xd4>
 800d36c:	f04f 32ff 	mov.w	r2, #4294967295
 800d370:	f1c3 0320 	rsb	r3, r3, #32
 800d374:	fa22 f303 	lsr.w	r3, r2, r3
 800d378:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d37c:	401a      	ands	r2, r3
 800d37e:	f846 2c04 	str.w	r2, [r6, #-4]
 800d382:	e7d3      	b.n	800d32c <__hexnan+0xd4>
 800d384:	3f04      	subs	r7, #4
 800d386:	e7d1      	b.n	800d32c <__hexnan+0xd4>
 800d388:	2004      	movs	r0, #4
 800d38a:	b007      	add	sp, #28
 800d38c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d390 <_localeconv_r>:
 800d390:	4800      	ldr	r0, [pc, #0]	; (800d394 <_localeconv_r+0x4>)
 800d392:	4770      	bx	lr
 800d394:	20000164 	.word	0x20000164

0800d398 <malloc>:
 800d398:	4b02      	ldr	r3, [pc, #8]	; (800d3a4 <malloc+0xc>)
 800d39a:	4601      	mov	r1, r0
 800d39c:	6818      	ldr	r0, [r3, #0]
 800d39e:	f7fd b84f 	b.w	800a440 <_malloc_r>
 800d3a2:	bf00      	nop
 800d3a4:	2000000c 	.word	0x2000000c

0800d3a8 <__ascii_mbtowc>:
 800d3a8:	b082      	sub	sp, #8
 800d3aa:	b901      	cbnz	r1, 800d3ae <__ascii_mbtowc+0x6>
 800d3ac:	a901      	add	r1, sp, #4
 800d3ae:	b142      	cbz	r2, 800d3c2 <__ascii_mbtowc+0x1a>
 800d3b0:	b14b      	cbz	r3, 800d3c6 <__ascii_mbtowc+0x1e>
 800d3b2:	7813      	ldrb	r3, [r2, #0]
 800d3b4:	600b      	str	r3, [r1, #0]
 800d3b6:	7812      	ldrb	r2, [r2, #0]
 800d3b8:	1e10      	subs	r0, r2, #0
 800d3ba:	bf18      	it	ne
 800d3bc:	2001      	movne	r0, #1
 800d3be:	b002      	add	sp, #8
 800d3c0:	4770      	bx	lr
 800d3c2:	4610      	mov	r0, r2
 800d3c4:	e7fb      	b.n	800d3be <__ascii_mbtowc+0x16>
 800d3c6:	f06f 0001 	mvn.w	r0, #1
 800d3ca:	e7f8      	b.n	800d3be <__ascii_mbtowc+0x16>

0800d3cc <__malloc_lock>:
 800d3cc:	4801      	ldr	r0, [pc, #4]	; (800d3d4 <__malloc_lock+0x8>)
 800d3ce:	f000 becc 	b.w	800e16a <__retarget_lock_acquire_recursive>
 800d3d2:	bf00      	nop
 800d3d4:	20003c34 	.word	0x20003c34

0800d3d8 <__malloc_unlock>:
 800d3d8:	4801      	ldr	r0, [pc, #4]	; (800d3e0 <__malloc_unlock+0x8>)
 800d3da:	f000 bec7 	b.w	800e16c <__retarget_lock_release_recursive>
 800d3de:	bf00      	nop
 800d3e0:	20003c34 	.word	0x20003c34

0800d3e4 <_Balloc>:
 800d3e4:	b570      	push	{r4, r5, r6, lr}
 800d3e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d3e8:	4604      	mov	r4, r0
 800d3ea:	460d      	mov	r5, r1
 800d3ec:	b976      	cbnz	r6, 800d40c <_Balloc+0x28>
 800d3ee:	2010      	movs	r0, #16
 800d3f0:	f7ff ffd2 	bl	800d398 <malloc>
 800d3f4:	4602      	mov	r2, r0
 800d3f6:	6260      	str	r0, [r4, #36]	; 0x24
 800d3f8:	b920      	cbnz	r0, 800d404 <_Balloc+0x20>
 800d3fa:	4b18      	ldr	r3, [pc, #96]	; (800d45c <_Balloc+0x78>)
 800d3fc:	4818      	ldr	r0, [pc, #96]	; (800d460 <_Balloc+0x7c>)
 800d3fe:	2166      	movs	r1, #102	; 0x66
 800d400:	f000 fe82 	bl	800e108 <__assert_func>
 800d404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d408:	6006      	str	r6, [r0, #0]
 800d40a:	60c6      	str	r6, [r0, #12]
 800d40c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d40e:	68f3      	ldr	r3, [r6, #12]
 800d410:	b183      	cbz	r3, 800d434 <_Balloc+0x50>
 800d412:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d414:	68db      	ldr	r3, [r3, #12]
 800d416:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d41a:	b9b8      	cbnz	r0, 800d44c <_Balloc+0x68>
 800d41c:	2101      	movs	r1, #1
 800d41e:	fa01 f605 	lsl.w	r6, r1, r5
 800d422:	1d72      	adds	r2, r6, #5
 800d424:	0092      	lsls	r2, r2, #2
 800d426:	4620      	mov	r0, r4
 800d428:	f7fc fffa 	bl	800a420 <_calloc_r>
 800d42c:	b160      	cbz	r0, 800d448 <_Balloc+0x64>
 800d42e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d432:	e00e      	b.n	800d452 <_Balloc+0x6e>
 800d434:	2221      	movs	r2, #33	; 0x21
 800d436:	2104      	movs	r1, #4
 800d438:	4620      	mov	r0, r4
 800d43a:	f7fc fff1 	bl	800a420 <_calloc_r>
 800d43e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d440:	60f0      	str	r0, [r6, #12]
 800d442:	68db      	ldr	r3, [r3, #12]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d1e4      	bne.n	800d412 <_Balloc+0x2e>
 800d448:	2000      	movs	r0, #0
 800d44a:	bd70      	pop	{r4, r5, r6, pc}
 800d44c:	6802      	ldr	r2, [r0, #0]
 800d44e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d452:	2300      	movs	r3, #0
 800d454:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d458:	e7f7      	b.n	800d44a <_Balloc+0x66>
 800d45a:	bf00      	nop
 800d45c:	080125d6 	.word	0x080125d6
 800d460:	080126dc 	.word	0x080126dc

0800d464 <_Bfree>:
 800d464:	b570      	push	{r4, r5, r6, lr}
 800d466:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d468:	4605      	mov	r5, r0
 800d46a:	460c      	mov	r4, r1
 800d46c:	b976      	cbnz	r6, 800d48c <_Bfree+0x28>
 800d46e:	2010      	movs	r0, #16
 800d470:	f7ff ff92 	bl	800d398 <malloc>
 800d474:	4602      	mov	r2, r0
 800d476:	6268      	str	r0, [r5, #36]	; 0x24
 800d478:	b920      	cbnz	r0, 800d484 <_Bfree+0x20>
 800d47a:	4b09      	ldr	r3, [pc, #36]	; (800d4a0 <_Bfree+0x3c>)
 800d47c:	4809      	ldr	r0, [pc, #36]	; (800d4a4 <_Bfree+0x40>)
 800d47e:	218a      	movs	r1, #138	; 0x8a
 800d480:	f000 fe42 	bl	800e108 <__assert_func>
 800d484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d488:	6006      	str	r6, [r0, #0]
 800d48a:	60c6      	str	r6, [r0, #12]
 800d48c:	b13c      	cbz	r4, 800d49e <_Bfree+0x3a>
 800d48e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d490:	6862      	ldr	r2, [r4, #4]
 800d492:	68db      	ldr	r3, [r3, #12]
 800d494:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d498:	6021      	str	r1, [r4, #0]
 800d49a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d49e:	bd70      	pop	{r4, r5, r6, pc}
 800d4a0:	080125d6 	.word	0x080125d6
 800d4a4:	080126dc 	.word	0x080126dc

0800d4a8 <__multadd>:
 800d4a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4ac:	690e      	ldr	r6, [r1, #16]
 800d4ae:	4607      	mov	r7, r0
 800d4b0:	4698      	mov	r8, r3
 800d4b2:	460c      	mov	r4, r1
 800d4b4:	f101 0014 	add.w	r0, r1, #20
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	6805      	ldr	r5, [r0, #0]
 800d4bc:	b2a9      	uxth	r1, r5
 800d4be:	fb02 8101 	mla	r1, r2, r1, r8
 800d4c2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d4c6:	0c2d      	lsrs	r5, r5, #16
 800d4c8:	fb02 c505 	mla	r5, r2, r5, ip
 800d4cc:	b289      	uxth	r1, r1
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d4d4:	429e      	cmp	r6, r3
 800d4d6:	f840 1b04 	str.w	r1, [r0], #4
 800d4da:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d4de:	dcec      	bgt.n	800d4ba <__multadd+0x12>
 800d4e0:	f1b8 0f00 	cmp.w	r8, #0
 800d4e4:	d022      	beq.n	800d52c <__multadd+0x84>
 800d4e6:	68a3      	ldr	r3, [r4, #8]
 800d4e8:	42b3      	cmp	r3, r6
 800d4ea:	dc19      	bgt.n	800d520 <__multadd+0x78>
 800d4ec:	6861      	ldr	r1, [r4, #4]
 800d4ee:	4638      	mov	r0, r7
 800d4f0:	3101      	adds	r1, #1
 800d4f2:	f7ff ff77 	bl	800d3e4 <_Balloc>
 800d4f6:	4605      	mov	r5, r0
 800d4f8:	b928      	cbnz	r0, 800d506 <__multadd+0x5e>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	4b0d      	ldr	r3, [pc, #52]	; (800d534 <__multadd+0x8c>)
 800d4fe:	480e      	ldr	r0, [pc, #56]	; (800d538 <__multadd+0x90>)
 800d500:	21b5      	movs	r1, #181	; 0xb5
 800d502:	f000 fe01 	bl	800e108 <__assert_func>
 800d506:	6922      	ldr	r2, [r4, #16]
 800d508:	3202      	adds	r2, #2
 800d50a:	f104 010c 	add.w	r1, r4, #12
 800d50e:	0092      	lsls	r2, r2, #2
 800d510:	300c      	adds	r0, #12
 800d512:	f7fc ff6f 	bl	800a3f4 <memcpy>
 800d516:	4621      	mov	r1, r4
 800d518:	4638      	mov	r0, r7
 800d51a:	f7ff ffa3 	bl	800d464 <_Bfree>
 800d51e:	462c      	mov	r4, r5
 800d520:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d524:	3601      	adds	r6, #1
 800d526:	f8c3 8014 	str.w	r8, [r3, #20]
 800d52a:	6126      	str	r6, [r4, #16]
 800d52c:	4620      	mov	r0, r4
 800d52e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d532:	bf00      	nop
 800d534:	0801264c 	.word	0x0801264c
 800d538:	080126dc 	.word	0x080126dc

0800d53c <__s2b>:
 800d53c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d540:	460c      	mov	r4, r1
 800d542:	4615      	mov	r5, r2
 800d544:	461f      	mov	r7, r3
 800d546:	2209      	movs	r2, #9
 800d548:	3308      	adds	r3, #8
 800d54a:	4606      	mov	r6, r0
 800d54c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d550:	2100      	movs	r1, #0
 800d552:	2201      	movs	r2, #1
 800d554:	429a      	cmp	r2, r3
 800d556:	db09      	blt.n	800d56c <__s2b+0x30>
 800d558:	4630      	mov	r0, r6
 800d55a:	f7ff ff43 	bl	800d3e4 <_Balloc>
 800d55e:	b940      	cbnz	r0, 800d572 <__s2b+0x36>
 800d560:	4602      	mov	r2, r0
 800d562:	4b19      	ldr	r3, [pc, #100]	; (800d5c8 <__s2b+0x8c>)
 800d564:	4819      	ldr	r0, [pc, #100]	; (800d5cc <__s2b+0x90>)
 800d566:	21ce      	movs	r1, #206	; 0xce
 800d568:	f000 fdce 	bl	800e108 <__assert_func>
 800d56c:	0052      	lsls	r2, r2, #1
 800d56e:	3101      	adds	r1, #1
 800d570:	e7f0      	b.n	800d554 <__s2b+0x18>
 800d572:	9b08      	ldr	r3, [sp, #32]
 800d574:	6143      	str	r3, [r0, #20]
 800d576:	2d09      	cmp	r5, #9
 800d578:	f04f 0301 	mov.w	r3, #1
 800d57c:	6103      	str	r3, [r0, #16]
 800d57e:	dd16      	ble.n	800d5ae <__s2b+0x72>
 800d580:	f104 0909 	add.w	r9, r4, #9
 800d584:	46c8      	mov	r8, r9
 800d586:	442c      	add	r4, r5
 800d588:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d58c:	4601      	mov	r1, r0
 800d58e:	3b30      	subs	r3, #48	; 0x30
 800d590:	220a      	movs	r2, #10
 800d592:	4630      	mov	r0, r6
 800d594:	f7ff ff88 	bl	800d4a8 <__multadd>
 800d598:	45a0      	cmp	r8, r4
 800d59a:	d1f5      	bne.n	800d588 <__s2b+0x4c>
 800d59c:	f1a5 0408 	sub.w	r4, r5, #8
 800d5a0:	444c      	add	r4, r9
 800d5a2:	1b2d      	subs	r5, r5, r4
 800d5a4:	1963      	adds	r3, r4, r5
 800d5a6:	42bb      	cmp	r3, r7
 800d5a8:	db04      	blt.n	800d5b4 <__s2b+0x78>
 800d5aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5ae:	340a      	adds	r4, #10
 800d5b0:	2509      	movs	r5, #9
 800d5b2:	e7f6      	b.n	800d5a2 <__s2b+0x66>
 800d5b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d5b8:	4601      	mov	r1, r0
 800d5ba:	3b30      	subs	r3, #48	; 0x30
 800d5bc:	220a      	movs	r2, #10
 800d5be:	4630      	mov	r0, r6
 800d5c0:	f7ff ff72 	bl	800d4a8 <__multadd>
 800d5c4:	e7ee      	b.n	800d5a4 <__s2b+0x68>
 800d5c6:	bf00      	nop
 800d5c8:	0801264c 	.word	0x0801264c
 800d5cc:	080126dc 	.word	0x080126dc

0800d5d0 <__hi0bits>:
 800d5d0:	0c03      	lsrs	r3, r0, #16
 800d5d2:	041b      	lsls	r3, r3, #16
 800d5d4:	b9d3      	cbnz	r3, 800d60c <__hi0bits+0x3c>
 800d5d6:	0400      	lsls	r0, r0, #16
 800d5d8:	2310      	movs	r3, #16
 800d5da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d5de:	bf04      	itt	eq
 800d5e0:	0200      	lsleq	r0, r0, #8
 800d5e2:	3308      	addeq	r3, #8
 800d5e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d5e8:	bf04      	itt	eq
 800d5ea:	0100      	lsleq	r0, r0, #4
 800d5ec:	3304      	addeq	r3, #4
 800d5ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d5f2:	bf04      	itt	eq
 800d5f4:	0080      	lsleq	r0, r0, #2
 800d5f6:	3302      	addeq	r3, #2
 800d5f8:	2800      	cmp	r0, #0
 800d5fa:	db05      	blt.n	800d608 <__hi0bits+0x38>
 800d5fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d600:	f103 0301 	add.w	r3, r3, #1
 800d604:	bf08      	it	eq
 800d606:	2320      	moveq	r3, #32
 800d608:	4618      	mov	r0, r3
 800d60a:	4770      	bx	lr
 800d60c:	2300      	movs	r3, #0
 800d60e:	e7e4      	b.n	800d5da <__hi0bits+0xa>

0800d610 <__lo0bits>:
 800d610:	6803      	ldr	r3, [r0, #0]
 800d612:	f013 0207 	ands.w	r2, r3, #7
 800d616:	4601      	mov	r1, r0
 800d618:	d00b      	beq.n	800d632 <__lo0bits+0x22>
 800d61a:	07da      	lsls	r2, r3, #31
 800d61c:	d424      	bmi.n	800d668 <__lo0bits+0x58>
 800d61e:	0798      	lsls	r0, r3, #30
 800d620:	bf49      	itett	mi
 800d622:	085b      	lsrmi	r3, r3, #1
 800d624:	089b      	lsrpl	r3, r3, #2
 800d626:	2001      	movmi	r0, #1
 800d628:	600b      	strmi	r3, [r1, #0]
 800d62a:	bf5c      	itt	pl
 800d62c:	600b      	strpl	r3, [r1, #0]
 800d62e:	2002      	movpl	r0, #2
 800d630:	4770      	bx	lr
 800d632:	b298      	uxth	r0, r3
 800d634:	b9b0      	cbnz	r0, 800d664 <__lo0bits+0x54>
 800d636:	0c1b      	lsrs	r3, r3, #16
 800d638:	2010      	movs	r0, #16
 800d63a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d63e:	bf04      	itt	eq
 800d640:	0a1b      	lsreq	r3, r3, #8
 800d642:	3008      	addeq	r0, #8
 800d644:	071a      	lsls	r2, r3, #28
 800d646:	bf04      	itt	eq
 800d648:	091b      	lsreq	r3, r3, #4
 800d64a:	3004      	addeq	r0, #4
 800d64c:	079a      	lsls	r2, r3, #30
 800d64e:	bf04      	itt	eq
 800d650:	089b      	lsreq	r3, r3, #2
 800d652:	3002      	addeq	r0, #2
 800d654:	07da      	lsls	r2, r3, #31
 800d656:	d403      	bmi.n	800d660 <__lo0bits+0x50>
 800d658:	085b      	lsrs	r3, r3, #1
 800d65a:	f100 0001 	add.w	r0, r0, #1
 800d65e:	d005      	beq.n	800d66c <__lo0bits+0x5c>
 800d660:	600b      	str	r3, [r1, #0]
 800d662:	4770      	bx	lr
 800d664:	4610      	mov	r0, r2
 800d666:	e7e8      	b.n	800d63a <__lo0bits+0x2a>
 800d668:	2000      	movs	r0, #0
 800d66a:	4770      	bx	lr
 800d66c:	2020      	movs	r0, #32
 800d66e:	4770      	bx	lr

0800d670 <__i2b>:
 800d670:	b510      	push	{r4, lr}
 800d672:	460c      	mov	r4, r1
 800d674:	2101      	movs	r1, #1
 800d676:	f7ff feb5 	bl	800d3e4 <_Balloc>
 800d67a:	4602      	mov	r2, r0
 800d67c:	b928      	cbnz	r0, 800d68a <__i2b+0x1a>
 800d67e:	4b05      	ldr	r3, [pc, #20]	; (800d694 <__i2b+0x24>)
 800d680:	4805      	ldr	r0, [pc, #20]	; (800d698 <__i2b+0x28>)
 800d682:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d686:	f000 fd3f 	bl	800e108 <__assert_func>
 800d68a:	2301      	movs	r3, #1
 800d68c:	6144      	str	r4, [r0, #20]
 800d68e:	6103      	str	r3, [r0, #16]
 800d690:	bd10      	pop	{r4, pc}
 800d692:	bf00      	nop
 800d694:	0801264c 	.word	0x0801264c
 800d698:	080126dc 	.word	0x080126dc

0800d69c <__multiply>:
 800d69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6a0:	4614      	mov	r4, r2
 800d6a2:	690a      	ldr	r2, [r1, #16]
 800d6a4:	6923      	ldr	r3, [r4, #16]
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	bfb8      	it	lt
 800d6aa:	460b      	movlt	r3, r1
 800d6ac:	460d      	mov	r5, r1
 800d6ae:	bfbc      	itt	lt
 800d6b0:	4625      	movlt	r5, r4
 800d6b2:	461c      	movlt	r4, r3
 800d6b4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d6b8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d6bc:	68ab      	ldr	r3, [r5, #8]
 800d6be:	6869      	ldr	r1, [r5, #4]
 800d6c0:	eb0a 0709 	add.w	r7, sl, r9
 800d6c4:	42bb      	cmp	r3, r7
 800d6c6:	b085      	sub	sp, #20
 800d6c8:	bfb8      	it	lt
 800d6ca:	3101      	addlt	r1, #1
 800d6cc:	f7ff fe8a 	bl	800d3e4 <_Balloc>
 800d6d0:	b930      	cbnz	r0, 800d6e0 <__multiply+0x44>
 800d6d2:	4602      	mov	r2, r0
 800d6d4:	4b42      	ldr	r3, [pc, #264]	; (800d7e0 <__multiply+0x144>)
 800d6d6:	4843      	ldr	r0, [pc, #268]	; (800d7e4 <__multiply+0x148>)
 800d6d8:	f240 115d 	movw	r1, #349	; 0x15d
 800d6dc:	f000 fd14 	bl	800e108 <__assert_func>
 800d6e0:	f100 0614 	add.w	r6, r0, #20
 800d6e4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d6e8:	4633      	mov	r3, r6
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	4543      	cmp	r3, r8
 800d6ee:	d31e      	bcc.n	800d72e <__multiply+0x92>
 800d6f0:	f105 0c14 	add.w	ip, r5, #20
 800d6f4:	f104 0314 	add.w	r3, r4, #20
 800d6f8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d6fc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d700:	9202      	str	r2, [sp, #8]
 800d702:	ebac 0205 	sub.w	r2, ip, r5
 800d706:	3a15      	subs	r2, #21
 800d708:	f022 0203 	bic.w	r2, r2, #3
 800d70c:	3204      	adds	r2, #4
 800d70e:	f105 0115 	add.w	r1, r5, #21
 800d712:	458c      	cmp	ip, r1
 800d714:	bf38      	it	cc
 800d716:	2204      	movcc	r2, #4
 800d718:	9201      	str	r2, [sp, #4]
 800d71a:	9a02      	ldr	r2, [sp, #8]
 800d71c:	9303      	str	r3, [sp, #12]
 800d71e:	429a      	cmp	r2, r3
 800d720:	d808      	bhi.n	800d734 <__multiply+0x98>
 800d722:	2f00      	cmp	r7, #0
 800d724:	dc55      	bgt.n	800d7d2 <__multiply+0x136>
 800d726:	6107      	str	r7, [r0, #16]
 800d728:	b005      	add	sp, #20
 800d72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d72e:	f843 2b04 	str.w	r2, [r3], #4
 800d732:	e7db      	b.n	800d6ec <__multiply+0x50>
 800d734:	f8b3 a000 	ldrh.w	sl, [r3]
 800d738:	f1ba 0f00 	cmp.w	sl, #0
 800d73c:	d020      	beq.n	800d780 <__multiply+0xe4>
 800d73e:	f105 0e14 	add.w	lr, r5, #20
 800d742:	46b1      	mov	r9, r6
 800d744:	2200      	movs	r2, #0
 800d746:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d74a:	f8d9 b000 	ldr.w	fp, [r9]
 800d74e:	b2a1      	uxth	r1, r4
 800d750:	fa1f fb8b 	uxth.w	fp, fp
 800d754:	fb0a b101 	mla	r1, sl, r1, fp
 800d758:	4411      	add	r1, r2
 800d75a:	f8d9 2000 	ldr.w	r2, [r9]
 800d75e:	0c24      	lsrs	r4, r4, #16
 800d760:	0c12      	lsrs	r2, r2, #16
 800d762:	fb0a 2404 	mla	r4, sl, r4, r2
 800d766:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d76a:	b289      	uxth	r1, r1
 800d76c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d770:	45f4      	cmp	ip, lr
 800d772:	f849 1b04 	str.w	r1, [r9], #4
 800d776:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d77a:	d8e4      	bhi.n	800d746 <__multiply+0xaa>
 800d77c:	9901      	ldr	r1, [sp, #4]
 800d77e:	5072      	str	r2, [r6, r1]
 800d780:	9a03      	ldr	r2, [sp, #12]
 800d782:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d786:	3304      	adds	r3, #4
 800d788:	f1b9 0f00 	cmp.w	r9, #0
 800d78c:	d01f      	beq.n	800d7ce <__multiply+0x132>
 800d78e:	6834      	ldr	r4, [r6, #0]
 800d790:	f105 0114 	add.w	r1, r5, #20
 800d794:	46b6      	mov	lr, r6
 800d796:	f04f 0a00 	mov.w	sl, #0
 800d79a:	880a      	ldrh	r2, [r1, #0]
 800d79c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d7a0:	fb09 b202 	mla	r2, r9, r2, fp
 800d7a4:	4492      	add	sl, r2
 800d7a6:	b2a4      	uxth	r4, r4
 800d7a8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d7ac:	f84e 4b04 	str.w	r4, [lr], #4
 800d7b0:	f851 4b04 	ldr.w	r4, [r1], #4
 800d7b4:	f8be 2000 	ldrh.w	r2, [lr]
 800d7b8:	0c24      	lsrs	r4, r4, #16
 800d7ba:	fb09 2404 	mla	r4, r9, r4, r2
 800d7be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d7c2:	458c      	cmp	ip, r1
 800d7c4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d7c8:	d8e7      	bhi.n	800d79a <__multiply+0xfe>
 800d7ca:	9a01      	ldr	r2, [sp, #4]
 800d7cc:	50b4      	str	r4, [r6, r2]
 800d7ce:	3604      	adds	r6, #4
 800d7d0:	e7a3      	b.n	800d71a <__multiply+0x7e>
 800d7d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d1a5      	bne.n	800d726 <__multiply+0x8a>
 800d7da:	3f01      	subs	r7, #1
 800d7dc:	e7a1      	b.n	800d722 <__multiply+0x86>
 800d7de:	bf00      	nop
 800d7e0:	0801264c 	.word	0x0801264c
 800d7e4:	080126dc 	.word	0x080126dc

0800d7e8 <__pow5mult>:
 800d7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7ec:	4615      	mov	r5, r2
 800d7ee:	f012 0203 	ands.w	r2, r2, #3
 800d7f2:	4606      	mov	r6, r0
 800d7f4:	460f      	mov	r7, r1
 800d7f6:	d007      	beq.n	800d808 <__pow5mult+0x20>
 800d7f8:	4c25      	ldr	r4, [pc, #148]	; (800d890 <__pow5mult+0xa8>)
 800d7fa:	3a01      	subs	r2, #1
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d802:	f7ff fe51 	bl	800d4a8 <__multadd>
 800d806:	4607      	mov	r7, r0
 800d808:	10ad      	asrs	r5, r5, #2
 800d80a:	d03d      	beq.n	800d888 <__pow5mult+0xa0>
 800d80c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d80e:	b97c      	cbnz	r4, 800d830 <__pow5mult+0x48>
 800d810:	2010      	movs	r0, #16
 800d812:	f7ff fdc1 	bl	800d398 <malloc>
 800d816:	4602      	mov	r2, r0
 800d818:	6270      	str	r0, [r6, #36]	; 0x24
 800d81a:	b928      	cbnz	r0, 800d828 <__pow5mult+0x40>
 800d81c:	4b1d      	ldr	r3, [pc, #116]	; (800d894 <__pow5mult+0xac>)
 800d81e:	481e      	ldr	r0, [pc, #120]	; (800d898 <__pow5mult+0xb0>)
 800d820:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d824:	f000 fc70 	bl	800e108 <__assert_func>
 800d828:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d82c:	6004      	str	r4, [r0, #0]
 800d82e:	60c4      	str	r4, [r0, #12]
 800d830:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d834:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d838:	b94c      	cbnz	r4, 800d84e <__pow5mult+0x66>
 800d83a:	f240 2171 	movw	r1, #625	; 0x271
 800d83e:	4630      	mov	r0, r6
 800d840:	f7ff ff16 	bl	800d670 <__i2b>
 800d844:	2300      	movs	r3, #0
 800d846:	f8c8 0008 	str.w	r0, [r8, #8]
 800d84a:	4604      	mov	r4, r0
 800d84c:	6003      	str	r3, [r0, #0]
 800d84e:	f04f 0900 	mov.w	r9, #0
 800d852:	07eb      	lsls	r3, r5, #31
 800d854:	d50a      	bpl.n	800d86c <__pow5mult+0x84>
 800d856:	4639      	mov	r1, r7
 800d858:	4622      	mov	r2, r4
 800d85a:	4630      	mov	r0, r6
 800d85c:	f7ff ff1e 	bl	800d69c <__multiply>
 800d860:	4639      	mov	r1, r7
 800d862:	4680      	mov	r8, r0
 800d864:	4630      	mov	r0, r6
 800d866:	f7ff fdfd 	bl	800d464 <_Bfree>
 800d86a:	4647      	mov	r7, r8
 800d86c:	106d      	asrs	r5, r5, #1
 800d86e:	d00b      	beq.n	800d888 <__pow5mult+0xa0>
 800d870:	6820      	ldr	r0, [r4, #0]
 800d872:	b938      	cbnz	r0, 800d884 <__pow5mult+0x9c>
 800d874:	4622      	mov	r2, r4
 800d876:	4621      	mov	r1, r4
 800d878:	4630      	mov	r0, r6
 800d87a:	f7ff ff0f 	bl	800d69c <__multiply>
 800d87e:	6020      	str	r0, [r4, #0]
 800d880:	f8c0 9000 	str.w	r9, [r0]
 800d884:	4604      	mov	r4, r0
 800d886:	e7e4      	b.n	800d852 <__pow5mult+0x6a>
 800d888:	4638      	mov	r0, r7
 800d88a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d88e:	bf00      	nop
 800d890:	08012830 	.word	0x08012830
 800d894:	080125d6 	.word	0x080125d6
 800d898:	080126dc 	.word	0x080126dc

0800d89c <__lshift>:
 800d89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8a0:	460c      	mov	r4, r1
 800d8a2:	6849      	ldr	r1, [r1, #4]
 800d8a4:	6923      	ldr	r3, [r4, #16]
 800d8a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d8aa:	68a3      	ldr	r3, [r4, #8]
 800d8ac:	4607      	mov	r7, r0
 800d8ae:	4691      	mov	r9, r2
 800d8b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d8b4:	f108 0601 	add.w	r6, r8, #1
 800d8b8:	42b3      	cmp	r3, r6
 800d8ba:	db0b      	blt.n	800d8d4 <__lshift+0x38>
 800d8bc:	4638      	mov	r0, r7
 800d8be:	f7ff fd91 	bl	800d3e4 <_Balloc>
 800d8c2:	4605      	mov	r5, r0
 800d8c4:	b948      	cbnz	r0, 800d8da <__lshift+0x3e>
 800d8c6:	4602      	mov	r2, r0
 800d8c8:	4b28      	ldr	r3, [pc, #160]	; (800d96c <__lshift+0xd0>)
 800d8ca:	4829      	ldr	r0, [pc, #164]	; (800d970 <__lshift+0xd4>)
 800d8cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d8d0:	f000 fc1a 	bl	800e108 <__assert_func>
 800d8d4:	3101      	adds	r1, #1
 800d8d6:	005b      	lsls	r3, r3, #1
 800d8d8:	e7ee      	b.n	800d8b8 <__lshift+0x1c>
 800d8da:	2300      	movs	r3, #0
 800d8dc:	f100 0114 	add.w	r1, r0, #20
 800d8e0:	f100 0210 	add.w	r2, r0, #16
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	4553      	cmp	r3, sl
 800d8e8:	db33      	blt.n	800d952 <__lshift+0xb6>
 800d8ea:	6920      	ldr	r0, [r4, #16]
 800d8ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8f0:	f104 0314 	add.w	r3, r4, #20
 800d8f4:	f019 091f 	ands.w	r9, r9, #31
 800d8f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d900:	d02b      	beq.n	800d95a <__lshift+0xbe>
 800d902:	f1c9 0e20 	rsb	lr, r9, #32
 800d906:	468a      	mov	sl, r1
 800d908:	2200      	movs	r2, #0
 800d90a:	6818      	ldr	r0, [r3, #0]
 800d90c:	fa00 f009 	lsl.w	r0, r0, r9
 800d910:	4302      	orrs	r2, r0
 800d912:	f84a 2b04 	str.w	r2, [sl], #4
 800d916:	f853 2b04 	ldr.w	r2, [r3], #4
 800d91a:	459c      	cmp	ip, r3
 800d91c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d920:	d8f3      	bhi.n	800d90a <__lshift+0x6e>
 800d922:	ebac 0304 	sub.w	r3, ip, r4
 800d926:	3b15      	subs	r3, #21
 800d928:	f023 0303 	bic.w	r3, r3, #3
 800d92c:	3304      	adds	r3, #4
 800d92e:	f104 0015 	add.w	r0, r4, #21
 800d932:	4584      	cmp	ip, r0
 800d934:	bf38      	it	cc
 800d936:	2304      	movcc	r3, #4
 800d938:	50ca      	str	r2, [r1, r3]
 800d93a:	b10a      	cbz	r2, 800d940 <__lshift+0xa4>
 800d93c:	f108 0602 	add.w	r6, r8, #2
 800d940:	3e01      	subs	r6, #1
 800d942:	4638      	mov	r0, r7
 800d944:	612e      	str	r6, [r5, #16]
 800d946:	4621      	mov	r1, r4
 800d948:	f7ff fd8c 	bl	800d464 <_Bfree>
 800d94c:	4628      	mov	r0, r5
 800d94e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d952:	f842 0f04 	str.w	r0, [r2, #4]!
 800d956:	3301      	adds	r3, #1
 800d958:	e7c5      	b.n	800d8e6 <__lshift+0x4a>
 800d95a:	3904      	subs	r1, #4
 800d95c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d960:	f841 2f04 	str.w	r2, [r1, #4]!
 800d964:	459c      	cmp	ip, r3
 800d966:	d8f9      	bhi.n	800d95c <__lshift+0xc0>
 800d968:	e7ea      	b.n	800d940 <__lshift+0xa4>
 800d96a:	bf00      	nop
 800d96c:	0801264c 	.word	0x0801264c
 800d970:	080126dc 	.word	0x080126dc

0800d974 <__mcmp>:
 800d974:	b530      	push	{r4, r5, lr}
 800d976:	6902      	ldr	r2, [r0, #16]
 800d978:	690c      	ldr	r4, [r1, #16]
 800d97a:	1b12      	subs	r2, r2, r4
 800d97c:	d10e      	bne.n	800d99c <__mcmp+0x28>
 800d97e:	f100 0314 	add.w	r3, r0, #20
 800d982:	3114      	adds	r1, #20
 800d984:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d988:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d98c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d990:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d994:	42a5      	cmp	r5, r4
 800d996:	d003      	beq.n	800d9a0 <__mcmp+0x2c>
 800d998:	d305      	bcc.n	800d9a6 <__mcmp+0x32>
 800d99a:	2201      	movs	r2, #1
 800d99c:	4610      	mov	r0, r2
 800d99e:	bd30      	pop	{r4, r5, pc}
 800d9a0:	4283      	cmp	r3, r0
 800d9a2:	d3f3      	bcc.n	800d98c <__mcmp+0x18>
 800d9a4:	e7fa      	b.n	800d99c <__mcmp+0x28>
 800d9a6:	f04f 32ff 	mov.w	r2, #4294967295
 800d9aa:	e7f7      	b.n	800d99c <__mcmp+0x28>

0800d9ac <__mdiff>:
 800d9ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b0:	460c      	mov	r4, r1
 800d9b2:	4606      	mov	r6, r0
 800d9b4:	4611      	mov	r1, r2
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	4617      	mov	r7, r2
 800d9ba:	f7ff ffdb 	bl	800d974 <__mcmp>
 800d9be:	1e05      	subs	r5, r0, #0
 800d9c0:	d110      	bne.n	800d9e4 <__mdiff+0x38>
 800d9c2:	4629      	mov	r1, r5
 800d9c4:	4630      	mov	r0, r6
 800d9c6:	f7ff fd0d 	bl	800d3e4 <_Balloc>
 800d9ca:	b930      	cbnz	r0, 800d9da <__mdiff+0x2e>
 800d9cc:	4b39      	ldr	r3, [pc, #228]	; (800dab4 <__mdiff+0x108>)
 800d9ce:	4602      	mov	r2, r0
 800d9d0:	f240 2132 	movw	r1, #562	; 0x232
 800d9d4:	4838      	ldr	r0, [pc, #224]	; (800dab8 <__mdiff+0x10c>)
 800d9d6:	f000 fb97 	bl	800e108 <__assert_func>
 800d9da:	2301      	movs	r3, #1
 800d9dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d9e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9e4:	bfa4      	itt	ge
 800d9e6:	463b      	movge	r3, r7
 800d9e8:	4627      	movge	r7, r4
 800d9ea:	4630      	mov	r0, r6
 800d9ec:	6879      	ldr	r1, [r7, #4]
 800d9ee:	bfa6      	itte	ge
 800d9f0:	461c      	movge	r4, r3
 800d9f2:	2500      	movge	r5, #0
 800d9f4:	2501      	movlt	r5, #1
 800d9f6:	f7ff fcf5 	bl	800d3e4 <_Balloc>
 800d9fa:	b920      	cbnz	r0, 800da06 <__mdiff+0x5a>
 800d9fc:	4b2d      	ldr	r3, [pc, #180]	; (800dab4 <__mdiff+0x108>)
 800d9fe:	4602      	mov	r2, r0
 800da00:	f44f 7110 	mov.w	r1, #576	; 0x240
 800da04:	e7e6      	b.n	800d9d4 <__mdiff+0x28>
 800da06:	693e      	ldr	r6, [r7, #16]
 800da08:	60c5      	str	r5, [r0, #12]
 800da0a:	6925      	ldr	r5, [r4, #16]
 800da0c:	f107 0114 	add.w	r1, r7, #20
 800da10:	f104 0914 	add.w	r9, r4, #20
 800da14:	f100 0e14 	add.w	lr, r0, #20
 800da18:	f107 0210 	add.w	r2, r7, #16
 800da1c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800da20:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800da24:	46f2      	mov	sl, lr
 800da26:	2700      	movs	r7, #0
 800da28:	f859 3b04 	ldr.w	r3, [r9], #4
 800da2c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800da30:	fa1f f883 	uxth.w	r8, r3
 800da34:	fa17 f78b 	uxtah	r7, r7, fp
 800da38:	0c1b      	lsrs	r3, r3, #16
 800da3a:	eba7 0808 	sub.w	r8, r7, r8
 800da3e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800da42:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800da46:	fa1f f888 	uxth.w	r8, r8
 800da4a:	141f      	asrs	r7, r3, #16
 800da4c:	454d      	cmp	r5, r9
 800da4e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800da52:	f84a 3b04 	str.w	r3, [sl], #4
 800da56:	d8e7      	bhi.n	800da28 <__mdiff+0x7c>
 800da58:	1b2b      	subs	r3, r5, r4
 800da5a:	3b15      	subs	r3, #21
 800da5c:	f023 0303 	bic.w	r3, r3, #3
 800da60:	3304      	adds	r3, #4
 800da62:	3415      	adds	r4, #21
 800da64:	42a5      	cmp	r5, r4
 800da66:	bf38      	it	cc
 800da68:	2304      	movcc	r3, #4
 800da6a:	4419      	add	r1, r3
 800da6c:	4473      	add	r3, lr
 800da6e:	469e      	mov	lr, r3
 800da70:	460d      	mov	r5, r1
 800da72:	4565      	cmp	r5, ip
 800da74:	d30e      	bcc.n	800da94 <__mdiff+0xe8>
 800da76:	f10c 0203 	add.w	r2, ip, #3
 800da7a:	1a52      	subs	r2, r2, r1
 800da7c:	f022 0203 	bic.w	r2, r2, #3
 800da80:	3903      	subs	r1, #3
 800da82:	458c      	cmp	ip, r1
 800da84:	bf38      	it	cc
 800da86:	2200      	movcc	r2, #0
 800da88:	441a      	add	r2, r3
 800da8a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800da8e:	b17b      	cbz	r3, 800dab0 <__mdiff+0x104>
 800da90:	6106      	str	r6, [r0, #16]
 800da92:	e7a5      	b.n	800d9e0 <__mdiff+0x34>
 800da94:	f855 8b04 	ldr.w	r8, [r5], #4
 800da98:	fa17 f488 	uxtah	r4, r7, r8
 800da9c:	1422      	asrs	r2, r4, #16
 800da9e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800daa2:	b2a4      	uxth	r4, r4
 800daa4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800daa8:	f84e 4b04 	str.w	r4, [lr], #4
 800daac:	1417      	asrs	r7, r2, #16
 800daae:	e7e0      	b.n	800da72 <__mdiff+0xc6>
 800dab0:	3e01      	subs	r6, #1
 800dab2:	e7ea      	b.n	800da8a <__mdiff+0xde>
 800dab4:	0801264c 	.word	0x0801264c
 800dab8:	080126dc 	.word	0x080126dc

0800dabc <__ulp>:
 800dabc:	b082      	sub	sp, #8
 800dabe:	ed8d 0b00 	vstr	d0, [sp]
 800dac2:	9b01      	ldr	r3, [sp, #4]
 800dac4:	4912      	ldr	r1, [pc, #72]	; (800db10 <__ulp+0x54>)
 800dac6:	4019      	ands	r1, r3
 800dac8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800dacc:	2900      	cmp	r1, #0
 800dace:	dd05      	ble.n	800dadc <__ulp+0x20>
 800dad0:	2200      	movs	r2, #0
 800dad2:	460b      	mov	r3, r1
 800dad4:	ec43 2b10 	vmov	d0, r2, r3
 800dad8:	b002      	add	sp, #8
 800dada:	4770      	bx	lr
 800dadc:	4249      	negs	r1, r1
 800dade:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800dae2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800dae6:	f04f 0200 	mov.w	r2, #0
 800daea:	f04f 0300 	mov.w	r3, #0
 800daee:	da04      	bge.n	800dafa <__ulp+0x3e>
 800daf0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800daf4:	fa41 f300 	asr.w	r3, r1, r0
 800daf8:	e7ec      	b.n	800dad4 <__ulp+0x18>
 800dafa:	f1a0 0114 	sub.w	r1, r0, #20
 800dafe:	291e      	cmp	r1, #30
 800db00:	bfda      	itte	le
 800db02:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800db06:	fa20 f101 	lsrle.w	r1, r0, r1
 800db0a:	2101      	movgt	r1, #1
 800db0c:	460a      	mov	r2, r1
 800db0e:	e7e1      	b.n	800dad4 <__ulp+0x18>
 800db10:	7ff00000 	.word	0x7ff00000

0800db14 <__b2d>:
 800db14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db16:	6905      	ldr	r5, [r0, #16]
 800db18:	f100 0714 	add.w	r7, r0, #20
 800db1c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800db20:	1f2e      	subs	r6, r5, #4
 800db22:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800db26:	4620      	mov	r0, r4
 800db28:	f7ff fd52 	bl	800d5d0 <__hi0bits>
 800db2c:	f1c0 0320 	rsb	r3, r0, #32
 800db30:	280a      	cmp	r0, #10
 800db32:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800dbb0 <__b2d+0x9c>
 800db36:	600b      	str	r3, [r1, #0]
 800db38:	dc14      	bgt.n	800db64 <__b2d+0x50>
 800db3a:	f1c0 0e0b 	rsb	lr, r0, #11
 800db3e:	fa24 f10e 	lsr.w	r1, r4, lr
 800db42:	42b7      	cmp	r7, r6
 800db44:	ea41 030c 	orr.w	r3, r1, ip
 800db48:	bf34      	ite	cc
 800db4a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800db4e:	2100      	movcs	r1, #0
 800db50:	3015      	adds	r0, #21
 800db52:	fa04 f000 	lsl.w	r0, r4, r0
 800db56:	fa21 f10e 	lsr.w	r1, r1, lr
 800db5a:	ea40 0201 	orr.w	r2, r0, r1
 800db5e:	ec43 2b10 	vmov	d0, r2, r3
 800db62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db64:	42b7      	cmp	r7, r6
 800db66:	bf3a      	itte	cc
 800db68:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800db6c:	f1a5 0608 	subcc.w	r6, r5, #8
 800db70:	2100      	movcs	r1, #0
 800db72:	380b      	subs	r0, #11
 800db74:	d017      	beq.n	800dba6 <__b2d+0x92>
 800db76:	f1c0 0c20 	rsb	ip, r0, #32
 800db7a:	fa04 f500 	lsl.w	r5, r4, r0
 800db7e:	42be      	cmp	r6, r7
 800db80:	fa21 f40c 	lsr.w	r4, r1, ip
 800db84:	ea45 0504 	orr.w	r5, r5, r4
 800db88:	bf8c      	ite	hi
 800db8a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800db8e:	2400      	movls	r4, #0
 800db90:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800db94:	fa01 f000 	lsl.w	r0, r1, r0
 800db98:	fa24 f40c 	lsr.w	r4, r4, ip
 800db9c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800dba0:	ea40 0204 	orr.w	r2, r0, r4
 800dba4:	e7db      	b.n	800db5e <__b2d+0x4a>
 800dba6:	ea44 030c 	orr.w	r3, r4, ip
 800dbaa:	460a      	mov	r2, r1
 800dbac:	e7d7      	b.n	800db5e <__b2d+0x4a>
 800dbae:	bf00      	nop
 800dbb0:	3ff00000 	.word	0x3ff00000

0800dbb4 <__d2b>:
 800dbb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dbb8:	4689      	mov	r9, r1
 800dbba:	2101      	movs	r1, #1
 800dbbc:	ec57 6b10 	vmov	r6, r7, d0
 800dbc0:	4690      	mov	r8, r2
 800dbc2:	f7ff fc0f 	bl	800d3e4 <_Balloc>
 800dbc6:	4604      	mov	r4, r0
 800dbc8:	b930      	cbnz	r0, 800dbd8 <__d2b+0x24>
 800dbca:	4602      	mov	r2, r0
 800dbcc:	4b25      	ldr	r3, [pc, #148]	; (800dc64 <__d2b+0xb0>)
 800dbce:	4826      	ldr	r0, [pc, #152]	; (800dc68 <__d2b+0xb4>)
 800dbd0:	f240 310a 	movw	r1, #778	; 0x30a
 800dbd4:	f000 fa98 	bl	800e108 <__assert_func>
 800dbd8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800dbdc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dbe0:	bb35      	cbnz	r5, 800dc30 <__d2b+0x7c>
 800dbe2:	2e00      	cmp	r6, #0
 800dbe4:	9301      	str	r3, [sp, #4]
 800dbe6:	d028      	beq.n	800dc3a <__d2b+0x86>
 800dbe8:	4668      	mov	r0, sp
 800dbea:	9600      	str	r6, [sp, #0]
 800dbec:	f7ff fd10 	bl	800d610 <__lo0bits>
 800dbf0:	9900      	ldr	r1, [sp, #0]
 800dbf2:	b300      	cbz	r0, 800dc36 <__d2b+0x82>
 800dbf4:	9a01      	ldr	r2, [sp, #4]
 800dbf6:	f1c0 0320 	rsb	r3, r0, #32
 800dbfa:	fa02 f303 	lsl.w	r3, r2, r3
 800dbfe:	430b      	orrs	r3, r1
 800dc00:	40c2      	lsrs	r2, r0
 800dc02:	6163      	str	r3, [r4, #20]
 800dc04:	9201      	str	r2, [sp, #4]
 800dc06:	9b01      	ldr	r3, [sp, #4]
 800dc08:	61a3      	str	r3, [r4, #24]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	bf14      	ite	ne
 800dc0e:	2202      	movne	r2, #2
 800dc10:	2201      	moveq	r2, #1
 800dc12:	6122      	str	r2, [r4, #16]
 800dc14:	b1d5      	cbz	r5, 800dc4c <__d2b+0x98>
 800dc16:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800dc1a:	4405      	add	r5, r0
 800dc1c:	f8c9 5000 	str.w	r5, [r9]
 800dc20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dc24:	f8c8 0000 	str.w	r0, [r8]
 800dc28:	4620      	mov	r0, r4
 800dc2a:	b003      	add	sp, #12
 800dc2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc34:	e7d5      	b.n	800dbe2 <__d2b+0x2e>
 800dc36:	6161      	str	r1, [r4, #20]
 800dc38:	e7e5      	b.n	800dc06 <__d2b+0x52>
 800dc3a:	a801      	add	r0, sp, #4
 800dc3c:	f7ff fce8 	bl	800d610 <__lo0bits>
 800dc40:	9b01      	ldr	r3, [sp, #4]
 800dc42:	6163      	str	r3, [r4, #20]
 800dc44:	2201      	movs	r2, #1
 800dc46:	6122      	str	r2, [r4, #16]
 800dc48:	3020      	adds	r0, #32
 800dc4a:	e7e3      	b.n	800dc14 <__d2b+0x60>
 800dc4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dc50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dc54:	f8c9 0000 	str.w	r0, [r9]
 800dc58:	6918      	ldr	r0, [r3, #16]
 800dc5a:	f7ff fcb9 	bl	800d5d0 <__hi0bits>
 800dc5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dc62:	e7df      	b.n	800dc24 <__d2b+0x70>
 800dc64:	0801264c 	.word	0x0801264c
 800dc68:	080126dc 	.word	0x080126dc

0800dc6c <__ratio>:
 800dc6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc70:	4688      	mov	r8, r1
 800dc72:	4669      	mov	r1, sp
 800dc74:	4681      	mov	r9, r0
 800dc76:	f7ff ff4d 	bl	800db14 <__b2d>
 800dc7a:	a901      	add	r1, sp, #4
 800dc7c:	4640      	mov	r0, r8
 800dc7e:	ec55 4b10 	vmov	r4, r5, d0
 800dc82:	f7ff ff47 	bl	800db14 <__b2d>
 800dc86:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dc8a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dc8e:	eba3 0c02 	sub.w	ip, r3, r2
 800dc92:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dc96:	1a9b      	subs	r3, r3, r2
 800dc98:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800dc9c:	ec51 0b10 	vmov	r0, r1, d0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	bfd6      	itet	le
 800dca4:	460a      	movle	r2, r1
 800dca6:	462a      	movgt	r2, r5
 800dca8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dcac:	468b      	mov	fp, r1
 800dcae:	462f      	mov	r7, r5
 800dcb0:	bfd4      	ite	le
 800dcb2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800dcb6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dcba:	4620      	mov	r0, r4
 800dcbc:	ee10 2a10 	vmov	r2, s0
 800dcc0:	465b      	mov	r3, fp
 800dcc2:	4639      	mov	r1, r7
 800dcc4:	f7f2 fdc2 	bl	800084c <__aeabi_ddiv>
 800dcc8:	ec41 0b10 	vmov	d0, r0, r1
 800dccc:	b003      	add	sp, #12
 800dcce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dcd2 <__copybits>:
 800dcd2:	3901      	subs	r1, #1
 800dcd4:	b570      	push	{r4, r5, r6, lr}
 800dcd6:	1149      	asrs	r1, r1, #5
 800dcd8:	6914      	ldr	r4, [r2, #16]
 800dcda:	3101      	adds	r1, #1
 800dcdc:	f102 0314 	add.w	r3, r2, #20
 800dce0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dce4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dce8:	1f05      	subs	r5, r0, #4
 800dcea:	42a3      	cmp	r3, r4
 800dcec:	d30c      	bcc.n	800dd08 <__copybits+0x36>
 800dcee:	1aa3      	subs	r3, r4, r2
 800dcf0:	3b11      	subs	r3, #17
 800dcf2:	f023 0303 	bic.w	r3, r3, #3
 800dcf6:	3211      	adds	r2, #17
 800dcf8:	42a2      	cmp	r2, r4
 800dcfa:	bf88      	it	hi
 800dcfc:	2300      	movhi	r3, #0
 800dcfe:	4418      	add	r0, r3
 800dd00:	2300      	movs	r3, #0
 800dd02:	4288      	cmp	r0, r1
 800dd04:	d305      	bcc.n	800dd12 <__copybits+0x40>
 800dd06:	bd70      	pop	{r4, r5, r6, pc}
 800dd08:	f853 6b04 	ldr.w	r6, [r3], #4
 800dd0c:	f845 6f04 	str.w	r6, [r5, #4]!
 800dd10:	e7eb      	b.n	800dcea <__copybits+0x18>
 800dd12:	f840 3b04 	str.w	r3, [r0], #4
 800dd16:	e7f4      	b.n	800dd02 <__copybits+0x30>

0800dd18 <__any_on>:
 800dd18:	f100 0214 	add.w	r2, r0, #20
 800dd1c:	6900      	ldr	r0, [r0, #16]
 800dd1e:	114b      	asrs	r3, r1, #5
 800dd20:	4298      	cmp	r0, r3
 800dd22:	b510      	push	{r4, lr}
 800dd24:	db11      	blt.n	800dd4a <__any_on+0x32>
 800dd26:	dd0a      	ble.n	800dd3e <__any_on+0x26>
 800dd28:	f011 011f 	ands.w	r1, r1, #31
 800dd2c:	d007      	beq.n	800dd3e <__any_on+0x26>
 800dd2e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dd32:	fa24 f001 	lsr.w	r0, r4, r1
 800dd36:	fa00 f101 	lsl.w	r1, r0, r1
 800dd3a:	428c      	cmp	r4, r1
 800dd3c:	d10b      	bne.n	800dd56 <__any_on+0x3e>
 800dd3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd42:	4293      	cmp	r3, r2
 800dd44:	d803      	bhi.n	800dd4e <__any_on+0x36>
 800dd46:	2000      	movs	r0, #0
 800dd48:	bd10      	pop	{r4, pc}
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	e7f7      	b.n	800dd3e <__any_on+0x26>
 800dd4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd52:	2900      	cmp	r1, #0
 800dd54:	d0f5      	beq.n	800dd42 <__any_on+0x2a>
 800dd56:	2001      	movs	r0, #1
 800dd58:	e7f6      	b.n	800dd48 <__any_on+0x30>
	...

0800dd5c <_free_r>:
 800dd5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dd5e:	2900      	cmp	r1, #0
 800dd60:	d048      	beq.n	800ddf4 <_free_r+0x98>
 800dd62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd66:	9001      	str	r0, [sp, #4]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	f1a1 0404 	sub.w	r4, r1, #4
 800dd6e:	bfb8      	it	lt
 800dd70:	18e4      	addlt	r4, r4, r3
 800dd72:	f7ff fb2b 	bl	800d3cc <__malloc_lock>
 800dd76:	4a20      	ldr	r2, [pc, #128]	; (800ddf8 <_free_r+0x9c>)
 800dd78:	9801      	ldr	r0, [sp, #4]
 800dd7a:	6813      	ldr	r3, [r2, #0]
 800dd7c:	4615      	mov	r5, r2
 800dd7e:	b933      	cbnz	r3, 800dd8e <_free_r+0x32>
 800dd80:	6063      	str	r3, [r4, #4]
 800dd82:	6014      	str	r4, [r2, #0]
 800dd84:	b003      	add	sp, #12
 800dd86:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dd8a:	f7ff bb25 	b.w	800d3d8 <__malloc_unlock>
 800dd8e:	42a3      	cmp	r3, r4
 800dd90:	d90b      	bls.n	800ddaa <_free_r+0x4e>
 800dd92:	6821      	ldr	r1, [r4, #0]
 800dd94:	1862      	adds	r2, r4, r1
 800dd96:	4293      	cmp	r3, r2
 800dd98:	bf04      	itt	eq
 800dd9a:	681a      	ldreq	r2, [r3, #0]
 800dd9c:	685b      	ldreq	r3, [r3, #4]
 800dd9e:	6063      	str	r3, [r4, #4]
 800dda0:	bf04      	itt	eq
 800dda2:	1852      	addeq	r2, r2, r1
 800dda4:	6022      	streq	r2, [r4, #0]
 800dda6:	602c      	str	r4, [r5, #0]
 800dda8:	e7ec      	b.n	800dd84 <_free_r+0x28>
 800ddaa:	461a      	mov	r2, r3
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	b10b      	cbz	r3, 800ddb4 <_free_r+0x58>
 800ddb0:	42a3      	cmp	r3, r4
 800ddb2:	d9fa      	bls.n	800ddaa <_free_r+0x4e>
 800ddb4:	6811      	ldr	r1, [r2, #0]
 800ddb6:	1855      	adds	r5, r2, r1
 800ddb8:	42a5      	cmp	r5, r4
 800ddba:	d10b      	bne.n	800ddd4 <_free_r+0x78>
 800ddbc:	6824      	ldr	r4, [r4, #0]
 800ddbe:	4421      	add	r1, r4
 800ddc0:	1854      	adds	r4, r2, r1
 800ddc2:	42a3      	cmp	r3, r4
 800ddc4:	6011      	str	r1, [r2, #0]
 800ddc6:	d1dd      	bne.n	800dd84 <_free_r+0x28>
 800ddc8:	681c      	ldr	r4, [r3, #0]
 800ddca:	685b      	ldr	r3, [r3, #4]
 800ddcc:	6053      	str	r3, [r2, #4]
 800ddce:	4421      	add	r1, r4
 800ddd0:	6011      	str	r1, [r2, #0]
 800ddd2:	e7d7      	b.n	800dd84 <_free_r+0x28>
 800ddd4:	d902      	bls.n	800dddc <_free_r+0x80>
 800ddd6:	230c      	movs	r3, #12
 800ddd8:	6003      	str	r3, [r0, #0]
 800ddda:	e7d3      	b.n	800dd84 <_free_r+0x28>
 800dddc:	6825      	ldr	r5, [r4, #0]
 800ddde:	1961      	adds	r1, r4, r5
 800dde0:	428b      	cmp	r3, r1
 800dde2:	bf04      	itt	eq
 800dde4:	6819      	ldreq	r1, [r3, #0]
 800dde6:	685b      	ldreq	r3, [r3, #4]
 800dde8:	6063      	str	r3, [r4, #4]
 800ddea:	bf04      	itt	eq
 800ddec:	1949      	addeq	r1, r1, r5
 800ddee:	6021      	streq	r1, [r4, #0]
 800ddf0:	6054      	str	r4, [r2, #4]
 800ddf2:	e7c7      	b.n	800dd84 <_free_r+0x28>
 800ddf4:	b003      	add	sp, #12
 800ddf6:	bd30      	pop	{r4, r5, pc}
 800ddf8:	2000388c 	.word	0x2000388c

0800ddfc <__ssputs_r>:
 800ddfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de00:	688e      	ldr	r6, [r1, #8]
 800de02:	429e      	cmp	r6, r3
 800de04:	4682      	mov	sl, r0
 800de06:	460c      	mov	r4, r1
 800de08:	4690      	mov	r8, r2
 800de0a:	461f      	mov	r7, r3
 800de0c:	d838      	bhi.n	800de80 <__ssputs_r+0x84>
 800de0e:	898a      	ldrh	r2, [r1, #12]
 800de10:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800de14:	d032      	beq.n	800de7c <__ssputs_r+0x80>
 800de16:	6825      	ldr	r5, [r4, #0]
 800de18:	6909      	ldr	r1, [r1, #16]
 800de1a:	eba5 0901 	sub.w	r9, r5, r1
 800de1e:	6965      	ldr	r5, [r4, #20]
 800de20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800de24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800de28:	3301      	adds	r3, #1
 800de2a:	444b      	add	r3, r9
 800de2c:	106d      	asrs	r5, r5, #1
 800de2e:	429d      	cmp	r5, r3
 800de30:	bf38      	it	cc
 800de32:	461d      	movcc	r5, r3
 800de34:	0553      	lsls	r3, r2, #21
 800de36:	d531      	bpl.n	800de9c <__ssputs_r+0xa0>
 800de38:	4629      	mov	r1, r5
 800de3a:	f7fc fb01 	bl	800a440 <_malloc_r>
 800de3e:	4606      	mov	r6, r0
 800de40:	b950      	cbnz	r0, 800de58 <__ssputs_r+0x5c>
 800de42:	230c      	movs	r3, #12
 800de44:	f8ca 3000 	str.w	r3, [sl]
 800de48:	89a3      	ldrh	r3, [r4, #12]
 800de4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de4e:	81a3      	strh	r3, [r4, #12]
 800de50:	f04f 30ff 	mov.w	r0, #4294967295
 800de54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de58:	6921      	ldr	r1, [r4, #16]
 800de5a:	464a      	mov	r2, r9
 800de5c:	f7fc faca 	bl	800a3f4 <memcpy>
 800de60:	89a3      	ldrh	r3, [r4, #12]
 800de62:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800de66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de6a:	81a3      	strh	r3, [r4, #12]
 800de6c:	6126      	str	r6, [r4, #16]
 800de6e:	6165      	str	r5, [r4, #20]
 800de70:	444e      	add	r6, r9
 800de72:	eba5 0509 	sub.w	r5, r5, r9
 800de76:	6026      	str	r6, [r4, #0]
 800de78:	60a5      	str	r5, [r4, #8]
 800de7a:	463e      	mov	r6, r7
 800de7c:	42be      	cmp	r6, r7
 800de7e:	d900      	bls.n	800de82 <__ssputs_r+0x86>
 800de80:	463e      	mov	r6, r7
 800de82:	4632      	mov	r2, r6
 800de84:	6820      	ldr	r0, [r4, #0]
 800de86:	4641      	mov	r1, r8
 800de88:	f000 f971 	bl	800e16e <memmove>
 800de8c:	68a3      	ldr	r3, [r4, #8]
 800de8e:	6822      	ldr	r2, [r4, #0]
 800de90:	1b9b      	subs	r3, r3, r6
 800de92:	4432      	add	r2, r6
 800de94:	60a3      	str	r3, [r4, #8]
 800de96:	6022      	str	r2, [r4, #0]
 800de98:	2000      	movs	r0, #0
 800de9a:	e7db      	b.n	800de54 <__ssputs_r+0x58>
 800de9c:	462a      	mov	r2, r5
 800de9e:	f000 f980 	bl	800e1a2 <_realloc_r>
 800dea2:	4606      	mov	r6, r0
 800dea4:	2800      	cmp	r0, #0
 800dea6:	d1e1      	bne.n	800de6c <__ssputs_r+0x70>
 800dea8:	6921      	ldr	r1, [r4, #16]
 800deaa:	4650      	mov	r0, sl
 800deac:	f7ff ff56 	bl	800dd5c <_free_r>
 800deb0:	e7c7      	b.n	800de42 <__ssputs_r+0x46>
	...

0800deb4 <_svfiprintf_r>:
 800deb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deb8:	4698      	mov	r8, r3
 800deba:	898b      	ldrh	r3, [r1, #12]
 800debc:	061b      	lsls	r3, r3, #24
 800debe:	b09d      	sub	sp, #116	; 0x74
 800dec0:	4607      	mov	r7, r0
 800dec2:	460d      	mov	r5, r1
 800dec4:	4614      	mov	r4, r2
 800dec6:	d50e      	bpl.n	800dee6 <_svfiprintf_r+0x32>
 800dec8:	690b      	ldr	r3, [r1, #16]
 800deca:	b963      	cbnz	r3, 800dee6 <_svfiprintf_r+0x32>
 800decc:	2140      	movs	r1, #64	; 0x40
 800dece:	f7fc fab7 	bl	800a440 <_malloc_r>
 800ded2:	6028      	str	r0, [r5, #0]
 800ded4:	6128      	str	r0, [r5, #16]
 800ded6:	b920      	cbnz	r0, 800dee2 <_svfiprintf_r+0x2e>
 800ded8:	230c      	movs	r3, #12
 800deda:	603b      	str	r3, [r7, #0]
 800dedc:	f04f 30ff 	mov.w	r0, #4294967295
 800dee0:	e0d1      	b.n	800e086 <_svfiprintf_r+0x1d2>
 800dee2:	2340      	movs	r3, #64	; 0x40
 800dee4:	616b      	str	r3, [r5, #20]
 800dee6:	2300      	movs	r3, #0
 800dee8:	9309      	str	r3, [sp, #36]	; 0x24
 800deea:	2320      	movs	r3, #32
 800deec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800def0:	f8cd 800c 	str.w	r8, [sp, #12]
 800def4:	2330      	movs	r3, #48	; 0x30
 800def6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e0a0 <_svfiprintf_r+0x1ec>
 800defa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800defe:	f04f 0901 	mov.w	r9, #1
 800df02:	4623      	mov	r3, r4
 800df04:	469a      	mov	sl, r3
 800df06:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df0a:	b10a      	cbz	r2, 800df10 <_svfiprintf_r+0x5c>
 800df0c:	2a25      	cmp	r2, #37	; 0x25
 800df0e:	d1f9      	bne.n	800df04 <_svfiprintf_r+0x50>
 800df10:	ebba 0b04 	subs.w	fp, sl, r4
 800df14:	d00b      	beq.n	800df2e <_svfiprintf_r+0x7a>
 800df16:	465b      	mov	r3, fp
 800df18:	4622      	mov	r2, r4
 800df1a:	4629      	mov	r1, r5
 800df1c:	4638      	mov	r0, r7
 800df1e:	f7ff ff6d 	bl	800ddfc <__ssputs_r>
 800df22:	3001      	adds	r0, #1
 800df24:	f000 80aa 	beq.w	800e07c <_svfiprintf_r+0x1c8>
 800df28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df2a:	445a      	add	r2, fp
 800df2c:	9209      	str	r2, [sp, #36]	; 0x24
 800df2e:	f89a 3000 	ldrb.w	r3, [sl]
 800df32:	2b00      	cmp	r3, #0
 800df34:	f000 80a2 	beq.w	800e07c <_svfiprintf_r+0x1c8>
 800df38:	2300      	movs	r3, #0
 800df3a:	f04f 32ff 	mov.w	r2, #4294967295
 800df3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df42:	f10a 0a01 	add.w	sl, sl, #1
 800df46:	9304      	str	r3, [sp, #16]
 800df48:	9307      	str	r3, [sp, #28]
 800df4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df4e:	931a      	str	r3, [sp, #104]	; 0x68
 800df50:	4654      	mov	r4, sl
 800df52:	2205      	movs	r2, #5
 800df54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df58:	4851      	ldr	r0, [pc, #324]	; (800e0a0 <_svfiprintf_r+0x1ec>)
 800df5a:	f7f2 f941 	bl	80001e0 <memchr>
 800df5e:	9a04      	ldr	r2, [sp, #16]
 800df60:	b9d8      	cbnz	r0, 800df9a <_svfiprintf_r+0xe6>
 800df62:	06d0      	lsls	r0, r2, #27
 800df64:	bf44      	itt	mi
 800df66:	2320      	movmi	r3, #32
 800df68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df6c:	0711      	lsls	r1, r2, #28
 800df6e:	bf44      	itt	mi
 800df70:	232b      	movmi	r3, #43	; 0x2b
 800df72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df76:	f89a 3000 	ldrb.w	r3, [sl]
 800df7a:	2b2a      	cmp	r3, #42	; 0x2a
 800df7c:	d015      	beq.n	800dfaa <_svfiprintf_r+0xf6>
 800df7e:	9a07      	ldr	r2, [sp, #28]
 800df80:	4654      	mov	r4, sl
 800df82:	2000      	movs	r0, #0
 800df84:	f04f 0c0a 	mov.w	ip, #10
 800df88:	4621      	mov	r1, r4
 800df8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df8e:	3b30      	subs	r3, #48	; 0x30
 800df90:	2b09      	cmp	r3, #9
 800df92:	d94e      	bls.n	800e032 <_svfiprintf_r+0x17e>
 800df94:	b1b0      	cbz	r0, 800dfc4 <_svfiprintf_r+0x110>
 800df96:	9207      	str	r2, [sp, #28]
 800df98:	e014      	b.n	800dfc4 <_svfiprintf_r+0x110>
 800df9a:	eba0 0308 	sub.w	r3, r0, r8
 800df9e:	fa09 f303 	lsl.w	r3, r9, r3
 800dfa2:	4313      	orrs	r3, r2
 800dfa4:	9304      	str	r3, [sp, #16]
 800dfa6:	46a2      	mov	sl, r4
 800dfa8:	e7d2      	b.n	800df50 <_svfiprintf_r+0x9c>
 800dfaa:	9b03      	ldr	r3, [sp, #12]
 800dfac:	1d19      	adds	r1, r3, #4
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	9103      	str	r1, [sp, #12]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	bfbb      	ittet	lt
 800dfb6:	425b      	neglt	r3, r3
 800dfb8:	f042 0202 	orrlt.w	r2, r2, #2
 800dfbc:	9307      	strge	r3, [sp, #28]
 800dfbe:	9307      	strlt	r3, [sp, #28]
 800dfc0:	bfb8      	it	lt
 800dfc2:	9204      	strlt	r2, [sp, #16]
 800dfc4:	7823      	ldrb	r3, [r4, #0]
 800dfc6:	2b2e      	cmp	r3, #46	; 0x2e
 800dfc8:	d10c      	bne.n	800dfe4 <_svfiprintf_r+0x130>
 800dfca:	7863      	ldrb	r3, [r4, #1]
 800dfcc:	2b2a      	cmp	r3, #42	; 0x2a
 800dfce:	d135      	bne.n	800e03c <_svfiprintf_r+0x188>
 800dfd0:	9b03      	ldr	r3, [sp, #12]
 800dfd2:	1d1a      	adds	r2, r3, #4
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	9203      	str	r2, [sp, #12]
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	bfb8      	it	lt
 800dfdc:	f04f 33ff 	movlt.w	r3, #4294967295
 800dfe0:	3402      	adds	r4, #2
 800dfe2:	9305      	str	r3, [sp, #20]
 800dfe4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e0b0 <_svfiprintf_r+0x1fc>
 800dfe8:	7821      	ldrb	r1, [r4, #0]
 800dfea:	2203      	movs	r2, #3
 800dfec:	4650      	mov	r0, sl
 800dfee:	f7f2 f8f7 	bl	80001e0 <memchr>
 800dff2:	b140      	cbz	r0, 800e006 <_svfiprintf_r+0x152>
 800dff4:	2340      	movs	r3, #64	; 0x40
 800dff6:	eba0 000a 	sub.w	r0, r0, sl
 800dffa:	fa03 f000 	lsl.w	r0, r3, r0
 800dffe:	9b04      	ldr	r3, [sp, #16]
 800e000:	4303      	orrs	r3, r0
 800e002:	3401      	adds	r4, #1
 800e004:	9304      	str	r3, [sp, #16]
 800e006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e00a:	4826      	ldr	r0, [pc, #152]	; (800e0a4 <_svfiprintf_r+0x1f0>)
 800e00c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e010:	2206      	movs	r2, #6
 800e012:	f7f2 f8e5 	bl	80001e0 <memchr>
 800e016:	2800      	cmp	r0, #0
 800e018:	d038      	beq.n	800e08c <_svfiprintf_r+0x1d8>
 800e01a:	4b23      	ldr	r3, [pc, #140]	; (800e0a8 <_svfiprintf_r+0x1f4>)
 800e01c:	bb1b      	cbnz	r3, 800e066 <_svfiprintf_r+0x1b2>
 800e01e:	9b03      	ldr	r3, [sp, #12]
 800e020:	3307      	adds	r3, #7
 800e022:	f023 0307 	bic.w	r3, r3, #7
 800e026:	3308      	adds	r3, #8
 800e028:	9303      	str	r3, [sp, #12]
 800e02a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e02c:	4433      	add	r3, r6
 800e02e:	9309      	str	r3, [sp, #36]	; 0x24
 800e030:	e767      	b.n	800df02 <_svfiprintf_r+0x4e>
 800e032:	fb0c 3202 	mla	r2, ip, r2, r3
 800e036:	460c      	mov	r4, r1
 800e038:	2001      	movs	r0, #1
 800e03a:	e7a5      	b.n	800df88 <_svfiprintf_r+0xd4>
 800e03c:	2300      	movs	r3, #0
 800e03e:	3401      	adds	r4, #1
 800e040:	9305      	str	r3, [sp, #20]
 800e042:	4619      	mov	r1, r3
 800e044:	f04f 0c0a 	mov.w	ip, #10
 800e048:	4620      	mov	r0, r4
 800e04a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e04e:	3a30      	subs	r2, #48	; 0x30
 800e050:	2a09      	cmp	r2, #9
 800e052:	d903      	bls.n	800e05c <_svfiprintf_r+0x1a8>
 800e054:	2b00      	cmp	r3, #0
 800e056:	d0c5      	beq.n	800dfe4 <_svfiprintf_r+0x130>
 800e058:	9105      	str	r1, [sp, #20]
 800e05a:	e7c3      	b.n	800dfe4 <_svfiprintf_r+0x130>
 800e05c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e060:	4604      	mov	r4, r0
 800e062:	2301      	movs	r3, #1
 800e064:	e7f0      	b.n	800e048 <_svfiprintf_r+0x194>
 800e066:	ab03      	add	r3, sp, #12
 800e068:	9300      	str	r3, [sp, #0]
 800e06a:	462a      	mov	r2, r5
 800e06c:	4b0f      	ldr	r3, [pc, #60]	; (800e0ac <_svfiprintf_r+0x1f8>)
 800e06e:	a904      	add	r1, sp, #16
 800e070:	4638      	mov	r0, r7
 800e072:	f7fc fadf 	bl	800a634 <_printf_float>
 800e076:	1c42      	adds	r2, r0, #1
 800e078:	4606      	mov	r6, r0
 800e07a:	d1d6      	bne.n	800e02a <_svfiprintf_r+0x176>
 800e07c:	89ab      	ldrh	r3, [r5, #12]
 800e07e:	065b      	lsls	r3, r3, #25
 800e080:	f53f af2c 	bmi.w	800dedc <_svfiprintf_r+0x28>
 800e084:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e086:	b01d      	add	sp, #116	; 0x74
 800e088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e08c:	ab03      	add	r3, sp, #12
 800e08e:	9300      	str	r3, [sp, #0]
 800e090:	462a      	mov	r2, r5
 800e092:	4b06      	ldr	r3, [pc, #24]	; (800e0ac <_svfiprintf_r+0x1f8>)
 800e094:	a904      	add	r1, sp, #16
 800e096:	4638      	mov	r0, r7
 800e098:	f7fc fd70 	bl	800ab7c <_printf_i>
 800e09c:	e7eb      	b.n	800e076 <_svfiprintf_r+0x1c2>
 800e09e:	bf00      	nop
 800e0a0:	0801283c 	.word	0x0801283c
 800e0a4:	08012846 	.word	0x08012846
 800e0a8:	0800a635 	.word	0x0800a635
 800e0ac:	0800ddfd 	.word	0x0800ddfd
 800e0b0:	08012842 	.word	0x08012842
 800e0b4:	00000000 	.word	0x00000000

0800e0b8 <nan>:
 800e0b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e0c0 <nan+0x8>
 800e0bc:	4770      	bx	lr
 800e0be:	bf00      	nop
 800e0c0:	00000000 	.word	0x00000000
 800e0c4:	7ff80000 	.word	0x7ff80000

0800e0c8 <strncmp>:
 800e0c8:	b510      	push	{r4, lr}
 800e0ca:	b16a      	cbz	r2, 800e0e8 <strncmp+0x20>
 800e0cc:	3901      	subs	r1, #1
 800e0ce:	1884      	adds	r4, r0, r2
 800e0d0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e0d4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e0d8:	4293      	cmp	r3, r2
 800e0da:	d103      	bne.n	800e0e4 <strncmp+0x1c>
 800e0dc:	42a0      	cmp	r0, r4
 800e0de:	d001      	beq.n	800e0e4 <strncmp+0x1c>
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d1f5      	bne.n	800e0d0 <strncmp+0x8>
 800e0e4:	1a98      	subs	r0, r3, r2
 800e0e6:	bd10      	pop	{r4, pc}
 800e0e8:	4610      	mov	r0, r2
 800e0ea:	e7fc      	b.n	800e0e6 <strncmp+0x1e>

0800e0ec <__ascii_wctomb>:
 800e0ec:	b149      	cbz	r1, 800e102 <__ascii_wctomb+0x16>
 800e0ee:	2aff      	cmp	r2, #255	; 0xff
 800e0f0:	bf85      	ittet	hi
 800e0f2:	238a      	movhi	r3, #138	; 0x8a
 800e0f4:	6003      	strhi	r3, [r0, #0]
 800e0f6:	700a      	strbls	r2, [r1, #0]
 800e0f8:	f04f 30ff 	movhi.w	r0, #4294967295
 800e0fc:	bf98      	it	ls
 800e0fe:	2001      	movls	r0, #1
 800e100:	4770      	bx	lr
 800e102:	4608      	mov	r0, r1
 800e104:	4770      	bx	lr
	...

0800e108 <__assert_func>:
 800e108:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e10a:	4614      	mov	r4, r2
 800e10c:	461a      	mov	r2, r3
 800e10e:	4b09      	ldr	r3, [pc, #36]	; (800e134 <__assert_func+0x2c>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	4605      	mov	r5, r0
 800e114:	68d8      	ldr	r0, [r3, #12]
 800e116:	b14c      	cbz	r4, 800e12c <__assert_func+0x24>
 800e118:	4b07      	ldr	r3, [pc, #28]	; (800e138 <__assert_func+0x30>)
 800e11a:	9100      	str	r1, [sp, #0]
 800e11c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e120:	4906      	ldr	r1, [pc, #24]	; (800e13c <__assert_func+0x34>)
 800e122:	462b      	mov	r3, r5
 800e124:	f000 f80e 	bl	800e144 <fiprintf>
 800e128:	f000 fa7a 	bl	800e620 <abort>
 800e12c:	4b04      	ldr	r3, [pc, #16]	; (800e140 <__assert_func+0x38>)
 800e12e:	461c      	mov	r4, r3
 800e130:	e7f3      	b.n	800e11a <__assert_func+0x12>
 800e132:	bf00      	nop
 800e134:	2000000c 	.word	0x2000000c
 800e138:	0801284d 	.word	0x0801284d
 800e13c:	0801285a 	.word	0x0801285a
 800e140:	08012888 	.word	0x08012888

0800e144 <fiprintf>:
 800e144:	b40e      	push	{r1, r2, r3}
 800e146:	b503      	push	{r0, r1, lr}
 800e148:	4601      	mov	r1, r0
 800e14a:	ab03      	add	r3, sp, #12
 800e14c:	4805      	ldr	r0, [pc, #20]	; (800e164 <fiprintf+0x20>)
 800e14e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e152:	6800      	ldr	r0, [r0, #0]
 800e154:	9301      	str	r3, [sp, #4]
 800e156:	f000 f873 	bl	800e240 <_vfiprintf_r>
 800e15a:	b002      	add	sp, #8
 800e15c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e160:	b003      	add	sp, #12
 800e162:	4770      	bx	lr
 800e164:	2000000c 	.word	0x2000000c

0800e168 <__retarget_lock_init_recursive>:
 800e168:	4770      	bx	lr

0800e16a <__retarget_lock_acquire_recursive>:
 800e16a:	4770      	bx	lr

0800e16c <__retarget_lock_release_recursive>:
 800e16c:	4770      	bx	lr

0800e16e <memmove>:
 800e16e:	4288      	cmp	r0, r1
 800e170:	b510      	push	{r4, lr}
 800e172:	eb01 0402 	add.w	r4, r1, r2
 800e176:	d902      	bls.n	800e17e <memmove+0x10>
 800e178:	4284      	cmp	r4, r0
 800e17a:	4623      	mov	r3, r4
 800e17c:	d807      	bhi.n	800e18e <memmove+0x20>
 800e17e:	1e43      	subs	r3, r0, #1
 800e180:	42a1      	cmp	r1, r4
 800e182:	d008      	beq.n	800e196 <memmove+0x28>
 800e184:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e188:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e18c:	e7f8      	b.n	800e180 <memmove+0x12>
 800e18e:	4402      	add	r2, r0
 800e190:	4601      	mov	r1, r0
 800e192:	428a      	cmp	r2, r1
 800e194:	d100      	bne.n	800e198 <memmove+0x2a>
 800e196:	bd10      	pop	{r4, pc}
 800e198:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e19c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e1a0:	e7f7      	b.n	800e192 <memmove+0x24>

0800e1a2 <_realloc_r>:
 800e1a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1a4:	4607      	mov	r7, r0
 800e1a6:	4614      	mov	r4, r2
 800e1a8:	460e      	mov	r6, r1
 800e1aa:	b921      	cbnz	r1, 800e1b6 <_realloc_r+0x14>
 800e1ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e1b0:	4611      	mov	r1, r2
 800e1b2:	f7fc b945 	b.w	800a440 <_malloc_r>
 800e1b6:	b922      	cbnz	r2, 800e1c2 <_realloc_r+0x20>
 800e1b8:	f7ff fdd0 	bl	800dd5c <_free_r>
 800e1bc:	4625      	mov	r5, r4
 800e1be:	4628      	mov	r0, r5
 800e1c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1c2:	f000 fc51 	bl	800ea68 <_malloc_usable_size_r>
 800e1c6:	42a0      	cmp	r0, r4
 800e1c8:	d20f      	bcs.n	800e1ea <_realloc_r+0x48>
 800e1ca:	4621      	mov	r1, r4
 800e1cc:	4638      	mov	r0, r7
 800e1ce:	f7fc f937 	bl	800a440 <_malloc_r>
 800e1d2:	4605      	mov	r5, r0
 800e1d4:	2800      	cmp	r0, #0
 800e1d6:	d0f2      	beq.n	800e1be <_realloc_r+0x1c>
 800e1d8:	4631      	mov	r1, r6
 800e1da:	4622      	mov	r2, r4
 800e1dc:	f7fc f90a 	bl	800a3f4 <memcpy>
 800e1e0:	4631      	mov	r1, r6
 800e1e2:	4638      	mov	r0, r7
 800e1e4:	f7ff fdba 	bl	800dd5c <_free_r>
 800e1e8:	e7e9      	b.n	800e1be <_realloc_r+0x1c>
 800e1ea:	4635      	mov	r5, r6
 800e1ec:	e7e7      	b.n	800e1be <_realloc_r+0x1c>

0800e1ee <__sfputc_r>:
 800e1ee:	6893      	ldr	r3, [r2, #8]
 800e1f0:	3b01      	subs	r3, #1
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	b410      	push	{r4}
 800e1f6:	6093      	str	r3, [r2, #8]
 800e1f8:	da08      	bge.n	800e20c <__sfputc_r+0x1e>
 800e1fa:	6994      	ldr	r4, [r2, #24]
 800e1fc:	42a3      	cmp	r3, r4
 800e1fe:	db01      	blt.n	800e204 <__sfputc_r+0x16>
 800e200:	290a      	cmp	r1, #10
 800e202:	d103      	bne.n	800e20c <__sfputc_r+0x1e>
 800e204:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e208:	f000 b94a 	b.w	800e4a0 <__swbuf_r>
 800e20c:	6813      	ldr	r3, [r2, #0]
 800e20e:	1c58      	adds	r0, r3, #1
 800e210:	6010      	str	r0, [r2, #0]
 800e212:	7019      	strb	r1, [r3, #0]
 800e214:	4608      	mov	r0, r1
 800e216:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e21a:	4770      	bx	lr

0800e21c <__sfputs_r>:
 800e21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e21e:	4606      	mov	r6, r0
 800e220:	460f      	mov	r7, r1
 800e222:	4614      	mov	r4, r2
 800e224:	18d5      	adds	r5, r2, r3
 800e226:	42ac      	cmp	r4, r5
 800e228:	d101      	bne.n	800e22e <__sfputs_r+0x12>
 800e22a:	2000      	movs	r0, #0
 800e22c:	e007      	b.n	800e23e <__sfputs_r+0x22>
 800e22e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e232:	463a      	mov	r2, r7
 800e234:	4630      	mov	r0, r6
 800e236:	f7ff ffda 	bl	800e1ee <__sfputc_r>
 800e23a:	1c43      	adds	r3, r0, #1
 800e23c:	d1f3      	bne.n	800e226 <__sfputs_r+0xa>
 800e23e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e240 <_vfiprintf_r>:
 800e240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e244:	460d      	mov	r5, r1
 800e246:	b09d      	sub	sp, #116	; 0x74
 800e248:	4614      	mov	r4, r2
 800e24a:	4698      	mov	r8, r3
 800e24c:	4606      	mov	r6, r0
 800e24e:	b118      	cbz	r0, 800e258 <_vfiprintf_r+0x18>
 800e250:	6983      	ldr	r3, [r0, #24]
 800e252:	b90b      	cbnz	r3, 800e258 <_vfiprintf_r+0x18>
 800e254:	f000 fb06 	bl	800e864 <__sinit>
 800e258:	4b89      	ldr	r3, [pc, #548]	; (800e480 <_vfiprintf_r+0x240>)
 800e25a:	429d      	cmp	r5, r3
 800e25c:	d11b      	bne.n	800e296 <_vfiprintf_r+0x56>
 800e25e:	6875      	ldr	r5, [r6, #4]
 800e260:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e262:	07d9      	lsls	r1, r3, #31
 800e264:	d405      	bmi.n	800e272 <_vfiprintf_r+0x32>
 800e266:	89ab      	ldrh	r3, [r5, #12]
 800e268:	059a      	lsls	r2, r3, #22
 800e26a:	d402      	bmi.n	800e272 <_vfiprintf_r+0x32>
 800e26c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e26e:	f7ff ff7c 	bl	800e16a <__retarget_lock_acquire_recursive>
 800e272:	89ab      	ldrh	r3, [r5, #12]
 800e274:	071b      	lsls	r3, r3, #28
 800e276:	d501      	bpl.n	800e27c <_vfiprintf_r+0x3c>
 800e278:	692b      	ldr	r3, [r5, #16]
 800e27a:	b9eb      	cbnz	r3, 800e2b8 <_vfiprintf_r+0x78>
 800e27c:	4629      	mov	r1, r5
 800e27e:	4630      	mov	r0, r6
 800e280:	f000 f960 	bl	800e544 <__swsetup_r>
 800e284:	b1c0      	cbz	r0, 800e2b8 <_vfiprintf_r+0x78>
 800e286:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e288:	07dc      	lsls	r4, r3, #31
 800e28a:	d50e      	bpl.n	800e2aa <_vfiprintf_r+0x6a>
 800e28c:	f04f 30ff 	mov.w	r0, #4294967295
 800e290:	b01d      	add	sp, #116	; 0x74
 800e292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e296:	4b7b      	ldr	r3, [pc, #492]	; (800e484 <_vfiprintf_r+0x244>)
 800e298:	429d      	cmp	r5, r3
 800e29a:	d101      	bne.n	800e2a0 <_vfiprintf_r+0x60>
 800e29c:	68b5      	ldr	r5, [r6, #8]
 800e29e:	e7df      	b.n	800e260 <_vfiprintf_r+0x20>
 800e2a0:	4b79      	ldr	r3, [pc, #484]	; (800e488 <_vfiprintf_r+0x248>)
 800e2a2:	429d      	cmp	r5, r3
 800e2a4:	bf08      	it	eq
 800e2a6:	68f5      	ldreq	r5, [r6, #12]
 800e2a8:	e7da      	b.n	800e260 <_vfiprintf_r+0x20>
 800e2aa:	89ab      	ldrh	r3, [r5, #12]
 800e2ac:	0598      	lsls	r0, r3, #22
 800e2ae:	d4ed      	bmi.n	800e28c <_vfiprintf_r+0x4c>
 800e2b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2b2:	f7ff ff5b 	bl	800e16c <__retarget_lock_release_recursive>
 800e2b6:	e7e9      	b.n	800e28c <_vfiprintf_r+0x4c>
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	9309      	str	r3, [sp, #36]	; 0x24
 800e2bc:	2320      	movs	r3, #32
 800e2be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2c6:	2330      	movs	r3, #48	; 0x30
 800e2c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e48c <_vfiprintf_r+0x24c>
 800e2cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2d0:	f04f 0901 	mov.w	r9, #1
 800e2d4:	4623      	mov	r3, r4
 800e2d6:	469a      	mov	sl, r3
 800e2d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2dc:	b10a      	cbz	r2, 800e2e2 <_vfiprintf_r+0xa2>
 800e2de:	2a25      	cmp	r2, #37	; 0x25
 800e2e0:	d1f9      	bne.n	800e2d6 <_vfiprintf_r+0x96>
 800e2e2:	ebba 0b04 	subs.w	fp, sl, r4
 800e2e6:	d00b      	beq.n	800e300 <_vfiprintf_r+0xc0>
 800e2e8:	465b      	mov	r3, fp
 800e2ea:	4622      	mov	r2, r4
 800e2ec:	4629      	mov	r1, r5
 800e2ee:	4630      	mov	r0, r6
 800e2f0:	f7ff ff94 	bl	800e21c <__sfputs_r>
 800e2f4:	3001      	adds	r0, #1
 800e2f6:	f000 80aa 	beq.w	800e44e <_vfiprintf_r+0x20e>
 800e2fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2fc:	445a      	add	r2, fp
 800e2fe:	9209      	str	r2, [sp, #36]	; 0x24
 800e300:	f89a 3000 	ldrb.w	r3, [sl]
 800e304:	2b00      	cmp	r3, #0
 800e306:	f000 80a2 	beq.w	800e44e <_vfiprintf_r+0x20e>
 800e30a:	2300      	movs	r3, #0
 800e30c:	f04f 32ff 	mov.w	r2, #4294967295
 800e310:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e314:	f10a 0a01 	add.w	sl, sl, #1
 800e318:	9304      	str	r3, [sp, #16]
 800e31a:	9307      	str	r3, [sp, #28]
 800e31c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e320:	931a      	str	r3, [sp, #104]	; 0x68
 800e322:	4654      	mov	r4, sl
 800e324:	2205      	movs	r2, #5
 800e326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e32a:	4858      	ldr	r0, [pc, #352]	; (800e48c <_vfiprintf_r+0x24c>)
 800e32c:	f7f1 ff58 	bl	80001e0 <memchr>
 800e330:	9a04      	ldr	r2, [sp, #16]
 800e332:	b9d8      	cbnz	r0, 800e36c <_vfiprintf_r+0x12c>
 800e334:	06d1      	lsls	r1, r2, #27
 800e336:	bf44      	itt	mi
 800e338:	2320      	movmi	r3, #32
 800e33a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e33e:	0713      	lsls	r3, r2, #28
 800e340:	bf44      	itt	mi
 800e342:	232b      	movmi	r3, #43	; 0x2b
 800e344:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e348:	f89a 3000 	ldrb.w	r3, [sl]
 800e34c:	2b2a      	cmp	r3, #42	; 0x2a
 800e34e:	d015      	beq.n	800e37c <_vfiprintf_r+0x13c>
 800e350:	9a07      	ldr	r2, [sp, #28]
 800e352:	4654      	mov	r4, sl
 800e354:	2000      	movs	r0, #0
 800e356:	f04f 0c0a 	mov.w	ip, #10
 800e35a:	4621      	mov	r1, r4
 800e35c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e360:	3b30      	subs	r3, #48	; 0x30
 800e362:	2b09      	cmp	r3, #9
 800e364:	d94e      	bls.n	800e404 <_vfiprintf_r+0x1c4>
 800e366:	b1b0      	cbz	r0, 800e396 <_vfiprintf_r+0x156>
 800e368:	9207      	str	r2, [sp, #28]
 800e36a:	e014      	b.n	800e396 <_vfiprintf_r+0x156>
 800e36c:	eba0 0308 	sub.w	r3, r0, r8
 800e370:	fa09 f303 	lsl.w	r3, r9, r3
 800e374:	4313      	orrs	r3, r2
 800e376:	9304      	str	r3, [sp, #16]
 800e378:	46a2      	mov	sl, r4
 800e37a:	e7d2      	b.n	800e322 <_vfiprintf_r+0xe2>
 800e37c:	9b03      	ldr	r3, [sp, #12]
 800e37e:	1d19      	adds	r1, r3, #4
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	9103      	str	r1, [sp, #12]
 800e384:	2b00      	cmp	r3, #0
 800e386:	bfbb      	ittet	lt
 800e388:	425b      	neglt	r3, r3
 800e38a:	f042 0202 	orrlt.w	r2, r2, #2
 800e38e:	9307      	strge	r3, [sp, #28]
 800e390:	9307      	strlt	r3, [sp, #28]
 800e392:	bfb8      	it	lt
 800e394:	9204      	strlt	r2, [sp, #16]
 800e396:	7823      	ldrb	r3, [r4, #0]
 800e398:	2b2e      	cmp	r3, #46	; 0x2e
 800e39a:	d10c      	bne.n	800e3b6 <_vfiprintf_r+0x176>
 800e39c:	7863      	ldrb	r3, [r4, #1]
 800e39e:	2b2a      	cmp	r3, #42	; 0x2a
 800e3a0:	d135      	bne.n	800e40e <_vfiprintf_r+0x1ce>
 800e3a2:	9b03      	ldr	r3, [sp, #12]
 800e3a4:	1d1a      	adds	r2, r3, #4
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	9203      	str	r2, [sp, #12]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	bfb8      	it	lt
 800e3ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3b2:	3402      	adds	r4, #2
 800e3b4:	9305      	str	r3, [sp, #20]
 800e3b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e49c <_vfiprintf_r+0x25c>
 800e3ba:	7821      	ldrb	r1, [r4, #0]
 800e3bc:	2203      	movs	r2, #3
 800e3be:	4650      	mov	r0, sl
 800e3c0:	f7f1 ff0e 	bl	80001e0 <memchr>
 800e3c4:	b140      	cbz	r0, 800e3d8 <_vfiprintf_r+0x198>
 800e3c6:	2340      	movs	r3, #64	; 0x40
 800e3c8:	eba0 000a 	sub.w	r0, r0, sl
 800e3cc:	fa03 f000 	lsl.w	r0, r3, r0
 800e3d0:	9b04      	ldr	r3, [sp, #16]
 800e3d2:	4303      	orrs	r3, r0
 800e3d4:	3401      	adds	r4, #1
 800e3d6:	9304      	str	r3, [sp, #16]
 800e3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3dc:	482c      	ldr	r0, [pc, #176]	; (800e490 <_vfiprintf_r+0x250>)
 800e3de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3e2:	2206      	movs	r2, #6
 800e3e4:	f7f1 fefc 	bl	80001e0 <memchr>
 800e3e8:	2800      	cmp	r0, #0
 800e3ea:	d03f      	beq.n	800e46c <_vfiprintf_r+0x22c>
 800e3ec:	4b29      	ldr	r3, [pc, #164]	; (800e494 <_vfiprintf_r+0x254>)
 800e3ee:	bb1b      	cbnz	r3, 800e438 <_vfiprintf_r+0x1f8>
 800e3f0:	9b03      	ldr	r3, [sp, #12]
 800e3f2:	3307      	adds	r3, #7
 800e3f4:	f023 0307 	bic.w	r3, r3, #7
 800e3f8:	3308      	adds	r3, #8
 800e3fa:	9303      	str	r3, [sp, #12]
 800e3fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3fe:	443b      	add	r3, r7
 800e400:	9309      	str	r3, [sp, #36]	; 0x24
 800e402:	e767      	b.n	800e2d4 <_vfiprintf_r+0x94>
 800e404:	fb0c 3202 	mla	r2, ip, r2, r3
 800e408:	460c      	mov	r4, r1
 800e40a:	2001      	movs	r0, #1
 800e40c:	e7a5      	b.n	800e35a <_vfiprintf_r+0x11a>
 800e40e:	2300      	movs	r3, #0
 800e410:	3401      	adds	r4, #1
 800e412:	9305      	str	r3, [sp, #20]
 800e414:	4619      	mov	r1, r3
 800e416:	f04f 0c0a 	mov.w	ip, #10
 800e41a:	4620      	mov	r0, r4
 800e41c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e420:	3a30      	subs	r2, #48	; 0x30
 800e422:	2a09      	cmp	r2, #9
 800e424:	d903      	bls.n	800e42e <_vfiprintf_r+0x1ee>
 800e426:	2b00      	cmp	r3, #0
 800e428:	d0c5      	beq.n	800e3b6 <_vfiprintf_r+0x176>
 800e42a:	9105      	str	r1, [sp, #20]
 800e42c:	e7c3      	b.n	800e3b6 <_vfiprintf_r+0x176>
 800e42e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e432:	4604      	mov	r4, r0
 800e434:	2301      	movs	r3, #1
 800e436:	e7f0      	b.n	800e41a <_vfiprintf_r+0x1da>
 800e438:	ab03      	add	r3, sp, #12
 800e43a:	9300      	str	r3, [sp, #0]
 800e43c:	462a      	mov	r2, r5
 800e43e:	4b16      	ldr	r3, [pc, #88]	; (800e498 <_vfiprintf_r+0x258>)
 800e440:	a904      	add	r1, sp, #16
 800e442:	4630      	mov	r0, r6
 800e444:	f7fc f8f6 	bl	800a634 <_printf_float>
 800e448:	4607      	mov	r7, r0
 800e44a:	1c78      	adds	r0, r7, #1
 800e44c:	d1d6      	bne.n	800e3fc <_vfiprintf_r+0x1bc>
 800e44e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e450:	07d9      	lsls	r1, r3, #31
 800e452:	d405      	bmi.n	800e460 <_vfiprintf_r+0x220>
 800e454:	89ab      	ldrh	r3, [r5, #12]
 800e456:	059a      	lsls	r2, r3, #22
 800e458:	d402      	bmi.n	800e460 <_vfiprintf_r+0x220>
 800e45a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e45c:	f7ff fe86 	bl	800e16c <__retarget_lock_release_recursive>
 800e460:	89ab      	ldrh	r3, [r5, #12]
 800e462:	065b      	lsls	r3, r3, #25
 800e464:	f53f af12 	bmi.w	800e28c <_vfiprintf_r+0x4c>
 800e468:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e46a:	e711      	b.n	800e290 <_vfiprintf_r+0x50>
 800e46c:	ab03      	add	r3, sp, #12
 800e46e:	9300      	str	r3, [sp, #0]
 800e470:	462a      	mov	r2, r5
 800e472:	4b09      	ldr	r3, [pc, #36]	; (800e498 <_vfiprintf_r+0x258>)
 800e474:	a904      	add	r1, sp, #16
 800e476:	4630      	mov	r0, r6
 800e478:	f7fc fb80 	bl	800ab7c <_printf_i>
 800e47c:	e7e4      	b.n	800e448 <_vfiprintf_r+0x208>
 800e47e:	bf00      	nop
 800e480:	080128ac 	.word	0x080128ac
 800e484:	080128cc 	.word	0x080128cc
 800e488:	0801288c 	.word	0x0801288c
 800e48c:	0801283c 	.word	0x0801283c
 800e490:	08012846 	.word	0x08012846
 800e494:	0800a635 	.word	0x0800a635
 800e498:	0800e21d 	.word	0x0800e21d
 800e49c:	08012842 	.word	0x08012842

0800e4a0 <__swbuf_r>:
 800e4a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4a2:	460e      	mov	r6, r1
 800e4a4:	4614      	mov	r4, r2
 800e4a6:	4605      	mov	r5, r0
 800e4a8:	b118      	cbz	r0, 800e4b2 <__swbuf_r+0x12>
 800e4aa:	6983      	ldr	r3, [r0, #24]
 800e4ac:	b90b      	cbnz	r3, 800e4b2 <__swbuf_r+0x12>
 800e4ae:	f000 f9d9 	bl	800e864 <__sinit>
 800e4b2:	4b21      	ldr	r3, [pc, #132]	; (800e538 <__swbuf_r+0x98>)
 800e4b4:	429c      	cmp	r4, r3
 800e4b6:	d12b      	bne.n	800e510 <__swbuf_r+0x70>
 800e4b8:	686c      	ldr	r4, [r5, #4]
 800e4ba:	69a3      	ldr	r3, [r4, #24]
 800e4bc:	60a3      	str	r3, [r4, #8]
 800e4be:	89a3      	ldrh	r3, [r4, #12]
 800e4c0:	071a      	lsls	r2, r3, #28
 800e4c2:	d52f      	bpl.n	800e524 <__swbuf_r+0x84>
 800e4c4:	6923      	ldr	r3, [r4, #16]
 800e4c6:	b36b      	cbz	r3, 800e524 <__swbuf_r+0x84>
 800e4c8:	6923      	ldr	r3, [r4, #16]
 800e4ca:	6820      	ldr	r0, [r4, #0]
 800e4cc:	1ac0      	subs	r0, r0, r3
 800e4ce:	6963      	ldr	r3, [r4, #20]
 800e4d0:	b2f6      	uxtb	r6, r6
 800e4d2:	4283      	cmp	r3, r0
 800e4d4:	4637      	mov	r7, r6
 800e4d6:	dc04      	bgt.n	800e4e2 <__swbuf_r+0x42>
 800e4d8:	4621      	mov	r1, r4
 800e4da:	4628      	mov	r0, r5
 800e4dc:	f000 f92e 	bl	800e73c <_fflush_r>
 800e4e0:	bb30      	cbnz	r0, 800e530 <__swbuf_r+0x90>
 800e4e2:	68a3      	ldr	r3, [r4, #8]
 800e4e4:	3b01      	subs	r3, #1
 800e4e6:	60a3      	str	r3, [r4, #8]
 800e4e8:	6823      	ldr	r3, [r4, #0]
 800e4ea:	1c5a      	adds	r2, r3, #1
 800e4ec:	6022      	str	r2, [r4, #0]
 800e4ee:	701e      	strb	r6, [r3, #0]
 800e4f0:	6963      	ldr	r3, [r4, #20]
 800e4f2:	3001      	adds	r0, #1
 800e4f4:	4283      	cmp	r3, r0
 800e4f6:	d004      	beq.n	800e502 <__swbuf_r+0x62>
 800e4f8:	89a3      	ldrh	r3, [r4, #12]
 800e4fa:	07db      	lsls	r3, r3, #31
 800e4fc:	d506      	bpl.n	800e50c <__swbuf_r+0x6c>
 800e4fe:	2e0a      	cmp	r6, #10
 800e500:	d104      	bne.n	800e50c <__swbuf_r+0x6c>
 800e502:	4621      	mov	r1, r4
 800e504:	4628      	mov	r0, r5
 800e506:	f000 f919 	bl	800e73c <_fflush_r>
 800e50a:	b988      	cbnz	r0, 800e530 <__swbuf_r+0x90>
 800e50c:	4638      	mov	r0, r7
 800e50e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e510:	4b0a      	ldr	r3, [pc, #40]	; (800e53c <__swbuf_r+0x9c>)
 800e512:	429c      	cmp	r4, r3
 800e514:	d101      	bne.n	800e51a <__swbuf_r+0x7a>
 800e516:	68ac      	ldr	r4, [r5, #8]
 800e518:	e7cf      	b.n	800e4ba <__swbuf_r+0x1a>
 800e51a:	4b09      	ldr	r3, [pc, #36]	; (800e540 <__swbuf_r+0xa0>)
 800e51c:	429c      	cmp	r4, r3
 800e51e:	bf08      	it	eq
 800e520:	68ec      	ldreq	r4, [r5, #12]
 800e522:	e7ca      	b.n	800e4ba <__swbuf_r+0x1a>
 800e524:	4621      	mov	r1, r4
 800e526:	4628      	mov	r0, r5
 800e528:	f000 f80c 	bl	800e544 <__swsetup_r>
 800e52c:	2800      	cmp	r0, #0
 800e52e:	d0cb      	beq.n	800e4c8 <__swbuf_r+0x28>
 800e530:	f04f 37ff 	mov.w	r7, #4294967295
 800e534:	e7ea      	b.n	800e50c <__swbuf_r+0x6c>
 800e536:	bf00      	nop
 800e538:	080128ac 	.word	0x080128ac
 800e53c:	080128cc 	.word	0x080128cc
 800e540:	0801288c 	.word	0x0801288c

0800e544 <__swsetup_r>:
 800e544:	4b32      	ldr	r3, [pc, #200]	; (800e610 <__swsetup_r+0xcc>)
 800e546:	b570      	push	{r4, r5, r6, lr}
 800e548:	681d      	ldr	r5, [r3, #0]
 800e54a:	4606      	mov	r6, r0
 800e54c:	460c      	mov	r4, r1
 800e54e:	b125      	cbz	r5, 800e55a <__swsetup_r+0x16>
 800e550:	69ab      	ldr	r3, [r5, #24]
 800e552:	b913      	cbnz	r3, 800e55a <__swsetup_r+0x16>
 800e554:	4628      	mov	r0, r5
 800e556:	f000 f985 	bl	800e864 <__sinit>
 800e55a:	4b2e      	ldr	r3, [pc, #184]	; (800e614 <__swsetup_r+0xd0>)
 800e55c:	429c      	cmp	r4, r3
 800e55e:	d10f      	bne.n	800e580 <__swsetup_r+0x3c>
 800e560:	686c      	ldr	r4, [r5, #4]
 800e562:	89a3      	ldrh	r3, [r4, #12]
 800e564:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e568:	0719      	lsls	r1, r3, #28
 800e56a:	d42c      	bmi.n	800e5c6 <__swsetup_r+0x82>
 800e56c:	06dd      	lsls	r5, r3, #27
 800e56e:	d411      	bmi.n	800e594 <__swsetup_r+0x50>
 800e570:	2309      	movs	r3, #9
 800e572:	6033      	str	r3, [r6, #0]
 800e574:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e578:	81a3      	strh	r3, [r4, #12]
 800e57a:	f04f 30ff 	mov.w	r0, #4294967295
 800e57e:	e03e      	b.n	800e5fe <__swsetup_r+0xba>
 800e580:	4b25      	ldr	r3, [pc, #148]	; (800e618 <__swsetup_r+0xd4>)
 800e582:	429c      	cmp	r4, r3
 800e584:	d101      	bne.n	800e58a <__swsetup_r+0x46>
 800e586:	68ac      	ldr	r4, [r5, #8]
 800e588:	e7eb      	b.n	800e562 <__swsetup_r+0x1e>
 800e58a:	4b24      	ldr	r3, [pc, #144]	; (800e61c <__swsetup_r+0xd8>)
 800e58c:	429c      	cmp	r4, r3
 800e58e:	bf08      	it	eq
 800e590:	68ec      	ldreq	r4, [r5, #12]
 800e592:	e7e6      	b.n	800e562 <__swsetup_r+0x1e>
 800e594:	0758      	lsls	r0, r3, #29
 800e596:	d512      	bpl.n	800e5be <__swsetup_r+0x7a>
 800e598:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e59a:	b141      	cbz	r1, 800e5ae <__swsetup_r+0x6a>
 800e59c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e5a0:	4299      	cmp	r1, r3
 800e5a2:	d002      	beq.n	800e5aa <__swsetup_r+0x66>
 800e5a4:	4630      	mov	r0, r6
 800e5a6:	f7ff fbd9 	bl	800dd5c <_free_r>
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	6363      	str	r3, [r4, #52]	; 0x34
 800e5ae:	89a3      	ldrh	r3, [r4, #12]
 800e5b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e5b4:	81a3      	strh	r3, [r4, #12]
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	6063      	str	r3, [r4, #4]
 800e5ba:	6923      	ldr	r3, [r4, #16]
 800e5bc:	6023      	str	r3, [r4, #0]
 800e5be:	89a3      	ldrh	r3, [r4, #12]
 800e5c0:	f043 0308 	orr.w	r3, r3, #8
 800e5c4:	81a3      	strh	r3, [r4, #12]
 800e5c6:	6923      	ldr	r3, [r4, #16]
 800e5c8:	b94b      	cbnz	r3, 800e5de <__swsetup_r+0x9a>
 800e5ca:	89a3      	ldrh	r3, [r4, #12]
 800e5cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e5d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e5d4:	d003      	beq.n	800e5de <__swsetup_r+0x9a>
 800e5d6:	4621      	mov	r1, r4
 800e5d8:	4630      	mov	r0, r6
 800e5da:	f000 fa05 	bl	800e9e8 <__smakebuf_r>
 800e5de:	89a0      	ldrh	r0, [r4, #12]
 800e5e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5e4:	f010 0301 	ands.w	r3, r0, #1
 800e5e8:	d00a      	beq.n	800e600 <__swsetup_r+0xbc>
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	60a3      	str	r3, [r4, #8]
 800e5ee:	6963      	ldr	r3, [r4, #20]
 800e5f0:	425b      	negs	r3, r3
 800e5f2:	61a3      	str	r3, [r4, #24]
 800e5f4:	6923      	ldr	r3, [r4, #16]
 800e5f6:	b943      	cbnz	r3, 800e60a <__swsetup_r+0xc6>
 800e5f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e5fc:	d1ba      	bne.n	800e574 <__swsetup_r+0x30>
 800e5fe:	bd70      	pop	{r4, r5, r6, pc}
 800e600:	0781      	lsls	r1, r0, #30
 800e602:	bf58      	it	pl
 800e604:	6963      	ldrpl	r3, [r4, #20]
 800e606:	60a3      	str	r3, [r4, #8]
 800e608:	e7f4      	b.n	800e5f4 <__swsetup_r+0xb0>
 800e60a:	2000      	movs	r0, #0
 800e60c:	e7f7      	b.n	800e5fe <__swsetup_r+0xba>
 800e60e:	bf00      	nop
 800e610:	2000000c 	.word	0x2000000c
 800e614:	080128ac 	.word	0x080128ac
 800e618:	080128cc 	.word	0x080128cc
 800e61c:	0801288c 	.word	0x0801288c

0800e620 <abort>:
 800e620:	b508      	push	{r3, lr}
 800e622:	2006      	movs	r0, #6
 800e624:	f000 fa50 	bl	800eac8 <raise>
 800e628:	2001      	movs	r0, #1
 800e62a:	f7f5 fafb 	bl	8003c24 <_exit>
	...

0800e630 <__sflush_r>:
 800e630:	898a      	ldrh	r2, [r1, #12]
 800e632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e636:	4605      	mov	r5, r0
 800e638:	0710      	lsls	r0, r2, #28
 800e63a:	460c      	mov	r4, r1
 800e63c:	d458      	bmi.n	800e6f0 <__sflush_r+0xc0>
 800e63e:	684b      	ldr	r3, [r1, #4]
 800e640:	2b00      	cmp	r3, #0
 800e642:	dc05      	bgt.n	800e650 <__sflush_r+0x20>
 800e644:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e646:	2b00      	cmp	r3, #0
 800e648:	dc02      	bgt.n	800e650 <__sflush_r+0x20>
 800e64a:	2000      	movs	r0, #0
 800e64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e650:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e652:	2e00      	cmp	r6, #0
 800e654:	d0f9      	beq.n	800e64a <__sflush_r+0x1a>
 800e656:	2300      	movs	r3, #0
 800e658:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e65c:	682f      	ldr	r7, [r5, #0]
 800e65e:	602b      	str	r3, [r5, #0]
 800e660:	d032      	beq.n	800e6c8 <__sflush_r+0x98>
 800e662:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e664:	89a3      	ldrh	r3, [r4, #12]
 800e666:	075a      	lsls	r2, r3, #29
 800e668:	d505      	bpl.n	800e676 <__sflush_r+0x46>
 800e66a:	6863      	ldr	r3, [r4, #4]
 800e66c:	1ac0      	subs	r0, r0, r3
 800e66e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e670:	b10b      	cbz	r3, 800e676 <__sflush_r+0x46>
 800e672:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e674:	1ac0      	subs	r0, r0, r3
 800e676:	2300      	movs	r3, #0
 800e678:	4602      	mov	r2, r0
 800e67a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e67c:	6a21      	ldr	r1, [r4, #32]
 800e67e:	4628      	mov	r0, r5
 800e680:	47b0      	blx	r6
 800e682:	1c43      	adds	r3, r0, #1
 800e684:	89a3      	ldrh	r3, [r4, #12]
 800e686:	d106      	bne.n	800e696 <__sflush_r+0x66>
 800e688:	6829      	ldr	r1, [r5, #0]
 800e68a:	291d      	cmp	r1, #29
 800e68c:	d82c      	bhi.n	800e6e8 <__sflush_r+0xb8>
 800e68e:	4a2a      	ldr	r2, [pc, #168]	; (800e738 <__sflush_r+0x108>)
 800e690:	40ca      	lsrs	r2, r1
 800e692:	07d6      	lsls	r6, r2, #31
 800e694:	d528      	bpl.n	800e6e8 <__sflush_r+0xb8>
 800e696:	2200      	movs	r2, #0
 800e698:	6062      	str	r2, [r4, #4]
 800e69a:	04d9      	lsls	r1, r3, #19
 800e69c:	6922      	ldr	r2, [r4, #16]
 800e69e:	6022      	str	r2, [r4, #0]
 800e6a0:	d504      	bpl.n	800e6ac <__sflush_r+0x7c>
 800e6a2:	1c42      	adds	r2, r0, #1
 800e6a4:	d101      	bne.n	800e6aa <__sflush_r+0x7a>
 800e6a6:	682b      	ldr	r3, [r5, #0]
 800e6a8:	b903      	cbnz	r3, 800e6ac <__sflush_r+0x7c>
 800e6aa:	6560      	str	r0, [r4, #84]	; 0x54
 800e6ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6ae:	602f      	str	r7, [r5, #0]
 800e6b0:	2900      	cmp	r1, #0
 800e6b2:	d0ca      	beq.n	800e64a <__sflush_r+0x1a>
 800e6b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6b8:	4299      	cmp	r1, r3
 800e6ba:	d002      	beq.n	800e6c2 <__sflush_r+0x92>
 800e6bc:	4628      	mov	r0, r5
 800e6be:	f7ff fb4d 	bl	800dd5c <_free_r>
 800e6c2:	2000      	movs	r0, #0
 800e6c4:	6360      	str	r0, [r4, #52]	; 0x34
 800e6c6:	e7c1      	b.n	800e64c <__sflush_r+0x1c>
 800e6c8:	6a21      	ldr	r1, [r4, #32]
 800e6ca:	2301      	movs	r3, #1
 800e6cc:	4628      	mov	r0, r5
 800e6ce:	47b0      	blx	r6
 800e6d0:	1c41      	adds	r1, r0, #1
 800e6d2:	d1c7      	bne.n	800e664 <__sflush_r+0x34>
 800e6d4:	682b      	ldr	r3, [r5, #0]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d0c4      	beq.n	800e664 <__sflush_r+0x34>
 800e6da:	2b1d      	cmp	r3, #29
 800e6dc:	d001      	beq.n	800e6e2 <__sflush_r+0xb2>
 800e6de:	2b16      	cmp	r3, #22
 800e6e0:	d101      	bne.n	800e6e6 <__sflush_r+0xb6>
 800e6e2:	602f      	str	r7, [r5, #0]
 800e6e4:	e7b1      	b.n	800e64a <__sflush_r+0x1a>
 800e6e6:	89a3      	ldrh	r3, [r4, #12]
 800e6e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6ec:	81a3      	strh	r3, [r4, #12]
 800e6ee:	e7ad      	b.n	800e64c <__sflush_r+0x1c>
 800e6f0:	690f      	ldr	r7, [r1, #16]
 800e6f2:	2f00      	cmp	r7, #0
 800e6f4:	d0a9      	beq.n	800e64a <__sflush_r+0x1a>
 800e6f6:	0793      	lsls	r3, r2, #30
 800e6f8:	680e      	ldr	r6, [r1, #0]
 800e6fa:	bf08      	it	eq
 800e6fc:	694b      	ldreq	r3, [r1, #20]
 800e6fe:	600f      	str	r7, [r1, #0]
 800e700:	bf18      	it	ne
 800e702:	2300      	movne	r3, #0
 800e704:	eba6 0807 	sub.w	r8, r6, r7
 800e708:	608b      	str	r3, [r1, #8]
 800e70a:	f1b8 0f00 	cmp.w	r8, #0
 800e70e:	dd9c      	ble.n	800e64a <__sflush_r+0x1a>
 800e710:	6a21      	ldr	r1, [r4, #32]
 800e712:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e714:	4643      	mov	r3, r8
 800e716:	463a      	mov	r2, r7
 800e718:	4628      	mov	r0, r5
 800e71a:	47b0      	blx	r6
 800e71c:	2800      	cmp	r0, #0
 800e71e:	dc06      	bgt.n	800e72e <__sflush_r+0xfe>
 800e720:	89a3      	ldrh	r3, [r4, #12]
 800e722:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e726:	81a3      	strh	r3, [r4, #12]
 800e728:	f04f 30ff 	mov.w	r0, #4294967295
 800e72c:	e78e      	b.n	800e64c <__sflush_r+0x1c>
 800e72e:	4407      	add	r7, r0
 800e730:	eba8 0800 	sub.w	r8, r8, r0
 800e734:	e7e9      	b.n	800e70a <__sflush_r+0xda>
 800e736:	bf00      	nop
 800e738:	20400001 	.word	0x20400001

0800e73c <_fflush_r>:
 800e73c:	b538      	push	{r3, r4, r5, lr}
 800e73e:	690b      	ldr	r3, [r1, #16]
 800e740:	4605      	mov	r5, r0
 800e742:	460c      	mov	r4, r1
 800e744:	b913      	cbnz	r3, 800e74c <_fflush_r+0x10>
 800e746:	2500      	movs	r5, #0
 800e748:	4628      	mov	r0, r5
 800e74a:	bd38      	pop	{r3, r4, r5, pc}
 800e74c:	b118      	cbz	r0, 800e756 <_fflush_r+0x1a>
 800e74e:	6983      	ldr	r3, [r0, #24]
 800e750:	b90b      	cbnz	r3, 800e756 <_fflush_r+0x1a>
 800e752:	f000 f887 	bl	800e864 <__sinit>
 800e756:	4b14      	ldr	r3, [pc, #80]	; (800e7a8 <_fflush_r+0x6c>)
 800e758:	429c      	cmp	r4, r3
 800e75a:	d11b      	bne.n	800e794 <_fflush_r+0x58>
 800e75c:	686c      	ldr	r4, [r5, #4]
 800e75e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d0ef      	beq.n	800e746 <_fflush_r+0xa>
 800e766:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e768:	07d0      	lsls	r0, r2, #31
 800e76a:	d404      	bmi.n	800e776 <_fflush_r+0x3a>
 800e76c:	0599      	lsls	r1, r3, #22
 800e76e:	d402      	bmi.n	800e776 <_fflush_r+0x3a>
 800e770:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e772:	f7ff fcfa 	bl	800e16a <__retarget_lock_acquire_recursive>
 800e776:	4628      	mov	r0, r5
 800e778:	4621      	mov	r1, r4
 800e77a:	f7ff ff59 	bl	800e630 <__sflush_r>
 800e77e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e780:	07da      	lsls	r2, r3, #31
 800e782:	4605      	mov	r5, r0
 800e784:	d4e0      	bmi.n	800e748 <_fflush_r+0xc>
 800e786:	89a3      	ldrh	r3, [r4, #12]
 800e788:	059b      	lsls	r3, r3, #22
 800e78a:	d4dd      	bmi.n	800e748 <_fflush_r+0xc>
 800e78c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e78e:	f7ff fced 	bl	800e16c <__retarget_lock_release_recursive>
 800e792:	e7d9      	b.n	800e748 <_fflush_r+0xc>
 800e794:	4b05      	ldr	r3, [pc, #20]	; (800e7ac <_fflush_r+0x70>)
 800e796:	429c      	cmp	r4, r3
 800e798:	d101      	bne.n	800e79e <_fflush_r+0x62>
 800e79a:	68ac      	ldr	r4, [r5, #8]
 800e79c:	e7df      	b.n	800e75e <_fflush_r+0x22>
 800e79e:	4b04      	ldr	r3, [pc, #16]	; (800e7b0 <_fflush_r+0x74>)
 800e7a0:	429c      	cmp	r4, r3
 800e7a2:	bf08      	it	eq
 800e7a4:	68ec      	ldreq	r4, [r5, #12]
 800e7a6:	e7da      	b.n	800e75e <_fflush_r+0x22>
 800e7a8:	080128ac 	.word	0x080128ac
 800e7ac:	080128cc 	.word	0x080128cc
 800e7b0:	0801288c 	.word	0x0801288c

0800e7b4 <std>:
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	b510      	push	{r4, lr}
 800e7b8:	4604      	mov	r4, r0
 800e7ba:	e9c0 3300 	strd	r3, r3, [r0]
 800e7be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e7c2:	6083      	str	r3, [r0, #8]
 800e7c4:	8181      	strh	r1, [r0, #12]
 800e7c6:	6643      	str	r3, [r0, #100]	; 0x64
 800e7c8:	81c2      	strh	r2, [r0, #14]
 800e7ca:	6183      	str	r3, [r0, #24]
 800e7cc:	4619      	mov	r1, r3
 800e7ce:	2208      	movs	r2, #8
 800e7d0:	305c      	adds	r0, #92	; 0x5c
 800e7d2:	f7fb fe1d 	bl	800a410 <memset>
 800e7d6:	4b05      	ldr	r3, [pc, #20]	; (800e7ec <std+0x38>)
 800e7d8:	6263      	str	r3, [r4, #36]	; 0x24
 800e7da:	4b05      	ldr	r3, [pc, #20]	; (800e7f0 <std+0x3c>)
 800e7dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800e7de:	4b05      	ldr	r3, [pc, #20]	; (800e7f4 <std+0x40>)
 800e7e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e7e2:	4b05      	ldr	r3, [pc, #20]	; (800e7f8 <std+0x44>)
 800e7e4:	6224      	str	r4, [r4, #32]
 800e7e6:	6323      	str	r3, [r4, #48]	; 0x30
 800e7e8:	bd10      	pop	{r4, pc}
 800e7ea:	bf00      	nop
 800e7ec:	0800eb01 	.word	0x0800eb01
 800e7f0:	0800eb23 	.word	0x0800eb23
 800e7f4:	0800eb5b 	.word	0x0800eb5b
 800e7f8:	0800eb7f 	.word	0x0800eb7f

0800e7fc <_cleanup_r>:
 800e7fc:	4901      	ldr	r1, [pc, #4]	; (800e804 <_cleanup_r+0x8>)
 800e7fe:	f000 b8af 	b.w	800e960 <_fwalk_reent>
 800e802:	bf00      	nop
 800e804:	0800e73d 	.word	0x0800e73d

0800e808 <__sfmoreglue>:
 800e808:	b570      	push	{r4, r5, r6, lr}
 800e80a:	1e4a      	subs	r2, r1, #1
 800e80c:	2568      	movs	r5, #104	; 0x68
 800e80e:	4355      	muls	r5, r2
 800e810:	460e      	mov	r6, r1
 800e812:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e816:	f7fb fe13 	bl	800a440 <_malloc_r>
 800e81a:	4604      	mov	r4, r0
 800e81c:	b140      	cbz	r0, 800e830 <__sfmoreglue+0x28>
 800e81e:	2100      	movs	r1, #0
 800e820:	e9c0 1600 	strd	r1, r6, [r0]
 800e824:	300c      	adds	r0, #12
 800e826:	60a0      	str	r0, [r4, #8]
 800e828:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e82c:	f7fb fdf0 	bl	800a410 <memset>
 800e830:	4620      	mov	r0, r4
 800e832:	bd70      	pop	{r4, r5, r6, pc}

0800e834 <__sfp_lock_acquire>:
 800e834:	4801      	ldr	r0, [pc, #4]	; (800e83c <__sfp_lock_acquire+0x8>)
 800e836:	f7ff bc98 	b.w	800e16a <__retarget_lock_acquire_recursive>
 800e83a:	bf00      	nop
 800e83c:	20003c38 	.word	0x20003c38

0800e840 <__sfp_lock_release>:
 800e840:	4801      	ldr	r0, [pc, #4]	; (800e848 <__sfp_lock_release+0x8>)
 800e842:	f7ff bc93 	b.w	800e16c <__retarget_lock_release_recursive>
 800e846:	bf00      	nop
 800e848:	20003c38 	.word	0x20003c38

0800e84c <__sinit_lock_acquire>:
 800e84c:	4801      	ldr	r0, [pc, #4]	; (800e854 <__sinit_lock_acquire+0x8>)
 800e84e:	f7ff bc8c 	b.w	800e16a <__retarget_lock_acquire_recursive>
 800e852:	bf00      	nop
 800e854:	20003c33 	.word	0x20003c33

0800e858 <__sinit_lock_release>:
 800e858:	4801      	ldr	r0, [pc, #4]	; (800e860 <__sinit_lock_release+0x8>)
 800e85a:	f7ff bc87 	b.w	800e16c <__retarget_lock_release_recursive>
 800e85e:	bf00      	nop
 800e860:	20003c33 	.word	0x20003c33

0800e864 <__sinit>:
 800e864:	b510      	push	{r4, lr}
 800e866:	4604      	mov	r4, r0
 800e868:	f7ff fff0 	bl	800e84c <__sinit_lock_acquire>
 800e86c:	69a3      	ldr	r3, [r4, #24]
 800e86e:	b11b      	cbz	r3, 800e878 <__sinit+0x14>
 800e870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e874:	f7ff bff0 	b.w	800e858 <__sinit_lock_release>
 800e878:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e87c:	6523      	str	r3, [r4, #80]	; 0x50
 800e87e:	4b13      	ldr	r3, [pc, #76]	; (800e8cc <__sinit+0x68>)
 800e880:	4a13      	ldr	r2, [pc, #76]	; (800e8d0 <__sinit+0x6c>)
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	62a2      	str	r2, [r4, #40]	; 0x28
 800e886:	42a3      	cmp	r3, r4
 800e888:	bf04      	itt	eq
 800e88a:	2301      	moveq	r3, #1
 800e88c:	61a3      	streq	r3, [r4, #24]
 800e88e:	4620      	mov	r0, r4
 800e890:	f000 f820 	bl	800e8d4 <__sfp>
 800e894:	6060      	str	r0, [r4, #4]
 800e896:	4620      	mov	r0, r4
 800e898:	f000 f81c 	bl	800e8d4 <__sfp>
 800e89c:	60a0      	str	r0, [r4, #8]
 800e89e:	4620      	mov	r0, r4
 800e8a0:	f000 f818 	bl	800e8d4 <__sfp>
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	60e0      	str	r0, [r4, #12]
 800e8a8:	2104      	movs	r1, #4
 800e8aa:	6860      	ldr	r0, [r4, #4]
 800e8ac:	f7ff ff82 	bl	800e7b4 <std>
 800e8b0:	68a0      	ldr	r0, [r4, #8]
 800e8b2:	2201      	movs	r2, #1
 800e8b4:	2109      	movs	r1, #9
 800e8b6:	f7ff ff7d 	bl	800e7b4 <std>
 800e8ba:	68e0      	ldr	r0, [r4, #12]
 800e8bc:	2202      	movs	r2, #2
 800e8be:	2112      	movs	r1, #18
 800e8c0:	f7ff ff78 	bl	800e7b4 <std>
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	61a3      	str	r3, [r4, #24]
 800e8c8:	e7d2      	b.n	800e870 <__sinit+0xc>
 800e8ca:	bf00      	nop
 800e8cc:	08012438 	.word	0x08012438
 800e8d0:	0800e7fd 	.word	0x0800e7fd

0800e8d4 <__sfp>:
 800e8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8d6:	4607      	mov	r7, r0
 800e8d8:	f7ff ffac 	bl	800e834 <__sfp_lock_acquire>
 800e8dc:	4b1e      	ldr	r3, [pc, #120]	; (800e958 <__sfp+0x84>)
 800e8de:	681e      	ldr	r6, [r3, #0]
 800e8e0:	69b3      	ldr	r3, [r6, #24]
 800e8e2:	b913      	cbnz	r3, 800e8ea <__sfp+0x16>
 800e8e4:	4630      	mov	r0, r6
 800e8e6:	f7ff ffbd 	bl	800e864 <__sinit>
 800e8ea:	3648      	adds	r6, #72	; 0x48
 800e8ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e8f0:	3b01      	subs	r3, #1
 800e8f2:	d503      	bpl.n	800e8fc <__sfp+0x28>
 800e8f4:	6833      	ldr	r3, [r6, #0]
 800e8f6:	b30b      	cbz	r3, 800e93c <__sfp+0x68>
 800e8f8:	6836      	ldr	r6, [r6, #0]
 800e8fa:	e7f7      	b.n	800e8ec <__sfp+0x18>
 800e8fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e900:	b9d5      	cbnz	r5, 800e938 <__sfp+0x64>
 800e902:	4b16      	ldr	r3, [pc, #88]	; (800e95c <__sfp+0x88>)
 800e904:	60e3      	str	r3, [r4, #12]
 800e906:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e90a:	6665      	str	r5, [r4, #100]	; 0x64
 800e90c:	f7ff fc2c 	bl	800e168 <__retarget_lock_init_recursive>
 800e910:	f7ff ff96 	bl	800e840 <__sfp_lock_release>
 800e914:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e918:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e91c:	6025      	str	r5, [r4, #0]
 800e91e:	61a5      	str	r5, [r4, #24]
 800e920:	2208      	movs	r2, #8
 800e922:	4629      	mov	r1, r5
 800e924:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e928:	f7fb fd72 	bl	800a410 <memset>
 800e92c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e930:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e934:	4620      	mov	r0, r4
 800e936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e938:	3468      	adds	r4, #104	; 0x68
 800e93a:	e7d9      	b.n	800e8f0 <__sfp+0x1c>
 800e93c:	2104      	movs	r1, #4
 800e93e:	4638      	mov	r0, r7
 800e940:	f7ff ff62 	bl	800e808 <__sfmoreglue>
 800e944:	4604      	mov	r4, r0
 800e946:	6030      	str	r0, [r6, #0]
 800e948:	2800      	cmp	r0, #0
 800e94a:	d1d5      	bne.n	800e8f8 <__sfp+0x24>
 800e94c:	f7ff ff78 	bl	800e840 <__sfp_lock_release>
 800e950:	230c      	movs	r3, #12
 800e952:	603b      	str	r3, [r7, #0]
 800e954:	e7ee      	b.n	800e934 <__sfp+0x60>
 800e956:	bf00      	nop
 800e958:	08012438 	.word	0x08012438
 800e95c:	ffff0001 	.word	0xffff0001

0800e960 <_fwalk_reent>:
 800e960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e964:	4606      	mov	r6, r0
 800e966:	4688      	mov	r8, r1
 800e968:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e96c:	2700      	movs	r7, #0
 800e96e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e972:	f1b9 0901 	subs.w	r9, r9, #1
 800e976:	d505      	bpl.n	800e984 <_fwalk_reent+0x24>
 800e978:	6824      	ldr	r4, [r4, #0]
 800e97a:	2c00      	cmp	r4, #0
 800e97c:	d1f7      	bne.n	800e96e <_fwalk_reent+0xe>
 800e97e:	4638      	mov	r0, r7
 800e980:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e984:	89ab      	ldrh	r3, [r5, #12]
 800e986:	2b01      	cmp	r3, #1
 800e988:	d907      	bls.n	800e99a <_fwalk_reent+0x3a>
 800e98a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e98e:	3301      	adds	r3, #1
 800e990:	d003      	beq.n	800e99a <_fwalk_reent+0x3a>
 800e992:	4629      	mov	r1, r5
 800e994:	4630      	mov	r0, r6
 800e996:	47c0      	blx	r8
 800e998:	4307      	orrs	r7, r0
 800e99a:	3568      	adds	r5, #104	; 0x68
 800e99c:	e7e9      	b.n	800e972 <_fwalk_reent+0x12>

0800e99e <__swhatbuf_r>:
 800e99e:	b570      	push	{r4, r5, r6, lr}
 800e9a0:	460e      	mov	r6, r1
 800e9a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9a6:	2900      	cmp	r1, #0
 800e9a8:	b096      	sub	sp, #88	; 0x58
 800e9aa:	4614      	mov	r4, r2
 800e9ac:	461d      	mov	r5, r3
 800e9ae:	da07      	bge.n	800e9c0 <__swhatbuf_r+0x22>
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	602b      	str	r3, [r5, #0]
 800e9b4:	89b3      	ldrh	r3, [r6, #12]
 800e9b6:	061a      	lsls	r2, r3, #24
 800e9b8:	d410      	bmi.n	800e9dc <__swhatbuf_r+0x3e>
 800e9ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e9be:	e00e      	b.n	800e9de <__swhatbuf_r+0x40>
 800e9c0:	466a      	mov	r2, sp
 800e9c2:	f000 f903 	bl	800ebcc <_fstat_r>
 800e9c6:	2800      	cmp	r0, #0
 800e9c8:	dbf2      	blt.n	800e9b0 <__swhatbuf_r+0x12>
 800e9ca:	9a01      	ldr	r2, [sp, #4]
 800e9cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e9d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e9d4:	425a      	negs	r2, r3
 800e9d6:	415a      	adcs	r2, r3
 800e9d8:	602a      	str	r2, [r5, #0]
 800e9da:	e7ee      	b.n	800e9ba <__swhatbuf_r+0x1c>
 800e9dc:	2340      	movs	r3, #64	; 0x40
 800e9de:	2000      	movs	r0, #0
 800e9e0:	6023      	str	r3, [r4, #0]
 800e9e2:	b016      	add	sp, #88	; 0x58
 800e9e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e9e8 <__smakebuf_r>:
 800e9e8:	898b      	ldrh	r3, [r1, #12]
 800e9ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e9ec:	079d      	lsls	r5, r3, #30
 800e9ee:	4606      	mov	r6, r0
 800e9f0:	460c      	mov	r4, r1
 800e9f2:	d507      	bpl.n	800ea04 <__smakebuf_r+0x1c>
 800e9f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e9f8:	6023      	str	r3, [r4, #0]
 800e9fa:	6123      	str	r3, [r4, #16]
 800e9fc:	2301      	movs	r3, #1
 800e9fe:	6163      	str	r3, [r4, #20]
 800ea00:	b002      	add	sp, #8
 800ea02:	bd70      	pop	{r4, r5, r6, pc}
 800ea04:	ab01      	add	r3, sp, #4
 800ea06:	466a      	mov	r2, sp
 800ea08:	f7ff ffc9 	bl	800e99e <__swhatbuf_r>
 800ea0c:	9900      	ldr	r1, [sp, #0]
 800ea0e:	4605      	mov	r5, r0
 800ea10:	4630      	mov	r0, r6
 800ea12:	f7fb fd15 	bl	800a440 <_malloc_r>
 800ea16:	b948      	cbnz	r0, 800ea2c <__smakebuf_r+0x44>
 800ea18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea1c:	059a      	lsls	r2, r3, #22
 800ea1e:	d4ef      	bmi.n	800ea00 <__smakebuf_r+0x18>
 800ea20:	f023 0303 	bic.w	r3, r3, #3
 800ea24:	f043 0302 	orr.w	r3, r3, #2
 800ea28:	81a3      	strh	r3, [r4, #12]
 800ea2a:	e7e3      	b.n	800e9f4 <__smakebuf_r+0xc>
 800ea2c:	4b0d      	ldr	r3, [pc, #52]	; (800ea64 <__smakebuf_r+0x7c>)
 800ea2e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ea30:	89a3      	ldrh	r3, [r4, #12]
 800ea32:	6020      	str	r0, [r4, #0]
 800ea34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea38:	81a3      	strh	r3, [r4, #12]
 800ea3a:	9b00      	ldr	r3, [sp, #0]
 800ea3c:	6163      	str	r3, [r4, #20]
 800ea3e:	9b01      	ldr	r3, [sp, #4]
 800ea40:	6120      	str	r0, [r4, #16]
 800ea42:	b15b      	cbz	r3, 800ea5c <__smakebuf_r+0x74>
 800ea44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea48:	4630      	mov	r0, r6
 800ea4a:	f000 f8d1 	bl	800ebf0 <_isatty_r>
 800ea4e:	b128      	cbz	r0, 800ea5c <__smakebuf_r+0x74>
 800ea50:	89a3      	ldrh	r3, [r4, #12]
 800ea52:	f023 0303 	bic.w	r3, r3, #3
 800ea56:	f043 0301 	orr.w	r3, r3, #1
 800ea5a:	81a3      	strh	r3, [r4, #12]
 800ea5c:	89a0      	ldrh	r0, [r4, #12]
 800ea5e:	4305      	orrs	r5, r0
 800ea60:	81a5      	strh	r5, [r4, #12]
 800ea62:	e7cd      	b.n	800ea00 <__smakebuf_r+0x18>
 800ea64:	0800e7fd 	.word	0x0800e7fd

0800ea68 <_malloc_usable_size_r>:
 800ea68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea6c:	1f18      	subs	r0, r3, #4
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	bfbc      	itt	lt
 800ea72:	580b      	ldrlt	r3, [r1, r0]
 800ea74:	18c0      	addlt	r0, r0, r3
 800ea76:	4770      	bx	lr

0800ea78 <_raise_r>:
 800ea78:	291f      	cmp	r1, #31
 800ea7a:	b538      	push	{r3, r4, r5, lr}
 800ea7c:	4604      	mov	r4, r0
 800ea7e:	460d      	mov	r5, r1
 800ea80:	d904      	bls.n	800ea8c <_raise_r+0x14>
 800ea82:	2316      	movs	r3, #22
 800ea84:	6003      	str	r3, [r0, #0]
 800ea86:	f04f 30ff 	mov.w	r0, #4294967295
 800ea8a:	bd38      	pop	{r3, r4, r5, pc}
 800ea8c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ea8e:	b112      	cbz	r2, 800ea96 <_raise_r+0x1e>
 800ea90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ea94:	b94b      	cbnz	r3, 800eaaa <_raise_r+0x32>
 800ea96:	4620      	mov	r0, r4
 800ea98:	f000 f830 	bl	800eafc <_getpid_r>
 800ea9c:	462a      	mov	r2, r5
 800ea9e:	4601      	mov	r1, r0
 800eaa0:	4620      	mov	r0, r4
 800eaa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eaa6:	f000 b817 	b.w	800ead8 <_kill_r>
 800eaaa:	2b01      	cmp	r3, #1
 800eaac:	d00a      	beq.n	800eac4 <_raise_r+0x4c>
 800eaae:	1c59      	adds	r1, r3, #1
 800eab0:	d103      	bne.n	800eaba <_raise_r+0x42>
 800eab2:	2316      	movs	r3, #22
 800eab4:	6003      	str	r3, [r0, #0]
 800eab6:	2001      	movs	r0, #1
 800eab8:	e7e7      	b.n	800ea8a <_raise_r+0x12>
 800eaba:	2400      	movs	r4, #0
 800eabc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800eac0:	4628      	mov	r0, r5
 800eac2:	4798      	blx	r3
 800eac4:	2000      	movs	r0, #0
 800eac6:	e7e0      	b.n	800ea8a <_raise_r+0x12>

0800eac8 <raise>:
 800eac8:	4b02      	ldr	r3, [pc, #8]	; (800ead4 <raise+0xc>)
 800eaca:	4601      	mov	r1, r0
 800eacc:	6818      	ldr	r0, [r3, #0]
 800eace:	f7ff bfd3 	b.w	800ea78 <_raise_r>
 800ead2:	bf00      	nop
 800ead4:	2000000c 	.word	0x2000000c

0800ead8 <_kill_r>:
 800ead8:	b538      	push	{r3, r4, r5, lr}
 800eada:	4d07      	ldr	r5, [pc, #28]	; (800eaf8 <_kill_r+0x20>)
 800eadc:	2300      	movs	r3, #0
 800eade:	4604      	mov	r4, r0
 800eae0:	4608      	mov	r0, r1
 800eae2:	4611      	mov	r1, r2
 800eae4:	602b      	str	r3, [r5, #0]
 800eae6:	f7f5 f88d 	bl	8003c04 <_kill>
 800eaea:	1c43      	adds	r3, r0, #1
 800eaec:	d102      	bne.n	800eaf4 <_kill_r+0x1c>
 800eaee:	682b      	ldr	r3, [r5, #0]
 800eaf0:	b103      	cbz	r3, 800eaf4 <_kill_r+0x1c>
 800eaf2:	6023      	str	r3, [r4, #0]
 800eaf4:	bd38      	pop	{r3, r4, r5, pc}
 800eaf6:	bf00      	nop
 800eaf8:	20003c2c 	.word	0x20003c2c

0800eafc <_getpid_r>:
 800eafc:	f7f5 b87a 	b.w	8003bf4 <_getpid>

0800eb00 <__sread>:
 800eb00:	b510      	push	{r4, lr}
 800eb02:	460c      	mov	r4, r1
 800eb04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb08:	f000 f894 	bl	800ec34 <_read_r>
 800eb0c:	2800      	cmp	r0, #0
 800eb0e:	bfab      	itete	ge
 800eb10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eb12:	89a3      	ldrhlt	r3, [r4, #12]
 800eb14:	181b      	addge	r3, r3, r0
 800eb16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eb1a:	bfac      	ite	ge
 800eb1c:	6563      	strge	r3, [r4, #84]	; 0x54
 800eb1e:	81a3      	strhlt	r3, [r4, #12]
 800eb20:	bd10      	pop	{r4, pc}

0800eb22 <__swrite>:
 800eb22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb26:	461f      	mov	r7, r3
 800eb28:	898b      	ldrh	r3, [r1, #12]
 800eb2a:	05db      	lsls	r3, r3, #23
 800eb2c:	4605      	mov	r5, r0
 800eb2e:	460c      	mov	r4, r1
 800eb30:	4616      	mov	r6, r2
 800eb32:	d505      	bpl.n	800eb40 <__swrite+0x1e>
 800eb34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb38:	2302      	movs	r3, #2
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	f000 f868 	bl	800ec10 <_lseek_r>
 800eb40:	89a3      	ldrh	r3, [r4, #12]
 800eb42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb4a:	81a3      	strh	r3, [r4, #12]
 800eb4c:	4632      	mov	r2, r6
 800eb4e:	463b      	mov	r3, r7
 800eb50:	4628      	mov	r0, r5
 800eb52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb56:	f000 b817 	b.w	800eb88 <_write_r>

0800eb5a <__sseek>:
 800eb5a:	b510      	push	{r4, lr}
 800eb5c:	460c      	mov	r4, r1
 800eb5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb62:	f000 f855 	bl	800ec10 <_lseek_r>
 800eb66:	1c43      	adds	r3, r0, #1
 800eb68:	89a3      	ldrh	r3, [r4, #12]
 800eb6a:	bf15      	itete	ne
 800eb6c:	6560      	strne	r0, [r4, #84]	; 0x54
 800eb6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eb72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eb76:	81a3      	strheq	r3, [r4, #12]
 800eb78:	bf18      	it	ne
 800eb7a:	81a3      	strhne	r3, [r4, #12]
 800eb7c:	bd10      	pop	{r4, pc}

0800eb7e <__sclose>:
 800eb7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb82:	f000 b813 	b.w	800ebac <_close_r>
	...

0800eb88 <_write_r>:
 800eb88:	b538      	push	{r3, r4, r5, lr}
 800eb8a:	4d07      	ldr	r5, [pc, #28]	; (800eba8 <_write_r+0x20>)
 800eb8c:	4604      	mov	r4, r0
 800eb8e:	4608      	mov	r0, r1
 800eb90:	4611      	mov	r1, r2
 800eb92:	2200      	movs	r2, #0
 800eb94:	602a      	str	r2, [r5, #0]
 800eb96:	461a      	mov	r2, r3
 800eb98:	f7f5 f86b 	bl	8003c72 <_write>
 800eb9c:	1c43      	adds	r3, r0, #1
 800eb9e:	d102      	bne.n	800eba6 <_write_r+0x1e>
 800eba0:	682b      	ldr	r3, [r5, #0]
 800eba2:	b103      	cbz	r3, 800eba6 <_write_r+0x1e>
 800eba4:	6023      	str	r3, [r4, #0]
 800eba6:	bd38      	pop	{r3, r4, r5, pc}
 800eba8:	20003c2c 	.word	0x20003c2c

0800ebac <_close_r>:
 800ebac:	b538      	push	{r3, r4, r5, lr}
 800ebae:	4d06      	ldr	r5, [pc, #24]	; (800ebc8 <_close_r+0x1c>)
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	4604      	mov	r4, r0
 800ebb4:	4608      	mov	r0, r1
 800ebb6:	602b      	str	r3, [r5, #0]
 800ebb8:	f7f5 f877 	bl	8003caa <_close>
 800ebbc:	1c43      	adds	r3, r0, #1
 800ebbe:	d102      	bne.n	800ebc6 <_close_r+0x1a>
 800ebc0:	682b      	ldr	r3, [r5, #0]
 800ebc2:	b103      	cbz	r3, 800ebc6 <_close_r+0x1a>
 800ebc4:	6023      	str	r3, [r4, #0]
 800ebc6:	bd38      	pop	{r3, r4, r5, pc}
 800ebc8:	20003c2c 	.word	0x20003c2c

0800ebcc <_fstat_r>:
 800ebcc:	b538      	push	{r3, r4, r5, lr}
 800ebce:	4d07      	ldr	r5, [pc, #28]	; (800ebec <_fstat_r+0x20>)
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	4608      	mov	r0, r1
 800ebd6:	4611      	mov	r1, r2
 800ebd8:	602b      	str	r3, [r5, #0]
 800ebda:	f7f5 f872 	bl	8003cc2 <_fstat>
 800ebde:	1c43      	adds	r3, r0, #1
 800ebe0:	d102      	bne.n	800ebe8 <_fstat_r+0x1c>
 800ebe2:	682b      	ldr	r3, [r5, #0]
 800ebe4:	b103      	cbz	r3, 800ebe8 <_fstat_r+0x1c>
 800ebe6:	6023      	str	r3, [r4, #0]
 800ebe8:	bd38      	pop	{r3, r4, r5, pc}
 800ebea:	bf00      	nop
 800ebec:	20003c2c 	.word	0x20003c2c

0800ebf0 <_isatty_r>:
 800ebf0:	b538      	push	{r3, r4, r5, lr}
 800ebf2:	4d06      	ldr	r5, [pc, #24]	; (800ec0c <_isatty_r+0x1c>)
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	4608      	mov	r0, r1
 800ebfa:	602b      	str	r3, [r5, #0]
 800ebfc:	f7f5 f871 	bl	8003ce2 <_isatty>
 800ec00:	1c43      	adds	r3, r0, #1
 800ec02:	d102      	bne.n	800ec0a <_isatty_r+0x1a>
 800ec04:	682b      	ldr	r3, [r5, #0]
 800ec06:	b103      	cbz	r3, 800ec0a <_isatty_r+0x1a>
 800ec08:	6023      	str	r3, [r4, #0]
 800ec0a:	bd38      	pop	{r3, r4, r5, pc}
 800ec0c:	20003c2c 	.word	0x20003c2c

0800ec10 <_lseek_r>:
 800ec10:	b538      	push	{r3, r4, r5, lr}
 800ec12:	4d07      	ldr	r5, [pc, #28]	; (800ec30 <_lseek_r+0x20>)
 800ec14:	4604      	mov	r4, r0
 800ec16:	4608      	mov	r0, r1
 800ec18:	4611      	mov	r1, r2
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	602a      	str	r2, [r5, #0]
 800ec1e:	461a      	mov	r2, r3
 800ec20:	f7f5 f86a 	bl	8003cf8 <_lseek>
 800ec24:	1c43      	adds	r3, r0, #1
 800ec26:	d102      	bne.n	800ec2e <_lseek_r+0x1e>
 800ec28:	682b      	ldr	r3, [r5, #0]
 800ec2a:	b103      	cbz	r3, 800ec2e <_lseek_r+0x1e>
 800ec2c:	6023      	str	r3, [r4, #0]
 800ec2e:	bd38      	pop	{r3, r4, r5, pc}
 800ec30:	20003c2c 	.word	0x20003c2c

0800ec34 <_read_r>:
 800ec34:	b538      	push	{r3, r4, r5, lr}
 800ec36:	4d07      	ldr	r5, [pc, #28]	; (800ec54 <_read_r+0x20>)
 800ec38:	4604      	mov	r4, r0
 800ec3a:	4608      	mov	r0, r1
 800ec3c:	4611      	mov	r1, r2
 800ec3e:	2200      	movs	r2, #0
 800ec40:	602a      	str	r2, [r5, #0]
 800ec42:	461a      	mov	r2, r3
 800ec44:	f7f4 fff8 	bl	8003c38 <_read>
 800ec48:	1c43      	adds	r3, r0, #1
 800ec4a:	d102      	bne.n	800ec52 <_read_r+0x1e>
 800ec4c:	682b      	ldr	r3, [r5, #0]
 800ec4e:	b103      	cbz	r3, 800ec52 <_read_r+0x1e>
 800ec50:	6023      	str	r3, [r4, #0]
 800ec52:	bd38      	pop	{r3, r4, r5, pc}
 800ec54:	20003c2c 	.word	0x20003c2c

0800ec58 <_init>:
 800ec58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec5a:	bf00      	nop
 800ec5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec5e:	bc08      	pop	{r3}
 800ec60:	469e      	mov	lr, r3
 800ec62:	4770      	bx	lr

0800ec64 <_fini>:
 800ec64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec66:	bf00      	nop
 800ec68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec6a:	bc08      	pop	{r3}
 800ec6c:	469e      	mov	lr, r3
 800ec6e:	4770      	bx	lr
