C * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * * c& * cv5_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * * * cm2_pboole b2 * ck2_msafree2 b0 * * ck7_funcop_1 * ck2_msafree2 b0 ck5_numbers * * ck5_relat_1 * * cu3_msualg_1 b0 b1 * ck2_msafree2 b0 * ! / b3  * * c=> * * * cm1_msafree2 b3 b0 b1 * * c=> * * c& * cv3_funct_1 * ck10_funct_6 b2 * * c= b3 * * ck1_funct_1 * ck10_funct_6 b2 ck6_numbers * * c| * cv1_xboole_0 * ck2_msafree2 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 ck5_numbers * * c=> * * c= b6 * * ck7_circuit1 b0 b1 * * c= * * ck1_funct_1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b4 b6 b5 * * * * ck5_circuit2 b0 b1 b5 b3 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * * c& * cv5_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * * * cm2_pboole b2 * ck2_msafree2 b0 * * ck7_funcop_1 * ck2_msafree2 b0 ck5_numbers * * ck5_relat_1 * * cu3_msualg_1 b0 b1 * ck2_msafree2 b0 * * c=> * cv3_funct_1 * ck10_funct_6 b2 * * c| * cv1_xboole_0 * ck2_msafree2 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b4  * * c=> * * * cm1_msafree2 b4 b0 b1 * * c=> * * c= b4 * * ck1_funct_1 * ck10_funct_6 b2 ck6_numbers * ! / b5  * * c=> * * cm1_subset_1 b5 ck5_numbers * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * * c=> * * cr1_xxreal_0 * * * ck6_circuit1 b0 b1 b6 b5 * * c= * * ck1_funct_1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b5 b6 * * * * ck5_circuit2 b0 b1 b6 b4 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * * c& * cv5_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * * cr1_xxreal_0 * * * ck6_circuit1 b0 b1 b2 * * ck7_circuit1 b0 b1 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * * c& * cv5_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * * * cm2_pboole b2 * ck2_msafree2 b0 * * ck7_funcop_1 * ck2_msafree2 b0 ck5_numbers * * ck5_relat_1 * * cu3_msualg_1 b0 b1 * ck2_msafree2 b0 * * c=> * cv3_funct_1 * ck10_funct_6 b2 * * c| * cv1_xboole_0 * ck2_msafree2 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b4  * * c=> * * * cm1_msafree2 b4 b0 b1 * * c=> * * c= b4 * * ck1_funct_1 * ck10_funct_6 b2 ck6_numbers * ! / b5  * * c=> * * cm1_subset_1 b5 ck5_numbers * * cr1_tarski b4 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b5 
- * ! / b0  * ! / b1  * ! / b2  * ! / b3  * ! / b4  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * cv8_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * * c& * cv5_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c& * * * * cm2_pboole b2 * ck2_msafree2 b0 * * ck7_funcop_1 * ck2_msafree2 b0 ck5_numbers * * ck5_relat_1 * * cu3_msualg_1 b0 b1 * ck2_msafree2 b0 * * c& * * cm1_subset_1 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * cm1_msafree2 b4 b0 b1 * * c=> * * c& * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c=> * * cr1_xxreal_0 * * * ck6_circuit1 b0 b1 b5 ck6_numbers * * c= * * ck1_funct_1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 ck6_numbers b5 * * * * ck5_circuit2 b0 b1 b5 b4 * ! / b6  * * c=> * * * cm2_subset_1 b6 ck1_numbers ck5_numbers * * c=> * ! / b7  * * c=> * * cm1_subset_1 b7 * cu1_struct_0 b0 * * c=> * * cr1_xxreal_0 * * * ck6_circuit1 b0 b1 b7 b6 * * c= * * ck1_funct_1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b6 b7 * * * * ck5_circuit2 b0 b1 b7 b4 * ! / b8  * * c=> * * cm1_subset_1 b8 * cu1_struct_0 b0 * * c=> * * cr1_xxreal_0 * * * ck6_circuit1 b0 b1 b8 * * ck2_nat_1 b6 c1 * * c= * * ck1_funct_1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 * * ck2_nat_1 b6 c1 b8 * * * * ck5_circuit2 b0 b1 b8 b4 * ! / b6  * * c=> * * * cm2_subset_1 b6 ck1_numbers ck5_numbers * ! / b9  * * c=> * * cm1_subset_1 b9 * cu1_struct_0 b0 * * c=> * * cr1_xxreal_0 * * * ck6_circuit1 b0 b1 b9 b6 * * c= * * ck1_funct_1 * * * ck8_nat_1 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * * * ck9_circuit2 b0 b1 b2 b3 b6 b9 * * * * ck5_circuit2 b0 b1 b9 b4 
