{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723490968721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723490968722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 16:29:28 2024 " "Processing started: Mon Aug 12 16:29:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723490968722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723490968722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map processor -c processor --generate_functional_sim_netlist " "Command: quartus_map processor -c processor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723490968723 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723490968886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-hardware " "Found design unit 1: processor-hardware" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969339 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723490969344 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_rfwdata processor.vhd(14) " "VHDL Signal Declaration warning at processor.vhd(14): used implicit default value for signal \"c_rfwdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723490969348 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_ird processor.vhd(18) " "Verilog HDL or VHDL warning at processor.vhd(18): object \"c_ird\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723490969349 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.vhd 2 1 " "Using design file ROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969365 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:readonlymemory " "Elaborating entity \"ROM\" for hierarchy \"ROM:readonlymemory\"" {  } { { "processor.vhd" "readonlymemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_enable ROM.vhd(34) " "VHDL Process Statement warning at ROM.vhd(34): signal \"rom_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723490969368 "|processor|ROM:readonlymemory"}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.vhd 2 1 " "Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969374 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:randomaccessmemory " "Elaborating entity \"RAM\" for hierarchy \"RAM:randomaccessmemory\"" {  } { { "processor.vhd" "randomaccessmemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_enable RAM.vhd(38) " "VHDL Process Statement warning at RAM.vhd(38): signal \"mem_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723490969379 "|processor|RAM:randomaccessmemory"}
{ "Warning" "WSGN_SEARCH_FILE" "operational.vhd 2 1 " "Using design file operational.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational-behav " "Found design unit 1: operational-behav" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969387 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational " "Found entity 1: operational" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969387 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational operational:operationalunit " "Elaborating entity \"operational\" for hierarchy \"operational:operationalunit\"" {  } { { "processor.vhd" "operationalunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy0 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy0\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723490969389 "|processor|operational:operationalunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy1 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy1\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723490969389 "|processor|operational:operationalunit"}
{ "Warning" "WSGN_SEARCH_FILE" "mux3x1_16bits.vhd 2 1 " "Using design file mux3x1_16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_16bits-behavior " "Found design unit 1: mux3x1_16bits-behavior" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969396 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_16bits " "Found entity 1: mux3x1_16bits" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_16bits operational:operationalunit\|mux3x1_16bits:mux " "Elaborating entity \"mux3x1_16bits\" for hierarchy \"operational:operationalunit\|mux3x1_16bits:mux\"" {  } { { "operational.vhd" "mux" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior " "Found design unit 1: regfile-behavior" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969403 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile operational:operationalunit\|regfile:reg " "Elaborating entity \"regfile\" for hierarchy \"operational:operationalunit\|regfile:reg\"" {  } { { "operational.vhd" "reg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969404 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr regfile.vhd(29) " "VHDL Process Statement warning at regfile.vhd(29): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723490969405 "|processor|operational:operationalunit|regfile:reg"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator16.vhd 2 1 " "Using design file comparator16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator16-behavior " "Found design unit 1: comparator16-behavior" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969410 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator16 " "Found entity 1: comparator16" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator16 operational:operationalunit\|comparator16:comp0 " "Elaborating entity \"comparator16\" for hierarchy \"operational:operationalunit\|comparator16:comp0\"" {  } { { "operational.vhd" "comp0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969411 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969416 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu operational:operationalunit\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"operational:operationalunit\|alu:alu0\"" {  } { { "operational.vhd" "alu0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969417 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux control.vhd " "Entity \"mux\" obtained from \"control.vhd\" instead of from Quartus II megafunction library" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 225 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1723490969424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 16 8 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 16 design units and 8 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg4-structural " "Found design unit 2: reg4-structural" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 combinacional-comb " "Found design unit 3: combinacional-comb" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 instreg-behav " "Found design unit 4: instreg-behav" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pc-behavioral " "Found design unit 5: pc-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 adder-behavioral " "Found design unit 6: adder-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux-behavioral " "Found design unit 7: mux-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 control-controller " "Found design unit 8: control-controller" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 263 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg4 " "Found entity 2: reg4" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "3 combinacional " "Found entity 3: combinacional" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "4 instreg " "Found entity 4: instreg" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "5 pc " "Found entity 5: pc" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux " "Found entity 7: mux" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723490969425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controlunit " "Elaborating entity \"control\" for hierarchy \"control:controlunit\"" {  } { { "processor.vhd" "controlunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 control:controlunit\|reg4:statereg " "Elaborating entity \"reg4\" for hierarchy \"control:controlunit\|reg4:statereg\"" {  } { { "control.vhd" "statereg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop control:controlunit\|reg4:statereg\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"control:controlunit\|reg4:statereg\|flipflop:ff0\"" {  } { { "control.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969438 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723490969439 "|processor|control:controlunit|reg4:statereg|flipflop:ff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinacional control:controlunit\|combinacional:comb " "Elaborating entity \"combinacional\" for hierarchy \"control:controlunit\|combinacional:comb\"" {  } { { "control.vhd" "comb" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instreg control:controlunit\|instreg:instructionreg " "Elaborating entity \"instreg\" for hierarchy \"control:controlunit\|instreg:instructionreg\"" {  } { { "control.vhd" "instructionreg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc control:controlunit\|pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"control:controlunit\|pc:programcounter\"" {  } { { "control.vhd" "programcounter" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder control:controlunit\|adder:add " "Elaborating entity \"adder\" for hierarchy \"control:controlunit\|adder:add\"" {  } { { "control.vhd" "add" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux control:controlunit\|mux:multiplexador " "Elaborating entity \"mux\" for hierarchy \"control:controlunit\|mux:multiplexador\"" {  } { { "control.vhd" "multiplexador" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969464 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "operational:operationalunit\|regfile:reg\|reg_rtl_0 " "Inferred RAM node \"operational:operationalunit\|regfile:reg\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1723490969535 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "operational:operationalunit\|regfile:reg\|reg_rtl_1 " "Inferred RAM node \"operational:operationalunit\|regfile:reg\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1723490969537 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux0\"" {  } { { "ROM.vhd" "Mux0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux1\"" {  } { { "ROM.vhd" "Mux1" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux2\"" {  } { { "ROM.vhd" "Mux2" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux3\"" {  } { { "ROM.vhd" "Mux3" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux4\"" {  } { { "ROM.vhd" "Mux4" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux5\"" {  } { { "ROM.vhd" "Mux5" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux6\"" {  } { { "ROM.vhd" "Mux6" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux7\"" {  } { { "ROM.vhd" "Mux7" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux8\"" {  } { { "ROM.vhd" "Mux8" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux9\"" {  } { { "ROM.vhd" "Mux9" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ROM:readonlymemory\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ROM:readonlymemory\|Mux10\"" {  } { { "ROM.vhd" "Mux10" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969548 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1723490969548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ki1 " "Found entity 1: altsyncram_5ki1" {  } { { "db/altsyncram_5ki1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_5ki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723490969718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1 " "Elaborated megafunction instantiation \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1 " "Instantiated megafunction \"operational:operationalunit\|regfile:reg\|altsyncram:reg_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969752 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:randomaccessmemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:randomaccessmemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969766 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0l1 " "Found entity 1: altsyncram_c0l1" {  } { { "db/altsyncram_c0l1.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/altsyncram_c0l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723490969806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux0\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux0 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969835 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723490969869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux1\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux1 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969875 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux2\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux2 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969882 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux3\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux3 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969887 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux4\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux4 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969893 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux5\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux5 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969900 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723490969936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723490969936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux6\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux6 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969942 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux7\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux7 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969949 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux8\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux8 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969954 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux9\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux9 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969960 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:readonlymemory\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"ROM:readonlymemory\|lpm_mux:Mux10\"" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723490969969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:readonlymemory\|lpm_mux:Mux10 " "Instantiated megafunction \"ROM:readonlymemory\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723490969969 ""}  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723490969969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723490970077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 16:29:30 2024 " "Processing ended: Mon Aug 12 16:29:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723490970077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723490970077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723490970077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723490970077 ""}
