
Efinity Interface Designer Timing Report
Version: 2023.2.307
Date: 2024-11-12 16:55

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Device: Ti60F225
Project: Ti60_Demo
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+---------+-----------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode |   Core Feedback Pin   | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+---------+-----------------------+---------------------------------+---------------------------------+
|   ddr_pll    | PLL_BR0  |       core      |   clk_sys~CLKOUT~202~1   |   core  | core_clk~CLKOUT~203~1 |              1.861              |              1.205              |
|   sys_pll    | PLL_TL0  |     external    |                          |   core  |  clk_sys~CLKOUT~1~304 |              1.837              |              1.189              |
+--------------+----------+-----------------+--------------------------+---------+-----------------------+---------------------------------+---------------------------------+

+---------------+-------------+----------------------------+-----------------------+----------+
|     Clock     | Period (ns) | Enable Dynamic Phase Shift | Phase Shift (degrees) | Inverted |
+---------------+-------------+----------------------------+-----------------------+----------+
|   tdqss_clk   |    2.6042   |           False            |          0.0          |  false   |
|    core_clk   |    5.2083   |           False            |          0.0          |  false   |
|    tac_clk    |    2.6042   |            True            |          0.0          |  false   |
|    twd_clk    |    2.6042   |           False            |          90.0         |  false   |
|    clk_sys    |   10.4167   |           False            |          0.0          |  false   |
|   clk_pixel   |   13.4409   |           False            |          0.0          |  false   |
|  clk_pixel_2x |    6.7204   |           False            |          0.0          |  false   |
| clk_pixel_10x |    1.3441   |           False            |          90.0         |  false   |
+---------------+-------------+----------------------------+-----------------------+----------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Clkout GPIO Configuration:
===========================

+---------------+-----------+--------------+----------+----------+------------------------+
| Instance Name | Clock Pin |  Parameter   | Max (ns) | Min (ns) |   Reference Pin Name   |
+---------------+-----------+--------------+----------+----------+------------------------+
|   cmos_xclk   |  clk_27m  | GPIO_CLK_OUT |  3.740   |  2.493   | clk_27m~CLKOUT~209~322 |
+---------------+-----------+--------------+----------+----------+------------------------+

Non-registered GPIO Configuration:
===================================

+---------------+---------------+-----------+----------+----------+
| Instance Name |    Pin Name   | Parameter | Max (ns) | Min (ns) |
+---------------+---------------+-----------+----------+----------+
|    clk_24m    |    clk_24m    |  GPIO_IN  |  1.907   |  1.271   |
|    clk_25m    |    clk_25m    |  GPIO_IN  |  1.907   |  1.271   |
|   cmos_sclk   |   cmos_sclk   |  GPIO_OUT |  5.740   |  2.493   |
|   cmos_ctl1   |  cmos_ctl1_i  |  GPIO_IN  |  1.907   |  1.271   |
|   cmos_ctl1   |  cmos_ctl1_o  |  GPIO_OUT |  5.740   |  2.493   |
|   cmos_ctl1   |  cmos_ctl1_oe |  GPIO_OUT |  3.984   |  2.656   |
|   cmos_ctl2   |  cmos_ctl2_i  |  GPIO_IN  |  1.907   |  1.271   |
|   cmos_ctl2   |  cmos_ctl2_o  |  GPIO_OUT |  5.740   |  2.493   |
|   cmos_ctl2   |  cmos_ctl2_oe |  GPIO_OUT |  3.984   |  2.656   |
|   cmos_sdat   |  cmos_sdat_IN |  GPIO_IN  |  1.907   |  1.271   |
|   cmos_sdat   | cmos_sdat_OUT |  GPIO_OUT |  5.740   |  2.493   |
|   cmos_sdat   |  cmos_sdat_OE |  GPIO_OUT |  3.984   |  2.656   |
+---------------+---------------+-----------+----------+----------+

Registered GPIO Configuration:
===============================

+---------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
| Instance Name | Clock Pin | Max Setup (ns) | Min Setup (ns) | Max Hold (ns) | Min Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+---------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|  cmos_data[0] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|  cmos_data[1] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|  cmos_data[2] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|  cmos_data[3] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|  cmos_data[4] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|  cmos_data[5] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|  cmos_data[6] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|  cmos_data[7] | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|   cmos_href   | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
|   cmos_vsync  | cmos_pclk |     1.431      |     0.954      |     -0.363    |     -0.242    |                       |                       |
+---------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+

---------- GPIO Timing Report (end) ----------

---------- 3.1 HSIO GPIO Timing Report (begin) ----------

Non-registered HSIO GPIO Configuration:
========================================

+---------------+--------------+-------------+----------+----------+
| Instance Name |   Pin Name   |  Parameter  | Max (ns) | Min (ns) |
+---------------+--------------+-------------+----------+----------+
|   cmos_pclk   |  cmos_pclk   | GPIO_CLK_IN |  1.773   |  1.182   |
|   i_key_n[0]  |  i_key_n[0]  |   GPIO_IN   |  0.828   |  0.552   |
|   i_key_n[1]  |  i_key_n[1]  |   GPIO_IN   |  0.828   |  0.552   |
|   uart_rx_i   |  uart_rx_i   |   GPIO_IN   |  0.828   |  0.552   |
|     verf0     |    verf0     |   GPIO_IN   |  1.001   |  0.667   |
|     vref1     |    vref1     |   GPIO_IN   |  1.001   |  0.667   |
|   uart_tx_o   |  uart_tx_o   |   GPIO_OUT  |  2.205   |  1.470   |
|   cmos_ctl3   | cmos_ctl3_i  |   GPIO_IN   |  0.828   |  0.552   |
|   cmos_ctl3   | cmos_ctl3_o  |   GPIO_OUT  |  2.205   |  1.470   |
|   cmos_ctl3   | cmos_ctl3_oe |   GPIO_OUT  |  1.953   |  1.302   |
+---------------+--------------+-------------+----------+----------+

Registered HSIO GPIO Configuration:
====================================

+---------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
| Instance Name | Clock Pin | Max Setup (ns) | Min Setup (ns) | Max Hold (ns) | Min Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+---------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|    addr[0]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[1]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[2]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[3]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[4]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[5]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[6]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[7]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[8]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[9]    | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[10]   | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[11]   | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[12]   | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[13]   | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[14]   | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|    addr[15]   | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     ba[0]     | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     ba[1]     | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     ba[2]     | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|      cas      | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|      cke      | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     clk_n     | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     clk_p     | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|       cs      | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     dm[0]     |  twd_clk  |                |                |               |               |         1.596         |         1.064         |
|     dm[1]     |  twd_clk  |                |                |               |               |         1.596         |         1.064         |
|      odt      | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|      ras      | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     reset     | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|       we      | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|     dq[0]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[0]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[1]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[1]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[2]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[2]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[3]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[3]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[4]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[4]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[5]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[5]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[6]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[6]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[7]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[7]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[8]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[8]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[9]     |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[9]     |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[10]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[10]    |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[11]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[11]    |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[12]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[12]    |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[13]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[13]    |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[14]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[14]    |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dq[15]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dq[15]    |  twd_clk  |                |                |               |               |         1.596         |         1.022         |
|     dqs[0]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dqs[0]    | tdqss_clk |                |                |               |               |         1.596         |         1.022         |
|     dqs[1]    |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|     dqs[1]    | tdqss_clk |                |                |               |               |         1.596         |         1.022         |
|    dqs_n[0]   |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|    dqs_n[0]   | tdqss_clk |                |                |               |               |         1.596         |         1.022         |
|    dqs_n[1]   |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|    dqs_n[1]   | tdqss_clk |                |                |               |               |         1.596         |         1.022         |
+---------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+

---------- HSIO GPIO Timing Report (end) ----------

---------- 3.2.1 LVDS Tx Timing Report (begin) ----------

---------- LVDS Tx Timing Report (end) ----------
