# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab4_verilong.srcs/sources_1/imports/lab4_verilog/top_level.v"
verilog xil_defaultlib  "../../../lab4_verilong.srcs/sim_1/new/top_level_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
