#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 14 14:45:29 2025
# Process ID: 24311
# Current directory: /home/prabathbk/ads_bus/da-bus/Serial/sim
# Command line: xsim -mode tcl -source {xsim.dir/master2_slave3_tb_sim/xsim_script.tcl}
# Log file: /home/prabathbk/ads_bus/da-bus/Serial/sim/xsim.log
# Journal file: /home/prabathbk/ads_bus/da-bus/Serial/sim/xsim.jou
# Running On: prabathbk-GF63-Thin-11UC, OS: Linux, CPU Frequency: 1468.170 MHz, CPU Physical cores: 8, Host memory: 16454 MB
#-----------------------------------------------------------
source xsim.dir/master2_slave3_tb_sim/xsim_script.tcl
# xsim {master2_slave3_tb_sim} -autoloadwcfg -runall
Time resolution is 1 ps
run -all

=== ADS Bus System Test Started ===


--- Iteration 0 ---
Random delay: 4 cycles
[MASTER_PORT master2_slave3_tb.master1 @55000] IDLE: Starting new transaction (addr=0x36c9, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @65000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @65000] IDLE: Starting new transaction (addr=0x36c9, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @85000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @105000] IDLE: Starting new transaction (addr=0x0619, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @115000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @185000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @275000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @295000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @295000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @395000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @405000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @475000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @485000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @495000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @495000] SREADY state (WRITE): addr=0x619, wdata=0x76
PASS: Master 2 write to 0x619 successful
[MASTER_PORT master2_slave3_tb.master2 @525000] IDLE: Starting new transaction (addr=0x0619, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @525000] IDLE: Starting new transaction (addr=0x36c9, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @535000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @535000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @555000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @595000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @595000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @655000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @685000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @725000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @725000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @745000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @765000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @765000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @865000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @875000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @885000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @885000] SREADY state (READ): addr=0x619, starting read
[SLAVE_PORT @895000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x619
[SLAVE_PORT @905000] RVALID state: smemren=1, rvalid=0, smemrdata=0x76, smemaddr=0x619
[SLAVE_PORT master2_slave3_tb.slave1.sp @915000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @915000] RVALID state: smemren=1, rvalid=1, smemrdata=0x76, smemaddr=0x619
[SLAVE_PORT master2_slave3_tb.slave1.sp @925000] RDATA transmission START, data=0x76
[MASTER_PORT master2_slave3_tb.master2 @945000] RDATA receiving: bit[0]=0, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @965000] RDATA receiving: bit[1]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @985000] RDATA receiving: bit[2]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @1005000] RDATA receiving: bit[3]=0, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master2 @1025000] RDATA receiving: bit[4]=1, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master2 @1045000] RDATA receiving: bit[5]=1, current_rdata=0x16
[MASTER_PORT master2_slave3_tb.master2 @1065000] RDATA receiving: bit[6]=1, current_rdata=0x36
[SLAVE_PORT master2_slave3_tb.slave1.sp @1075000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @1085000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @1085000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1085000] Transitioning RDATA->IDLE, rdata=0x76, drdata=0x76
[MASTER_PORT master2_slave3_tb.master2 @1085000] RDATA receiving: bit[7]=0, current_rdata=0x76
[MASTER_PORT master2_slave3_tb.master2 @1085000] RDATA COMPLETE: final rdata will be 0xec after clock edge
PASS: Master 2 read from 0x619 successful
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master2 @1115000] IDLE: Starting new transaction (addr=0x14d9, mode=WRITE), current rdata=0x76
[MASTER_PORT master2_slave3_tb.master2 @1125000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1125000] IDLE: Starting new transaction (addr=0x14d9, mode=WRITE), current rdata=0x76
[MASTER_PORT master2_slave3_tb.master2 @1145000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @1145000] IDLE: Starting new transaction (addr=0x14d9, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @1155000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1185000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1185000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @1205000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1225000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1225000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @1325000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1335000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @1405000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1415000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1425000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @1425000] SREADY state (WRITE): addr=0x4d9, wdata=0x11
[MASTER_PORT master2_slave3_tb.master1 @1445000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1485000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1485000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @1505000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1525000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1525000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @1625000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1635000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1645000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @1645000] SREADY state (READ): addr=0x4d9, starting read
[SLAVE_PORT @1655000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x4d9
[SLAVE_PORT @1665000] RVALID state: smemren=1, rvalid=0, smemrdata=0x11, smemaddr=0x4d9
[SLAVE_PORT master2_slave3_tb.slave2.sp @1675000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @1675000] RVALID state: smemren=1, rvalid=1, smemrdata=0x11, smemaddr=0x4d9
[SLAVE_PORT master2_slave3_tb.slave2.sp @1685000] RDATA transmission START, data=0x11
[MASTER_PORT master2_slave3_tb.master1 @1705000] RDATA receiving: bit[0]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @1725000] RDATA receiving: bit[1]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1745000] RDATA receiving: bit[2]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1765000] RDATA receiving: bit[3]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1785000] RDATA receiving: bit[4]=1, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1805000] RDATA receiving: bit[5]=0, current_rdata=0x11
[MASTER_PORT master2_slave3_tb.master1 @1825000] RDATA receiving: bit[6]=0, current_rdata=0x11
[SLAVE_PORT master2_slave3_tb.slave2.sp @1835000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @1845000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @1845000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1845000] Transitioning RDATA->IDLE, rdata=0x11, drdata=0x11
[MASTER_PORT master2_slave3_tb.master1 @1845000] RDATA receiving: bit[7]=0, current_rdata=0x11
[MASTER_PORT master2_slave3_tb.master1 @1845000] RDATA COMPLETE: final rdata will be 0x22 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 1 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @1875000] IDLE: Starting new transaction (addr=0x326b, mode=WRITE), current rdata=0x11
[MASTER_PORT master2_slave3_tb.master1 @1885000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @1885000] IDLE: Starting new transaction (addr=0x326b, mode=WRITE), current rdata=0x11
[MASTER_PORT master2_slave3_tb.master1 @1905000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1935000] IDLE: Starting new transaction (addr=0x1755, mode=WRITE), current rdata=0x76
[MASTER_PORT master2_slave3_tb.master2 @1945000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @1945000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @1945000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @2005000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2035000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2075000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2075000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @2095000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @2115000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @2115000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @2215000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @2225000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @2295000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @2305000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @2315000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @2315000] SREADY state (WRITE): addr=0x755, wdata=0xe1
PASS: Master 2 write to 0x1755 successful
[MASTER_PORT master2_slave3_tb.master2 @2345000] IDLE: Starting new transaction (addr=0x1755, mode= READ), current rdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @2345000] IDLE: Starting new transaction (addr=0x326b, mode= READ), current rdata=0x11
[MASTER_PORT master2_slave3_tb.master2 @2355000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2355000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2375000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2415000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2415000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @2475000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @2505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @2545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @2545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @2565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @2685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2695000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2705000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @2705000] SREADY state (READ): addr=0x755, starting read
[SLAVE_PORT @2715000] RVALID state: smemren=1, rvalid=0, smemrdata=0x11, smemaddr=0x755
[SLAVE_PORT @2725000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe1, smemaddr=0x755
[SLAVE_PORT master2_slave3_tb.slave2.sp @2735000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @2735000] RVALID state: smemren=1, rvalid=1, smemrdata=0xe1, smemaddr=0x755
[SLAVE_PORT master2_slave3_tb.slave2.sp @2745000] RDATA transmission START, data=0xe1
[MASTER_PORT master2_slave3_tb.master2 @2765000] RDATA receiving: bit[0]=1, current_rdata=0x76
[MASTER_PORT master2_slave3_tb.master2 @2785000] RDATA receiving: bit[1]=0, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master2 @2805000] RDATA receiving: bit[2]=0, current_rdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @2825000] RDATA receiving: bit[3]=0, current_rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @2845000] RDATA receiving: bit[4]=0, current_rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @2865000] RDATA receiving: bit[5]=1, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master2 @2885000] RDATA receiving: bit[6]=1, current_rdata=0x61
[SLAVE_PORT master2_slave3_tb.slave2.sp @2895000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @2905000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @2905000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @2905000] Transitioning RDATA->IDLE, rdata=0x61, drdata=0x61
[MASTER_PORT master2_slave3_tb.master2 @2905000] RDATA receiving: bit[7]=1, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master2 @2905000] RDATA COMPLETE: final rdata will be 0xc3 after clock edge
PASS: Master 2 read from 0x1755 successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @2935000] IDLE: Starting new transaction (addr=0x2c2e, mode=WRITE), current rdata=0xe1
[MASTER_PORT master2_slave3_tb.master2 @2945000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2945000] IDLE: Starting new transaction (addr=0x2c2e, mode=WRITE), current rdata=0xe1
[MASTER_PORT master2_slave3_tb.master2 @2965000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3005000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3005000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @3025000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @3035000] IDLE: Starting new transaction (addr=0x2c2e, mode= READ), current rdata=0x11
[SLAVE_PORT master2_slave3_tb.slave3.sp @3045000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @3045000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @3045000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3145000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @3155000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @3225000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @3235000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @3245000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @3245000] SREADY state (WRITE): addr=0xc2e, wdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @3265000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3305000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3305000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3325000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3345000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3345000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @3445000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3455000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3465000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @3465000] SREADY state (READ): addr=0xc2e, starting read
[MASTER_PORT master2_slave3_tb.master1 @3485000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3515000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3545000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3545000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3555000] RDATA transmission START, data=0x56
[MASTER_PORT master2_slave3_tb.master1 @3575000] RDATA receiving: bit[0]=0, current_rdata=0x11
[MASTER_PORT master2_slave3_tb.master1 @3595000] RDATA receiving: bit[1]=1, current_rdata=0x10
[MASTER_PORT master2_slave3_tb.master1 @3615000] RDATA receiving: bit[2]=1, current_rdata=0x12
[MASTER_PORT master2_slave3_tb.master1 @3635000] RDATA receiving: bit[3]=0, current_rdata=0x16
[MASTER_PORT master2_slave3_tb.master1 @3655000] RDATA receiving: bit[4]=1, current_rdata=0x16
[MASTER_PORT master2_slave3_tb.master1 @3675000] RDATA receiving: bit[5]=0, current_rdata=0x16
[MASTER_PORT master2_slave3_tb.master1 @3695000] RDATA receiving: bit[6]=1, current_rdata=0x16
[SLAVE_PORT master2_slave3_tb.slave3.sp @3705000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @3715000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3715000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3715000] Transitioning RDATA->IDLE, rdata=0x56, drdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @3715000] RDATA receiving: bit[7]=0, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @3715000] RDATA COMPLETE: final rdata will be 0xac after clock edge
PASS: Write-Read conflict test successful

--- Iteration 2 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @3745000] IDLE: Starting new transaction (addr=0x2782, mode=WRITE), current rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @3755000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @3755000] IDLE: Starting new transaction (addr=0x2782, mode=WRITE), current rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @3775000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3815000] IDLE: Starting new transaction (addr=0x1972, mode=WRITE), current rdata=0xe1
[MASTER_PORT master2_slave3_tb.master1 @3815000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @3815000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @3825000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @3835000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @3855000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @3855000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @3955000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @3965000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @4035000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @4045000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @4055000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @4055000] SREADY state (WRITE): addr=0x782, wdata=0xa3
[MASTER_PORT master2_slave3_tb.master2 @4075000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4115000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4115000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @4135000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4155000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4155000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @4255000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4265000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @4335000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4345000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4355000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @4355000] SREADY state (WRITE): addr=0x972, wdata=0x63
PASS: Master 1 write to 0x2782 successful
PASS: Master 2 write to 0x1972 successful
[MASTER_PORT master2_slave3_tb.master2 @4385000] IDLE: Starting new transaction (addr=0x1972, mode= READ), current rdata=0xe1
[MASTER_PORT master2_slave3_tb.master1 @4385000] IDLE: Starting new transaction (addr=0x2782, mode= READ), current rdata=0x56
[MASTER_PORT master2_slave3_tb.master2 @4395000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4395000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4415000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4455000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4455000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @4475000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @4495000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @4495000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @4595000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @4605000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @4615000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4615000] SREADY state (READ): addr=0x782, starting read
[MASTER_PORT master2_slave3_tb.master1 @4635000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @4645000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @4665000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @4685000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @4685000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @4705000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4725000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4725000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @4825000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4835000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4845000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4845000] SREADY state (READ): addr=0x972, starting read
[SLAVE_PORT @4855000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe1, smemaddr=0x972
[SLAVE_PORT @4865000] RVALID state: smemren=1, rvalid=0, smemrdata=0x63, smemaddr=0x972
[SLAVE_PORT master2_slave3_tb.slave2.sp @4875000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4875000] RVALID state: smemren=1, rvalid=1, smemrdata=0x63, smemaddr=0x972
[SLAVE_PORT master2_slave3_tb.slave2.sp @4885000] RDATA transmission START, data=0x63
[MASTER_PORT master2_slave3_tb.master2 @4905000] RDATA receiving: bit[0]=1, current_rdata=0xe1
[MASTER_PORT master2_slave3_tb.master2 @4925000] RDATA receiving: bit[1]=1, current_rdata=0xe1
[MASTER_PORT master2_slave3_tb.master2 @4945000] RDATA receiving: bit[2]=0, current_rdata=0xe3
[MASTER_PORT master2_slave3_tb.master2 @4965000] RDATA receiving: bit[3]=0, current_rdata=0xe3
[MASTER_PORT master2_slave3_tb.master2 @4985000] RDATA receiving: bit[4]=0, current_rdata=0xe3
[MASTER_PORT master2_slave3_tb.master2 @5005000] RDATA receiving: bit[5]=1, current_rdata=0xe3
[MASTER_PORT master2_slave3_tb.master2 @5025000] RDATA receiving: bit[6]=1, current_rdata=0xe3
[SLAVE_PORT master2_slave3_tb.slave2.sp @5035000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @5045000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @5045000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5045000] Transitioning RDATA->IDLE, rdata=0xe3, drdata=0xe3
[MASTER_PORT master2_slave3_tb.master2 @5045000] RDATA receiving: bit[7]=0, current_rdata=0xe3
[MASTER_PORT master2_slave3_tb.master2 @5045000] RDATA COMPLETE: final rdata will be 0xc6 after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @5085000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @5085000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @5095000] RDATA transmission START, data=0xa3
[MASTER_PORT master2_slave3_tb.master1 @5115000] RDATA receiving: bit[0]=1, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @5135000] RDATA receiving: bit[1]=1, current_rdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @5155000] RDATA receiving: bit[2]=0, current_rdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @5175000] RDATA receiving: bit[3]=0, current_rdata=0x53
[MASTER_PORT master2_slave3_tb.master1 @5195000] RDATA receiving: bit[4]=0, current_rdata=0x53
[MASTER_PORT master2_slave3_tb.master1 @5215000] RDATA receiving: bit[5]=1, current_rdata=0x43
[MASTER_PORT master2_slave3_tb.master1 @5235000] RDATA receiving: bit[6]=0, current_rdata=0x63
[SLAVE_PORT master2_slave3_tb.slave3.sp @5245000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @5255000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @5255000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5255000] Transitioning RDATA->IDLE, rdata=0x23, drdata=0x23
[MASTER_PORT master2_slave3_tb.master1 @5255000] RDATA receiving: bit[7]=1, current_rdata=0x23
[MASTER_PORT master2_slave3_tb.master1 @5255000] RDATA COMPLETE: final rdata will be 0x47 after clock edge
PASS: Master 1 read from 0x2782 successful
PASS: Master 2 read from 0x1972 successful
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @5285000] IDLE: Starting new transaction (addr=0x05a1, mode=WRITE), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @5295000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5295000] IDLE: Starting new transaction (addr=0x05a1, mode=WRITE), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @5305000] IDLE: Starting new transaction (addr=0x05a1, mode= READ), current rdata=0xa3
[MASTER_PORT master2_slave3_tb.master2 @5315000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @5315000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5355000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5355000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @5375000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5395000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5395000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @5495000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5505000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @5575000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5585000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5595000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @5595000] SREADY state (WRITE): addr=0x5a1, wdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @5615000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5655000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5655000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @5675000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5695000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5695000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @5795000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5805000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5815000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5815000] SREADY state (READ): addr=0x5a1, starting read
[SLAVE_PORT @5825000] RVALID state: smemren=1, rvalid=0, smemrdata=0x76, smemaddr=0x5a1
[SLAVE_PORT @5835000] RVALID state: smemren=1, rvalid=0, smemrdata=0x06, smemaddr=0x5a1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5845000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5845000] RVALID state: smemren=1, rvalid=1, smemrdata=0x06, smemaddr=0x5a1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5855000] RDATA transmission START, data=0x06
[MASTER_PORT master2_slave3_tb.master1 @5875000] RDATA receiving: bit[0]=0, current_rdata=0xa3
[MASTER_PORT master2_slave3_tb.master1 @5895000] RDATA receiving: bit[1]=1, current_rdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @5915000] RDATA receiving: bit[2]=1, current_rdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @5935000] RDATA receiving: bit[3]=0, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @5955000] RDATA receiving: bit[4]=0, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @5975000] RDATA receiving: bit[5]=0, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @5995000] RDATA receiving: bit[6]=0, current_rdata=0x86
[SLAVE_PORT master2_slave3_tb.slave1.sp @6005000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @6015000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @6015000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6015000] Transitioning RDATA->IDLE, rdata=0x86, drdata=0x86
[MASTER_PORT master2_slave3_tb.master1 @6015000] RDATA receiving: bit[7]=0, current_rdata=0x86
[MASTER_PORT master2_slave3_tb.master1 @6015000] RDATA COMPLETE: final rdata will be 0x0c after clock edge
PASS: Write-Read conflict test successful

--- Iteration 3 ---
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @6045000] IDLE: Starting new transaction (addr=0x023c, mode=WRITE), current rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @6055000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6055000] IDLE: Starting new transaction (addr=0x023c, mode=WRITE), current rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @6075000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6115000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6115000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @6135000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6145000] IDLE: Starting new transaction (addr=0x33f3, mode=WRITE), current rdata=0x63
[SLAVE_PORT master2_slave3_tb.slave1.sp @6155000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @6155000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @6155000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6255000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @6265000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @6335000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @6345000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @6355000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @6355000] SREADY state (WRITE): addr=0x23c, wdata=0x44
[MASTER_PORT master2_slave3_tb.master2 @6375000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6415000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6415000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @6475000] STATE: WAIT -> IDLE, mode=1
PASS: Master 1 write to 0x23c successful
[MASTER_PORT master2_slave3_tb.master2 @6505000] IDLE: Starting new transaction (addr=0x33f3, mode= READ), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @6505000] IDLE: Starting new transaction (addr=0x023c, mode= READ), current rdata=0x06
[MASTER_PORT master2_slave3_tb.master2 @6515000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6515000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6535000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6575000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6575000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @6595000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @6615000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @6615000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @6715000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @6725000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @6735000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @6735000] SREADY state (READ): addr=0x23c, starting read
[SLAVE_PORT @6745000] RVALID state: smemren=1, rvalid=0, smemrdata=0x06, smemaddr=0x23c
[SLAVE_PORT @6755000] RVALID state: smemren=1, rvalid=0, smemrdata=0x44, smemaddr=0x23c
[SLAVE_PORT master2_slave3_tb.slave1.sp @6765000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @6765000] RVALID state: smemren=1, rvalid=1, smemrdata=0x44, smemaddr=0x23c
[SLAVE_PORT master2_slave3_tb.slave1.sp @6775000] RDATA transmission START, data=0x44
[MASTER_PORT master2_slave3_tb.master1 @6795000] RDATA receiving: bit[0]=0, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @6815000] RDATA receiving: bit[1]=0, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @6835000] RDATA receiving: bit[2]=1, current_rdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @6855000] RDATA receiving: bit[3]=0, current_rdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @6875000] RDATA receiving: bit[4]=0, current_rdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @6895000] RDATA receiving: bit[5]=0, current_rdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @6915000] RDATA receiving: bit[6]=1, current_rdata=0x04
[SLAVE_PORT master2_slave3_tb.slave1.sp @6925000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @6935000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @6935000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6935000] Transitioning RDATA->IDLE, rdata=0x44, drdata=0x44
[MASTER_PORT master2_slave3_tb.master1 @6935000] RDATA receiving: bit[7]=0, current_rdata=0x44
[MASTER_PORT master2_slave3_tb.master1 @6935000] RDATA COMPLETE: final rdata will be 0x88 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @6965000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7005000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7005000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7065000] STATE: WAIT -> IDLE, mode=0
PASS: Master 1 read from 0x23c successful
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @7095000] IDLE: Starting new transaction (addr=0x3994, mode=WRITE), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @7105000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7105000] IDLE: Starting new transaction (addr=0x3994, mode=WRITE), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @7115000] IDLE: Starting new transaction (addr=0x3994, mode= READ), current rdata=0x44
[MASTER_PORT master2_slave3_tb.master2 @7125000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @7125000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7165000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7165000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7225000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @7255000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7295000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7295000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @7355000] STATE: WAIT -> IDLE, mode=0

--- Iteration 4 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @7385000] IDLE: Starting new transaction (addr=0x083b, mode=WRITE), current rdata=0x44
[MASTER_PORT master2_slave3_tb.master1 @7395000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @7395000] IDLE: Starting new transaction (addr=0x083b, mode=WRITE), current rdata=0x44
[MASTER_PORT master2_slave3_tb.master1 @7415000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7455000] IDLE: Starting new transaction (addr=0x2914, mode=WRITE), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @7455000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @7455000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7465000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @7475000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @7495000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @7495000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @7595000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @7605000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @7675000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @7685000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @7695000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @7695000] SREADY state (WRITE): addr=0x83b, wdata=0xd9
[MASTER_PORT master2_slave3_tb.master2 @7715000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7755000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7755000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7775000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7795000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7795000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @7895000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7905000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @7975000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7985000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7995000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @7995000] SREADY state (WRITE): addr=0x914, wdata=0xdb
PASS: Master 1 write to 0x83b successful
PASS: Master 2 write to 0x2914 successful
[MASTER_PORT master2_slave3_tb.master2 @8025000] IDLE: Starting new transaction (addr=0x2914, mode= READ), current rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @8025000] IDLE: Starting new transaction (addr=0x083b, mode= READ), current rdata=0x44
[MASTER_PORT master2_slave3_tb.master2 @8035000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8035000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8055000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8095000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8095000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @8115000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @8135000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @8135000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @8235000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @8245000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @8255000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @8255000] SREADY state (READ): addr=0x83b, starting read
[SLAVE_PORT @8265000] RVALID state: smemren=1, rvalid=0, smemrdata=0x44, smemaddr=0x83b
[SLAVE_PORT @8275000] RVALID state: smemren=1, rvalid=0, smemrdata=0xd9, smemaddr=0x83b
[SLAVE_PORT master2_slave3_tb.slave1.sp @8285000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @8285000] RVALID state: smemren=1, rvalid=1, smemrdata=0xd9, smemaddr=0x83b
[SLAVE_PORT master2_slave3_tb.slave1.sp @8295000] RDATA transmission START, data=0xd9
[MASTER_PORT master2_slave3_tb.master1 @8315000] RDATA receiving: bit[0]=1, current_rdata=0x44
[MASTER_PORT master2_slave3_tb.master1 @8335000] RDATA receiving: bit[1]=0, current_rdata=0x45
[MASTER_PORT master2_slave3_tb.master1 @8355000] RDATA receiving: bit[2]=0, current_rdata=0x45
[MASTER_PORT master2_slave3_tb.master1 @8375000] RDATA receiving: bit[3]=1, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @8395000] RDATA receiving: bit[4]=1, current_rdata=0x49
[MASTER_PORT master2_slave3_tb.master1 @8415000] RDATA receiving: bit[5]=0, current_rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @8435000] RDATA receiving: bit[6]=1, current_rdata=0x59
[SLAVE_PORT master2_slave3_tb.slave1.sp @8445000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @8455000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @8455000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8455000] Transitioning RDATA->IDLE, rdata=0x59, drdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @8455000] RDATA receiving: bit[7]=1, current_rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @8455000] RDATA COMPLETE: final rdata will be 0xb3 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @8485000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @8525000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @8525000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @8545000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8565000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8565000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @8665000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8675000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8685000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @8685000] SREADY state (READ): addr=0x914, starting read
[MASTER_PORT master2_slave3_tb.master2 @8705000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8735000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8765000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @8765000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8775000] RDATA transmission START, data=0xdb
[MASTER_PORT master2_slave3_tb.master2 @8795000] RDATA receiving: bit[0]=1, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @8815000] RDATA receiving: bit[1]=1, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @8835000] RDATA receiving: bit[2]=0, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @8855000] RDATA receiving: bit[3]=1, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @8875000] RDATA receiving: bit[4]=1, current_rdata=0x6b
[MASTER_PORT master2_slave3_tb.master2 @8895000] RDATA receiving: bit[5]=0, current_rdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @8915000] RDATA receiving: bit[6]=1, current_rdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave3.sp @8925000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @8935000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @8935000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @8935000] Transitioning RDATA->IDLE, rdata=0x5b, drdata=0x5b
[MASTER_PORT master2_slave3_tb.master2 @8935000] RDATA receiving: bit[7]=1, current_rdata=0x5b
[MASTER_PORT master2_slave3_tb.master2 @8935000] RDATA COMPLETE: final rdata will be 0xb7 after clock edge
PASS: Master 1 read from 0x83b successful
PASS: Master 2 read from 0x2914 successful
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @8965000] IDLE: Starting new transaction (addr=0x22a9, mode=WRITE), current rdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @8975000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8975000] IDLE: Starting new transaction (addr=0x22a9, mode=WRITE), current rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @8975000] IDLE: Starting new transaction (addr=0x22a9, mode= READ), current rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @8985000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @8995000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9035000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9035000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9055000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @9075000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @9075000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @9175000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @9185000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @9255000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @9265000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @9275000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @9275000] SREADY state (WRITE): addr=0x2a9, wdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @9295000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9335000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9335000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @9355000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @9375000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @9375000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @9475000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @9485000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @9495000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @9495000] SREADY state (READ): addr=0x2a9, starting read
[MASTER_PORT master2_slave3_tb.master1 @9515000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @9545000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @9575000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @9575000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @9585000] RDATA transmission START, data=0xb4
[MASTER_PORT master2_slave3_tb.master1 @9605000] RDATA receiving: bit[0]=0, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @9625000] RDATA receiving: bit[1]=0, current_rdata=0xd8
[MASTER_PORT master2_slave3_tb.master1 @9645000] RDATA receiving: bit[2]=1, current_rdata=0xd8
[MASTER_PORT master2_slave3_tb.master1 @9665000] RDATA receiving: bit[3]=0, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @9685000] RDATA receiving: bit[4]=1, current_rdata=0xd4
[MASTER_PORT master2_slave3_tb.master1 @9705000] RDATA receiving: bit[5]=1, current_rdata=0xd4
[MASTER_PORT master2_slave3_tb.master1 @9725000] RDATA receiving: bit[6]=0, current_rdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave3.sp @9735000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @9745000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @9745000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9745000] Transitioning RDATA->IDLE, rdata=0xb4, drdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @9745000] RDATA receiving: bit[7]=1, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @9745000] RDATA COMPLETE: final rdata will be 0x69 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 5 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @9775000] IDLE: Starting new transaction (addr=0x3313, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @9785000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9785000] IDLE: Starting new transaction (addr=0x3313, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @9805000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9845000] IDLE: Starting new transaction (addr=0x0111, mode=WRITE), current rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @9845000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9845000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9855000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9905000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9935000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9975000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9975000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9995000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @10015000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @10015000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @10115000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @10125000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @10195000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @10205000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @10215000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @10215000] SREADY state (WRITE): addr=0x111, wdata=0xef
PASS: Master 2 write to 0x111 successful
[MASTER_PORT master2_slave3_tb.master2 @10245000] IDLE: Starting new transaction (addr=0x0111, mode= READ), current rdata=0xdb
[MASTER_PORT master2_slave3_tb.master1 @10245000] IDLE: Starting new transaction (addr=0x3313, mode= READ), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @10255000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10255000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10275000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @10375000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10405000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10445000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10445000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @10465000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @10485000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @10485000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @10585000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @10595000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @10605000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10605000] SREADY state (READ): addr=0x111, starting read
[SLAVE_PORT @10615000] RVALID state: smemren=1, rvalid=0, smemrdata=0xd9, smemaddr=0x111
[SLAVE_PORT @10625000] RVALID state: smemren=1, rvalid=0, smemrdata=0xef, smemaddr=0x111
[SLAVE_PORT master2_slave3_tb.slave1.sp @10635000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10635000] RVALID state: smemren=1, rvalid=1, smemrdata=0xef, smemaddr=0x111
[SLAVE_PORT master2_slave3_tb.slave1.sp @10645000] RDATA transmission START, data=0xef
[MASTER_PORT master2_slave3_tb.master2 @10665000] RDATA receiving: bit[0]=1, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @10685000] RDATA receiving: bit[1]=1, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @10705000] RDATA receiving: bit[2]=1, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @10725000] RDATA receiving: bit[3]=1, current_rdata=0xdf
[MASTER_PORT master2_slave3_tb.master2 @10745000] RDATA receiving: bit[4]=0, current_rdata=0xdf
[MASTER_PORT master2_slave3_tb.master2 @10765000] RDATA receiving: bit[5]=1, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master2 @10785000] RDATA receiving: bit[6]=1, current_rdata=0xef
[SLAVE_PORT master2_slave3_tb.slave1.sp @10795000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @10805000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @10805000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10805000] Transitioning RDATA->IDLE, rdata=0xef, drdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @10805000] RDATA receiving: bit[7]=1, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @10805000] RDATA COMPLETE: final rdata will be 0xdf after clock edge
PASS: Master 2 read from 0x111 successful
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @10835000] IDLE: Starting new transaction (addr=0x23ba, mode=WRITE), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @10845000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10845000] IDLE: Starting new transaction (addr=0x23ba, mode=WRITE), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @10865000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @10895000] IDLE: Starting new transaction (addr=0x23ba, mode= READ), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @10905000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10905000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @10905000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10925000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10945000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10945000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @11045000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11055000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @11125000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11135000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11145000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @11145000] SREADY state (WRITE): addr=0x3ba, wdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @11165000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11205000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11205000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @11225000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11245000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11245000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @11345000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11355000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11365000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @11365000] SREADY state (READ): addr=0x3ba, starting read
[MASTER_PORT master2_slave3_tb.master1 @11385000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11415000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11445000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @11445000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11455000] RDATA transmission START, data=0x71
[MASTER_PORT master2_slave3_tb.master1 @11475000] RDATA receiving: bit[0]=1, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @11495000] RDATA receiving: bit[1]=0, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @11515000] RDATA receiving: bit[2]=0, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @11535000] RDATA receiving: bit[3]=0, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @11555000] RDATA receiving: bit[4]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @11575000] RDATA receiving: bit[5]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @11595000] RDATA receiving: bit[6]=1, current_rdata=0xb1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11605000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @11615000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @11615000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11615000] Transitioning RDATA->IDLE, rdata=0xf1, drdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @11615000] RDATA receiving: bit[7]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @11615000] RDATA COMPLETE: final rdata will be 0xe2 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 6 ---
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master1 @11645000] IDLE: Starting new transaction (addr=0x256d, mode=WRITE), current rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @11655000] IDLE: Starting new transaction (addr=0x2efc, mode=WRITE), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master1 @11655000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11655000] IDLE: Starting new transaction (addr=0x256d, mode=WRITE), current rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @11665000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11675000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11715000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11715000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @11735000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11755000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11755000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @11855000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11865000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @11935000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11945000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11955000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @11955000] SREADY state (WRITE): addr=0x56d, wdata=0x3c
[MASTER_PORT master2_slave3_tb.master2 @11975000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12015000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12015000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12035000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12055000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12055000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @12155000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12165000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @12235000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12245000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12255000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @12255000] SREADY state (WRITE): addr=0xefc, wdata=0x5c
PASS: Master 1 write to 0x256d successful
PASS: Master 2 write to 0x2efc successful
[MASTER_PORT master2_slave3_tb.master2 @12285000] IDLE: Starting new transaction (addr=0x2efc, mode= READ), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master1 @12285000] IDLE: Starting new transaction (addr=0x256d, mode= READ), current rdata=0x71
[MASTER_PORT master2_slave3_tb.master2 @12295000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12295000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12315000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12355000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12355000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @12375000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12395000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12395000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @12495000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12505000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12515000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @12515000] SREADY state (READ): addr=0x56d, starting read
[MASTER_PORT master2_slave3_tb.master1 @12535000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12545000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12565000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @12585000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12585000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12645000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12685000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12685000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12695000] RDATA transmission START, data=0x3c
[MASTER_PORT master2_slave3_tb.master1 @12715000] RDATA receiving: bit[0]=0, current_rdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @12735000] RDATA receiving: bit[1]=0, current_rdata=0x70
[MASTER_PORT master2_slave3_tb.master1 @12755000] RDATA receiving: bit[2]=1, current_rdata=0x70
[MASTER_PORT master2_slave3_tb.master1 @12775000] RDATA receiving: bit[3]=1, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @12795000] RDATA receiving: bit[4]=1, current_rdata=0x7c
[MASTER_PORT master2_slave3_tb.master1 @12815000] RDATA receiving: bit[5]=1, current_rdata=0x7c
[MASTER_PORT master2_slave3_tb.master1 @12835000] RDATA receiving: bit[6]=0, current_rdata=0x7c
[SLAVE_PORT master2_slave3_tb.slave3.sp @12845000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @12855000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12855000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12855000] Transitioning RDATA->IDLE, rdata=0x3c, drdata=0x3c
[MASTER_PORT master2_slave3_tb.master1 @12855000] RDATA receiving: bit[7]=0, current_rdata=0x3c
[MASTER_PORT master2_slave3_tb.master1 @12855000] RDATA COMPLETE: final rdata will be 0x78 after clock edge
PASS: Master 1 read from 0x256d successful
INFO: Master 2 read denied by arbiter (addr: 0x2efc)
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master2 @12885000] IDLE: Starting new transaction (addr=0x12b6, mode=WRITE), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @12895000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12895000] IDLE: Starting new transaction (addr=0x12b6, mode=WRITE), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @12915000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12915000] IDLE: Starting new transaction (addr=0x12b6, mode= READ), current rdata=0x3c
[MASTER_PORT master2_slave3_tb.master1 @12925000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12955000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12955000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12975000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @12995000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @12995000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @13095000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @13105000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @13175000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @13185000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @13195000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @13195000] SREADY state (WRITE): addr=0x2b6, wdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @13215000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13255000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13255000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @13275000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @13295000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @13295000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @13395000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @13405000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @13415000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @13415000] SREADY state (READ): addr=0x2b6, starting read
[SLAVE_PORT @13425000] RVALID state: smemren=1, rvalid=0, smemrdata=0x63, smemaddr=0x2b6
[SLAVE_PORT @13435000] RVALID state: smemren=1, rvalid=0, smemrdata=0x98, smemaddr=0x2b6
[SLAVE_PORT master2_slave3_tb.slave2.sp @13445000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @13445000] RVALID state: smemren=1, rvalid=1, smemrdata=0x98, smemaddr=0x2b6
[SLAVE_PORT master2_slave3_tb.slave2.sp @13455000] RDATA transmission START, data=0x98
[MASTER_PORT master2_slave3_tb.master1 @13475000] RDATA receiving: bit[0]=0, current_rdata=0x3c
[MASTER_PORT master2_slave3_tb.master1 @13495000] RDATA receiving: bit[1]=0, current_rdata=0x3c
[MASTER_PORT master2_slave3_tb.master1 @13515000] RDATA receiving: bit[2]=0, current_rdata=0x3c
[MASTER_PORT master2_slave3_tb.master1 @13535000] RDATA receiving: bit[3]=1, current_rdata=0x38
[MASTER_PORT master2_slave3_tb.master1 @13555000] RDATA receiving: bit[4]=1, current_rdata=0x38
[MASTER_PORT master2_slave3_tb.master1 @13575000] RDATA receiving: bit[5]=0, current_rdata=0x38
[MASTER_PORT master2_slave3_tb.master1 @13595000] RDATA receiving: bit[6]=0, current_rdata=0x18
[SLAVE_PORT master2_slave3_tb.slave2.sp @13605000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @13615000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @13615000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13615000] Transitioning RDATA->IDLE, rdata=0x18, drdata=0x18
[MASTER_PORT master2_slave3_tb.master1 @13615000] RDATA receiving: bit[7]=1, current_rdata=0x18
[MASTER_PORT master2_slave3_tb.master1 @13615000] RDATA COMPLETE: final rdata will be 0x31 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 7 ---
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master1 @13645000] IDLE: Starting new transaction (addr=0x0303, mode=WRITE), current rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @13655000] IDLE: Starting new transaction (addr=0x1844, mode=WRITE), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master1 @13655000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13655000] IDLE: Starting new transaction (addr=0x0303, mode=WRITE), current rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @13665000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13675000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13715000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13715000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @13735000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13755000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13755000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @13855000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13865000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @13935000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13945000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13955000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @13955000] SREADY state (WRITE): addr=0x303, wdata=0xf2
[MASTER_PORT master2_slave3_tb.master2 @13975000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14015000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14015000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @14035000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @14055000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @14055000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @14155000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @14165000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @14235000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @14245000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @14255000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @14255000] SREADY state (WRITE): addr=0x844, wdata=0x60
PASS: Master 1 write to 0x303 successful
PASS: Master 2 write to 0x1844 successful
[MASTER_PORT master2_slave3_tb.master2 @14285000] IDLE: Starting new transaction (addr=0x1844, mode= READ), current rdata=0xef
[MASTER_PORT master2_slave3_tb.master1 @14285000] IDLE: Starting new transaction (addr=0x0303, mode= READ), current rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @14295000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14295000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14315000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14355000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14355000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @14375000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14395000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14395000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @14495000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14505000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14515000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14515000] SREADY state (READ): addr=0x303, starting read
[SLAVE_PORT @14525000] RVALID state: smemren=1, rvalid=0, smemrdata=0xef, smemaddr=0x303
[SLAVE_PORT @14535000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf2, smemaddr=0x303
[SLAVE_PORT master2_slave3_tb.slave1.sp @14545000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14545000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf2, smemaddr=0x303
[SLAVE_PORT master2_slave3_tb.slave1.sp @14555000] RDATA transmission START, data=0xf2
[MASTER_PORT master2_slave3_tb.master1 @14575000] RDATA receiving: bit[0]=0, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @14595000] RDATA receiving: bit[1]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @14615000] RDATA receiving: bit[2]=0, current_rdata=0x9a
[MASTER_PORT master2_slave3_tb.master1 @14635000] RDATA receiving: bit[3]=0, current_rdata=0x9a
[MASTER_PORT master2_slave3_tb.master1 @14655000] RDATA receiving: bit[4]=1, current_rdata=0x92
[MASTER_PORT master2_slave3_tb.master1 @14675000] RDATA receiving: bit[5]=1, current_rdata=0x92
[MASTER_PORT master2_slave3_tb.master1 @14695000] RDATA receiving: bit[6]=1, current_rdata=0xb2
[SLAVE_PORT master2_slave3_tb.slave1.sp @14705000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @14715000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14715000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14715000] Transitioning RDATA->IDLE, rdata=0xf2, drdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @14715000] RDATA receiving: bit[7]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @14715000] RDATA COMPLETE: final rdata will be 0xe5 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @14745000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14785000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14785000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @14805000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @14825000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @14825000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @14925000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @14935000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @14945000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14945000] SREADY state (READ): addr=0x844, starting read
[SLAVE_PORT @14955000] RVALID state: smemren=1, rvalid=0, smemrdata=0x98, smemaddr=0x844
[SLAVE_PORT @14965000] RVALID state: smemren=1, rvalid=0, smemrdata=0x60, smemaddr=0x844
[SLAVE_PORT master2_slave3_tb.slave2.sp @14975000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14975000] RVALID state: smemren=1, rvalid=1, smemrdata=0x60, smemaddr=0x844
[SLAVE_PORT master2_slave3_tb.slave2.sp @14985000] RDATA transmission START, data=0x60
[MASTER_PORT master2_slave3_tb.master2 @15005000] RDATA receiving: bit[0]=0, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @15025000] RDATA receiving: bit[1]=0, current_rdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @15045000] RDATA receiving: bit[2]=0, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master2 @15065000] RDATA receiving: bit[3]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master2 @15085000] RDATA receiving: bit[4]=0, current_rdata=0xe0
[MASTER_PORT master2_slave3_tb.master2 @15105000] RDATA receiving: bit[5]=1, current_rdata=0xe0
[MASTER_PORT master2_slave3_tb.master2 @15125000] RDATA receiving: bit[6]=1, current_rdata=0xe0
[SLAVE_PORT master2_slave3_tb.slave2.sp @15135000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @15145000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @15145000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @15145000] Transitioning RDATA->IDLE, rdata=0xe0, drdata=0xe0
[MASTER_PORT master2_slave3_tb.master2 @15145000] RDATA receiving: bit[7]=0, current_rdata=0xe0
[MASTER_PORT master2_slave3_tb.master2 @15145000] RDATA COMPLETE: final rdata will be 0xc0 after clock edge
PASS: Master 1 read from 0x303 successful
PASS: Master 2 read from 0x1844 successful
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master2 @15175000] IDLE: Starting new transaction (addr=0x2afb, mode=WRITE), current rdata=0x60
[MASTER_PORT master2_slave3_tb.master2 @15185000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15185000] IDLE: Starting new transaction (addr=0x2afb, mode=WRITE), current rdata=0x60
[MASTER_PORT master2_slave3_tb.master2 @15205000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15245000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15245000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @15265000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15265000] IDLE: Starting new transaction (addr=0x2afb, mode= READ), current rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15275000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15285000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15285000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @15385000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15395000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @15465000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15475000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15485000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @15485000] SREADY state (WRITE): addr=0xafb, wdata=0x52
[MASTER_PORT master2_slave3_tb.master1 @15505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @15565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @15685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15695000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15705000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @15705000] SREADY state (READ): addr=0xafb, starting read
[MASTER_PORT master2_slave3_tb.master1 @15725000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15755000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15785000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @15785000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @15795000] RDATA transmission START, data=0x52
[MASTER_PORT master2_slave3_tb.master1 @15815000] RDATA receiving: bit[0]=0, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15835000] RDATA receiving: bit[1]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15855000] RDATA receiving: bit[2]=0, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15875000] RDATA receiving: bit[3]=0, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15895000] RDATA receiving: bit[4]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15915000] RDATA receiving: bit[5]=0, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15935000] RDATA receiving: bit[6]=1, current_rdata=0xd2
[SLAVE_PORT master2_slave3_tb.slave3.sp @15945000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @15955000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @15955000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15955000] Transitioning RDATA->IDLE, rdata=0xd2, drdata=0xd2
[MASTER_PORT master2_slave3_tb.master1 @15955000] RDATA receiving: bit[7]=0, current_rdata=0xd2
[MASTER_PORT master2_slave3_tb.master1 @15955000] RDATA COMPLETE: final rdata will be 0xa4 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 8 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @15985000] IDLE: Starting new transaction (addr=0x1e8c, mode=WRITE), current rdata=0x52
[MASTER_PORT master2_slave3_tb.master1 @15995000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15995000] IDLE: Starting new transaction (addr=0x1e8c, mode=WRITE), current rdata=0x52
[MASTER_PORT master2_slave3_tb.master1 @16015000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @16055000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @16055000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @16075000] IDLE: Starting new transaction (addr=0x3fec, mode=WRITE), current rdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @16075000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16085000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16095000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16095000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @16195000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16205000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @16275000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16285000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @16295000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @16295000] SREADY state (WRITE): addr=0xe8c, wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @16315000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16355000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16355000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @16415000] STATE: WAIT -> IDLE, mode=1
PASS: Master 1 write to 0x1e8c successful
[MASTER_PORT master2_slave3_tb.master2 @16445000] IDLE: Starting new transaction (addr=0x3fec, mode= READ), current rdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @16445000] IDLE: Starting new transaction (addr=0x1e8c, mode= READ), current rdata=0x52
[MASTER_PORT master2_slave3_tb.master2 @16455000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16455000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16475000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16515000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16515000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @16535000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16555000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16555000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @16655000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16665000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @16675000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16675000] SREADY state (READ): addr=0xe8c, starting read
[SLAVE_PORT @16685000] RVALID state: smemren=1, rvalid=0, smemrdata=0x60, smemaddr=0xe8c
[SLAVE_PORT @16695000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0xe8c
[SLAVE_PORT master2_slave3_tb.slave2.sp @16705000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16705000] RVALID state: smemren=1, rvalid=1, smemrdata=0xed, smemaddr=0xe8c
[SLAVE_PORT master2_slave3_tb.slave2.sp @16715000] RDATA transmission START, data=0xed
[MASTER_PORT master2_slave3_tb.master1 @16735000] RDATA receiving: bit[0]=1, current_rdata=0x52
[MASTER_PORT master2_slave3_tb.master1 @16755000] RDATA receiving: bit[1]=0, current_rdata=0x53
[MASTER_PORT master2_slave3_tb.master1 @16775000] RDATA receiving: bit[2]=1, current_rdata=0x51
[MASTER_PORT master2_slave3_tb.master1 @16795000] RDATA receiving: bit[3]=1, current_rdata=0x55
[MASTER_PORT master2_slave3_tb.master1 @16815000] RDATA receiving: bit[4]=0, current_rdata=0x5d
[MASTER_PORT master2_slave3_tb.master1 @16835000] RDATA receiving: bit[5]=1, current_rdata=0x4d
[MASTER_PORT master2_slave3_tb.master1 @16855000] RDATA receiving: bit[6]=1, current_rdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @16865000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @16875000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @16875000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16875000] Transitioning RDATA->IDLE, rdata=0x6d, drdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @16875000] RDATA receiving: bit[7]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @16875000] RDATA COMPLETE: final rdata will be 0xdb after clock edge
[MASTER_PORT master2_slave3_tb.master2 @16905000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16945000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16945000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @17005000] STATE: WAIT -> IDLE, mode=0
PASS: Master 1 read from 0x1e8c successful
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master2 @17035000] IDLE: Starting new transaction (addr=0x2ae7, mode=WRITE), current rdata=0x60
[MASTER_PORT master2_slave3_tb.master2 @17045000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17045000] IDLE: Starting new transaction (addr=0x2ae7, mode=WRITE), current rdata=0x60
[MASTER_PORT master2_slave3_tb.master2 @17065000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17065000] IDLE: Starting new transaction (addr=0x2ae7, mode= READ), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @17075000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @17105000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17105000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @17125000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17145000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17145000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @17245000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17255000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @17325000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17335000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17345000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @17345000] SREADY state (WRITE): addr=0xae7, wdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @17365000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17405000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17405000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @17425000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @17445000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @17445000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @17545000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @17555000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @17565000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @17565000] SREADY state (READ): addr=0xae7, starting read
[MASTER_PORT master2_slave3_tb.master1 @17585000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @17615000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @17645000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17645000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @17655000] RDATA transmission START, data=0xd9
[MASTER_PORT master2_slave3_tb.master1 @17675000] RDATA receiving: bit[0]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @17695000] RDATA receiving: bit[1]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @17715000] RDATA receiving: bit[2]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @17735000] RDATA receiving: bit[3]=1, current_rdata=0xe9
[MASTER_PORT master2_slave3_tb.master1 @17755000] RDATA receiving: bit[4]=1, current_rdata=0xe9
[MASTER_PORT master2_slave3_tb.master1 @17775000] RDATA receiving: bit[5]=0, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @17795000] RDATA receiving: bit[6]=1, current_rdata=0xd9
[SLAVE_PORT master2_slave3_tb.slave3.sp @17805000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @17815000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17815000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17815000] Transitioning RDATA->IDLE, rdata=0xd9, drdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @17815000] RDATA receiving: bit[7]=1, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @17815000] RDATA COMPLETE: final rdata will be 0xb3 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 9 ---
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @17845000] IDLE: Starting new transaction (addr=0x2302, mode=WRITE), current rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @17855000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17855000] IDLE: Starting new transaction (addr=0x2302, mode=WRITE), current rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @17875000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17915000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17915000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @17935000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17945000] IDLE: Starting new transaction (addr=0x0480, mode=WRITE), current rdata=0x60
[SLAVE_PORT master2_slave3_tb.slave3.sp @17955000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17955000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @17955000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @18055000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18065000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @18135000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18145000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18155000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @18155000] SREADY state (WRITE): addr=0x302, wdata=0xd5
[MASTER_PORT master2_slave3_tb.master2 @18175000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @18215000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @18215000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @18235000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18255000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18255000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @18355000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18365000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @18435000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18445000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18455000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @18455000] SREADY state (WRITE): addr=0x480, wdata=0xee
PASS: Master 1 write to 0x2302 successful
PASS: Master 2 write to 0x480 successful
[MASTER_PORT master2_slave3_tb.master2 @18485000] IDLE: Starting new transaction (addr=0x0480, mode= READ), current rdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @18485000] IDLE: Starting new transaction (addr=0x2302, mode= READ), current rdata=0xd9
[MASTER_PORT master2_slave3_tb.master2 @18495000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18495000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18515000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18555000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18555000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @18575000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18595000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18595000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @18695000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18705000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18715000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18715000] SREADY state (READ): addr=0x302, starting read
[MASTER_PORT master2_slave3_tb.master1 @18735000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18745000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18765000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @18785000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18785000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @18805000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18825000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18825000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @18925000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18935000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18945000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18945000] SREADY state (READ): addr=0x480, starting read
[SLAVE_PORT @18955000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf2, smemaddr=0x480
[SLAVE_PORT @18965000] RVALID state: smemren=1, rvalid=0, smemrdata=0xee, smemaddr=0x480
[SLAVE_PORT master2_slave3_tb.slave1.sp @18975000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18975000] RVALID state: smemren=1, rvalid=1, smemrdata=0xee, smemaddr=0x480
[SLAVE_PORT master2_slave3_tb.slave1.sp @18985000] RDATA transmission START, data=0xee
[MASTER_PORT master2_slave3_tb.master2 @19005000] RDATA receiving: bit[0]=0, current_rdata=0x60
[MASTER_PORT master2_slave3_tb.master2 @19025000] RDATA receiving: bit[1]=1, current_rdata=0x60
[MASTER_PORT master2_slave3_tb.master2 @19045000] RDATA receiving: bit[2]=1, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master2 @19065000] RDATA receiving: bit[3]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master2 @19085000] RDATA receiving: bit[4]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @19105000] RDATA receiving: bit[5]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @19125000] RDATA receiving: bit[6]=1, current_rdata=0x6e
[SLAVE_PORT master2_slave3_tb.slave1.sp @19135000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @19145000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @19145000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @19145000] Transitioning RDATA->IDLE, rdata=0x6e, drdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @19145000] RDATA receiving: bit[7]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @19145000] RDATA COMPLETE: final rdata will be 0xdd after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @19185000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @19185000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19195000] RDATA transmission START, data=0xd5
[MASTER_PORT master2_slave3_tb.master1 @19215000] RDATA receiving: bit[0]=1, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @19235000] RDATA receiving: bit[1]=0, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @19255000] RDATA receiving: bit[2]=1, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @19275000] RDATA receiving: bit[3]=0, current_rdata=0xdd
[MASTER_PORT master2_slave3_tb.master1 @19295000] RDATA receiving: bit[4]=1, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @19315000] RDATA receiving: bit[5]=0, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @19335000] RDATA receiving: bit[6]=1, current_rdata=0xd5
[SLAVE_PORT master2_slave3_tb.slave3.sp @19345000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @19355000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @19355000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19355000] Transitioning RDATA->IDLE, rdata=0xd5, drdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @19355000] RDATA receiving: bit[7]=1, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @19355000] RDATA COMPLETE: final rdata will be 0xab after clock edge
PASS: Master 1 read from 0x2302 successful
PASS: Master 2 read from 0x480 successful
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @19385000] IDLE: Starting new transaction (addr=0x2f68, mode=WRITE), current rdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @19395000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19395000] IDLE: Starting new transaction (addr=0x2f68, mode=WRITE), current rdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @19415000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19455000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19455000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @19455000] IDLE: Starting new transaction (addr=0x2f68, mode= READ), current rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @19465000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @19475000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @19495000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @19495000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @19595000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @19605000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @19675000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @19685000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @19695000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @19695000] SREADY state (WRITE): addr=0xf68, wdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @19715000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19755000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19755000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @19775000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19795000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19795000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @19895000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19905000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19915000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @19915000] SREADY state (READ): addr=0xf68, starting read
[MASTER_PORT master2_slave3_tb.master1 @19935000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19965000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19995000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @19995000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @20005000] RDATA transmission START, data=0xc3
[MASTER_PORT master2_slave3_tb.master1 @20025000] RDATA receiving: bit[0]=1, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @20045000] RDATA receiving: bit[1]=1, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @20065000] RDATA receiving: bit[2]=0, current_rdata=0xd7
[MASTER_PORT master2_slave3_tb.master1 @20085000] RDATA receiving: bit[3]=0, current_rdata=0xd3
[MASTER_PORT master2_slave3_tb.master1 @20105000] RDATA receiving: bit[4]=0, current_rdata=0xd3
[MASTER_PORT master2_slave3_tb.master1 @20125000] RDATA receiving: bit[5]=0, current_rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @20145000] RDATA receiving: bit[6]=1, current_rdata=0xc3
[SLAVE_PORT master2_slave3_tb.slave3.sp @20155000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @20165000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @20165000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20165000] Transitioning RDATA->IDLE, rdata=0xc3, drdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @20165000] RDATA receiving: bit[7]=1, current_rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @20165000] RDATA COMPLETE: final rdata will be 0x87 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 10 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @20195000] IDLE: Starting new transaction (addr=0x3b4d, mode=WRITE), current rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @20205000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20205000] IDLE: Starting new transaction (addr=0x3b4d, mode=WRITE), current rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @20225000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20265000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20265000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20285000] IDLE: Starting new transaction (addr=0x0902, mode=WRITE), current rdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @20295000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20325000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20355000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20395000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20395000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20415000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20435000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20435000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @20535000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20545000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @20615000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20625000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20635000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @20635000] SREADY state (WRITE): addr=0x902, wdata=0x3b
PASS: Master 2 write to 0x902 successful
[MASTER_PORT master2_slave3_tb.master2 @20665000] IDLE: Starting new transaction (addr=0x0902, mode= READ), current rdata=0xee
[MASTER_PORT master2_slave3_tb.master1 @20665000] IDLE: Starting new transaction (addr=0x3b4d, mode= READ), current rdata=0xc3
[MASTER_PORT master2_slave3_tb.master2 @20675000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20675000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20695000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20735000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20735000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @20795000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20825000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20865000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20865000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20885000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20905000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20905000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @21005000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @21015000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @21025000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @21025000] SREADY state (READ): addr=0x902, starting read
[SLAVE_PORT @21035000] RVALID state: smemren=1, rvalid=0, smemrdata=0xee, smemaddr=0x902
[SLAVE_PORT @21045000] RVALID state: smemren=1, rvalid=0, smemrdata=0x3b, smemaddr=0x902
[SLAVE_PORT master2_slave3_tb.slave1.sp @21055000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @21055000] RVALID state: smemren=1, rvalid=1, smemrdata=0x3b, smemaddr=0x902
[SLAVE_PORT master2_slave3_tb.slave1.sp @21065000] RDATA transmission START, data=0x3b
[MASTER_PORT master2_slave3_tb.master2 @21085000] RDATA receiving: bit[0]=1, current_rdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @21105000] RDATA receiving: bit[1]=1, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @21125000] RDATA receiving: bit[2]=0, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @21145000] RDATA receiving: bit[3]=1, current_rdata=0xeb
[MASTER_PORT master2_slave3_tb.master2 @21165000] RDATA receiving: bit[4]=1, current_rdata=0xeb
[MASTER_PORT master2_slave3_tb.master2 @21185000] RDATA receiving: bit[5]=1, current_rdata=0xfb
[MASTER_PORT master2_slave3_tb.master2 @21205000] RDATA receiving: bit[6]=0, current_rdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave1.sp @21215000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @21225000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @21225000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21225000] Transitioning RDATA->IDLE, rdata=0xbb, drdata=0xbb
[MASTER_PORT master2_slave3_tb.master2 @21225000] RDATA receiving: bit[7]=0, current_rdata=0xbb
[MASTER_PORT master2_slave3_tb.master2 @21225000] RDATA COMPLETE: final rdata will be 0x76 after clock edge
PASS: Master 2 read from 0x902 successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @21255000] IDLE: Starting new transaction (addr=0x386a, mode=WRITE), current rdata=0x3b
[MASTER_PORT master2_slave3_tb.master2 @21265000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21265000] IDLE: Starting new transaction (addr=0x386a, mode=WRITE), current rdata=0x3b
[MASTER_PORT master2_slave3_tb.master2 @21285000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21325000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21325000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @21355000] IDLE: Starting new transaction (addr=0x386a, mode= READ), current rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @21365000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21385000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21415000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21455000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21455000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @21515000] STATE: WAIT -> IDLE, mode=0

--- Iteration 11 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @21545000] IDLE: Starting new transaction (addr=0x16d5, mode=WRITE), current rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @21555000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21555000] IDLE: Starting new transaction (addr=0x16d5, mode=WRITE), current rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @21575000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21605000] IDLE: Starting new transaction (addr=0x08bf, mode=WRITE), current rdata=0x3b
[MASTER_PORT master2_slave3_tb.master2 @21615000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21615000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @21615000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @21635000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @21655000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @21655000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @21755000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @21765000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @21835000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @21845000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @21855000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @21855000] SREADY state (WRITE): addr=0x6d5, wdata=0xa7
[MASTER_PORT master2_slave3_tb.master2 @21875000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21915000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21915000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @21935000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @21955000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @21955000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @22055000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22065000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @22135000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22145000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22155000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @22155000] SREADY state (WRITE): addr=0x8bf, wdata=0x10
PASS: Master 1 write to 0x16d5 successful
PASS: Master 2 write to 0x8bf successful
[MASTER_PORT master2_slave3_tb.master2 @22185000] IDLE: Starting new transaction (addr=0x08bf, mode= READ), current rdata=0x3b
[MASTER_PORT master2_slave3_tb.master1 @22185000] IDLE: Starting new transaction (addr=0x16d5, mode= READ), current rdata=0xc3
[MASTER_PORT master2_slave3_tb.master2 @22195000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22195000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22215000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22255000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22255000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @22275000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @22295000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @22295000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @22395000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @22405000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @22415000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @22415000] SREADY state (READ): addr=0x6d5, starting read
[SLAVE_PORT @22425000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0x6d5
[SLAVE_PORT @22435000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa7, smemaddr=0x6d5
[SLAVE_PORT master2_slave3_tb.slave2.sp @22445000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @22445000] RVALID state: smemren=1, rvalid=1, smemrdata=0xa7, smemaddr=0x6d5
[SLAVE_PORT master2_slave3_tb.slave2.sp @22455000] RDATA transmission START, data=0xa7
[MASTER_PORT master2_slave3_tb.master1 @22475000] RDATA receiving: bit[0]=1, current_rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @22495000] RDATA receiving: bit[1]=1, current_rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @22515000] RDATA receiving: bit[2]=1, current_rdata=0xc3
[MASTER_PORT master2_slave3_tb.master1 @22535000] RDATA receiving: bit[3]=0, current_rdata=0xc7
[MASTER_PORT master2_slave3_tb.master1 @22555000] RDATA receiving: bit[4]=0, current_rdata=0xc7
[MASTER_PORT master2_slave3_tb.master1 @22575000] RDATA receiving: bit[5]=1, current_rdata=0xc7
[MASTER_PORT master2_slave3_tb.master1 @22595000] RDATA receiving: bit[6]=0, current_rdata=0xe7
[SLAVE_PORT master2_slave3_tb.slave2.sp @22605000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @22615000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @22615000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22615000] Transitioning RDATA->IDLE, rdata=0xa7, drdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @22615000] RDATA receiving: bit[7]=1, current_rdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @22615000] RDATA COMPLETE: final rdata will be 0x4f after clock edge
[MASTER_PORT master2_slave3_tb.master2 @22645000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @22685000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @22685000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @22705000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22725000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22725000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @22825000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22835000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22845000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @22845000] SREADY state (READ): addr=0x8bf, starting read
[SLAVE_PORT @22855000] RVALID state: smemren=1, rvalid=0, smemrdata=0x3b, smemaddr=0x8bf
[SLAVE_PORT @22865000] RVALID state: smemren=1, rvalid=0, smemrdata=0x10, smemaddr=0x8bf
[SLAVE_PORT master2_slave3_tb.slave1.sp @22875000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @22875000] RVALID state: smemren=1, rvalid=1, smemrdata=0x10, smemaddr=0x8bf
[SLAVE_PORT master2_slave3_tb.slave1.sp @22885000] RDATA transmission START, data=0x10
[MASTER_PORT master2_slave3_tb.master2 @22905000] RDATA receiving: bit[0]=0, current_rdata=0x3b
[MASTER_PORT master2_slave3_tb.master2 @22925000] RDATA receiving: bit[1]=0, current_rdata=0x3a
[MASTER_PORT master2_slave3_tb.master2 @22945000] RDATA receiving: bit[2]=0, current_rdata=0x38
[MASTER_PORT master2_slave3_tb.master2 @22965000] RDATA receiving: bit[3]=0, current_rdata=0x38
[MASTER_PORT master2_slave3_tb.master2 @22985000] RDATA receiving: bit[4]=1, current_rdata=0x30
[MASTER_PORT master2_slave3_tb.master2 @23005000] RDATA receiving: bit[5]=0, current_rdata=0x30
[MASTER_PORT master2_slave3_tb.master2 @23025000] RDATA receiving: bit[6]=0, current_rdata=0x10
[SLAVE_PORT master2_slave3_tb.slave1.sp @23035000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @23045000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @23045000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23045000] Transitioning RDATA->IDLE, rdata=0x10, drdata=0x10
[MASTER_PORT master2_slave3_tb.master2 @23045000] RDATA receiving: bit[7]=0, current_rdata=0x10
[MASTER_PORT master2_slave3_tb.master2 @23045000] RDATA COMPLETE: final rdata will be 0x20 after clock edge
PASS: Master 1 read from 0x16d5 successful
PASS: Master 2 read from 0x8bf successful
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @23075000] IDLE: Starting new transaction (addr=0x012a, mode=WRITE), current rdata=0x10
[MASTER_PORT master2_slave3_tb.master2 @23085000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23085000] IDLE: Starting new transaction (addr=0x012a, mode=WRITE), current rdata=0x10
[MASTER_PORT master2_slave3_tb.master1 @23095000] IDLE: Starting new transaction (addr=0x012a, mode= READ), current rdata=0xa7
[MASTER_PORT master2_slave3_tb.master2 @23105000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23105000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23145000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23145000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @23165000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @23185000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @23185000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @23285000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @23295000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @23365000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @23375000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @23385000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @23385000] SREADY state (WRITE): addr=0x12a, wdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @23405000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23445000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23445000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23465000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @23485000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @23485000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @23585000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @23595000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @23605000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @23605000] SREADY state (READ): addr=0x12a, starting read
[SLAVE_PORT @23615000] RVALID state: smemren=1, rvalid=0, smemrdata=0x10, smemaddr=0x12a
[SLAVE_PORT @23625000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb7, smemaddr=0x12a
[SLAVE_PORT master2_slave3_tb.slave1.sp @23635000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @23635000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb7, smemaddr=0x12a
[SLAVE_PORT master2_slave3_tb.slave1.sp @23645000] RDATA transmission START, data=0xb7
[MASTER_PORT master2_slave3_tb.master1 @23665000] RDATA receiving: bit[0]=1, current_rdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @23685000] RDATA receiving: bit[1]=1, current_rdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @23705000] RDATA receiving: bit[2]=1, current_rdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @23725000] RDATA receiving: bit[3]=0, current_rdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @23745000] RDATA receiving: bit[4]=1, current_rdata=0xa7
[MASTER_PORT master2_slave3_tb.master1 @23765000] RDATA receiving: bit[5]=1, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @23785000] RDATA receiving: bit[6]=0, current_rdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @23795000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @23805000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @23805000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23805000] Transitioning RDATA->IDLE, rdata=0xb7, drdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @23805000] RDATA receiving: bit[7]=1, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @23805000] RDATA COMPLETE: final rdata will be 0x6f after clock edge
PASS: Write-Read conflict test successful

--- Iteration 12 ---
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @23835000] IDLE: Starting new transaction (addr=0x2e04, mode=WRITE), current rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @23845000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23845000] IDLE: Starting new transaction (addr=0x2e04, mode=WRITE), current rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @23865000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23875000] IDLE: Starting new transaction (addr=0x1a8c, mode=WRITE), current rdata=0x10
[MASTER_PORT master2_slave3_tb.master2 @23885000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23905000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23905000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23925000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @23945000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @23945000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @24045000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24055000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @24125000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24135000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24145000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @24145000] SREADY state (WRITE): addr=0xe04, wdata=0xd1
[MASTER_PORT master2_slave3_tb.master2 @24165000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24205000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24205000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24225000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24245000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24245000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @24345000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24355000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @24425000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24435000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24445000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @24445000] SREADY state (WRITE): addr=0xa8c, wdata=0x14
PASS: Master 1 write to 0x2e04 successful
PASS: Master 2 write to 0x1a8c successful
[MASTER_PORT master2_slave3_tb.master2 @24475000] IDLE: Starting new transaction (addr=0x1a8c, mode= READ), current rdata=0x10
[MASTER_PORT master2_slave3_tb.master1 @24475000] IDLE: Starting new transaction (addr=0x2e04, mode= READ), current rdata=0xb7
[MASTER_PORT master2_slave3_tb.master2 @24485000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24485000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @24565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @24685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24695000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24705000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @24705000] SREADY state (READ): addr=0xe04, starting read
[MASTER_PORT master2_slave3_tb.master1 @24725000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @24735000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24755000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @24775000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @24775000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24795000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @24815000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @24815000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @24915000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @24925000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @24935000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @24935000] SREADY state (READ): addr=0xa8c, starting read
[SLAVE_PORT @24945000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa7, smemaddr=0xa8c
[SLAVE_PORT @24955000] RVALID state: smemren=1, rvalid=0, smemrdata=0x14, smemaddr=0xa8c
[SLAVE_PORT master2_slave3_tb.slave2.sp @24965000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @24965000] RVALID state: smemren=1, rvalid=1, smemrdata=0x14, smemaddr=0xa8c
[SLAVE_PORT master2_slave3_tb.slave2.sp @24975000] RDATA transmission START, data=0x14
[MASTER_PORT master2_slave3_tb.master2 @24995000] RDATA receiving: bit[0]=0, current_rdata=0x10
[MASTER_PORT master2_slave3_tb.master2 @25015000] RDATA receiving: bit[1]=0, current_rdata=0x10
[MASTER_PORT master2_slave3_tb.master2 @25035000] RDATA receiving: bit[2]=1, current_rdata=0x10
[MASTER_PORT master2_slave3_tb.master2 @25055000] RDATA receiving: bit[3]=0, current_rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @25075000] RDATA receiving: bit[4]=1, current_rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @25095000] RDATA receiving: bit[5]=0, current_rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @25115000] RDATA receiving: bit[6]=0, current_rdata=0x14
[SLAVE_PORT master2_slave3_tb.slave2.sp @25125000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @25135000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @25135000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @25135000] Transitioning RDATA->IDLE, rdata=0x14, drdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @25135000] RDATA receiving: bit[7]=0, current_rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @25135000] RDATA COMPLETE: final rdata will be 0x28 after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @25175000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @25175000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @25185000] RDATA transmission START, data=0xd1
[MASTER_PORT master2_slave3_tb.master1 @25205000] RDATA receiving: bit[0]=1, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @25225000] RDATA receiving: bit[1]=0, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @25245000] RDATA receiving: bit[2]=0, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @25265000] RDATA receiving: bit[3]=0, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @25285000] RDATA receiving: bit[4]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @25305000] RDATA receiving: bit[5]=0, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @25325000] RDATA receiving: bit[6]=1, current_rdata=0x91
[SLAVE_PORT master2_slave3_tb.slave3.sp @25335000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @25345000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @25345000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25345000] Transitioning RDATA->IDLE, rdata=0xd1, drdata=0xd1
[MASTER_PORT master2_slave3_tb.master1 @25345000] RDATA receiving: bit[7]=1, current_rdata=0xd1
[MASTER_PORT master2_slave3_tb.master1 @25345000] RDATA COMPLETE: final rdata will be 0xa3 after clock edge
PASS: Master 1 read from 0x2e04 successful
PASS: Master 2 read from 0x1a8c successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @25375000] IDLE: Starting new transaction (addr=0x1bb6, mode=WRITE), current rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @25385000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25385000] IDLE: Starting new transaction (addr=0x1bb6, mode=WRITE), current rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @25405000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25445000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25445000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @25465000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @25475000] IDLE: Starting new transaction (addr=0x1bb6, mode= READ), current rdata=0xd1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25485000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25485000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @25485000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @25585000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25595000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @25665000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25675000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25685000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @25685000] SREADY state (WRITE): addr=0xbb6, wdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @25705000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25745000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25745000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @25765000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25785000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25785000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @25885000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25895000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25905000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25905000] SREADY state (READ): addr=0xbb6, starting read
[SLAVE_PORT @25915000] RVALID state: smemren=1, rvalid=0, smemrdata=0x14, smemaddr=0xbb6
[SLAVE_PORT @25925000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe5, smemaddr=0xbb6
[SLAVE_PORT master2_slave3_tb.slave2.sp @25935000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25935000] RVALID state: smemren=1, rvalid=1, smemrdata=0xe5, smemaddr=0xbb6
[SLAVE_PORT master2_slave3_tb.slave2.sp @25945000] RDATA transmission START, data=0xe5
[MASTER_PORT master2_slave3_tb.master1 @25965000] RDATA receiving: bit[0]=1, current_rdata=0xd1
[MASTER_PORT master2_slave3_tb.master1 @25985000] RDATA receiving: bit[1]=0, current_rdata=0xd1
[MASTER_PORT master2_slave3_tb.master1 @26005000] RDATA receiving: bit[2]=1, current_rdata=0xd1
[MASTER_PORT master2_slave3_tb.master1 @26025000] RDATA receiving: bit[3]=0, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @26045000] RDATA receiving: bit[4]=0, current_rdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @26065000] RDATA receiving: bit[5]=1, current_rdata=0xc5
[MASTER_PORT master2_slave3_tb.master1 @26085000] RDATA receiving: bit[6]=1, current_rdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave2.sp @26095000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @26105000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @26105000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26105000] Transitioning RDATA->IDLE, rdata=0xe5, drdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @26105000] RDATA receiving: bit[7]=1, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @26105000] RDATA COMPLETE: final rdata will be 0xcb after clock edge
PASS: Write-Read conflict test successful

--- Iteration 13 ---
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @26135000] IDLE: Starting new transaction (addr=0x0205, mode=WRITE), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @26145000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26145000] IDLE: Starting new transaction (addr=0x0205, mode=WRITE), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @26155000] IDLE: Starting new transaction (addr=0x2c6e, mode=WRITE), current rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @26165000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26165000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26205000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26205000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26225000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26245000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26245000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @26345000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26355000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @26425000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26435000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26445000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @26445000] SREADY state (WRITE): addr=0x205, wdata=0x88
[MASTER_PORT master2_slave3_tb.master2 @26465000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26505000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26505000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @26525000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26545000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26545000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @26645000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26655000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @26725000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26735000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @26745000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @26745000] SREADY state (WRITE): addr=0xc6e, wdata=0x1a
PASS: Master 1 write to 0x205 successful
PASS: Master 2 write to 0x2c6e successful
[MASTER_PORT master2_slave3_tb.master2 @26775000] IDLE: Starting new transaction (addr=0x2c6e, mode= READ), current rdata=0x14
[MASTER_PORT master2_slave3_tb.master1 @26775000] IDLE: Starting new transaction (addr=0x0205, mode= READ), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @26785000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26785000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26805000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26845000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26845000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26865000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @26885000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @26885000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @26985000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @26995000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27005000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @27005000] SREADY state (READ): addr=0x205, starting read
[SLAVE_PORT @27015000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb7, smemaddr=0x205
[SLAVE_PORT @27025000] RVALID state: smemren=1, rvalid=0, smemrdata=0x88, smemaddr=0x205
[SLAVE_PORT master2_slave3_tb.slave1.sp @27035000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @27035000] RVALID state: smemren=1, rvalid=1, smemrdata=0x88, smemaddr=0x205
[SLAVE_PORT master2_slave3_tb.slave1.sp @27045000] RDATA transmission START, data=0x88
[MASTER_PORT master2_slave3_tb.master1 @27065000] RDATA receiving: bit[0]=0, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @27085000] RDATA receiving: bit[1]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @27105000] RDATA receiving: bit[2]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @27125000] RDATA receiving: bit[3]=1, current_rdata=0xe0
[MASTER_PORT master2_slave3_tb.master1 @27145000] RDATA receiving: bit[4]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master1 @27165000] RDATA receiving: bit[5]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master1 @27185000] RDATA receiving: bit[6]=0, current_rdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave1.sp @27195000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @27205000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @27205000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27205000] Transitioning RDATA->IDLE, rdata=0x88, drdata=0x88
[MASTER_PORT master2_slave3_tb.master1 @27205000] RDATA receiving: bit[7]=1, current_rdata=0x88
[MASTER_PORT master2_slave3_tb.master1 @27205000] RDATA COMPLETE: final rdata will be 0x11 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @27235000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @27275000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @27275000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27295000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @27315000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @27315000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @27415000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @27425000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @27435000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @27435000] SREADY state (READ): addr=0xc6e, starting read
[MASTER_PORT master2_slave3_tb.master2 @27455000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @27485000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @27515000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @27515000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @27525000] RDATA transmission START, data=0x1a
[MASTER_PORT master2_slave3_tb.master2 @27545000] RDATA receiving: bit[0]=0, current_rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @27565000] RDATA receiving: bit[1]=1, current_rdata=0x14
[MASTER_PORT master2_slave3_tb.master2 @27585000] RDATA receiving: bit[2]=0, current_rdata=0x16
[MASTER_PORT master2_slave3_tb.master2 @27605000] RDATA receiving: bit[3]=1, current_rdata=0x12
[MASTER_PORT master2_slave3_tb.master2 @27625000] RDATA receiving: bit[4]=1, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @27645000] RDATA receiving: bit[5]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @27665000] RDATA receiving: bit[6]=0, current_rdata=0x1a
[SLAVE_PORT master2_slave3_tb.slave3.sp @27675000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @27685000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @27685000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @27685000] Transitioning RDATA->IDLE, rdata=0x1a, drdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @27685000] RDATA receiving: bit[7]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @27685000] RDATA COMPLETE: final rdata will be 0x34 after clock edge
PASS: Master 1 read from 0x205 successful
PASS: Master 2 read from 0x2c6e successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @27715000] IDLE: Starting new transaction (addr=0x0824, mode=WRITE), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @27725000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27725000] IDLE: Starting new transaction (addr=0x0824, mode=WRITE), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @27745000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27785000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27785000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27805000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27815000] IDLE: Starting new transaction (addr=0x0824, mode= READ), current rdata=0x88
[SLAVE_PORT master2_slave3_tb.slave1.sp @27825000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27825000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @27825000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @27925000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27935000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @28005000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28015000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28025000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @28025000] SREADY state (WRITE): addr=0x824, wdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @28045000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28085000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28085000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @28105000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28125000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28125000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @28225000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28235000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28245000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @28245000] SREADY state (READ): addr=0x824, starting read
[SLAVE_PORT @28255000] RVALID state: smemren=1, rvalid=0, smemrdata=0x88, smemaddr=0x824
[SLAVE_PORT @28265000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa2, smemaddr=0x824
[SLAVE_PORT master2_slave3_tb.slave1.sp @28275000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @28275000] RVALID state: smemren=1, rvalid=1, smemrdata=0xa2, smemaddr=0x824
[SLAVE_PORT master2_slave3_tb.slave1.sp @28285000] RDATA transmission START, data=0xa2
[MASTER_PORT master2_slave3_tb.master1 @28305000] RDATA receiving: bit[0]=0, current_rdata=0x88
[MASTER_PORT master2_slave3_tb.master1 @28325000] RDATA receiving: bit[1]=1, current_rdata=0x88
[MASTER_PORT master2_slave3_tb.master1 @28345000] RDATA receiving: bit[2]=0, current_rdata=0x8a
[MASTER_PORT master2_slave3_tb.master1 @28365000] RDATA receiving: bit[3]=0, current_rdata=0x8a
[MASTER_PORT master2_slave3_tb.master1 @28385000] RDATA receiving: bit[4]=0, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @28405000] RDATA receiving: bit[5]=1, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @28425000] RDATA receiving: bit[6]=0, current_rdata=0xa2
[SLAVE_PORT master2_slave3_tb.slave1.sp @28435000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @28445000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @28445000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28445000] Transitioning RDATA->IDLE, rdata=0xa2, drdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @28445000] RDATA receiving: bit[7]=1, current_rdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @28445000] RDATA COMPLETE: final rdata will be 0x45 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 14 ---
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @28475000] IDLE: Starting new transaction (addr=0x2e8e, mode=WRITE), current rdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @28485000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28485000] IDLE: Starting new transaction (addr=0x2e8e, mode=WRITE), current rdata=0xa2
[MASTER_PORT master2_slave3_tb.master2 @28495000] IDLE: Starting new transaction (addr=0x0069, mode=WRITE), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @28505000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28505000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28545000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28545000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @28565000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @28585000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @28585000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @28685000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @28695000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @28765000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @28775000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @28785000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @28785000] SREADY state (WRITE): addr=0xe8e, wdata=0xac
[MASTER_PORT master2_slave3_tb.master2 @28805000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28845000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28845000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @28865000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28885000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28885000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @28985000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28995000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @29065000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29075000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29085000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @29085000] SREADY state (WRITE): addr=0x069, wdata=0xa8
PASS: Master 1 write to 0x2e8e successful
PASS: Master 2 write to 0x69 successful
[MASTER_PORT master2_slave3_tb.master2 @29115000] IDLE: Starting new transaction (addr=0x0069, mode= READ), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @29115000] IDLE: Starting new transaction (addr=0x2e8e, mode= READ), current rdata=0xa2
[MASTER_PORT master2_slave3_tb.master2 @29125000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29125000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29145000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29185000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29185000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @29205000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @29225000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @29225000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @29325000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @29335000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @29345000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29345000] SREADY state (READ): addr=0xe8e, starting read
[MASTER_PORT master2_slave3_tb.master1 @29365000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @29375000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @29395000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @29415000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @29415000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @29435000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29455000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29455000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @29555000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29565000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29575000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29575000] SREADY state (READ): addr=0x069, starting read
[SLAVE_PORT @29585000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa2, smemaddr=0x069
[SLAVE_PORT @29595000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa8, smemaddr=0x069
[SLAVE_PORT master2_slave3_tb.slave1.sp @29605000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29605000] RVALID state: smemren=1, rvalid=1, smemrdata=0xa8, smemaddr=0x069
[SLAVE_PORT master2_slave3_tb.slave1.sp @29615000] RDATA transmission START, data=0xa8
[MASTER_PORT master2_slave3_tb.master2 @29635000] RDATA receiving: bit[0]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @29655000] RDATA receiving: bit[1]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @29675000] RDATA receiving: bit[2]=0, current_rdata=0x18
[MASTER_PORT master2_slave3_tb.master2 @29695000] RDATA receiving: bit[3]=1, current_rdata=0x18
[MASTER_PORT master2_slave3_tb.master2 @29715000] RDATA receiving: bit[4]=0, current_rdata=0x18
[MASTER_PORT master2_slave3_tb.master2 @29735000] RDATA receiving: bit[5]=1, current_rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @29755000] RDATA receiving: bit[6]=0, current_rdata=0x28
[SLAVE_PORT master2_slave3_tb.slave1.sp @29765000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @29775000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @29775000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @29775000] Transitioning RDATA->IDLE, rdata=0x28, drdata=0x28
[MASTER_PORT master2_slave3_tb.master2 @29775000] RDATA receiving: bit[7]=1, current_rdata=0x28
[MASTER_PORT master2_slave3_tb.master2 @29775000] RDATA COMPLETE: final rdata will be 0x51 after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @29815000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @29815000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @29825000] RDATA transmission START, data=0xac
[MASTER_PORT master2_slave3_tb.master1 @29845000] RDATA receiving: bit[0]=0, current_rdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @29865000] RDATA receiving: bit[1]=0, current_rdata=0xa2
[MASTER_PORT master2_slave3_tb.master1 @29885000] RDATA receiving: bit[2]=1, current_rdata=0xa0
[MASTER_PORT master2_slave3_tb.master1 @29905000] RDATA receiving: bit[3]=1, current_rdata=0xa4
[MASTER_PORT master2_slave3_tb.master1 @29925000] RDATA receiving: bit[4]=0, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @29945000] RDATA receiving: bit[5]=1, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @29965000] RDATA receiving: bit[6]=0, current_rdata=0xac
[SLAVE_PORT master2_slave3_tb.slave3.sp @29975000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @29985000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @29985000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29985000] Transitioning RDATA->IDLE, rdata=0xac, drdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @29985000] RDATA receiving: bit[7]=1, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @29985000] RDATA COMPLETE: final rdata will be 0x59 after clock edge
PASS: Master 1 read from 0x2e8e successful
PASS: Master 2 read from 0x69 successful
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master2 @30015000] IDLE: Starting new transaction (addr=0x088e, mode=WRITE), current rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @30025000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30025000] IDLE: Starting new transaction (addr=0x088e, mode=WRITE), current rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @30045000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @30045000] IDLE: Starting new transaction (addr=0x088e, mode= READ), current rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @30055000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30085000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30085000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @30105000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @30125000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @30125000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @30225000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @30235000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @30305000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @30315000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @30325000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @30325000] SREADY state (WRITE): addr=0x88e, wdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @30345000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30385000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30385000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @30405000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30425000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30425000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @30525000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30535000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @30545000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30545000] SREADY state (READ): addr=0x88e, starting read
[SLAVE_PORT @30555000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa8, smemaddr=0x88e
[SLAVE_PORT @30565000] RVALID state: smemren=1, rvalid=0, smemrdata=0x54, smemaddr=0x88e
[SLAVE_PORT master2_slave3_tb.slave1.sp @30575000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30575000] RVALID state: smemren=1, rvalid=1, smemrdata=0x54, smemaddr=0x88e
[SLAVE_PORT master2_slave3_tb.slave1.sp @30585000] RDATA transmission START, data=0x54
[MASTER_PORT master2_slave3_tb.master1 @30605000] RDATA receiving: bit[0]=0, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @30625000] RDATA receiving: bit[1]=0, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @30645000] RDATA receiving: bit[2]=1, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @30665000] RDATA receiving: bit[3]=0, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master1 @30685000] RDATA receiving: bit[4]=1, current_rdata=0xa4
[MASTER_PORT master2_slave3_tb.master1 @30705000] RDATA receiving: bit[5]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @30725000] RDATA receiving: bit[6]=1, current_rdata=0x94
[SLAVE_PORT master2_slave3_tb.slave1.sp @30735000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @30745000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @30745000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30745000] Transitioning RDATA->IDLE, rdata=0xd4, drdata=0xd4
[MASTER_PORT master2_slave3_tb.master1 @30745000] RDATA receiving: bit[7]=0, current_rdata=0xd4
[MASTER_PORT master2_slave3_tb.master1 @30745000] RDATA COMPLETE: final rdata will be 0xa8 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 15 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @30775000] IDLE: Starting new transaction (addr=0x3bc4, mode=WRITE), current rdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @30785000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @30785000] IDLE: Starting new transaction (addr=0x3bc4, mode=WRITE), current rdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @30805000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @30845000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @30845000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @30865000] IDLE: Starting new transaction (addr=0x050d, mode=WRITE), current rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @30875000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @30905000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30935000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30975000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30975000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @30995000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31015000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31015000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @31115000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31125000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @31195000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31205000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31215000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @31215000] SREADY state (WRITE): addr=0x50d, wdata=0x6c
PASS: Master 2 write to 0x50d successful
[MASTER_PORT master2_slave3_tb.master2 @31245000] IDLE: Starting new transaction (addr=0x050d, mode= READ), current rdata=0xa8
[MASTER_PORT master2_slave3_tb.master1 @31245000] IDLE: Starting new transaction (addr=0x3bc4, mode= READ), current rdata=0x54
[MASTER_PORT master2_slave3_tb.master2 @31255000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31255000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31275000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @31375000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @31405000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @31445000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @31445000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @31465000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @31485000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @31485000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @31585000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @31595000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @31605000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @31605000] SREADY state (READ): addr=0x50d, starting read
[SLAVE_PORT @31615000] RVALID state: smemren=1, rvalid=0, smemrdata=0x54, smemaddr=0x50d
[SLAVE_PORT @31625000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6c, smemaddr=0x50d
[SLAVE_PORT master2_slave3_tb.slave1.sp @31635000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @31635000] RVALID state: smemren=1, rvalid=1, smemrdata=0x6c, smemaddr=0x50d
[SLAVE_PORT master2_slave3_tb.slave1.sp @31645000] RDATA transmission START, data=0x6c
[MASTER_PORT master2_slave3_tb.master2 @31665000] RDATA receiving: bit[0]=0, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @31685000] RDATA receiving: bit[1]=0, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @31705000] RDATA receiving: bit[2]=1, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @31725000] RDATA receiving: bit[3]=1, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master2 @31745000] RDATA receiving: bit[4]=0, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master2 @31765000] RDATA receiving: bit[5]=1, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master2 @31785000] RDATA receiving: bit[6]=1, current_rdata=0xac
[SLAVE_PORT master2_slave3_tb.slave1.sp @31795000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @31805000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @31805000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @31805000] Transitioning RDATA->IDLE, rdata=0xec, drdata=0xec
[MASTER_PORT master2_slave3_tb.master2 @31805000] RDATA receiving: bit[7]=0, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master2 @31805000] RDATA COMPLETE: final rdata will be 0xd8 after clock edge
PASS: Master 2 read from 0x50d successful
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @31835000] IDLE: Starting new transaction (addr=0x0d9b, mode=WRITE), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @31845000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31845000] IDLE: Starting new transaction (addr=0x0d9b, mode=WRITE), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master1 @31845000] IDLE: Starting new transaction (addr=0x0d9b, mode= READ), current rdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @31855000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @31865000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31905000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31905000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @31925000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31945000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31945000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @32045000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32055000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @32125000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32135000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32145000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @32145000] SREADY state (WRITE): addr=0xd9b, wdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @32165000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32205000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32205000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @32225000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32245000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32245000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @32345000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32355000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32365000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @32365000] SREADY state (READ): addr=0xd9b, starting read
[SLAVE_PORT @32375000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6c, smemaddr=0xd9b
[SLAVE_PORT @32385000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa6, smemaddr=0xd9b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32395000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @32395000] RVALID state: smemren=1, rvalid=1, smemrdata=0xa6, smemaddr=0xd9b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32405000] RDATA transmission START, data=0xa6
[MASTER_PORT master2_slave3_tb.master1 @32425000] RDATA receiving: bit[0]=0, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @32445000] RDATA receiving: bit[1]=1, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master1 @32465000] RDATA receiving: bit[2]=1, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @32485000] RDATA receiving: bit[3]=0, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @32505000] RDATA receiving: bit[4]=0, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master1 @32525000] RDATA receiving: bit[5]=1, current_rdata=0x46
[MASTER_PORT master2_slave3_tb.master1 @32545000] RDATA receiving: bit[6]=0, current_rdata=0x66
[SLAVE_PORT master2_slave3_tb.slave1.sp @32555000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @32565000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @32565000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32565000] Transitioning RDATA->IDLE, rdata=0x26, drdata=0x26
[MASTER_PORT master2_slave3_tb.master1 @32565000] RDATA receiving: bit[7]=1, current_rdata=0x26
[MASTER_PORT master2_slave3_tb.master1 @32565000] RDATA COMPLETE: final rdata will be 0x4d after clock edge
PASS: Write-Read conflict test successful

--- Iteration 16 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @32595000] IDLE: Starting new transaction (addr=0x3234, mode=WRITE), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @32605000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @32605000] IDLE: Starting new transaction (addr=0x3234, mode=WRITE), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @32625000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @32665000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @32665000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @32685000] IDLE: Starting new transaction (addr=0x361e, mode=WRITE), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @32695000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @32725000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32755000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32795000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32795000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @32855000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32885000] IDLE: Starting new transaction (addr=0x361e, mode= READ), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master1 @32885000] IDLE: Starting new transaction (addr=0x3234, mode= READ), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master2 @32895000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32895000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32915000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32955000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32955000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33015000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33045000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33085000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33085000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @33145000] STATE: WAIT -> IDLE, mode=0
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @33175000] IDLE: Starting new transaction (addr=0x03b9, mode=WRITE), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @33185000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33185000] IDLE: Starting new transaction (addr=0x03b9, mode=WRITE), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @33205000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33215000] IDLE: Starting new transaction (addr=0x03b9, mode= READ), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @33225000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33245000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33245000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @33265000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33285000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33285000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @33385000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33395000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @33465000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33475000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33485000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @33485000] SREADY state (WRITE): addr=0x3b9, wdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @33505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @33685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33695000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33705000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @33705000] SREADY state (READ): addr=0x3b9, starting read
[SLAVE_PORT @33715000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa6, smemaddr=0x3b9
[SLAVE_PORT @33725000] RVALID state: smemren=1, rvalid=0, smemrdata=0x76, smemaddr=0x3b9
[SLAVE_PORT master2_slave3_tb.slave1.sp @33735000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @33735000] RVALID state: smemren=1, rvalid=1, smemrdata=0x76, smemaddr=0x3b9
[SLAVE_PORT master2_slave3_tb.slave1.sp @33745000] RDATA transmission START, data=0x76
[MASTER_PORT master2_slave3_tb.master1 @33765000] RDATA receiving: bit[0]=0, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @33785000] RDATA receiving: bit[1]=1, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @33805000] RDATA receiving: bit[2]=1, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @33825000] RDATA receiving: bit[3]=0, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @33845000] RDATA receiving: bit[4]=1, current_rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @33865000] RDATA receiving: bit[5]=1, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @33885000] RDATA receiving: bit[6]=1, current_rdata=0xb6
[SLAVE_PORT master2_slave3_tb.slave1.sp @33895000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @33905000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @33905000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33905000] Transitioning RDATA->IDLE, rdata=0xf6, drdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @33905000] RDATA receiving: bit[7]=0, current_rdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @33905000] RDATA COMPLETE: final rdata will be 0xec after clock edge
PASS: Write-Read conflict test successful

--- Iteration 17 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @33935000] IDLE: Starting new transaction (addr=0x1f7a, mode=WRITE), current rdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @33945000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33945000] IDLE: Starting new transaction (addr=0x1f7a, mode=WRITE), current rdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @33965000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33995000] IDLE: Starting new transaction (addr=0x05cf, mode=WRITE), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @34005000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @34005000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @34005000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @34025000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34045000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34045000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @34145000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34155000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @34225000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34235000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34245000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @34245000] SREADY state (WRITE): addr=0xf7a, wdata=0x8f
[MASTER_PORT master2_slave3_tb.master2 @34265000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34305000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34305000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @34325000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34345000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34345000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @34445000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34455000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @34525000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34535000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34545000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @34545000] SREADY state (WRITE): addr=0x5cf, wdata=0x1a
PASS: Master 1 write to 0x1f7a successful
PASS: Master 2 write to 0x5cf successful
[MASTER_PORT master2_slave3_tb.master2 @34575000] IDLE: Starting new transaction (addr=0x05cf, mode= READ), current rdata=0x6c
[MASTER_PORT master2_slave3_tb.master1 @34575000] IDLE: Starting new transaction (addr=0x1f7a, mode= READ), current rdata=0x76
[MASTER_PORT master2_slave3_tb.master2 @34585000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34585000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34605000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34645000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34645000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @34665000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34685000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34685000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @34785000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34795000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34805000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @34805000] SREADY state (READ): addr=0xf7a, starting read
[SLAVE_PORT @34815000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe5, smemaddr=0xf7a
[SLAVE_PORT @34825000] RVALID state: smemren=1, rvalid=0, smemrdata=0x8f, smemaddr=0xf7a
[SLAVE_PORT master2_slave3_tb.slave2.sp @34835000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @34835000] RVALID state: smemren=1, rvalid=1, smemrdata=0x8f, smemaddr=0xf7a
[SLAVE_PORT master2_slave3_tb.slave2.sp @34845000] RDATA transmission START, data=0x8f
[MASTER_PORT master2_slave3_tb.master1 @34865000] RDATA receiving: bit[0]=1, current_rdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @34885000] RDATA receiving: bit[1]=1, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @34905000] RDATA receiving: bit[2]=1, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @34925000] RDATA receiving: bit[3]=1, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @34945000] RDATA receiving: bit[4]=0, current_rdata=0x7f
[MASTER_PORT master2_slave3_tb.master1 @34965000] RDATA receiving: bit[5]=0, current_rdata=0x6f
[MASTER_PORT master2_slave3_tb.master1 @34985000] RDATA receiving: bit[6]=0, current_rdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave2.sp @34995000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @35005000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @35005000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35005000] Transitioning RDATA->IDLE, rdata=0x0f, drdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @35005000] RDATA receiving: bit[7]=1, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @35005000] RDATA COMPLETE: final rdata will be 0x1f after clock edge
[MASTER_PORT master2_slave3_tb.master2 @35035000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35075000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35075000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @35095000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35115000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35115000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @35215000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35225000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35235000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35235000] SREADY state (READ): addr=0x5cf, starting read
[SLAVE_PORT @35245000] RVALID state: smemren=1, rvalid=0, smemrdata=0x76, smemaddr=0x5cf
[SLAVE_PORT @35255000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1a, smemaddr=0x5cf
[SLAVE_PORT master2_slave3_tb.slave1.sp @35265000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35265000] RVALID state: smemren=1, rvalid=1, smemrdata=0x1a, smemaddr=0x5cf
[SLAVE_PORT master2_slave3_tb.slave1.sp @35275000] RDATA transmission START, data=0x1a
[MASTER_PORT master2_slave3_tb.master2 @35295000] RDATA receiving: bit[0]=0, current_rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @35315000] RDATA receiving: bit[1]=1, current_rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @35335000] RDATA receiving: bit[2]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @35355000] RDATA receiving: bit[3]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @35375000] RDATA receiving: bit[4]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @35395000] RDATA receiving: bit[5]=0, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master2 @35415000] RDATA receiving: bit[6]=0, current_rdata=0x5a
[SLAVE_PORT master2_slave3_tb.slave1.sp @35425000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @35435000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @35435000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35435000] Transitioning RDATA->IDLE, rdata=0x1a, drdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @35435000] RDATA receiving: bit[7]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @35435000] RDATA COMPLETE: final rdata will be 0x34 after clock edge
PASS: Master 1 read from 0x1f7a successful
PASS: Master 2 read from 0x5cf successful
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @35465000] IDLE: Starting new transaction (addr=0x0988, mode=WRITE), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @35475000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35475000] IDLE: Starting new transaction (addr=0x0988, mode=WRITE), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @35485000] IDLE: Starting new transaction (addr=0x0988, mode= READ), current rdata=0x8f
[MASTER_PORT master2_slave3_tb.master2 @35495000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35495000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35535000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35535000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @35555000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @35575000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @35575000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @35675000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @35685000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @35755000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @35765000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @35775000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @35775000] SREADY state (WRITE): addr=0x988, wdata=0xa9
[MASTER_PORT master2_slave3_tb.master1 @35795000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35835000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35835000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @35855000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35875000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35875000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @35975000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35985000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35995000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35995000] SREADY state (READ): addr=0x988, starting read
[SLAVE_PORT @36005000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1a, smemaddr=0x988
[SLAVE_PORT @36015000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa9, smemaddr=0x988
[SLAVE_PORT master2_slave3_tb.slave1.sp @36025000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @36025000] RVALID state: smemren=1, rvalid=1, smemrdata=0xa9, smemaddr=0x988
[SLAVE_PORT master2_slave3_tb.slave1.sp @36035000] RDATA transmission START, data=0xa9
[MASTER_PORT master2_slave3_tb.master1 @36055000] RDATA receiving: bit[0]=1, current_rdata=0x8f
[MASTER_PORT master2_slave3_tb.master1 @36075000] RDATA receiving: bit[1]=0, current_rdata=0x8f
[MASTER_PORT master2_slave3_tb.master1 @36095000] RDATA receiving: bit[2]=0, current_rdata=0x8d
[MASTER_PORT master2_slave3_tb.master1 @36115000] RDATA receiving: bit[3]=1, current_rdata=0x89
[MASTER_PORT master2_slave3_tb.master1 @36135000] RDATA receiving: bit[4]=0, current_rdata=0x89
[MASTER_PORT master2_slave3_tb.master1 @36155000] RDATA receiving: bit[5]=1, current_rdata=0x89
[MASTER_PORT master2_slave3_tb.master1 @36175000] RDATA receiving: bit[6]=0, current_rdata=0xa9
[SLAVE_PORT master2_slave3_tb.slave1.sp @36185000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @36195000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36195000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36195000] Transitioning RDATA->IDLE, rdata=0xa9, drdata=0xa9
[MASTER_PORT master2_slave3_tb.master1 @36195000] RDATA receiving: bit[7]=1, current_rdata=0xa9
[MASTER_PORT master2_slave3_tb.master1 @36195000] RDATA COMPLETE: final rdata will be 0x53 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 18 ---
Random delay: 7 cycles
[MASTER_PORT master2_slave3_tb.master1 @36225000] IDLE: Starting new transaction (addr=0x074f, mode=WRITE), current rdata=0xa9
[MASTER_PORT master2_slave3_tb.master1 @36235000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36235000] IDLE: Starting new transaction (addr=0x074f, mode=WRITE), current rdata=0xa9
[MASTER_PORT master2_slave3_tb.master1 @36255000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36295000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36295000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @36305000] IDLE: Starting new transaction (addr=0x139a, mode=WRITE), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @36315000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36315000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36335000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36335000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @36435000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36445000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @36515000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36525000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @36535000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @36535000] SREADY state (WRITE): addr=0x74f, wdata=0x18
[MASTER_PORT master2_slave3_tb.master2 @36555000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36595000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36595000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @36615000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36635000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36635000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @36735000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36745000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @36815000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36825000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36835000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @36835000] SREADY state (WRITE): addr=0x39a, wdata=0x6a
PASS: Master 1 write to 0x74f successful
PASS: Master 2 write to 0x139a successful
[MASTER_PORT master2_slave3_tb.master2 @36865000] IDLE: Starting new transaction (addr=0x139a, mode= READ), current rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @36865000] IDLE: Starting new transaction (addr=0x074f, mode= READ), current rdata=0xa9
[MASTER_PORT master2_slave3_tb.master2 @36875000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36875000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36895000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36935000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36935000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @36955000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @36975000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @36975000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @37075000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @37085000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @37095000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37095000] SREADY state (READ): addr=0x74f, starting read
[SLAVE_PORT @37105000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa9, smemaddr=0x74f
[SLAVE_PORT @37115000] RVALID state: smemren=1, rvalid=0, smemrdata=0x18, smemaddr=0x74f
[SLAVE_PORT master2_slave3_tb.slave1.sp @37125000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37125000] RVALID state: smemren=1, rvalid=1, smemrdata=0x18, smemaddr=0x74f
[SLAVE_PORT master2_slave3_tb.slave1.sp @37135000] RDATA transmission START, data=0x18
[MASTER_PORT master2_slave3_tb.master1 @37155000] RDATA receiving: bit[0]=0, current_rdata=0xa9
[MASTER_PORT master2_slave3_tb.master1 @37175000] RDATA receiving: bit[1]=0, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master1 @37195000] RDATA receiving: bit[2]=0, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master1 @37215000] RDATA receiving: bit[3]=1, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master1 @37235000] RDATA receiving: bit[4]=1, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master1 @37255000] RDATA receiving: bit[5]=0, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @37275000] RDATA receiving: bit[6]=0, current_rdata=0x98
[SLAVE_PORT master2_slave3_tb.slave1.sp @37285000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @37295000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @37295000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @37295000] Transitioning RDATA->IDLE, rdata=0x98, drdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @37295000] RDATA receiving: bit[7]=0, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @37295000] RDATA COMPLETE: final rdata will be 0x30 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @37325000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37365000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37365000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @37385000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37405000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37405000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @37505000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37515000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37525000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37525000] SREADY state (READ): addr=0x39a, starting read
[SLAVE_PORT @37535000] RVALID state: smemren=1, rvalid=0, smemrdata=0x8f, smemaddr=0x39a
[SLAVE_PORT @37545000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6a, smemaddr=0x39a
[SLAVE_PORT master2_slave3_tb.slave2.sp @37555000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37555000] RVALID state: smemren=1, rvalid=1, smemrdata=0x6a, smemaddr=0x39a
[SLAVE_PORT master2_slave3_tb.slave2.sp @37565000] RDATA transmission START, data=0x6a
[MASTER_PORT master2_slave3_tb.master2 @37585000] RDATA receiving: bit[0]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @37605000] RDATA receiving: bit[1]=1, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @37625000] RDATA receiving: bit[2]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @37645000] RDATA receiving: bit[3]=1, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @37665000] RDATA receiving: bit[4]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master2 @37685000] RDATA receiving: bit[5]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @37705000] RDATA receiving: bit[6]=1, current_rdata=0x2a
[SLAVE_PORT master2_slave3_tb.slave2.sp @37715000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @37725000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @37725000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37725000] Transitioning RDATA->IDLE, rdata=0x6a, drdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @37725000] RDATA receiving: bit[7]=0, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @37725000] RDATA COMPLETE: final rdata will be 0xd4 after clock edge
PASS: Master 1 read from 0x74f successful
PASS: Master 2 read from 0x139a successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @37755000] IDLE: Starting new transaction (addr=0x1d23, mode=WRITE), current rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @37765000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @37765000] IDLE: Starting new transaction (addr=0x1d23, mode=WRITE), current rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @37785000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @37825000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @37825000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @37845000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @37855000] IDLE: Starting new transaction (addr=0x1d23, mode= READ), current rdata=0x18
[SLAVE_PORT master2_slave3_tb.slave2.sp @37865000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37865000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @37865000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37965000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37975000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @38045000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38055000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38065000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @38065000] SREADY state (WRITE): addr=0xd23, wdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @38085000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38125000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38125000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @38145000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @38165000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @38165000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @38265000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @38275000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @38285000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @38285000] SREADY state (READ): addr=0xd23, starting read
[SLAVE_PORT @38295000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6a, smemaddr=0xd23
[SLAVE_PORT @38305000] RVALID state: smemren=1, rvalid=0, smemrdata=0x82, smemaddr=0xd23
[SLAVE_PORT master2_slave3_tb.slave2.sp @38315000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @38315000] RVALID state: smemren=1, rvalid=1, smemrdata=0x82, smemaddr=0xd23
[SLAVE_PORT master2_slave3_tb.slave2.sp @38325000] RDATA transmission START, data=0x82
[MASTER_PORT master2_slave3_tb.master1 @38345000] RDATA receiving: bit[0]=0, current_rdata=0x18
[MASTER_PORT master2_slave3_tb.master1 @38365000] RDATA receiving: bit[1]=1, current_rdata=0x18
[MASTER_PORT master2_slave3_tb.master1 @38385000] RDATA receiving: bit[2]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @38405000] RDATA receiving: bit[3]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @38425000] RDATA receiving: bit[4]=0, current_rdata=0x12
[MASTER_PORT master2_slave3_tb.master1 @38445000] RDATA receiving: bit[5]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @38465000] RDATA receiving: bit[6]=0, current_rdata=0x02
[SLAVE_PORT master2_slave3_tb.slave2.sp @38475000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @38485000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @38485000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38485000] Transitioning RDATA->IDLE, rdata=0x02, drdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @38485000] RDATA receiving: bit[7]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @38485000] RDATA COMPLETE: final rdata will be 0x05 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 19 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @38515000] IDLE: Starting new transaction (addr=0x333d, mode=WRITE), current rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @38525000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38525000] IDLE: Starting new transaction (addr=0x333d, mode=WRITE), current rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @38545000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38585000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38585000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @38605000] IDLE: Starting new transaction (addr=0x26d0, mode=WRITE), current rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @38615000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38645000] STATE: WAIT -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38675000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38715000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38715000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @38735000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @38755000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @38755000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @38855000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @38865000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @38935000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @38945000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @38955000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @38955000] SREADY state (WRITE): addr=0x6d0, wdata=0xa7
PASS: Master 2 write to 0x26d0 successful
[MASTER_PORT master2_slave3_tb.master2 @38985000] IDLE: Starting new transaction (addr=0x26d0, mode= READ), current rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @38985000] IDLE: Starting new transaction (addr=0x333d, mode= READ), current rdata=0x82
[MASTER_PORT master2_slave3_tb.master2 @38995000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38995000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39015000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39055000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39055000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @39115000] STATE: WAIT -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39145000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39185000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39185000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @39205000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @39225000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @39225000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @39325000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @39335000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @39345000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @39345000] SREADY state (READ): addr=0x6d0, starting read
[MASTER_PORT master2_slave3_tb.master2 @39365000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @39395000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @39425000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @39425000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @39435000] RDATA transmission START, data=0xa7
[MASTER_PORT master2_slave3_tb.master2 @39455000] RDATA receiving: bit[0]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @39475000] RDATA receiving: bit[1]=1, current_rdata=0x6b
[MASTER_PORT master2_slave3_tb.master2 @39495000] RDATA receiving: bit[2]=1, current_rdata=0x6b
[MASTER_PORT master2_slave3_tb.master2 @39515000] RDATA receiving: bit[3]=0, current_rdata=0x6f
[MASTER_PORT master2_slave3_tb.master2 @39535000] RDATA receiving: bit[4]=0, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @39555000] RDATA receiving: bit[5]=1, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @39575000] RDATA receiving: bit[6]=0, current_rdata=0x67
[SLAVE_PORT master2_slave3_tb.slave3.sp @39585000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @39595000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @39595000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39595000] Transitioning RDATA->IDLE, rdata=0x27, drdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @39595000] RDATA receiving: bit[7]=1, current_rdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @39595000] RDATA COMPLETE: final rdata will be 0x4f after clock edge
PASS: Master 2 read from 0x26d0 successful
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @39625000] IDLE: Starting new transaction (addr=0x03f3, mode=WRITE), current rdata=0xa7
[MASTER_PORT master2_slave3_tb.master2 @39635000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39635000] IDLE: Starting new transaction (addr=0x03f3, mode=WRITE), current rdata=0xa7
[MASTER_PORT master2_slave3_tb.master2 @39655000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39695000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39695000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @39695000] IDLE: Starting new transaction (addr=0x03f3, mode= READ), current rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @39705000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39715000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39735000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39735000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @39835000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39845000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @39915000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39925000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39935000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @39935000] SREADY state (WRITE): addr=0x3f3, wdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @39955000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39995000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39995000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @40015000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40035000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40035000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @40135000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40145000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40155000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @40155000] SREADY state (READ): addr=0x3f3, starting read
[SLAVE_PORT @40165000] RVALID state: smemren=1, rvalid=0, smemrdata=0x18, smemaddr=0x3f3
[SLAVE_PORT @40175000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe2, smemaddr=0x3f3
[SLAVE_PORT master2_slave3_tb.slave1.sp @40185000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @40185000] RVALID state: smemren=1, rvalid=1, smemrdata=0xe2, smemaddr=0x3f3
[SLAVE_PORT master2_slave3_tb.slave1.sp @40195000] RDATA transmission START, data=0xe2
[MASTER_PORT master2_slave3_tb.master1 @40215000] RDATA receiving: bit[0]=0, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @40235000] RDATA receiving: bit[1]=1, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @40255000] RDATA receiving: bit[2]=0, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @40275000] RDATA receiving: bit[3]=0, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @40295000] RDATA receiving: bit[4]=0, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @40315000] RDATA receiving: bit[5]=1, current_rdata=0x82
[MASTER_PORT master2_slave3_tb.master1 @40335000] RDATA receiving: bit[6]=1, current_rdata=0xa2
[SLAVE_PORT master2_slave3_tb.slave1.sp @40345000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @40355000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @40355000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @40355000] Transitioning RDATA->IDLE, rdata=0xe2, drdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @40355000] RDATA receiving: bit[7]=1, current_rdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @40355000] RDATA COMPLETE: final rdata will be 0xc5 after clock edge
PASS: Write-Read conflict test successful

=== All Tests Completed ===

$finish called at time : 40475 ns : File "/home/prabathbk/ads_bus/da-bus/Serial/tb/master2_slave3_tb.sv" Line 532
exit
INFO: [Common 17-206] Exiting xsim at Tue Oct 14 14:45:32 2025...
