INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_TB
