/*******************************************************************************
*              (c), Copyright 2001, Marvell International Ltd.                 *
* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL SEMICONDUCTOR, INC.   *
* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  *
* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        *
* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     *
* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,       *
* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   *
********************************************************************************
* prvCpssDxChPortLog.c
*       WARNING!!! this is a generated file, please don't edit it manually
* COMMENTS:
*
* FILE REVISION NUMBER:
*       $Revision: 1 $
*******************************************************************************/

/* disable deprecation warnings (if one) */
#ifdef __GNUC__
#if  (__GNUC__*100+__GNUC_MINOR__) >= 406
#pragma GCC diagnostic ignored "-Wdeprecated-declarations"
#endif
#endif

#include <cpss/generic/log/cpssLog.h>
#include <cpss/generic/log/prvCpssLog.h>
#include <cpss/extServices/private/prvCpssBindFunc.h>
#include <cpss/common/private/globalShared/prvCpssGlobalDb.h>
#include <cpss/common/private/globalShared/prvCpssGlobalDbInterface.h>
#include <cpss/dxCh/dxChxGen/networkIf/private/prvCpssDxChNetworkIfLog.h>
#include <cpss/dxCh/dxChxGen/port/PizzaArbiter/DynamicPizzaArbiter/cpssDxChPortDynamicPAUnitBW.h>
#include <cpss/dxCh/dxChxGen/port/PizzaArbiter/cpssDxChPortPizzaArbiter.h>
#include <cpss/dxCh/dxChxGen/port/PizzaArbiter/cpssDxChPortPizzaArbiterProfile.h>
#include <cpss/dxCh/dxChxGen/port/SliceManipulation/cpssDxChPortSlicesDirectCtrlDbg.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortAp.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortBufMg.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortCn.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortCombo.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortCtrl.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortEcn.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortEee.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortMapping.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortPacketBuffer.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortPfc.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortPip.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortStat.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortSyncEther.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortTx.h>
#include <cpss/dxCh/dxChxGen/port/cpssDxChPortTxUburst.h>
#include <cpss/dxCh/dxChxGen/port/private/prvCpssDxChPortLog.h>
#include <cpss/generic/bridge/private/prvCpssGenBrgLog.h>
#include <cpss/generic/log/prvCpssGenCommonTypesLog.h>
#include <cpss/generic/log/prvCpssGenDbLog.h>
#include <cpss/generic/log/prvCpssGenLog.h>
#include <cpss/generic/networkIf/private/prvCpssGenNetworkIfLog.h>
#include <cpss/generic/port/private/prvCpssGenPortLog.h>


/********* enums *********/

const char * const prvCpssLogEnum_CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT[]  =
{
    "CPSS_DXCH_DIAG_PA_UNIT_RXDMA_E",
    "CPSS_DXCH_DIAG_PA_UNIT_RXDMA_CTU_E",
    "CPSS_DXCH_DIAG_PA_UNIT_TXDMA_E",
    "CPSS_DXCH_DIAG_PA_UNIT_TXDMA_CTU_E",
    "CPSS_DXCH_DIAG_PA_UNIT_BM_E",
    "CPSS_DXCH_DIAG_PA_UNIT_TXQ_E",
    "CPSS_DXCH_DIAG_PA_UNIT_MAX_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_MIN_SPEED_ENT[]  =
{
    "CPSS_DXCH_MIN_SPEED_INVALID_E",
    "CPSS_DXCH_MIN_SPEED_500_Mbps_E",
    "CPSS_DXCH_MIN_SPEED_1000_Mbps_E",
    "CPSS_DXCH_MIN_SPEED_2000_Mbps_E",
    "CPSS_DXCH_MIN_SPEED_5000_Mbps_E",
    "CPSS_DXCH_MIN_SPEED_10000_Mbps_E",
    "CPSS_DXCH_MIN_SPEED_MAX"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_MIN_SPEED_ENT);
const PRV_CPSS_ENUM_STRING_VALUE_PAIR_STC prvCpssLogEnum_map_CPSS_DXCH_PA_UNIT_ENT[]  =
{PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_UNDEFINED_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_RXDMA_0_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_RXDMA_1_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_RXDMA_2_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_RXDMA_3_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_RXDMA_4_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_RXDMA_5_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXQ_0_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXQ_1_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXQ_2_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXQ_3_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXQ_4_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXQ_5_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXDMA_0_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXDMA_1_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXDMA_2_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXDMA_3_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXDMA_4_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXDMA_5_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TX_FIFO_0_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TX_FIFO_1_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TX_FIFO_2_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TX_FIFO_3_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TX_FIFO_4_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TX_FIFO_5_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_ETH_TX_FIFO_0_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_ETH_TX_FIFO_1_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_ILKN_TX_FIFO_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_RXDMA_GLUE_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_TXDMA_GLUE_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_MPPM_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PA_UNIT_MAX_E)
};
PRV_CPSS_LOG_STC_ENUM_MAP_ARRAY_SIZE_MAC(CPSS_DXCH_PA_UNIT_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_BUFFERS_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_BUFFERS_MODE_SHARED_E",
    "CPSS_DXCH_PORT_BUFFERS_MODE_DIVIDED_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_BUFFERS_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_GIGA_E",
    "CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_XG_E",
    "CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_HGL_E",
    "CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_XLG_E",
    "CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_CPU_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT[]  =
{
    "CPSS_DXCH_PORT_CN_CONG_Q_NUM_E",
    "CPSS_DXCH_PORT_CN_QCN_ORIG_PRIO_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_CN_MESSAGE_TYPE_QCN_E",
    "CPSS_DXCH_PORT_CN_MESSAGE_TYPE_CCFC_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CN_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_CN_MODE_DISABLE_E",
    "CPSS_DXCH_PORT_CN_MODE_ENABLE_E",
    "CPSS_DXCH_PORT_CN_MODE_REACTION_POINT_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CN_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT[]  =
{
    "CPSS_DXCH_PORT_CN_LENGTH_ORIG_PACKET_E",
    "CPSS_DXCH_PORT_CN_LENGTH_1_5_KB_E",
    "CPSS_DXCH_PORT_CN_LENGTH_2_KB_E",
    "CPSS_DXCH_PORT_CN_LENGTH_10_KB_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT[]  =
{
    "CPSS_DXCH_PORT_CN_PRIORITY_SPEED_CPID_E",
    "CPSS_DXCH_PORT_CN_SDU_UP_E",
    "CPSS_DXCH_PORT_CN_SPEED_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT[]  =
{
    "CPSS_DXCH_PORT_SERDES_SD_RESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SD_UNRESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_RF_RESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_RF_UNRESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SYNCE_RESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SYNCE_UNRESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SERDES_POWER_UP_CTRL_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SERDES_POWER_DOWN_CTRL_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SERDES_RXINT_UP_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SERDES_RXINT_DOWN_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SERDES_WAIT_PLL_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_1_25G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_3_125G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_3_75G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_4_25G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_5G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_6_25G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_7_5G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_10_3125G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SD_LPBK_NORMAL_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SD_ANA_TX_2_RX_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SD_DIG_TX_2_RX_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SD_DIG_RX_2_TX_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_PT_AFTER_PATTERN_NORMAL_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_PT_AFTER_PATTERN_TEST_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_RX_TRAINING_ENABLE_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_RX_TRAINING_DISABLE_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_TX_TRAINING_ENABLE_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_TX_TRAINING_DISABLE_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_12_5G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_3_3G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_11_5625G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SERDES_PARTIAL_POWER_DOWN_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SERDES_PARTIAL_POWER_UP_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_11_25G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_CORE_RESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_CORE_UNRESET_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_FFE_TABLE_LR_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_FFE_TABLE_SR_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_10_9375G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_12_1875G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_5_625G_SEQ_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_5_15625G_SEQ_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT[]  =
{
    "CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_25M_E",
    "CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_156M_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT[]  =
{
    "CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_78M_E",
    "CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_156M_E",
    "CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_200M_E",
    "CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_312M_E",
    "CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_161M_E",
    "CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_164M_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_CTLE_BIAS_NORMAL_E",
    "CPSS_DXCH_PORT_CTLE_BIAS_HIGH_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_DISABLED_E",
    "CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENABLED_E",
    "CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_FORCED_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_FC_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_FC_MODE_802_3X_E",
    "CPSS_DXCH_PORT_FC_MODE_PFC_E",
    "CPSS_DXCH_PORT_FC_MODE_LL_FC_E",
    "CPSS_DXCH_PORT_FC_MODE_DISABLE_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_FC_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_FEC_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_FEC_MODE_ENABLED_E",
    "CPSS_DXCH_PORT_FEC_MODE_DISABLED_E",
    "CPSS_DXCH_PORT_RS_FEC_MODE_ENABLED_E",
    "CPSS_DXCH_PORT_BOTH_FEC_MODE_ENABLED_E",
    "CPSS_DXCH_PORT_RS_FEC_544_514_MODE_ENABLED_E",
    "CPSS_DXCH_PORT_FEC_MODE_LAST_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_FEC_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_GROUP_ENT[]  =
{
    "CPSS_DXCH_PORT_GROUP_GIGA_E",
    "CPSS_DXCH_PORT_GROUP_HGS_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_GROUP_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_HOL_FC_ENT[]  =
{
    "CPSS_DXCH_PORT_FC_E",
    "CPSS_DXCH_PORT_HOL_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_HOL_FC_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_BOTH_E",
    "CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_EMAC_E",
    "CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_PMAC_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_NORMAL_E",
    "CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_HISTOGRAM_1518_E",
    "CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_HISTOGRAM_1522_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT);
const PRV_CPSS_ENUM_STRING_VALUE_PAIR_STC prvCpssLogEnum_map_CPSS_DXCH_PORT_MAPPING_TYPE_ENT[]  =
{PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_ETHERNET_MAC_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_CPU_SDMA_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_ILKN_CHANNEL_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_REMOTE_PHYSICAL_PORT_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_MAX_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_INVALID_E)
};
PRV_CPSS_LOG_STC_ENUM_MAP_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT[]  =
{
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_SMB_CELLS_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_NPM_ENTRIES_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT[]  =
{
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_GLOBAL_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_LOCAL_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_OVERTIME_MAX_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_OVERTIME_MIN_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT[]  =
{
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_MAX_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_MIN_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_DIFF_MAX_MIN_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_SUM_ALL_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_SUM_MC_E",
    "CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_SUM_UC_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_PCS_LOOPBACK_DISABLE_E",
    "CPSS_DXCH_PORT_PCS_LOOPBACK_TX2RX_E",
    "CPSS_DXCH_PORT_PCS_LOOPBACK_RX2TX_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_PERIODIC_FC_TYPE_GIG_E",
    "CPSS_DXCH_PORT_PERIODIC_FC_TYPE_XG_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_PFC_COUNT_BUFFERS_MODE_E",
    "CPSS_DXCH_PORT_PFC_COUNT_PACKETS_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PFC_ENABLE_ENT[]  =
{
    "CPSS_DXCH_PORT_PFC_ENABLE_TRIGGERING_ONLY_E",
    "CPSS_DXCH_PORT_PFC_ENABLE_TRIGGERING_AND_RESPONSE_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PFC_ENABLE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_PFC_RESPONCE_MODE_8_TC_E",
    "CPSS_DXCH_PORT_PFC_RESPONCE_MODE_16_TC_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ETHERTYPE_AND_VID_E",
    "CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_DEFAULT_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT[]  =
{
    "CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPE_PRIORITY_LOW_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPE_PRIORITY_MEDIUM_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPE_PRIORITY_HIGH_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPE_PRIORITY_VERY_HIGH_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPE_NO_CONGESTION_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPE_HEAVY_CONGESTION_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT[]  =
{
    "CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPE_LATENCY_SENSITIVE_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPE_PFC_FILL_LEVEL_LOW_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPE_PFC_FILL_LEVEL_HIGH_E",
    "CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPE_PFC_COUNTER_TRAFFIC_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_DSA_QOS_PROFILE_E",
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_DSA_UP_E",
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_VLAN_TAG_UP_E",
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_MPLS_EXP_E",
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_IPV4_TOS_E",
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_IPV6_TC_E",
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_UDE_INDEX_E",
    "CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_MAC_DA_INDEX_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PIP_PROTOCOL_ENT[]  =
{
    "CPSS_DXCH_PORT_PIP_PROTOCOL_VLAN_TAG_E",
    "CPSS_DXCH_PORT_PIP_PROTOCOL_MPLS_E",
    "CPSS_DXCH_PORT_PIP_PROTOCOL_IPV4_E",
    "CPSS_DXCH_PORT_PIP_PROTOCOL_IPV6_E",
    "CPSS_DXCH_PORT_PIP_PROTOCOL_UDE_E",
    "CPSS_DXCH_PORT_PIP_PROTOCOL_LATENCY_SENSITIVE_E",
    "CPSS_DXCH_PORT_PIP_PROTOCOL___LAST___E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PIP_PROTOCOL_ENT);
const PRV_CPSS_ENUM_STRING_VALUE_PAIR_STC prvCpssLogEnum_map_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT[]  =
{PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_TX_TRAINING_CFG_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_TX_TRAINING_START_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_TX_TRAINING_STATUS_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_RX_TRAINING_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_TRAINING_STOP_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ADAPTIVE_RX_TRAINING_START_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ADAPTIVE_RX_TRAINING_STOP_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENHANCE_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_RX_TRAINING_WAIT_FOR_FINISH_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_RX_TRAINING_VSR_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_FIXED_CTLE_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_TX_TRAINING_STOP_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_RX_TRAINING_STOP_E),
PRV_CPSS_LOG_ENUM_NAME_AND_VALUE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_LAST_E)
};
PRV_CPSS_LOG_STC_ENUM_MAP_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT[]  =
{
    "CPSS_DXCH_PORT_SERDES_AUTO_TUNE_PASS_E",
    "CPSS_DXCH_PORT_SERDES_AUTO_TUNE_FAIL_E",
    "CPSS_DXCH_PORT_SERDES_AUTO_TUNE_NOT_COMPLITED_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_SERDES_LOOPBACK_DISABLE_E",
    "CPSS_DXCH_PORT_SERDES_LOOPBACK_ANALOG_TX2RX_E",
    "CPSS_DXCH_PORT_SERDES_LOOPBACK_DIGITAL_TX2RX_E",
    "CPSS_DXCH_PORT_SERDES_LOOPBACK_DIGITAL_RX2TX_E",
    "CPSS_DXCH_PORT_SERDES_LOOPBACK_MAX_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_SERDES_SPEED_ENT[]  =
{
    "CPSS_DXCH_PORT_SERDES_SPEED_1_25_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_3_125_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_3_75_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_6_25_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_5_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_4_25_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_2_5_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_5_156_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_10_3125_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_3_333_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_12_5_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_7_5_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_11_25_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_11_5625_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_10_9375_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_12_1875_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_5_625_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_12_8906_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_20_625_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_25_78125_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_27_5_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_28_05_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_26_25_E",
    "CPSS_DXCH_PORT_SERDES_SPEED_NA_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_SERDES_SPEED_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT[]  =
{
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_1_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_2_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_3_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_4_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_5_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_8_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_16_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_2_5_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_16_5_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK0_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK1_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK2_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK3_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK4_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK5_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK6_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK7_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT[]  =
{
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_0_E",
    "CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_1_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT[]  =
{
    "CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_4_BIT_ENT",
    "CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_8_BIT_ENT"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT[]  =
{
    "CPSS_DXCH_PORT_TX_BC_CHANGE_DISABLE_ALL_E",
    "CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_SHAPER_ONLY_E",
    "CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_SCHEDULER_ONLY_E",
    "CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_SHAPER_AND_SCHEDULER_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT[]  =
{
    "CPSS_DXCH_PORT_TX_SHARED_POLICY_UNCONSTRAINED_E",
    "CPSS_DXCH_PORT_TX_SHARED_POLICY_CONSTRAINED_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_BYTE_E",
    "CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_PACKET_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT[]  =
{
    "CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_1_5K_E",
    "CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_2K_E",
    "CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_10K_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_UNITS_ID_ENT[]  =
{
    "CPSS_DXCH_PORT_UNITS_ID_GEMAC_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_XLGMAC_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_HGLMAC_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_XPCS_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_MMPCS_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_CG_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_INTLKN_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_INTLKN_RF_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_SERDES_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_SERDES_PHY_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_ETI_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_ETI_ILKN_RF_UNIT_E",
    "CPSS_DXCH_PORT_UNITS_ID_D_UNIT_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_UNITS_ID_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_QUEUE_OFFSET_MODE_ENT[]  =
{
    "CPSS_DXCH_QUEUE_OFFSET_MODE_PRIORITY_QUEUE_E",
    "CPSS_DXCH_QUEUE_OFFSET_MODE_VLAN_E",
    "CPSS_DXCH_QUEUE_OFFSET_MODE_PRIORITY_AND_VLAN_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_QUEUE_OFFSET_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT[]  =
{
    "CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_GLOBAL_TC_E",
    "CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_PORT_TC_E",
    "CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_GLOBAL_AND_PORT_TC_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT[]  =
{
    "CPSS_PORT_TX_PFC_RESOURCE_MODE_GLOBAL_E",
    "CPSS_PORT_TX_PFC_RESOURCE_MODE_POOL_E",
    "CPSS_PORT_TX_PFC_RESOURCE_MODE_POOL_WITH_HEADROOM_SUBTRACTION_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_PORT_TX_SHARED_DP_MODE_ENT[]  =
{
    "CPSS_PORT_TX_SHARED_DP_MODE_DISABLE_E",
    "CPSS_PORT_TX_SHARED_DP_MODE_ALL_E",
    "CPSS_PORT_TX_SHARED_DP_MODE_DP0_E",
    "CPSS_PORT_TX_SHARED_DP_MODE_DP0_DP1_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_PORT_TX_SHARED_DP_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_AP_FLOW_CONTROL_ENT[]  =
{
    "CPSS_DXCH_PORT_AP_FLOW_CONTROL_SYMMETRIC_E",
    "CPSS_DXCH_PORT_AP_FLOW_CONTROL_ASYMMETRIC_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_AP_FLOW_CONTROL_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_EL_DB_OPERATION_ENT[]  =
{
    "CPSS_DXCH_PORT_EL_DB_WRITE_OP_E",
    "CPSS_DXCH_PORT_EL_DB_DELAY_OP_E",
    "CPSS_DXCH_PORT_EL_DB_POLLING_OP_E",
    "CPSS_DXCH_PORT_EL_DB_DUNIT_WRITE_OP_E",
    "CPSS_DXCH_PORT_EL_DB_DUNIT_POLLING_OP_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_EL_DB_OPERATION_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_PFC_XON_MODE_ENT[]  =
{
    "CPSS_DXCH_PORT_PFC_XON_MODE_OFFSET_E",
    "CPSS_DXCH_PORT_PFC_XON_MODE_FIXED_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_PFC_XON_MODE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_TX_SHAPER_GRANULARITY_ENT[]  =
{
    "CPSS_DXCH_PORT_TX_SHAPER_GRANULARITY_64_CORE_CLOCKS_E",
    "CPSS_DXCH_PORT_TX_SHAPER_GRANULARITY_1024_CORE_CLOCKS_E",
    "CPSS_DXCH_PORT_TX_SHAPER_GRANULARITY_128_CORE_CLOCKS_E",
    "CPSS_DXCH_PORT_TX_SHAPER_GRANULARITY_256_CORE_CLOCKS_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_TX_SHAPER_GRANULARITY_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_ENT[]  =
{
    "CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_NOT_VALID_E",
    "CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_FILL_E",
    "CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_DRAIN_E",
    "CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_EITHER_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_ENT);
const char * const prvCpssLogEnum_CPSS_DXCH_CPUPORT_TYPE_ENT[]  =
{
    "CPSS_DXCH_CPUPORT_TYPE_UNDEFINED_E",
    "CPSS_DXCH_CPUPORT_TYPE_FIXED_E",
    "CPSS_DXCH_CPUPORT_TYPE_EXTERNAL_E",
    "CPSS_EXMXPM_CPUPORT_TYPE_MAX_E"
};
PRV_CPSS_LOG_STC_ENUM_ARRAY_SIZE_MAC(CPSS_DXCH_CPUPORT_TYPE_ENT);


/********* structure fields log functions *********/

void prvCpssLogParamFuncStc_CPSS_DXCH_ACTIVE_LANES_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_ACTIVE_LANES_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, numActiveLanes);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, activeLaneList, MV_HWS_MAX_LANES_NUM_PER_PORT, GT_U16);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_DETAILED_PORT_MAP_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_DETAILED_PORT_MAP_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, valid);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, portMap, CPSS_DXCH_SHADOW_PORT_MAP_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, extPortMap, CPSS_DXCH_EXT_SHADOW_PORT_MAP_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PFC_HYSTERESIS_CONF_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, xonMode, CPSS_DXCH_PORT_PFC_XON_MODE_ENT);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, xonOffsetValue);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PFC_THRESHOLD_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PFC_THRESHOLD_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, alfa);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, guaranteedThreshold);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PIZZA_PROFILE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PIZZA_PROFILE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, maxSliceNum);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, txQDef, CPSS_DXCH_TXQDEF_STC);
    PRV_CPSS_LOG_STC_STC_PTR_MAC(valPtr, regModePizzaPtr, CPSS_DXCH_PORT_PIZZA_SLICENUM_TO_SLICE_LIST_STC);
    PRV_CPSS_LOG_STC_STC_PTR_MAC(valPtr, extModePizzaPtr, CPSS_DXCH_PORT_PIZZA_SLICENUM_TO_SLICE_LIST_STC);
    PRV_CPSS_LOG_STC_STC_PTR_MAC(valPtr, pPortPriorityMatrPtr, CPSS_DXCH_PORT_PRIORITY_MATR_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_ALIGN90_PARAMS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_ALIGN90_PARAMS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, startAlign90);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, rxTrainingCfg);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, osDeltaMax);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, adaptedFfeR);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, adaptedFfeC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_INTROP_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_AP_INTROP_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, attrBitMask);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, txDisDuration);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, abilityDuration);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, abilityMaxInterval);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, abilityFailMaxInterval);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, apLinkDuration);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, apLinkMaxInterval);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, pdLinkDuration);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, pdLinkMaxInterval);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, anPam4LinkMaxInterval);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_PARAMS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_AP_PARAMS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, fcPause);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, fcAsmDir, CPSS_DXCH_PORT_AP_FLOW_CONTROL_ENT);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, fecSupported);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, fecRequired);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, noneceDisable);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, laneNum);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, modesAdvertiseArr, 10, CPSS_PORT_MODE_SPEED_STC);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, fecAbilityArr, 10, CPSS_DXCH_PORT_FEC_MODE_ENT);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, fecRequestedArr, 10, CPSS_DXCH_PORT_FEC_MODE_ENT);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_STATS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_AP_STATS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, txDisCnt);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, abilityCnt);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, abilitySuccessCnt);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, linkFailCnt);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, linkSuccessCnt);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, hcdResoultionTime);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, linkUpTime);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_STATUS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_AP_STATUS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, postApPortNum);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, portMode, CPSS_PORT_MODE_SPEED_STC);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, hcdFound);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, fecEnabled);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, fcRxPauseEn);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, fcTxPauseEn);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, fecType, CPSS_DXCH_PORT_FEC_MODE_ENT);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, link);
    PRV_CPSS_LOG_STC_ENUM_MAP_MAC(valPtr, speed, CPSS_PORT_SPEED_ENT);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, duplex, CPSS_PORT_DUPLEX_ENT);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, qcnTriggerTh0);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, qcnTriggerTh1);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_COMBO_PARAMS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_COMBO_PARAMS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, macArray, CPSS_DXCH_PORT_MAX_MACS_IN_COMBO_CNS, CPSS_DXCH_PORT_MAC_PARAMS_STC);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, preferredMacIdx);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_ECN_ENABLERS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_ECN_ENABLERS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, tcDpLimit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, portLimit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, tcLimit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, sharedPoolLimit);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_EEE_LPI_STATUS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_EEE_LPI_STATUS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, macTxPathLpi);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, macTxPathLpWait);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, macRxPathLpi);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, pcsTxPathLpi);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, pcsRxPathLpi);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_EOM_MATRIX_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_EOM_MATRIX_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_TYPE_ARRAY2_MAC(valPtr, upperMatrix, 32, 128,  GT_U32);
    PRV_CPSS_LOG_STC_TYPE_ARRAY2_MAC(valPtr, lowerMatrix, 32, 128,  GT_U32);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_MAC_PARAMS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_MAC_PARAMS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, macNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, macPortGroupNum);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_MAP_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_MAP_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, physicalPortNumber);
    PRV_CPSS_LOG_STC_ENUM_MAP_MAC(valPtr, mappingType, CPSS_DXCH_PORT_MAPPING_TYPE_ENT);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portGroup);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, interfaceNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, txqPortNumber);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, tmEnable);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, tmPortInd);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, reservePreemptiveChannel);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, toCpuLossyDropEnable);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, toTargetSnifferLossyDropEnable);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, fromCpuLossyDropEnable);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, xonThreshold);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, xoffThreshold);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, xonAlpha, CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, xoffAlpha, CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_ETH_MAC(valPtr, macAddrValue);
    PRV_CPSS_LOG_STC_ETH_MAC(valPtr, macAddrMask);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, arr, PIZZA_MAX_PORTS_PER_PORTGROUP_CNS+1, CPSS_DXCH_PORT_SPEED_TO_SLICENUM_LIST_ITEM_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, modesBmp);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portNumPattern);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portNumMask);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, priorityPattern);
    PRV_CPSS_LOG_STC_32_HEX_MAC(valPtr, priorityMask);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portMac);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, post);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, atten);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, pre);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, min_dwell_bits);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, max_dwell_bits);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_PTR_MAC(valPtr, matrixPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, x_points);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, y_points);
    PRV_CPSS_LOG_STC_PTR_MAC(valPtr, vbtcPtr);
    PRV_CPSS_LOG_STC_PTR_MAC(valPtr, hbtcPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, height_mv);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, width_mui);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, globalSerdesNum);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, op, CPSS_DXCH_PORT_EL_DB_OPERATION_ENT);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, indexOffset);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, regOffset);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, data);
    PRV_CPSS_LOG_STC_32_HEX_MAC(valPtr, mask);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, waitTime);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, numOfLoops);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, delay);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_STATUS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_STATUS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, rsfecAligned);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, hiBer);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, alignDone);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, lpcsAnDone);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, lpcsRxSync);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, lpcsLinkStatus);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, hiSer);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, degradeSer);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, alignLock);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, linkStatus);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, linkOk);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, phyLos);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, rxRemFault);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, rxLocFault);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, fault);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, pcsReceiveLink);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, devicePresent);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, transmitFault);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, receiveFault);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, berCounter);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, errorBlockCounter);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, egrMirrorDropCntr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, egrStcDropCntr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, egrQcnDropCntr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, dropPfcEventsCntr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, clearPacketsDroppedCounter);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, tokensRate);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, slowRateRatio);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, tokensRateGran, CPSS_DXCH_PORT_TX_SHAPER_GRANULARITY_ENT);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portsPacketLength);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, cpuPacketLength);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_RSFEC_STATUS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_RSFEC_STATUS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, fecAlignStatus);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, ampsLock);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, highSer);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, symbolError, CPSS_DXCH_PORT_MAC_RSFEC_STATUS_SYMBOL_ERROR_CNS, GT_U32);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_UBURST_INFO_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_UBURST_INFO_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, queueOffset);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, thresholdId);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, trigger, CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_ENT);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, timestamp, CPSS_DXCH_UBURST_TIME_STAMP_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_UBURST_PROFILE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_UBURST_PROFILE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, threshold0, CPSS_DXCH_UBURST_THRESHOLD_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, threshold1, CPSS_DXCH_UBURST_THRESHOLD_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_CNM_GENERATION_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_CNM_GENERATION_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, qosProfileId);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, isRouted);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, overrideUp);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, cnmUp);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, defaultVlanId);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, scaleFactor);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, version);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, cpidMsb, 7, GT_U8);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, cnUntaggedEnable);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, forceCnTag);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, flowIdTag);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, appendPacket);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, sourceId);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, keepQcnSrcInfo);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, qcnQDelta);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, qcnQOffset);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, wExp);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, fbLsb);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, deltaEnable);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, fbMin);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, fbMax);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_CN_PROFILE_CONFIG_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, cnAware);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, threshold);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, alpha, CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, interval);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, randBitmap);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_QUEUE_ECN_PARAMS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_QUEUE_ECN_PARAMS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, dp0EcnAttributes, CPSS_PORT_QUEUE_DP_ECN_PARAMS_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, dp1EcnAttributes, CPSS_PORT_QUEUE_DP_ECN_PARAMS_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, dp2EcnAttributes, CPSS_PORT_QUEUE_DP_ECN_PARAMS_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, mcFifo0);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, mcFifo1);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, mcFifo2);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, mcFifo3);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, tcDpLimit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, portLimit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, tcLimit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, sharedPoolLimit);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_TX_WRTD_MASK_LSB_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_TX_WRTD_MASK_LSB_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, tcDp);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, port);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, tc);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, pool);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, mcast);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_BOBCAT2_DEV_PIZZA_ARBITER_STATE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_BOBCAT2_DEV_PIZZA_ARBITER_STATE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, rxDMA, CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, txDMA, CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, TxQ, CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, txFIFO, CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, ethFxFIFO, CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, ilknTxFIFO, CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_BOBK_DEV_PIZZA_ARBITER_STATE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_BOBK_DEV_PIZZA_ARBITER_STATE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, unitList, CPSS_DXCH_PA_UNIT_MAX_E+1, CPSS_DXCH_PA_UNIT_ENT);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, unitState, CPSS_DXCH_PA_UNIT_MAX_E, CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_EXT_SHADOW_PORT_MAP_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_EXT_SHADOW_PORT_MAP_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, tileId);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, localDpInTile);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, globalDp);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, localPortInDp);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, chipletIndex);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, mgUnitIndex);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, txqInfo, CPSS_DXCH_TXQ_INFO_STC);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, preemptionChannelAllocated);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_LION2_DEV_PIZZA_ARBITER_STATE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_LION2_DEV_PIZZA_ARBITER_STATE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, rxDMA, CPSS_DXCH_UNIT32_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, rxDMA_CTU, CPSS_DXCH_UNIT32_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, txDMA, CPSS_DXCH_UNIT32_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, txDMA_CTU, CPSS_DXCH_UNIT32_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, BM, CPSS_DXCH_UNIT32_SLICES_PIZZA_ARBITER_STATE_STC);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, TxQ, CPSS_DXCH_UNIT_TXQ_SLICES_PIZZA_ARBITER_STATE_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_FEC_MODE_ENT_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_FIELD_VAL_PTR_MAC(CPSS_DXCH_PORT_FEC_MODE_ENT *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *valPtr, CPSS_DXCH_PORT_FEC_MODE_ENT);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PIZZA_SLICENUM_TO_SLICE_LIST_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_PIZZA_SLICENUM_TO_SLICE_LIST_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, totalSlices);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, pizzaCfg, 10, SliceNumXPortPizzaCfgSlicesList_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PRIORITY_MATR_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_PRIORITY_MATR_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portN);
    PRV_CPSS_LOG_STC_TYPE_ARRAY2_MAC(valPtr, portPriorityList, 16, 10,  CPSS_DXCH_PIZZA_PORT_ID);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SPEED_TO_SLICENUM_LIST_ITEM_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_SPEED_TO_SLICENUM_LIST_ITEM_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portN);
    PRV_CPSS_LOG_STC_STC_PTR_MAC(valPtr, portSpeed2SliceNumListPtr, CPSS_DXCH_PORT_SPEED_TO_SLICE_NUM_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_SHADOW_PORT_MAP_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_SHADOW_PORT_MAP_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_ENUM_MAP_MAC(valPtr, mappingType, CPSS_DXCH_PORT_MAPPING_TYPE_ENT);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, trafficManagerEn);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, portGroup);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, macNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, rxDmaNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, txDmaNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, txFifoPortNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, txqNum);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, ilknChannel);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, tmPortIdx);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, isExtendedCascadePort);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_TXQDEF_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_TXQDEF_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, pizzaRepetitionNum);
    PRV_CPSS_LOG_STC_STC_MAC(valPtr, cpuPortDef, CPSS_DXCH_CPU_PORTDEF_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_UBURST_THRESHOLD_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_UBURST_THRESHOLD_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, trigger, CPSS_DXCH_PORT_UBURST_TRIGGER_TYPE_ENT);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, value);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_UBURST_TIME_STAMP_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_UBURST_TIME_STAMP_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, seconds);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, nanoseconds);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_PORT_QUEUE_DP_ECN_PARAMS_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_PORT_QUEUE_DP_ECN_PARAMS_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, ecnEnable);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, ecnOffset);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_BOBCAT2_SLICES_PIZZA_ARBITER_STATE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, totalConfiguredSlices);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, totalSlicesOnUnit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, workConservingBit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, pizzaMapLoadEnBit);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, slice_enable, 1500, GT_BOOL);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, slice_occupied_by, 1500, GT_U32);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_CPU_PORTDEF_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_CPU_PORTDEF_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, type, CPSS_DXCH_CPUPORT_TYPE_ENT);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, cpuPortNum);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, cpuPortSlices, 5, CPSS_DXCH_PIZZA_SLICE_ID);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PA_UNIT_ENT_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_FIELD_VAL_PTR_MAC(CPSS_DXCH_PA_UNIT_ENT *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_ENUM_MAP_MAC(namePtr, *valPtr, CPSS_DXCH_PA_UNIT_ENT);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PIZZA_PORT_ID_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_FIELD_VAL_PTR_MAC(CPSS_DXCH_PIZZA_PORT_ID*, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    prvCpssLogStcNumber(contextLib, logType, namePtr, *valPtr);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SPEED_TO_SLICE_NUM_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_SPEED_TO_SLICE_NUM_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_ENUM_MAP_MAC(valPtr, speed, CPSS_PORT_SPEED_ENT);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, slicesNum);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_TXQ_INFO_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_TXQ_INFO_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, numberOfQueues);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, primarySchFirstQueueIndex);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, secondarySchFirstQueueIndex);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, aNodeIndex);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, pNodeIndex);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, goqIndex);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_UNIT32_SLICES_PIZZA_ARBITER_STATE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_UNIT32_SLICES_PIZZA_ARBITER_STATE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, totalConfiguredSlices);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, totalSlicesOnUnit);
    PRV_CPSS_LOG_STC_BOOL_MAC(valPtr, strictPriorityBit);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, slice_enable, UNIT_TOTAL_SLICES, GT_BOOL);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, slice_occupied_by, UNIT_TOTAL_SLICES, GT_U32);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_UNIT_TXQ_SLICES_PIZZA_ARBITER_STATE_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_UNIT_TXQ_SLICES_PIZZA_ARBITER_STATE_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, totalConfiguredSlices);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, slicesNumInGop);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, slice_enable, 252, GT_BOOL);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, slice_occupied_by, 252, GT_U32);
    PRV_CPSS_LOG_STC_ENUM_MAC(valPtr, cpu_port_type, CPSS_DXCH_CPUPORT_TYPE_ENT);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, cpu_port_sliceId, 5, GT_U32);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, cpu_port_slice_is_enable, 5, GT_BOOL);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, cpu_port_slice_occupied_by, 5, GT_U32);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_SliceNumXPortPizzaCfgSlicesList_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(SliceNumXPortPizzaCfgSlicesList_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, sliceNum2Config);
    PRV_CPSS_LOG_STC_STC_PTR_MAC(valPtr, pizzaPtr, CPSS_DXCH_PORT_PIZZA_CFG_PORT_SLICE_LIST_STC);
    prvCpssLogStcLogEnd(contextLib, logType);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PIZZA_SLICE_ID_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_FIELD_VAL_PTR_MAC(CPSS_DXCH_PIZZA_SLICE_ID*, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    prvCpssLogStcNumber(contextLib, logType, namePtr, *valPtr);
}
void prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PIZZA_CFG_PORT_SLICE_LIST_STC_PTR
(
    IN CPSS_LOG_LIB_ENT         contextLib,
    IN CPSS_LOG_TYPE_ENT        logType,
    IN GT_CHAR_PTR              namePtr,
    IN void                   * fieldPtr,
    INOUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC     * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_FIELD_STC_MAC(CPSS_DXCH_PORT_PIZZA_CFG_PORT_SLICE_LIST_STC *, valPtr);
    PRV_CPSS_LOG_UNUSED_MAC(inOutParamInfoPtr);
    PRV_CPSS_LOG_STC_NUMBER_MAC(valPtr, maxPortNum);
    PRV_CPSS_LOG_STC_TYPE_ARRAY_MAC(valPtr, portConfArr, PIZZA_MAX_PORTS_PER_PORTGROUP_CNS, CPSS_DXCH_PIZZA_SLICE_ID);
    prvCpssLogStcLogEnd(contextLib, logType);
}


/********* parameters log functions *********/

void prvCpssLogParamFunc_CPSS_DXCH_ACTIVE_LANES_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_ACTIVE_LANES_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_ACTIVE_LANES_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_DETAILED_PORT_MAP_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_DETAILED_PORT_MAP_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_DETAILED_PORT_MAP_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_MIN_SPEED_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_MIN_SPEED_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_MIN_SPEED_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_MIN_SPEED_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_MIN_SPEED_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_MIN_SPEED_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PA_UNIT_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PA_UNIT_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAP_MAC(namePtr, paramVal, CPSS_DXCH_PA_UNIT_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PFC_HYSTERESIS_CONF_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PFC_THRESHOLD_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PFC_THRESHOLD_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PFC_THRESHOLD_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PIZZA_PROFILE_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PIZZA_PROFILE_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PIZZA_PROFILE_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PIZZA_PROFILE_STC_PTR_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PIZZA_PROFILE_STC**, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PIZZA_PROFILE_STC_PTR(contextLib, logType, namePtr, *paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_ALIGN90_PARAMS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_ALIGN90_PARAMS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_ALIGN90_PARAMS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_AP_INTROP_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_AP_INTROP_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_INTROP_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_AP_PARAMS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_AP_PARAMS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_PARAMS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_AP_STATS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_AP_STATS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_STATS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_AP_STATUS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_AP_STATUS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AP_STATUS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_BUFFERS_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_BUFFERS_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_BUFFERS_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_BUFFERS_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_BUFFERS_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_BUFFERS_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CN_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_CN_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_COMBO_PARAMS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_COMBO_PARAMS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_COMBO_PARAMS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_ECN_ENABLERS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_ECN_ENABLERS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_ECN_ENABLERS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_EEE_LPI_STATUS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_EEE_LPI_STATUS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_EEE_LPI_STATUS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_EOM_MATRIX_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_EOM_MATRIX_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_EOM_MATRIX_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_FC_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_FC_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_FC_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_FC_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_FC_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_FC_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_FEC_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_FEC_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_FEC_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_FEC_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_FEC_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_FEC_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_GROUP_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_GROUP_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_GROUP_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_HOL_FC_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_HOL_FC_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_HOL_FC_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_HOL_FC_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_HOL_FC_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_HOL_FC_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_MAC_PARAMS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_MAC_PARAMS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_MAC_PARAMS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_MAPPING_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAP_MAC(namePtr, paramVal, CPSS_DXCH_PORT_MAPPING_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_ENABLE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PFC_ENABLE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PFC_ENABLE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_ENABLE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PFC_ENABLE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_PFC_ENABLE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIP_PROTOCOL_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_PIP_PROTOCOL_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_PIP_PROTOCOL_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC**, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR(contextLib, logType, namePtr, *paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAP_MAC(namePtr, paramVal, CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SERDES_SPEED_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SERDES_SPEED_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_SERDES_SPEED_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_STATUS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_STATUS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_STATUS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_UNITS_ID_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_UNITS_ID_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_PORT_UNITS_ID_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_PORT_UNITS_ID_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_PORT_UNITS_ID_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_PORT_UNITS_ID_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_QUEUE_OFFSET_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_QUEUE_OFFSET_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_DXCH_QUEUE_OFFSET_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_QUEUE_OFFSET_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_DXCH_QUEUE_OFFSET_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_DXCH_QUEUE_OFFSET_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_DXCH_RSFEC_STATUS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_RSFEC_STATUS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_RSFEC_STATUS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_UBURST_INFO_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_UBURST_INFO_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_UBURST_INFO_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_DXCH_UBURST_PROFILE_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_DXCH_UBURST_PROFILE_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_DXCH_UBURST_PROFILE_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_CNM_GENERATION_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_CNM_GENERATION_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_CNM_GENERATION_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_CN_PROFILE_CONFIG_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_QUEUE_ECN_PARAMS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_QUEUE_ECN_PARAMS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_QUEUE_ECN_PARAMS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_SHARED_DP_MODE_ENT(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_PORT_TX_SHARED_DP_MODE_ENT, paramVal);
    PRV_CPSS_LOG_ENUM_MAC(namePtr, paramVal, CPSS_PORT_TX_SHARED_DP_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_SHARED_DP_MODE_ENT_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_SET_PARAM_VAL_MAC(CPSS_PORT_TX_SHARED_DP_MODE_ENT*, paramVal);
    if (paramVal == NULL)
    {
        PRV_CPSS_LOG_AND_HISTORY_PARAM_MAC(contextLib, logType, "%s = NULL\n", namePtr);
        return;
    }
    PRV_CPSS_LOG_ENUM_MAC(namePtr, *paramVal, CPSS_PORT_TX_SHARED_DP_MODE_ENT);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}
void prvCpssLogParamFunc_CPSS_PORT_TX_WRTD_MASK_LSB_STC_PTR(
    IN CPSS_LOG_LIB_ENT            contextLib,
    IN CPSS_LOG_TYPE_ENT           logType,
    IN GT_CHAR_PTR                 namePtr,
    IN va_list                   * argsPtr,
    IN GT_BOOL                     skipLog,
    IN PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC   * inOutParamInfoPtr
)
{
    PRV_CPSS_LOG_START_PARAM_STC_MAC(CPSS_PORT_TX_WRTD_MASK_LSB_STC*, paramVal);
    prvCpssLogParamFuncStc_CPSS_PORT_TX_WRTD_MASK_LSB_STC_PTR(contextLib, logType, namePtr, paramVal, inOutParamInfoPtr);
}


/********* API fields DB *********/

const PRV_CPSS_LOG_FUNC_PARAM_STC DX_INOUT_CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC_PTR_pizzaDeviceStatePtr = {
     "pizzaDeviceStatePtr", PRV_CPSS_LOG_PARAM_INOUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_INOUT_CPSS_DXCH_PORT_ALIGN90_PARAMS_STC_PTR_serdesParamsPtr = {
     "serdesParamsPtr", PRV_CPSS_LOG_PARAM_INOUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_ALIGN90_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_INOUT_CPSS_PM_PORT_PARAMS_STC_PTR_portParamsStcPtr = {
     "portParamsStcPtr", PRV_CPSS_LOG_PARAM_INOUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PM_PORT_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_INOUT_GT_U32_PTR_uBurstEventsSizePtr = {
     "uBurstEventsSizePtr", PRV_CPSS_LOG_PARAM_INOUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_ADJUST_OPERATION_ENT_bcOp = {
     "bcOp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_ADJUST_OPERATION_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_BRG_TPID_SIZE_TYPE_ENT_tpidSize = {
     "tpidSize", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_BRG_TPID_SIZE_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DP_LEVEL_ENT_maxDp = {
     "maxDp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DP_LEVEL_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT_unitId = {
     "unitId", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_MIN_SPEED_ENT_minimalPortSpeedMBps = {
     "minimalPortSpeedMBps", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_MIN_SPEED_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_NET_RX_PARAMS_STC_PTR_rxParamsPtr = {
     "rxParamsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_NET_RX_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PA_UNIT_ENT_unit = {
     "unit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PA_UNIT_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR_hysteresisCfgPtr = {
     "hysteresisCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PFC_HYSTERESIS_CONF_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr = {
     "thresholdCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PFC_THRESHOLD_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PIZZA_PROFILE_STC_PTR_pizzaProfilePtr = {
     "pizzaProfilePtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PIZZA_PROFILE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_AP_INTROP_STC_PTR_apIntropPtr = {
     "apIntropPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AP_INTROP_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_AP_PARAMS_STC_PTR_apParamsPtr = {
     "apParamsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AP_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC_PTR_portAnAdvertismentPtr = {
     "portAnAdvertismentPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_BUFFERS_MODE_ENT_bufferMode = {
     "bufferMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_BUFFERS_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT_fifoType = {
     "fifoType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT_congestedQPriorityLocation = {
     "congestedQPriorityLocation", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT_mType = {
     "mType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CN_MODE_ENT_enable = {
     "enable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CN_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CN_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CN_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT_packetLength = {
     "packetLength", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT_prioritySpeedLocation = {
     "prioritySpeedLocation", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC_PTR_qcnTriggerPtr = {
     "qcnTriggerPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_COMBO_PARAMS_STC_PTR_paramsPtr = {
     "paramsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_COMBO_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT_seqType = {
     "seqType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT_inputFreq = {
     "inputFreq", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT_outputFreq = {
     "outputFreq", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT_PTR_ctleBiasValuePtr = {
     "ctleBiasValuePtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT_ctleBiasValue = {
     "ctleBiasValue", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_ECN_ENABLERS_STC_PTR_enablersPtr = {
     "enablersPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_ECN_ENABLERS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_FC_MODE_ENT_fcMode = {
     "fcMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_FC_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_FEC_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_FEC_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup = {
     "portGroup", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_GROUP_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT_macCountMode = {
     "macCountMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT_counterMode = {
     "counterMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_MAC_PARAMS_STC_PTR_macPtr = {
     "macPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_MAC_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_MAPPING_TYPE_ENT_origPortType = {
     "origPortType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_MAPPING_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_MAP_STC_PTR_portMapArrayPtr = {
     "portMapArrayPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_MAP_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT_counterMemory = {
     "counterMemory", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT_counterScope = {
     "counterScope", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT_counterValue = {
     "counterValue", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT_PTR_portTypePtr = {
     "portTypePtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT_portType = {
     "portType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT_pfcCountMode = {
     "pfcCountMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PFC_ENABLE_ENT_pfcEnable = {
     "pfcEnable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PFC_ENABLE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC_PTR_lossyDropConfigPtr = {
     "lossyDropConfigPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC_PTR_pfcProfileCfgPtr = {
     "pfcProfileCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT_type = {
     "type", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT_vectorType = {
     "vectorType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT_thresholdType = {
     "thresholdType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC_PTR_entryPtr = {
     "entryPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT_type = {
     "type", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PIP_PROTOCOL_ENT_protocol = {
     "protocol", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_PIP_PROTOCOL_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR_portGroupPortSpeed2SliceNumPtr = {
     "portGroupPortSpeed2SliceNumPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC_PTR_counterModeInfoPtr = {
     "counterModeInfoPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC_PTR_serdesRxauiTxCfgPtr = {
     "serdesRxauiTxCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT_portTuningMode = {
     "portTuningMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC_PTR_eye_inputPtr = {
     "eye_inputPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC_PTR_seqLinePtr = {
     "seqLinePtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SERDES_SPEED_ENT_serdesFrequency = {
     "serdesFrequency", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_SERDES_SPEED_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT_value = {
     "value", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT_recoveryClkType = {
     "recoveryClkType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT_clockSelect = {
     "clockSelect", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT_queueOffsetWidth = {
     "queueOffsetWidth", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_bcChangeEnable = {
     "bcChangeEnable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_bcMode = {
     "bcMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC_PTR_configsPtr = {
     "configsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT_policy = {
     "policy", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT_mtu = {
     "mtu", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_PORT_UNITS_ID_ENT_unitId = {
     "unitId", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_PORT_UNITS_ID_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_QUEUE_OFFSET_MODE_ENT_offsetMode = {
     "offsetMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_DXCH_QUEUE_OFFSET_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_DXCH_UBURST_PROFILE_STC_PTR_profilePtr = {
     "profilePtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_UBURST_PROFILE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_NET_RX_CPU_CODE_ENT_tailDropCode = {
     "tailDropCode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_NET_RX_CPU_CODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PM_PORT_PARAMS_STC_PTR_portParamsStcPtr = {
     "portParamsStcPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PM_PORT_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORTS_BMP_STC_PTR_portsBmpPtr = {
     "portsBmpPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORTS_BMP_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_AP_SERDES_RX_CONFIG_STC_PTR_rxOverrideParamsPtr = {
     "rxOverrideParamsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_AP_SERDES_RX_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_AP_SERDES_TX_OFFSETS_STC_PTR_serdesTxOffsetsPtr = {
     "serdesTxOffsetsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_AP_SERDES_TX_OFFSETS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_CNM_GENERATION_CONFIG_STC_PTR_cnmGenerationCfgPtr = {
     "cnmGenerationCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CNM_GENERATION_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC_PTR_fbCalcCfgPtr = {
     "fbCalcCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR_cnProfileCfgPtr = {
     "cnProfileCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CN_PROFILE_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC_PTR_entryPtr = {
     "entryPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_DUPLEX_ENT_dMode = {
     "dMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_DUPLEX_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_EGRESS_CNT_MODE_ENT_setModeBmp = {
     "setModeBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_EGRESS_CNT_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_FLOW_CONTROL_ENT_state = {
     "state", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_FLOW_CONTROL_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_INTERFACE_MODE_ENT_ifMode = {
     "ifMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_INTERFACE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_INTERLAKEN_COUNTER_ID_ENT_counterId = {
     "counterId", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_INTERLAKEN_COUNTER_ID_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MAC_COUNTERS_ENT_cntrName = {
     "cntrName", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_MAC_COUNTERS_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MAC_MTI_BR_STAT_COUNTER_ENT_cntType = {
     "cntType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_MAC_MTI_BR_STAT_COUNTER_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MAC_TO_SERDES_STC_PTR_macToSerdesMuxStcPtr = {
     "macToSerdesMuxStcPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MAC_TO_SERDES_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MANAGER_GLOBAL_PARAMS_STC_PTR_globalParamsStcPtr = {
     "globalParamsStcPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MANAGER_GLOBAL_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MANAGER_PORT_TYPE_ENT_portType = {
     "portType", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_MANAGER_PORT_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MANAGER_STC_PTR_portEventStcPtr = {
     "portEventStcPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MANAGER_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MANAGER_UPDATE_PARAMS_STC_PTR_updateParamsStcPtr = {
     "updateParamsStcPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MANAGER_UPDATE_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_MODE_SPEED_STC_PTR_portModeSpeedOptionsArrayPtr = {
     "portModeSpeedOptionsArrayPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MODE_SPEED_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_PA_BW_MODE_ENT_portMode = {
     "portMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_PA_BW_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_PCS_RESET_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_PCS_RESET_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_PERIODIC_FLOW_CONTROL_TYPE_ENT_enable = {
     "enable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_PERIODIC_FLOW_CONTROL_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_QUEUE_ECN_PARAMS_STC_PTR_tailDropEcnProfileParamsPtr = {
     "tailDropEcnProfileParamsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_QUEUE_ECN_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_REF_CLOCK_SOURCE_ENT_refClockSource = {
     "refClockSource", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_REF_CLOCK_SOURCE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet = {
     "profileSet", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_RX_FC_PROFILE_SET_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_SERDES_RX_CONFIG_STC_PTR_serdesRxCfgPtr = {
     "serdesRxCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_SERDES_RX_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_SERDES_TUNE_STC_PTR_tuneValuesPtr = {
     "tuneValuesPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_SERDES_TUNE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_SERDES_TX_CONFIG_STC_PTR_serdesTxCfgPtr = {
     "serdesTxCfgPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_SERDES_TX_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TAIL_DROP_WRED_PARAMS_STC_PTR_tailDropWredProfileParamsPtr = {
     "tailDropWredProfileParamsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TAIL_DROP_WRED_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_pfSet = {
     "pfSet", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_DROP_PROFILE_SET_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profile = {
     "profile", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_DROP_PROFILE_SET_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_DROP_SHAPER_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_DROP_SHAPER_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC_PTR_weigthsPtr = {
     "weigthsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT_confMode = {
     "confMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_Q_ARB_GROUP_ENT_arbGroup = {
     "arbGroup", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_Q_ARB_GROUP_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_Q_TAIL_DROP_PROF_TC_PARAMS_STC_PTR_tailDropProfileParamsPtr = {
     "tailDropProfileParamsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_Q_TAIL_DROP_PROF_TC_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_Q_TAIL_DROP_WRED_TC_DP_PROF_PARAMS_STC_PTR_tailDropWredProfileParamsPtr = {
     "tailDropWredProfileParamsPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_Q_TAIL_DROP_WRED_TC_DP_PROF_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profile = {
     "profile", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet = {
     "profileSet", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_SHARED_DP_MODE_ENT_enableMode = {
     "enableMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_SHARED_DP_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_alpha = {
     "alpha", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_portAlpha = {
     "portAlpha", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_TAIL_DROP_RESOURCE_MODE_ENT_resourceMode = {
     "resourceMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_TAIL_DROP_RESOURCE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC_PTR_enablersPtr = {
     "enablersPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_WRR_MODE_ENT_wrrMode = {
     "wrrMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_WRR_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_WRR_MTU_ENT_wrrMtu = {
     "wrrMtu", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_TX_WRR_MTU_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_TX_WRTD_MASK_LSB_STC_PTR_maskLsbPtr = {
     "maskLsbPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_WRTD_MASK_LSB_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_XGMII_MODE_ENT_mode = {
     "mode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_XGMII_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_CPSS_PORT_XG_FIXED_IPG_ENT_ipgBase = {
     "ipgBase", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(CPSS_PORT_XG_FIXED_IPG_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_32_bcValue = {
     "bcValue", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_32_ppmValue = {
     "ppmValue", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_PTR_overrideEnablePtr = {
     "overrideEnablePtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_apEnable = {
     "apEnable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_avbModeEnable = {
     "avbModeEnable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_contextDone = {
     "contextDone", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_cutThroughPacket = {
     "cutThroughPacket", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_cutThroughTerminated = {
     "cutThroughTerminated", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_descriptorValid = {
     "descriptorValid", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_dummyDescriptor = {
     "dummyDescriptor", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_enPortStat = {
     "enPortStat", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_enQueueStat = {
     "enQueueStat", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_firstLine = {
     "firstLine", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_fromCpuEn = {
     "fromCpuEn", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_headOrTailDispatch = {
     "headOrTailDispatch", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_highPriorityPacket = {
     "highPriorityPacket", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_invertRx = {
     "invertRx", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_invertTx = {
     "invertTx", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_isEnable = {
     "isEnable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_isLinkUp = {
     "isLinkUp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_latencySensitive = {
     "latencySensitive", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_linkUp = {
     "linkUp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_multiTargetEn = {
     "multiTargetEn", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_multicastPacket = {
     "multicastPacket", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_noeye = {
     "noeye", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_pauseAdvertise = {
     "pauseAdvertise", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_poolNum = {
     "poolNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_powerUp = {
     "powerUp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_send = {
     "send", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_singleTargetEn = {
     "singleTargetEn", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_srvCpuEnable = {
     "srvCpuEnable", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_startStopDba = {
     "startStopDba", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_trunkatedHeader = {
     "trunkatedHeader", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_BOOL_vosOverride = {
     "vosOverride", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_DATA_PATH_BMP_dataPathBmp = {
     "dataPathBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_DATA_PATH_BMP)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_HW_DEV_NUM_targetHwDev = {
     "targetHwDev", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_HW_DEV_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_PHYSICAL_PORT_NUM_firstPhysicalPortNumber = {
     "firstPhysicalPortNumber", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_PHYSICAL_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_PHYSICAL_PORT_NUM_localPortNum = {
     "localPortNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_PHYSICAL_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_PHYSICAL_PORT_NUM_loopbackPortNum = {
     "loopbackPortNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_PHYSICAL_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_PHYSICAL_PORT_NUM_physicalPortNumber = {
     "physicalPortNumber", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_PHYSICAL_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_PHYSICAL_PORT_NUM_unitRepresentingPort = {
     "unitRepresentingPort", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_PHYSICAL_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_PORT_NUM_targetPort = {
     "targetPort", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_SW_DEV_NUM_devNum = {
     "devNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_SW_DEV_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U16_PTR_serdesList = {
     "serdesList", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U16_burstSize = {
     "burstSize", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_PTR_rxSerdesLaneArr = {
     "rxSerdesLaneArr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_PTR_serdesOptAlgBmpPtr = {
     "serdesOptAlgBmpPtr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_PTR_txSerdesLaneArr = {
     "txSerdesLaneArr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_almostFullThreshold = {
     "almostFullThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_availableBuff = {
     "availableBuff", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_availableBuffers = {
     "availableBuffers", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_channelSpeedResMbps = {
     "channelSpeedResMbps", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_cntrIdx = {
     "cntrIdx", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_cntrNum = {
     "cntrNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_cpllNum = {
     "cpllNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_criteriaParamBmp = {
     "criteriaParamBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_descFifoThreshold = {
     "descFifoThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_dp = {
     "dp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_dropThreshold = {
     "dropThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_fieldIndex = {
     "fieldIndex", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_fullThreshold = {
     "fullThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_gigPortsSlowRateRatio = {
     "gigPortsSlowRateRatio", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_gigPortsTokensRate = {
     "gigPortsTokensRate", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_globalAvailableBuffers = {
     "globalAvailableBuffers", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_globalPbLimit = {
     "globalPbLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_interruptCode = {
     "interruptCode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_interruptData = {
     "interruptData", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_ipg = {
     "ipg", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_laneBmp = {
     "laneBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_lanesBmp = {
     "lanesBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_length = {
     "length", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_liLimit = {
     "liLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_lineNum = {
     "lineNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_localPortNum = {
     "localPortNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_maxBufNum = {
     "maxBufNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_maxBuff = {
     "maxBuff", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_maxBuffFillLvl = {
     "maxBuffFillLvl", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_maxDescNum = {
     "maxDescNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_maxSharedBufferLimit = {
     "maxSharedBufferLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_max_dwell_bits = {
     "max_dwell_bits", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_mcFifo = {
     "mcFifo", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_mcastAvailableBuffersNum = {
     "mcastAvailableBuffersNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_mcastGuaranteedLimit = {
     "mcastGuaranteedLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_mcastMaxBufNum = {
     "mcastMaxBufNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_mcastMaxDescNum = {
     "mcastMaxDescNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_minXFifoReadThreshold = {
     "minXFifoReadThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_min_dwell_bits = {
     "min_dwell_bits", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_numLsb = {
     "numLsb", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_numOfOp = {
     "numOfOp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_origPortNum = {
     "origPortNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_pauseTimer = {
     "pauseTimer", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_pfcCounterNum = {
     "pfcCounterNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_pfcTimer = {
     "pfcTimer", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_phase = {
     "phase", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_pipProfile = {
     "pipProfile", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_pipeBandwithInGbps = {
     "pipeBandwithInGbps", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_pool0AvailableBuffers = {
     "pool0AvailableBuffers", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_pool1AvailableBuffers = {
     "pool1AvailableBuffers", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_poolAvailableBuff = {
     "poolAvailableBuff", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_poolNum = {
     "poolNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portGroup = {
     "portGroup", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portGroupBmp = {
     "portGroupBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portGroupId = {
     "portGroupId", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portGroupIdx = {
     "portGroupIdx", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portGroupNum = {
     "portGroupNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portMapArraySize = {
     "portMapArraySize", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portMaxBuffLimit = {
     "portMaxBuffLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portMaxDescrLimit = {
     "portMaxDescrLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_portSpeedIndex = {
     "portSpeedIndex", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_priorityGroup = {
     "priorityGroup", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_qcnSampleInterval = {
     "qcnSampleInterval", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_qlenOld = {
     "qlenOld", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_queue = {
     "queue", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_queueOffset = {
     "queueOffset", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_queueOffset4bit = {
     "queueOffset4bit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_queueOffset8bit = {
     "queueOffset8bit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_rxBufLimit = {
     "rxBufLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_rxSniffMaxBufNum = {
     "rxSniffMaxBufNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_rxSniffMaxDescNum = {
     "rxSniffMaxDescNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_rxToCpPriority = {
     "rxToCpPriority", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_samplingTime = {
     "samplingTime", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_serdesOptAlgBmp = {
     "serdesOptAlgBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_shaperToPortRateRatio = {
     "shaperToPortRateRatio", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_sharedBufLimit = {
     "sharedBufLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_sharedDescLimit = {
     "sharedDescLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_sliceID = {
     "sliceID", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_sliceNum = {
     "sliceNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_sliceNumToConfig = {
     "sliceNumToConfig", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_speed = {
     "speed", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_squelch = {
     "squelch", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_srcProfile = {
     "srcProfile", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_tailDropDumpBmp = {
     "tailDropDumpBmp", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_tcForPfcResponse = {
     "tcForPfcResponse", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_tcQueue = {
     "tcQueue", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_tcVector = {
     "tcVector", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_tileIndex = {
     "tileIndex", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_timer = {
     "timer", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_tmBandwidthMbps = {
     "tmBandwidthMbps", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_trgProfile = {
     "trgProfile", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_tsLimit = {
     "tsLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_twLimit = {
     "twLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_txFifoThreshold = {
     "txFifoThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_txSniffMaxBufNum = {
     "txSniffMaxBufNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_txSniffMaxDescNum = {
     "txSniffMaxDescNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_vidxOffset = {
     "vidxOffset", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_wrrWeight = {
     "wrrWeight", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_xgPortsTokensRate = {
     "xgPortsTokensRate", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_xoffLimit = {
     "xoffLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_xoffThreshold = {
     "xoffThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_xonLimit = {
     "xonLimit", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U32_xonThreshold = {
     "xonThreshold", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_PTR_currSerdesDelayArr = {
     "currSerdesDelayArr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_PTR_enhTrainDelayArr = {
     "enhTrainDelayArr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_PTR_trainLfArr = {
     "trainLfArr", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_cntrSetNum = {
     "cntrSetNum", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_macSaLsb = {
     "macSaLsb", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_max_LF = {
     "max_LF", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_max_dly = {
     "max_dly", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_minTc = {
     "minTc", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_min_LF = {
     "min_LF", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_min_dly = {
     "min_dly", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_numOfPorts = {
     "numOfPorts", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_numOfSerdeses = {
     "numOfSerdeses", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_number = {
     "number", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_optionsArrayLen = {
     "optionsArrayLen", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_poolId = {
     "poolId", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_serdesLane = {
     "serdesLane", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_trafClass = {
     "trafClass", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_trafficClass = {
     "trafficClass", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_GT_U8_wrrWeight = {
     "wrrWeight", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_MV_HWS_AP_DEBUG_LOG_OUTPUT_ENT_output = {
     "output", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(MV_HWS_AP_DEBUG_LOG_OUTPUT_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_MV_HWS_PORT_STANDARD_portMode = {
     "portMode", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_MAC(MV_HWS_PORT_STANDARD)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_IN_MV_HWS_SERDES_PRESET_OVERRIDE_UNT_PTR_serdesPresetOverride = {
     "serdesPresetOverride", PRV_CPSS_LOG_PARAM_IN_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(MV_HWS_SERDES_PRESET_OVERRIDE_UNT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_ADJUST_OPERATION_ENT_PTR_bcOpPtr = {
     "bcOpPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_ADJUST_OPERATION_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_ANP_INFO_STC_PTR_anpInfoPtr = {
     "anpInfoPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_ANP_INFO_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_BRG_TPID_SIZE_TYPE_ENT_PTR_tpidSizePtr = {
     "tpidSizePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_BRG_TPID_SIZE_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DP_LEVEL_ENT_PTR_maxDpPtr = {
     "maxDpPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DP_LEVEL_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_ACTIVE_LANES_STC_PTR_activeLanePtr = {
     "activeLanePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_ACTIVE_LANES_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_DETAILED_PORT_MAP_STC_PTR_portMapShadowPtr = {
     "portMapShadowPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_DETAILED_PORT_MAP_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC_PTR_pizzaDeviceStatePtr = {
     "pizzaDeviceStatePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_MIN_SPEED_ENT_PTR_minimalPortSpeedResolutionInMBpsPtr = {
     "minimalPortSpeedResolutionInMBpsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_MIN_SPEED_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR_hysteresisCfgPtr = {
     "hysteresisCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PFC_HYSTERESIS_CONF_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr = {
     "thresholdCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PFC_THRESHOLD_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PIZZA_PROFILE_STC_PTR_PTR_pizzaProfilePtrPtrPtr = {
     "pizzaProfilePtrPtrPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_PTR_MAC(CPSS_DXCH_PIZZA_PROFILE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_AP_INTROP_STC_PTR_apIntropPtr = {
     "apIntropPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AP_INTROP_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_AP_PARAMS_STC_PTR_apParamsPtr = {
     "apParamsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AP_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_AP_STATS_STC_PTR_apStatsPtr = {
     "apStatsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AP_STATS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_AP_STATUS_STC_PTR_apStatusPtr = {
     "apStatusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AP_STATUS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC_PTR_portAnAdvertismentPtr = {
     "portAnAdvertismentPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_BUFFERS_MODE_ENT_PTR_bufferModePtr = {
     "bufferModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_BUFFERS_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT_PTR_congestedQPriorityLocationPtr = {
     "congestedQPriorityLocationPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT_PTR_mTypePtr = {
     "mTypePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_CN_MODE_ENT_PTR_enablePtr = {
     "enablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_CN_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT_PTR_packetLengthPtr = {
     "packetLengthPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT_PTR_prioritySpeedLocationPtr = {
     "prioritySpeedLocationPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC_PTR_qcnTriggerPtr = {
     "qcnTriggerPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_COMBO_PARAMS_STC_PTR_paramsPtr = {
     "paramsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_COMBO_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_ECN_ENABLERS_STC_PTR_enablersPtr = {
     "enablersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_ECN_ENABLERS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_EEE_LPI_STATUS_STC_PTR_statusPtr = {
     "statusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_EEE_LPI_STATUS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_EOM_MATRIX_STC_PTR_matrixPtr = {
     "matrixPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_EOM_MATRIX_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_FC_MODE_ENT_PTR_fcModePtr = {
     "fcModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_FC_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_FEC_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_FEC_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT_PTR_counterModePtr = {
     "counterModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_MAC_PARAMS_STC_PTR_macPtr = {
     "macPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_MAC_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_MAP_STC_PTR_portMapArray = {
     "portMapArray", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_MAP_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT_PTR_pfcCountModePtr = {
     "pfcCountModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_PFC_ENABLE_ENT_PTR_pfcEnablePtr = {
     "pfcEnablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PFC_ENABLE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC_PTR_lossyDropConfigPtr = {
     "lossyDropConfigPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC_PTR_pfcProfileCfgPtr = {
     "pfcProfileCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC_PTR_entryPtr = {
     "entryPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR_PTR_portGroupPortSpeed2SliceNumPtrPtr = {
     "portGroupPortSpeed2SliceNumPtrPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_PTR_MAC(CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC_PTR_counterModeInfoPtr = {
     "counterModeInfoPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT_PTR_rxTuneStatusPtr = {
     "rxTuneStatusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT_PTR_statusPtr = {
     "statusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT_PTR_txTuneStatusPtr = {
     "txTuneStatusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC_PTR_eye_resultsPtr = {
     "eye_resultsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC_PTR_seqLinePtr = {
     "seqLinePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_STATUS_STC_PTR_portStatusPtr = {
     "portStatusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_STATUS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC_PTR_dropCntrStcPtr = {
     "dropCntrStcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT_PTR_valuePtr = {
     "valuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT_PTR_queueOffsetWidthPtr = {
     "queueOffsetWidthPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_PTR_bcChangeEnablePtr = {
     "bcChangeEnablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_PTR_bcModePtr = {
     "bcModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC_PTR_configsPtr = {
     "configsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT_PTR_policyPtr = {
     "policyPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT_PTR_mtuPtr = {
     "mtuPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_PORT_UNITS_ID_ENT_PTR_unitIdPtr = {
     "unitIdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_PORT_UNITS_ID_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_QUEUE_OFFSET_MODE_ENT_PTR_offsetModePtr = {
     "offsetModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_QUEUE_OFFSET_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_RSFEC_STATUS_STC_PTR_rsfecStatusPtr = {
     "rsfecStatusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_RSFEC_STATUS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_UBURST_INFO_STC_PTR_uBurstDataPtr = {
     "uBurstDataPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_UBURST_INFO_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_DXCH_UBURST_PROFILE_STC_PTR_profilePtr = {
     "profilePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_DXCH_UBURST_PROFILE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_FCFEC_COUNTERS_STC_PTR_fcfecCountersPtr = {
     "fcfecCountersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_FCFEC_COUNTERS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_NET_RX_CPU_CODE_ENT_PTR_tailDropCodePtr = {
     "tailDropCodePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_NET_RX_CPU_CODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PM_PORT_PARAMS_STC_PTR_portParamsStcPtr = {
     "portParamsStcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PM_PORT_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_ATTRIBUTES_STC_PTR_portAttributSetArrayPtr = {
     "portAttributSetArrayPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_ATTRIBUTES_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_CNM_GENERATION_CONFIG_STC_PTR_cnmGenerationCfgPtr = {
     "cnmGenerationCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CNM_GENERATION_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC_PTR_fbCalcCfgPtr = {
     "fbCalcCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR_cnProfileCfgPtr = {
     "cnProfileCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CN_PROFILE_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC_PTR_entryPtr = {
     "entryPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_DUPLEX_ENT_PTR_dModePtr = {
     "dModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_DUPLEX_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_EGRESS_CNTR_STC_PTR_egrCntrPtr = {
     "egrCntrPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_EGRESS_CNTR_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_EGRESS_CNT_MODE_ENT_PTR_setModeBmpPtr = {
     "setModeBmpPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_EGRESS_CNT_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_FLOW_CONTROL_ENT_PTR_statePtr = {
     "statePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_FLOW_CONTROL_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_INTERFACE_MODE_ENT_PTR_ifModePtr = {
     "ifModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_INTERFACE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MAC_CG_COUNTER_SET_STC_PTR_cgMibStcPtr = {
     "cgMibStcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MAC_CG_COUNTER_SET_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MAC_COUNTER_SET_STC_PTR_portMacCounterSetArrayPtr = {
     "portMacCounterSetArrayPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MAC_COUNTER_SET_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MAC_MTI_COUNTER_SET_STC_PTR_mtiMibStcPtr = {
     "mtiMibStcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MAC_MTI_COUNTER_SET_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MAC_STATUS_STC_PTR_portMacStatusPtr = {
     "portMacStatusPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MAC_STATUS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MAC_TO_SERDES_STC_PTR_macToSerdesMuxStcPtr = {
     "macToSerdesMuxStcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MAC_TO_SERDES_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MAC_TYPE_ENT_PTR_portMacTypePtr = {
     "portMacTypePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MAC_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MANAGER_STATISTICS_STC_PTR_portStatStcPtr = {
     "portStatStcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MANAGER_STATISTICS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MANAGER_STATUS_STC_PTR_portStagePtr = {
     "portStagePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MANAGER_STATUS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_MODE_SPEED_STC_PTR_currentModePtr = {
     "currentModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_MODE_SPEED_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_PA_BW_MODE_ENT_PTR_portModePtr = {
     "portModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_PA_BW_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_PERIODIC_FLOW_CONTROL_TYPE_ENT_PTR_enablePtr = {
     "enablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_PERIODIC_FLOW_CONTROL_TYPE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_QUEUE_ECN_PARAMS_STC_PTR_tailDropEcnProfileParamsPtr = {
     "tailDropEcnProfileParamsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_QUEUE_ECN_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_REF_CLOCK_SOURCE_ENT_PTR_refClockSourcePtr = {
     "refClockSourcePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_REF_CLOCK_SOURCE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_RX_FC_PROFILE_SET_ENT_PTR_profileSetPtr = {
     "profileSetPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_RX_FC_PROFILE_SET_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_SERDES_RX_CONFIG_STC_PTR_serdesRxCfgPtr = {
     "serdesRxCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_SERDES_RX_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_SERDES_TUNE_STC_PTR_serdesTunePtr = {
     "serdesTunePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_SERDES_TUNE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_SERDES_TUNE_STC_PTR_tuneValuesPtr = {
     "tuneValuesPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_SERDES_TUNE_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_SERDES_TX_CONFIG_STC_PTR_serdesTxCfgPtr = {
     "serdesTxCfgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_SERDES_TX_CONFIG_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TAIL_DROP_WRED_PARAMS_STC_PTR_tailDropWredProfileParamsPtr = {
     "tailDropWredProfileParamsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TAIL_DROP_WRED_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_DROP_SHAPER_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_DROP_SHAPER_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC_PTR_weigthsPtr = {
     "weigthsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_Q_ARB_GROUP_ENT_PTR_arbGroupPtr = {
     "arbGroupPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_Q_ARB_GROUP_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_Q_TAIL_DROP_PROF_TC_PARAMS_STC_PTR_tailDropProfileParamsPtr = {
     "tailDropProfileParamsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_Q_TAIL_DROP_PROF_TC_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_Q_TAIL_DROP_WRED_TC_DP_PROF_PARAMS_STC_PTR_tailDropWredProfileParamsPtr = {
     "tailDropWredProfileParamsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_Q_TAIL_DROP_WRED_TC_DP_PROF_PARAMS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_PTR_profileSetPtr = {
     "profileSetPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_SHARED_DP_MODE_ENT_PTR_enableModePtr = {
     "enableModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_SHARED_DP_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_PTR_alphaPtr = {
     "alphaPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_PTR_portAlphaPtr = {
     "portAlphaPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_TAIL_DROP_RESOURCE_MODE_ENT_PTR_resourceModePtr = {
     "resourceModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_TAIL_DROP_RESOURCE_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC_PTR_enablersPtr = {
     "enablersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_WRR_MODE_ENT_PTR_wrrModePtr = {
     "wrrModePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_WRR_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_WRR_MTU_ENT_PTR_wrrMtuPtr = {
     "wrrMtuPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_WRR_MTU_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_TX_WRTD_MASK_LSB_STC_PTR_maskLsbPtr = {
     "maskLsbPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_TX_WRTD_MASK_LSB_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_XGMII_MODE_ENT_PTR_modePtr = {
     "modePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_XGMII_MODE_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_PORT_XG_FIXED_IPG_ENT_PTR_ipgBasePtr = {
     "ipgBasePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_PORT_XG_FIXED_IPG_ENT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_CPSS_RSFEC_COUNTERS_STC_PTR_rsfecCountersPtr = {
     "rsfecCountersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(CPSS_RSFEC_COUNTERS_STC)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_32_PTR_bcValuePtr = {
     "bcValuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_32_PTR_ppmValuePtr = {
     "ppmValuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_32_PTR_retVal = {
     "retVal", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_apEnablePtr = {
     "apEnablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_avbModeEnablePtr = {
     "avbModeEnablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_captureIsDonePtr = {
     "captureIsDonePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_cdrLockPtr = {
     "cdrLockPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_contextDonePtr = {
     "contextDonePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_cutThroughPacketPtr = {
     "cutThroughPacketPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_cutThroughTerminatedPtr = {
     "cutThroughTerminatedPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_descriptorValidPtr = {
     "descriptorValidPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_dummyDescriptorPtr = {
     "dummyDescriptorPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_enPortStatPtr = {
     "enPortStatPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_enQueueStatPtr = {
     "enQueueStatPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_fromCpuEnPtr = {
     "fromCpuEnPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_gbLockPtr = {
     "gbLockPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_headOrTailDispatchPtr = {
     "headOrTailDispatchPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_highPriorityPacketPtr = {
     "highPriorityPacketPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_invertRx = {
     "invertRx", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_invertRxPtr = {
     "invertRxPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_invertTx = {
     "invertTx", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_invertTxPtr = {
     "invertTxPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_isCpuPtr = {
     "isCpuPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_isEnablePtr = {
     "isEnablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_isLinkUpPtr = {
     "isLinkUpPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_isLocalFaultPtr = {
     "isLocalFaultPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_isOccupiedPtr = {
     "isOccupiedPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_isRemoteFaultPtr = {
     "isRemoteFaultPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_latencySensitivePtr = {
     "latencySensitivePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_lockPtr = {
     "lockPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_multiTargetEnPtr = {
     "multiTargetEnPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_multicastPacketPtr = {
     "multicastPacketPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_pauseAdvertisePtr = {
     "pauseAdvertisePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_signalStatePtr = {
     "signalStatePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_singleTargetEnPtr = {
     "singleTargetEnPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_srvCpuEnablePtr = {
     "srvCpuEnablePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_supportedPtr = {
     "supportedPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_syncPtr = {
     "syncPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_trunkatedHeaderPtr = {
     "trunkatedHeaderPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_BOOL_PTR_vosOverridePtr = {
     "vosOverridePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_BOOL)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_HW_DEV_NUM_PTR_targetHwDevPtr = {
     "targetHwDevPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_HW_DEV_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_loopbackPortNumPtr = {
     "loopbackPortNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_PHYSICAL_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_physicalPortNumPtr = {
     "physicalPortNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_PHYSICAL_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_PORT_NUM_PTR_targetPortPtr = {
     "targetPortPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_PORT_NUM)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_burstSizePtr = {
     "burstSizePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_cpuRxBufCntPtr = {
     "cpuRxBufCntPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_currSerdesDelayArr = {
     "currSerdesDelayArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_dro = {
     "dro", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_enhTrainDelayArr = {
     "enhTrainDelayArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_intropAbilityMaxIntervalPtr = {
     "intropAbilityMaxIntervalPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_numberPtr = {
     "numberPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_serdesList = {
     "serdesList", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U16_PTR_trainLfArr = {
     "trainLfArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U16)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_actualSpeedPtr = {
     "actualSpeedPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_agedBuffersPtr = {
     "agedBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_almostFullThresholdPtr = {
     "almostFullThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_apResolvedPortsBmpPtr = {
     "apResolvedPortsBmpPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_availableBuffPtr = {
     "availableBuffPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_availableBuffersPtr = {
     "availableBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_baseAddrPtr = {
     "baseAddrPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_baudRatePtr = {
     "baudRatePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_cntPtr = {
     "cntPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_criteriaParamBmpPtr = {
     "criteriaParamBmpPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_ctrValPtr = {
     "ctrValPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_currentValPtr = {
     "currentValPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_descFifoThresholdPtr = {
     "descFifoThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_dfeResPtr = {
     "dfeResPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_dropThresholdPtr = {
     "dropThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_droppedCntPtr = {
     "droppedCntPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_fullThresholdPtr = {
     "fullThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_gigPortsSlowRateRatioPtr = {
     "gigPortsSlowRateRatioPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_gigPortsTokensRatePtr = {
     "gigPortsTokensRatePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_globalAvailableBuffersPtr = {
     "globalAvailableBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_globalPbLimitPtr = {
     "globalPbLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_highSpeedPortIdxArr = {
     "highSpeedPortIdxArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_highSpeedPortNumberPtr = {
     "highSpeedPortNumberPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_ipgPtr = {
     "ipgPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_laneNumPtr = {
     "laneNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_liLimitPtr = {
     "liLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_localPortNumPtr = {
     "localPortNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_loopbackPortNumPtr = {
     "loopbackPortNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxBufNumPtr = {
     "maxBufNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxBuffFillLvlPtr = {
     "maxBuffFillLvlPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxBuffPtr = {
     "maxBuffPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxBufferLimitPtr = {
     "maxBufferLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxDescNumPtr = {
     "maxDescNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxFreeBuffersPtr = {
     "maxFreeBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxIlknIFSpeedMbpsPtr = {
     "maxIlknIFSpeedMbpsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxPeakValPtr = {
     "maxPeakValPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxSharedBufferLimitPtr = {
     "maxSharedBufferLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_maxThresholdPtr = {
     "maxThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_mcCntrPtr = {
     "mcCntrPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_mcFifoPtr = {
     "mcFifoPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_mcastAvailableBuffersNumPtr = {
     "mcastAvailableBuffersNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_mcastGuaranteedLimitPtr = {
     "mcastGuaranteedLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_mcastMaxBufNumPtr = {
     "mcastMaxBufNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_mcastMaxDescNumPtr = {
     "mcastMaxDescNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_minFreeBuffersPtr = {
     "minFreeBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_minPeakValPtr = {
     "minPeakValPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_minThresholdPtr = {
     "minThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_minXFifoReadThresholdPtr = {
     "minXFifoReadThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_numLsbPtr = {
     "numLsbPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_numOfBuffersPtr = {
     "numOfBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_numOfConfiguredSlicesPtr = {
     "numOfConfiguredSlicesPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_numOfPacketsPtr = {
     "numOfPacketsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_numPtr = {
     "numPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_numberPtr = {
     "numberPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_pauseTimerPtr = {
     "pauseTimerPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_pfcCounterNumPtr = {
     "pfcCounterNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_pfcCounterValuePtr = {
     "pfcCounterValuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_pipProfilePtr = {
     "pipProfilePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_pipeBandwithInGbpsPtr = {
     "pipeBandwithInGbpsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_pool0AvailableBuffersPtr = {
     "pool0AvailableBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_pool1AvailableBuffersPtr = {
     "pool1AvailableBuffersPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_poolAvailableBuffPtr = {
     "poolAvailableBuffPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_poolNumPtr = {
     "poolNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_portMaxBuffLimitPtr = {
     "portMaxBuffLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_portMaxDescrLimitPtr = {
     "portMaxDescrLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_portNumArr = {
     "portNumArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_portSerdesGroupPtr = {
     "portSerdesGroupPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_portSpeedIndexPtr = {
     "portSpeedIndexPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_priorityGroupPtr = {
     "priorityGroupPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_qcnSampleIntervalPtr = {
     "qcnSampleIntervalPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_qlenOldPtr = {
     "qlenOldPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_queueOffset4bitPtr = {
     "queueOffset4bitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_receivedCntPtr = {
     "receivedCntPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_receivedValuePtr = {
     "receivedValuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_rowSizePtr = {
     "rowSizePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_rxBufLimitPtr = {
     "rxBufLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_rxNumberPtr = {
     "rxNumberPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_rxSerdesLaneArr = {
     "rxSerdesLaneArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_rxSniffMaxBufNumPtr = {
     "rxSniffMaxBufNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_rxSniffMaxDescNumPtr = {
     "rxSniffMaxDescNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_rxToCpPriorityPtr = {
     "rxToCpPriorityPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_shaperToPortRateRatioPtr = {
     "shaperToPortRateRatioPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_sharedBufLimitPtr = {
     "sharedBufLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_sharedDescLimitPtr = {
     "sharedDescLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_sliceNumUsedPtr = {
     "sliceNumUsedPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_speedPtr = {
     "speedPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_speedResulutionMBpsPtr = {
     "speedResulutionMBpsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_tcForPfcResponsePtr = {
     "tcForPfcResponsePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_tcQueuePtr = {
     "tcQueuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_tcVectorPtr = {
     "tcVectorPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_tmBandwidthMbpsPtr = {
     "tmBandwidthMbpsPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_tsLimitPtr = {
     "tsLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_twLimitPtr = {
     "twLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_txFifoThresholdPtr = {
     "txFifoThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_txNumberPtr = {
     "txNumberPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_txSerdesLaneArr = {
     "txSerdesLaneArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_txSniffMaxBufNumPtr = {
     "txSniffMaxBufNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_txSniffMaxDescNumPtr = {
     "txSniffMaxDescNumPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_txqDqPortNumArr = {
     "txqDqPortNumArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_txqLLPortNumArr = {
     "txqLLPortNumArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_unitIndexPtr = {
     "unitIndexPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_vidxOffsetPtr = {
     "vidxOffsetPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_wrrWeightPtr = {
     "wrrWeightPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_xgPortsTokensRatePtr = {
     "xgPortsTokensRatePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_xoffLimitPtr = {
     "xoffLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_xoffThresholdPtr = {
     "xoffThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_xonLimitPtr = {
     "xonLimitPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U32_PTR_xonThresholdPtr = {
     "xonThresholdPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U32)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U64_PTR_cntrValuePtr = {
     "cntrValuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U64)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U64_PTR_countersArr = {
     "countersArr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U64)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U8_PTR_macSaLsbPtr = {
     "macSaLsbPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U8_PTR_minTcPtr = {
     "minTcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U8_PTR_numOfSerdeses = {
     "numOfSerdeses", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U8_PTR_numberPtr = {
     "numberPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U8_PTR_tcPtr = {
     "tcPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U8_PTR_tcQueuePtr = {
     "tcQueuePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_GT_U8_PTR_wrrWeightPtr = {
     "wrrWeightPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(GT_U8)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_MV_HWS_SERDES_ENCODING_TYPE_PTR_rxEncodingPtr = {
     "rxEncodingPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(MV_HWS_SERDES_ENCODING_TYPE)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_MV_HWS_SERDES_ENCODING_TYPE_PTR_txEncodingPtr = {
     "txEncodingPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(MV_HWS_SERDES_ENCODING_TYPE)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_MV_HWS_SERDES_PRESET_OVERRIDE_UNT_PTR_serdesPresetOverridePtr = {
     "serdesPresetOverridePtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(MV_HWS_SERDES_PRESET_OVERRIDE_UNT)
};
const PRV_CPSS_LOG_FUNC_PARAM_STC DX_OUT_MV_HWS_SERDES_RX_DATAPATH_CONFIG_STC_PTR_rxDatapathConfigPtr = {
     "rxDatapathConfigPtr", PRV_CPSS_LOG_PARAM_OUT_E,  PRV_CPSS_LOG_FUNC_TYPE_PTR_MAC(MV_HWS_SERDES_RX_DATAPATH_CONFIG_STC)
};


/********* API prototypes DB *********/

const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerPortParamsStructInit_PARAMS[] =  {
    &DX_IN_CPSS_PORT_MANAGER_PORT_TYPE_ENT_portType,
    &DX_INOUT_CPSS_PM_PORT_PARAMS_STC_PTR_portParamsStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortAnpInfoGet_PARAMS[] =  {
    &DX_IN_GT_SW_DEV_NUM_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_ANP_INFO_STC_PTR_anpInfoPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDynamicPizzaArbiterIfWorkConservingModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PA_UNIT_ENT_unit,
    &DX_IN_GT_BOOL_status
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDynamicPizzaArbiterIfWorkConservingModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PA_UNIT_ENT_unit,
    &DX_OUT_GT_BOOL_PTR_statusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortBuffersModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_BUFFERS_MODE_ENT_bufferMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortBufMemFifosThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT_fifoType,
    &DX_IN_GT_U32_descFifoThreshold,
    &DX_IN_GT_U32_txFifoThreshold,
    &DX_IN_GT_U32_minXFifoReadThreshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortBufMemFifosThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_BUF_MEM_FIFO_TYPE_ENT_fifoType,
    &DX_OUT_GT_U32_PTR_descFifoThresholdPtr,
    &DX_OUT_GT_U32_PTR_txFifoThresholdPtr,
    &DX_OUT_GT_U32_PTR_minXFifoReadThresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnCongestedQPriorityLocationSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT_congestedQPriorityLocation
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnMessageTypeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT_mType
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnModeEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_CN_MODE_ENT_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPacketLengthSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT_packetLength
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPrioritySpeedLocationSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT_prioritySpeedLocation
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupRxBufLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup,
    &DX_IN_GT_U32_rxBufLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupXoffLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup,
    &DX_IN_GT_U32_xoffLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupXonLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup,
    &DX_IN_GT_U32_xonLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupRxBufNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup,
    &DX_OUT_GT_U32_PTR_numOfBuffersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupRxBufLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup,
    &DX_OUT_GT_U32_PTR_rxBufLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupXoffLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup,
    &DX_OUT_GT_U32_PTR_xoffLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupXonLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_GROUP_ENT_portGroup,
    &DX_OUT_GT_U32_PTR_xonLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFcHolSysModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_HOL_FC_ENT_modeFcHol
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPhysicalPortMapReverseMappingGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_MAPPING_TYPE_ENT_origPortType,
    &DX_IN_GT_U32_origPortNum,
    &DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_physicalPortNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcCountingModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT_pfcCountMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_PFC_ENABLE_ENT_pfcEnable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcLossyDropConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC_PTR_lossyDropConfigPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalPfcTcVectorSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT_vectorType,
    &DX_IN_GT_U32_tcVector
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalPfcTcVectorGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_PIP_GLOBAL_PFC_TC_VECTOR_TYPES_ENT_vectorType,
    &DX_OUT_GT_U32_PTR_tcVectorPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalEtherTypeProtocolSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_PIP_PROTOCOL_ENT_protocol,
    &DX_IN_GT_U32_index,
    &DX_IN_GT_U16_HEX_etherType
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalEtherTypeProtocolGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_PIP_PROTOCOL_ENT_protocol,
    &DX_IN_GT_U32_index,
    &DX_OUT_GT_U16_HEX_PTR_etherTypePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxDmaGlobalDropCounterModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC_PTR_counterModeInfoPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSyncEtherRecoveryClkConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT_recoveryClkType,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSyncEtherRecoveryClkConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_TYPE_ENT_recoveryClkType,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_portNumPtr,
    &DX_OUT_GT_U32_PTR_laneNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueOffsetWidthSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT_queueOffsetWidth
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxByteCountChangeEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_bcChangeEnable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperConfigurationSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC_PTR_configsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSharedPolicySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT_policy
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropBufferConsumptionModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_mode,
    &DX_IN_GT_U32_length
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperTokenBucketMtuSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT_mtu
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortUnitInfoGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_DXCH_PORT_UNITS_ID_ENT_unitId,
    &DX_OUT_GT_U32_PTR_baseAddrPtr,
    &DX_OUT_GT_U32_PTR_unitIndexPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeToCpuSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_NET_RX_CPU_CODE_ENT_cpuCode,
    &DX_IN_GT_PHYSICAL_PORT_NUM_loopbackPortNum,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeToCpuGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_NET_RX_CPU_CODE_ENT_cpuCode,
    &DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_loopbackPortNumPtr,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropCommandSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PACKET_CMD_ENT_cmd,
    &DX_IN_CPSS_NET_RX_CPU_CODE_ENT_tailDropCode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortModeSpeedSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORTS_BMP_STC_PTR_portsBmpPtr,
    &DX_IN_GT_BOOL_powerUp,
    &DX_IN_CPSS_PORT_INTERFACE_MODE_ENT_ifMode,
    &DX_IN_CPSS_PORT_SPEED_ENT_speed
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnMessageGenerationConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_CNM_GENERATION_CONFIG_STC_PTR_cnmGenerationCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnFbCalcConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC_PTR_fbCalcCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerGlobalParamsOverride_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_MANAGER_GLOBAL_PARAMS_STC_PTR_globalParamsStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxBufLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U32_rxBufLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXoffLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U32_xoffLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXonLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U32_xonLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxBufLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet,
    &DX_OUT_GT_U32_PTR_rxBufLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXoffLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet,
    &DX_OUT_GT_U32_PTR_xoffLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXonLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet,
    &DX_OUT_GT_U32_PTR_xonLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastBuffersPriorityLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_MCAST_PRIORITY_ENT_mcastPriority,
    &DX_IN_GT_U32_mcastGuaranteedLimit,
    &DX_IN_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_alpha
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastBuffersPriorityLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_MCAST_PRIORITY_ENT_mcastPriority,
    &DX_OUT_GT_U32_PTR_mcastGuaranteedLimitPtr,
    &DX_OUT_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_PTR_alphaPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxProfileWeightedRandomTailDropEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_pfSet,
    &DX_IN_GT_U32_dp,
    &DX_IN_GT_U8_tc,
    &DX_IN_CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC_PTR_enablersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxProfileWeightedRandomTailDropEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_pfSet,
    &DX_IN_GT_U32_dp,
    &DX_IN_GT_U8_tc,
    &DX_OUT_CPSS_PORT_TX_TAIL_DROP_WRTD_ENABLERS_STC_PTR_enablersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTcSharedProfileEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_pfSet,
    &DX_IN_GT_U8_tc,
    &DX_IN_CPSS_PORT_TX_SHARED_DP_MODE_ENT_enableMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTcProfileSharedPoolSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_pfSet,
    &DX_IN_GT_U8_tc,
    &DX_IN_GT_U32_poolNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTcSharedProfileEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_pfSet,
    &DX_IN_GT_U8_tc,
    &DX_OUT_CPSS_PORT_TX_SHARED_DP_MODE_ENT_PTR_enableModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTcProfileSharedPoolGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_pfSet,
    &DX_IN_GT_U8_tc,
    &DX_OUT_GT_U32_PTR_poolNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropProfileBufferConsumptionModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profile,
    &DX_IN_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropProfileBufferConsumptionModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profile,
    &DX_OUT_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxDbaDebugProfileCountersEnable_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_CPSS_DP_LEVEL_ENT_dpLevel,
    &DX_IN_GT_U8_trafficClass
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEcnMarkingTailDropProfileEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_CPSS_DXCH_PORT_ECN_ENABLERS_STC_PTR_enablersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfilePortConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR_cnProfileCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropWredProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_CPSS_PORT_TAIL_DROP_WRED_PARAMS_STC_PTR_tailDropWredProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_portAlpha,
    &DX_IN_GT_U32_portMaxBuffLimit,
    &DX_IN_GT_U32_portMaxDescrLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileQueueConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR_cnProfileCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileQueueConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR_cnProfileCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcTailDropEcnMarkingProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_trafficClass,
    &DX_IN_CPSS_PORT_QUEUE_ECN_PARAMS_STC_PTR_tailDropEcnProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcTailDropProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_trafficClass,
    &DX_IN_CPSS_PORT_TX_Q_TAIL_DROP_PROF_TC_PARAMS_STC_PTR_tailDropProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcTailDropWredProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_trafficClass,
    &DX_IN_CPSS_PORT_TX_Q_TAIL_DROP_WRED_TC_DP_PROF_PARAMS_STC_PTR_tailDropWredProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcTailDropEcnMarkingProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_trafficClass,
    &DX_OUT_CPSS_PORT_QUEUE_ECN_PARAMS_STC_PTR_tailDropEcnProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcTailDropProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_trafficClass,
    &DX_OUT_CPSS_PORT_TX_Q_TAIL_DROP_PROF_TC_PARAMS_STC_PTR_tailDropProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcTailDropWredProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_trafficClass,
    &DX_OUT_CPSS_PORT_TX_Q_TAIL_DROP_WRED_TC_DP_PROF_PARAMS_STC_PTR_tailDropWredProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEcnMarkingTailDropProfileEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_OUT_CPSS_DXCH_PORT_ECN_ENABLERS_STC_PTR_enablersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfilePortConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_OUT_CPSS_PORT_CN_PROFILE_CONFIG_STC_PTR_cnProfileCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropWredProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_OUT_CPSS_PORT_TAIL_DROP_WRED_PARAMS_STC_PTR_tailDropWredProfileParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet,
    &DX_OUT_CPSS_PORT_TX_TAIL_DROP_DBA_ALPHA_ENT_PTR_portAlphaPtr,
    &DX_OUT_GT_U32_PTR_portMaxBuffLimitPtr,
    &DX_OUT_GT_U32_PTR_portMaxDescrLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxToCpuShaperModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_DROP_SHAPER_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcFifoArbiterWeigthsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC_PTR_weigthsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortProfileTxByteCountChangeEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profile,
    &DX_IN_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_bcMode,
    &DX_IN_CPSS_ADJUST_OPERATION_ENT_bcOp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSchedulerProfileBufferConsumptionModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profile,
    &DX_IN_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSchedulerProfileCountModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profile,
    &DX_IN_CPSS_PORT_TX_WRR_MODE_ENT_wrrMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortProfileTxByteCountChangeEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profile,
    &DX_OUT_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_PTR_bcModePtr,
    &DX_OUT_CPSS_ADJUST_OPERATION_ENT_PTR_bcOpPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSchedulerProfileBufferConsumptionModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profile,
    &DX_OUT_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSchedulerProfileCountModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profile,
    &DX_OUT_CPSS_PORT_TX_WRR_MODE_ENT_PTR_wrrModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTimerMapEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcShaperToPortRateRatioSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_U32_shaperToPortRateRatio
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcShaperToPortRateRatioGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_U32_PTR_shaperToPortRateRatioPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTimerMapEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropGlobalParamsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_TAIL_DROP_RESOURCE_MODE_ENT_resourceMode,
    &DX_IN_GT_U32_globalAvailableBuffers,
    &DX_IN_GT_U32_pool0AvailableBuffers,
    &DX_IN_GT_U32_pool1AvailableBuffers
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxWrrGlobalParamSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_WRR_MODE_ENT_wrrMode,
    &DX_IN_CPSS_PORT_TX_WRR_MTU_ENT_wrrMtu
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropWrtdMasksSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_CPSS_PORT_TX_WRTD_MASK_LSB_STC_PTR_maskLsbPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBufferStatisticsEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_enPortStat,
    &DX_IN_GT_BOOL_enQueueStat
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnQueueStatusModeEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_GT_HW_DEV_NUM_targetHwDev,
    &DX_IN_GT_PORT_NUM_targetPort
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcGlobalPbLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_GT_U32_globalPbLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPanicPauseThresholdsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_GT_U32_xoffLimit,
    &DX_IN_GT_U32_xonLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeForwardAndFromCpuEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_fromCpuEn,
    &DX_IN_GT_BOOL_singleTargetEn,
    &DX_IN_GT_BOOL_multiTargetEn
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnDbaPoolAvailableBuffGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_poolNum,
    &DX_OUT_GT_U32_PTR_poolAvailableBuffPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApPortEnableCtrlSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_srvCpuEnable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxDbaDebugControl_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_startStopDba,
    &DX_IN_GT_BOOL_startStopStatistics
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortVosOverrideControlModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_BOOL_vosOverride
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcReponceModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_IN_CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcReponceModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_IN_CPSS_DXCH_PORT_PFC_RESPONCE_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcDbaTcAvailableBuffersSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_IN_CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT_confMode,
    &DX_IN_GT_U8_tc,
    &DX_IN_GT_U32_availableBuffers
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcDbaTcAvailableBuffersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_IN_CPSS_PORT_TX_PFC_AVAILABLE_BUFF_CONF_MODE_ENT_confMode,
    &DX_IN_GT_U8_tc,
    &DX_OUT_GT_U32_PTR_availableBuffersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcDbaAvailableBuffSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_IN_GT_U32_availableBuff
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalBurstFifoThresholdsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_IN_GT_U32_priority,
    &DX_IN_GT_U32_threshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalBurstFifoThresholdsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_IN_GT_U32_priority,
    &DX_OUT_GT_U32_PTR_thresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcDbaAvailableBuffGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_OUT_GT_U32_PTR_availableBuffPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxDmaGlobalDropCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_DATA_PATH_BMP_dataPathBmp,
    &DX_OUT_GT_U64_PTR_counterPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPhysicalPortMapGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_firstPhysicalPortNumber,
    &DX_IN_GT_U32_portMapArraySize,
    &DX_OUT_CPSS_DXCH_PORT_MAP_STC_PTR_portMapArray
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxUburstDetectionProfileBindSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_physicalPortNumber,
    &DX_IN_GT_U32_queueOffset,
    &DX_IN_GT_U32_profileNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxUburstDetectionEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_physicalPortNumber,
    &DX_IN_GT_U32_queueOffset,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxUburstDetectionProfileBindGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_physicalPortNumber,
    &DX_IN_GT_U32_queueOffset,
    &DX_OUT_GT_U32_PTR_profileNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxUburstDetectionEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_physicalPortNumber,
    &DX_IN_GT_U32_tcQueue,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEnableWaWithLinkStatusSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_port
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DIRECTION_ENT_direction,
    &DX_IN_GT_U32_profile
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DIRECTION_ENT_direction,
    &DX_OUT_GT_U32_PTR_profilePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApIntropSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_AP_INTROP_STC_PTR_apIntropPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortAutoNegAdvertismentConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC_PTR_portAnAdvertismentPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_CN_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEeeLpiManualModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFlowControlModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_FC_MODE_ENT_fcMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFecModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_FEC_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacBrCountersOnMtiPortGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_MAC_BR_COUNTER_TYPE_ENT_macCountMode,
    &DX_OUT_CPSS_PORT_MAC_MTI_COUNTER_SET_STC_PTR_mtiMibStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacOversizedPacketsCounterModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT_counterMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortComboPortActiveMacSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_MAC_PARAMS_STC_PTR_macPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPcsLoopbackModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFlowControlIntervalSelectionGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT_PTR_portTypePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFlowControlIntervalSelectionSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT_portType
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFlowControlIntervalSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT_portType,
    &DX_IN_GT_U32_value
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFlowControlIntervalGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_PERIODIC_FC_TYPE_ENT_portType,
    &DX_OUT_GT_U32_PTR_valuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipPrioritySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT_type,
    &DX_IN_GT_U32_priority
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipPriorityGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_PIP_CLASSIFICATION_TYPE_ENT_type,
    &DX_OUT_GT_U32_PTR_priorityPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAutoTune_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT_portTuningMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAutoTuneExt_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_MODE_ENT_portTuningMode,
    &DX_IN_GT_U32_serdesOptAlgBmp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerPortParamsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PM_PORT_PARAMS_STC_PTR_portParamsStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPowerStatusSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_DIRECTION_ENT_direction,
    &DX_IN_GT_U32_lanesBmp,
    &DX_IN_GT_BOOL_powerUp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPreambleLengthSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_DIRECTION_ENT_direction,
    &DX_IN_GT_U32_length
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIlknChannelSpeedSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_DIRECTION_ENT_direction,
    &DX_IN_GT_U32_speed,
    &DX_OUT_GT_U32_PTR_actualSpeedPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPreambleLengthGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_DIRECTION_ENT_direction,
    &DX_OUT_GT_U32_PTR_lengthPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIlknChannelSpeedGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_DIRECTION_ENT_direction,
    &DX_OUT_GT_U32_PTR_speedPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDuplexModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_DUPLEX_ENT_dMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFlowControlEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_FLOW_CONTROL_ENT_state
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortInterfaceModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_INTERFACE_MODE_ENT_ifMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApSetActiveMode_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_INTERFACE_MODE_ENT_ifMode,
    &DX_IN_CPSS_PORT_SPEED_ENT_speed
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRemoteFaultSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_INTERFACE_MODE_ENT_ifMode,
    &DX_IN_CPSS_PORT_SPEED_ENT_speed,
    &DX_IN_GT_BOOL_send
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortInterfaceSpeedSupportGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_INTERFACE_MODE_ENT_ifMode,
    &DX_IN_CPSS_PORT_SPEED_ENT_speed,
    &DX_OUT_GT_BOOL_PTR_supportedPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortInterlakenCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_INTERLAKEN_COUNTER_ID_ENT_counterId,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_GT_U64_PTR_counterPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChMacCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_MAC_COUNTERS_ENT_cntrName,
    &DX_OUT_GT_U64_PTR_cntrValuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacPreemptionStatCounterstGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_MAC_MTI_BR_STAT_COUNTER_ENT_cntType,
    &DX_OUT_GT_U32_PTR_valuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLaneMacToSerdesMuxSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_MAC_TO_SERDES_STC_PTR_macToSerdesMuxStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerEventSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_MANAGER_STC_PTR_portEventStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerPortParamsUpdate_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_MANAGER_UPDATE_PARAMS_STC_PTR_updateParamsStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortModeSpeedAutoDetectAndConfig_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_MODE_SPEED_STC_PTR_portModeSpeedOptionsArrayPtr,
    &DX_IN_GT_U8_optionsArrayLen,
    &DX_OUT_CPSS_PORT_MODE_SPEED_STC_PTR_currentModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterBWModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_PA_BW_MODE_ENT_portMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPcsResetSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_PCS_RESET_MODE_ENT_mode,
    &DX_IN_GT_BOOL_state
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFcEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_PERIODIC_FLOW_CONTROL_TYPE_ENT_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxFcProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_RX_FC_PROFILE_SET_ENT_profileSet
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterIfConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_SPEED_ENT_portSpeed
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBindPortToDpSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_profileSet
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_TX_DROP_SHAPER_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBindPortToSchedulerProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXGmiiModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_XGMII_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIpgBaseSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_CPSS_PORT_XG_FIXED_IPG_ENT_ipgBase
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxByteCountChangeValueSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_32_bcValue
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPpmSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_32_ppmValue
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacCountersRxHistogramEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCtleBiasOverrideEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_PTR_overrideEnablePtr,
    &DX_IN_CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT_PTR_ctleBiasValuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApPortConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_apEnable,
    &DX_IN_CPSS_DXCH_PORT_AP_PARAMS_STC_PTR_apParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperAvbModeEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_avbModeEnable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPortThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr,
    &DX_IN_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR_hysteresisCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortComboModeEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_CPSS_DXCH_PORT_COMBO_PARAMS_STC_PTR_paramsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIsLinkUpStatusSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_isLinkUp,
    &DX_IN_GT_U8_PTR_trainLfArr,
    &DX_IN_GT_U8_PTR_enhTrainDelayArr,
    &DX_IN_GT_U8_PTR_currSerdesDelayArr,
    &DX_IN_GT_U16_PTR_serdesList,
    &DX_IN_GT_U8_numOfSerdeses
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCtleBiasOverrideEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_overrideEnable,
    &DX_IN_CPSS_DXCH_PORT_CTLE_BIAS_MODE_ENT_ctleBiasValue
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRefClockSourceOverrideEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_overrideEnable,
    &DX_IN_CPSS_PORT_REF_CLOCK_SOURCE_ENT_refClockSource
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDuplexAutoNegEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_state
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFlowCntrlAutoNegEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_state,
    &DX_IN_GT_BOOL_pauseAdvertise
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAlign90StateSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_BOOL_state,
    &DX_INOUT_CPSS_DXCH_PORT_ALIGN90_PARAMS_STC_PTR_serdesParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeForwardAndFromCpuSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_loopbackPortNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U16_burstSize,
    &DX_INOUT_GT_U32_PTR_maxRatePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAutoTuneOptAlgGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_PTR_serdesOptAlgBmpPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxdmaBurstLimitThresholdsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_almostFullThreshold,
    &DX_IN_GT_U32_fullThreshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnFcTimerSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_index,
    &DX_IN_GT_U32_timer
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnFcTimerGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_index,
    &DX_OUT_GT_U32_PTR_timerPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIpgSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_ipg
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesLoopbackModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneBmp,
    &DX_IN_CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesTuningSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneBmp,
    &DX_IN_CPSS_DXCH_PORT_SERDES_SPEED_ENT_serdesFrequency,
    &DX_IN_CPSS_PORT_SERDES_TUNE_STC_PTR_tuneValuesPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPolaritySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneBmp,
    &DX_IN_GT_BOOL_invertTx,
    &DX_IN_GT_BOOL_invertRx
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPMDLogGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesEyeMatrixGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SERDES_EYE_INPUT_STC_PTR_eye_inputPtr,
    &DX_OUT_CPSS_DXCH_PORT_SERDES_EYE_RESULT_STC_PTR_eye_resultsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesTuningGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SERDES_SPEED_ENT_serdesFrequency,
    &DX_OUT_CPSS_PORT_SERDES_TUNE_STC_PTR_tuneValuesPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSyncEtherRecoveryClkDividerValueSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT_clockSelect,
    &DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT_value
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSyncEtherRecoveredClkAutomaticMaskingEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT_clockSelect,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSyncEtherRecoveryClkDividerValueGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT_clockSelect,
    &DX_OUT_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLK_DIVIDER_ENT_PTR_valuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSyncEtherRecoveredClkAutomaticMaskingEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SYNC_ETHER_RECOVERY_CLOCK_SELECT_ENT_clockSelect,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesManualRxConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_PORT_SERDES_RX_CONFIG_STC_PTR_serdesRxCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesManualTxConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_PORT_SERDES_TX_CONFIG_STC_PTR_serdesTxCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesEyeMatrixPrint_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_GT_BOOL_noeye,
    &DX_IN_GT_U32_min_dwell_bits,
    &DX_IN_GT_U32_max_dwell_bits
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPresetOverrideSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_MV_HWS_SERDES_PRESET_OVERRIDE_UNT_PTR_serdesPresetOverride
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesLoopbackModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_CPSS_DXCH_PORT_SERDES_LOOPBACK_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesManualRxConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_CPSS_PORT_SERDES_RX_CONFIG_STC_PTR_serdesRxCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAutoTuneResultsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_CPSS_PORT_SERDES_TUNE_STC_PTR_serdesTunePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesManualTxConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_CPSS_PORT_SERDES_TX_CONFIG_STC_PTR_serdesTxCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPolarityGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_GT_BOOL_PTR_invertTxPtr,
    &DX_OUT_GT_BOOL_PTR_invertRxPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesDroGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_GT_U16_PTR_dro
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesEncodingTypeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_MV_HWS_SERDES_ENCODING_TYPE_PTR_txEncodingPtr,
    &DX_OUT_MV_HWS_SERDES_ENCODING_TYPE_PTR_rxEncodingPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPresetOverrideGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_MV_HWS_SERDES_PRESET_OVERRIDE_UNT_PTR_serdesPresetOverridePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesRxDatapathConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_MV_HWS_SERDES_RX_DATAPATH_CONFIG_STC_PTR_rxDatapathConfigPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMaxBufferFillLevelSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_maxBuffFillLvl
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMruSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_mruSize
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcSourcePortToPfcCounterSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_pfcCounterNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAdaptiveCtleBasedTemperature_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_phase
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_pipProfile
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnSpeedIndexSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_portSpeedIndex
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxPriorityGroupSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_priorityGroup
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_profileIndex
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTcToQueueMapGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_queue,
    &DX_OUT_GT_U32_PTR_tcForPfcResponsePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXgPscLanesSwapSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_PTR_rxSerdesLaneArr,
    &DX_IN_GT_U32_PTR_txSerdesLaneArr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEomMatrixGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_serdesNum,
    &DX_IN_GT_U32_samplingTime,
    &DX_OUT_GT_U32_PTR_rowSizePtr,
    &DX_OUT_CPSS_DXCH_PORT_EOM_MATRIX_STC_PTR_matrixPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEomBaudRateGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_serdesNum,
    &DX_OUT_GT_U32_PTR_baudRatePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEomDfeResGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_serdesNum,
    &DX_OUT_GT_U32_PTR_dfeResPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAutoTuneOptAlgSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_serdesOptAlgBmp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesSquelchSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_squelch
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcResponceEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_tc,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcResponceEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_tc,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTcToQueueMapSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_tcForPfcResponse,
    &DX_IN_GT_U32_queue
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcHeadroomThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_threshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEeeLpiTimeLimitsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_twLimit,
    &DX_IN_GT_U32_liLimit,
    &DX_IN_GT_U32_tsLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFlowControlCounterSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_value
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxWrrWeightSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_wrrWeight
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRemoteFcParametersSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U32_xOffThreshold,
    &DX_IN_GT_U32_xOnThreshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacSaLsbSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_macSaLsb
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesEnhancedAutoTune_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_min_LF,
    &DX_IN_GT_U8_max_LF
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesEnhancedTuneLite_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_min_dly,
    &DX_IN_GT_U8_max_dly
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortExtraIpgSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_number
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApSerdesRxParametersManualSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_serdesLane,
    &DX_IN_CPSS_PORT_AP_SERDES_RX_CONFIG_STC_PTR_rxOverrideParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApSerdesTxParametersOffsetSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_serdesLane,
    &DX_IN_CPSS_PORT_AP_SERDES_TX_OFFSETS_STC_PTR_serdesTxOffsetsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPortTcThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tc,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueMaxBufferFillLevelSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tc,
    &DX_IN_GT_U32_maxBuffFillLvl
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPortTcThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tc,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPortTcHeadroomCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tc,
    &DX_OUT_GT_U32_PTR_ctrValPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueMaxBufferFillLevelGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tc,
    &DX_OUT_GT_U32_PTR_maxBuffFillLvlPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQShaperAvbModeEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_BOOL_avbModeEnable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueingEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQShaperProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_U16_burstSize,
    &DX_INOUT_GT_U32_PTR_maxRatePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnMessageTriggeringStateSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_U32_qcnSampleInterval,
    &DX_IN_GT_U32_qlenOld
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQShaperAvbModeEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_BOOL_PTR_avbModeEnablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueingEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQMinimalRateGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_U16_PTR_burstSizePtr,
    &DX_OUT_GT_U32_PTR_maxRatePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQShaperProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_U16_PTR_burstSizePtr,
    &DX_OUT_GT_U32_PTR_maxRatePtr,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnMessageTriggeringStateGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_U32_PTR_qcnSampleIntervalPtr,
    &DX_OUT_GT_U32_PTR_qlenOldPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPortTcHeadroomPeakMonitorSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_trafClass
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcDescNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_trafClass,
    &DX_OUT_GT_U16_PTR_numberPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTx4TcBufNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U8_trafClass,
    &DX_OUT_GT_U32_PTR_numPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApDebugInfoGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_MV_HWS_AP_DEBUG_LOG_OUTPUT_ENT_output
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortAdaptiveCtleBasedTemperatureSendMsg_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_MV_HWS_PORT_STANDARD_portMode,
    &DX_IN_GT_BOOL_linkUp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesActiveLanesListGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_ACTIVE_LANES_STC_PTR_activeLanePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPhysicalPortDetailedMapGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_DETAILED_PORT_MAP_STC_PTR_portMapShadowPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApIntropGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_AP_INTROP_STC_PTR_apIntropPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApStatsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_AP_STATS_STC_PTR_apStatsPtr,
    &DX_OUT_GT_U16_PTR_intropAbilityMaxIntervalPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApPortStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_AP_STATUS_STC_PTR_apStatusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortAutoNegAdvertismentConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_AUTONEG_ADVERTISMENT_STC_PTR_portAnAdvertismentPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_CN_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEeeLpiManualModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_EEE_LPI_MANUAL_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEeeLpiStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_EEE_LPI_STATUS_STC_PTR_statusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFlowControlModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_FC_MODE_ENT_PTR_fcModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFecModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_FEC_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacOversizedPacketsCounterModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_MAC_OVERSIZED_PACKETS_COUNTER_MODE_ENT_PTR_counterModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortComboPortActiveMacGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_MAC_PARAMS_STC_PTR_macPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPcsLoopbackModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_PCS_LOOPBACK_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAutoTuneStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT_PTR_rxTuneStatusPtr,
    &DX_OUT_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT_PTR_txTuneStatusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesAlign90StatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_SERDES_AUTO_TUNE_STATUS_ENT_PTR_statusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacPcsStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_PORT_STATUS_STC_PTR_portStatusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChRsFecStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_RSFEC_STATUS_STC_PTR_rsfecStatusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChFcFecCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_FCFEC_COUNTERS_STC_PTR_fcfecCountersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerPortParamsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PM_PORT_PARAMS_STC_PTR_portParamsStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortAttributesOnPortGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_ATTRIBUTES_STC_PTR_portAttributSetArrayPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDuplexModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_DUPLEX_ENT_PTR_dModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFlowControlEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_FLOW_CONTROL_ENT_PTR_statePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortInterfaceModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_INTERFACE_MODE_ENT_PTR_ifModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacCountersOnCgPortGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MAC_CG_COUNTER_SET_STC_PTR_cgMibStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacCountersOnPortGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MAC_COUNTER_SET_STC_PTR_portMacCounterSetArrayPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacCountersOnMtiPortGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MAC_MTI_COUNTER_SET_STC_PTR_mtiMibStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MAC_STATUS_STC_PTR_portMacStatusPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLaneMacToSerdesMuxGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MAC_TO_SERDES_STC_PTR_macToSerdesMuxStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacTypeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MAC_TYPE_ENT_PTR_portMacTypePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerStatGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MANAGER_STATISTICS_STC_PTR_portStatStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortManagerStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_MANAGER_STATUS_STC_PTR_portStagePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterBWModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_PA_BW_MODE_ENT_PTR_portModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFcEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_PERIODIC_FLOW_CONTROL_TYPE_ENT_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxFcProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_RX_FC_PROFILE_SET_ENT_PTR_profileSetPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBindPortToDpGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_TX_DROP_PROFILE_SET_ENT_PTR_profileSetPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_TX_DROP_SHAPER_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBindPortToSchedulerProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_PTR_profileSetPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXGmiiModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_XGMII_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIpgBaseGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_PORT_XG_FIXED_IPG_ENT_PTR_ipgBasePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChRsFecCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_CPSS_RSFEC_COUNTERS_STC_PTR_rsfecCountersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxByteCountChangeValueGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_32_PTR_bcValuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesPpmGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_32_PTR_ppmValuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDiagTemperatureGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_32_PTR_temperaturePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApPortEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_apEnablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApPortConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_apEnablePtr,
    &DX_OUT_CPSS_DXCH_PORT_AP_PARAMS_STC_PTR_apParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperAvbModeEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_avbModeEnablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacCountersCaptureTriggerGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_captureIsDonePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesCDRLockStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_cdrLockPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPortThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr,
    &DX_OUT_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR_hysteresisCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortComboModeEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_CPSS_DXCH_PORT_COMBO_PARAMS_STC_PTR_paramsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPcsGearBoxStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_gbLockPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPhysicalPortMapIsCpuGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_isCpuPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLinkStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_isLinkUpPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXgmiiLocalFaultGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_isLocalFaultPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRemoteFaultConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_isRemoteFaultPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPhysicalPortMapIsValidGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_isValidPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesRxPllLockGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_lockPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRefClockSourceOverrideEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_overrideEnablePtr,
    &DX_OUT_CPSS_PORT_REF_CLOCK_SOURCE_ENT_PTR_refClockSourcePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPcsSyncStableStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_signalStatePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApLock_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_statePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFlowCntrlAutoNegEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_statePtr,
    &DX_OUT_GT_BOOL_PTR_pauseAdvertisePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPcsSyncStatusGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_BOOL_PTR_syncPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U16_PTR_burstSizePtr,
    &DX_OUT_GT_U32_PTR_maxRatePtr,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxDescNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U16_PTR_numberPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortAdaptiveCtleBasedTemperatureDbGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U16_PTR_trainLfArr,
    &DX_OUT_GT_U16_PTR_enhTrainDelayArr,
    &DX_OUT_GT_U16_PTR_currSerdesDelayArr,
    &DX_OUT_GT_U16_PTR_serdesList,
    &DX_OUT_GT_U8_PTR_numOfSerdeses
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxdmaBurstLimitThresholdsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_almostFullThresholdPtr,
    &DX_OUT_GT_U32_PTR_fullThresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIpgGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_ipgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeForwardAndFromCpuGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_loopbackPortNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMaxBufferFillLevelGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_maxBuffFillLvlPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMruGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_mruSizePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxBufNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_numOfBuffersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBufNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_numPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcSourcePortToPfcCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_pfcCounterNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_pipProfilePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesGroupGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_portSerdesGroupPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnSpeedIndexGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_portSpeedIndexPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxPriorityGroupGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_priorityGroupPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_profileIndexPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcHeadroomThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_thresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEeeLpiTimeLimitsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_twLimitPtr,
    &DX_OUT_GT_U32_PTR_liLimitPtr,
    &DX_OUT_GT_U32_PTR_tsLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPeriodicFlowControlCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_valuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDiagVoltageGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_voltagePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxWrrWeightGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_wrrWeightPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRemoteFcParametersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_xOffThresholdPtr,
    &DX_OUT_GT_U32_PTR_xOnThresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortXgPscLanesSwapGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_rxSerdesLaneArr,
    &DX_OUT_GT_U32_PTR_txSerdesLaneArr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipDropCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U64_PTR_counterPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMacSaLsbGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U8_PTR_macSaLsbPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortExtraIpgGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_OUT_GT_U8_PTR_numberPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDpDebugCountersResetAndEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_unitRepresentingPort,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDpDebugRxToCpCountingConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_unitRepresentingPort,
    &DX_IN_GT_U32_criteriaParamBmp,
    &DX_IN_GT_BOOL_cutThroughPacket,
    &DX_IN_GT_U32_rxToCpPriority,
    &DX_IN_GT_BOOL_latencySensitive,
    &DX_IN_GT_BOOL_headOrTailDispatch
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDpDebugCpToRxCountingConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_unitRepresentingPort,
    &DX_IN_GT_U32_criteriaParamBmp,
    &DX_IN_GT_BOOL_multicastPacket,
    &DX_IN_GT_BOOL_cutThroughPacket,
    &DX_IN_GT_BOOL_cutThroughTerminated,
    &DX_IN_GT_BOOL_trunkatedHeader,
    &DX_IN_GT_BOOL_dummyDescriptor,
    &DX_IN_GT_BOOL_highPriorityPacket,
    &DX_IN_GT_BOOL_contextDone,
    &DX_IN_GT_BOOL_descriptorValid
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDpDebugRxToCpCountValueGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_unitRepresentingPort,
    &DX_OUT_GT_U32_PTR_countValuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDpDebugRxToCpCountingConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_unitRepresentingPort,
    &DX_OUT_GT_U32_PTR_criteriaParamBmpPtr,
    &DX_OUT_GT_BOOL_PTR_cutThroughPacketPtr,
    &DX_OUT_GT_U32_PTR_rxToCpPriorityPtr,
    &DX_OUT_GT_BOOL_PTR_latencySensitivePtr,
    &DX_OUT_GT_BOOL_PTR_headOrTailDispatchPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDpDebugCpToRxCountingConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PHYSICAL_PORT_NUM_unitRepresentingPort,
    &DX_OUT_GT_U32_PTR_criteriaParamBmpPtr,
    &DX_OUT_GT_BOOL_PTR_multicastPacketPtr,
    &DX_OUT_GT_BOOL_PTR_cutThroughPacketPtr,
    &DX_OUT_GT_BOOL_PTR_cutThroughTerminatedPtr,
    &DX_OUT_GT_BOOL_PTR_trunkatedHeaderPtr,
    &DX_OUT_GT_BOOL_PTR_dummyDescriptorPtr,
    &DX_OUT_GT_BOOL_PTR_highPriorityPacketPtr,
    &DX_OUT_GT_BOOL_PTR_contextDonePtr,
    &DX_OUT_GT_BOOL_PTR_descriptorValidPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_GROUPS_BMP_portGroupsBmp,
    &DX_IN_CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT_thresholdType,
    &DX_IN_GT_U32_threshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_GROUPS_BMP_portGroupsBmp,
    &DX_IN_CPSS_DXCH_PORT_PIP_GLOBAL_THRESHOLD_TYPES_ENT_thresholdType,
    &DX_OUT_GT_U32_PTR_thresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_GROUPS_BMP_portGroupsBmp,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupEgressCntrModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_GROUPS_BMP_portGroupsBmp,
    &DX_IN_GT_U8_cntrSetNum,
    &DX_IN_CPSS_PORT_EGRESS_CNT_MODE_ENT_setModeBmp,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U16_vlanId,
    &DX_IN_GT_U8_tc,
    &DX_IN_CPSS_DP_LEVEL_ENT_dpLevel
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupEgressCntrsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_GROUPS_BMP_portGroupsBmp,
    &DX_IN_GT_U8_cntrSetNum,
    &DX_OUT_CPSS_PORT_EGRESS_CNTR_STC_PTR_egrCntrPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGroupEgressCntrModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_GROUPS_BMP_portGroupsBmp,
    &DX_IN_GT_U8_cntrSetNum,
    &DX_OUT_CPSS_PORT_EGRESS_CNT_MODE_ENT_PTR_setModeBmpPtr,
    &DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_portNumPtr,
    &DX_OUT_GT_U16_PTR_vlanIdPtr,
    &DX_OUT_GT_U8_PTR_tcPtr,
    &DX_OUT_CPSS_DP_LEVEL_ENT_PTR_dpLevelPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueOffsetModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_NUM_portNum,
    &DX_IN_CPSS_DXCH_QUEUE_OFFSET_MODE_ENT_offsetMode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcFifoSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_NUM_portNum,
    &DX_IN_GT_U32_mcFifo
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMruProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_NUM_portNum,
    &DX_IN_GT_U32_profileId
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueOffsetModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_NUM_portNum,
    &DX_OUT_CPSS_DXCH_QUEUE_OFFSET_MODE_ENT_PTR_offsetModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcFifoGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_mcFifoPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortMruProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_PORT_NUM_portNum,
    &DX_OUT_GT_U32_PTR_profileIdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeToAnalyzerSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_analyzerIndex,
    &DX_IN_GT_PHYSICAL_PORT_NUM_loopbackPortNum,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeToAnalyzerGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_analyzerIndex,
    &DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_loopbackPortNumPtr,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnDbaAvailableBuffSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_availableBuff
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortUnitInfoGetByAddr_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_baseAddr,
    &DX_OUT_CPSS_DXCH_PORT_UNITS_ID_ENT_PTR_unitIdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIlknChannelSpeedResolutionSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_channelSpeedResMbps,
    &DX_OUT_GT_U32_PTR_maxIlknIFSpeedMbpsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxMcCntrGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_cntrIdx,
    &DX_OUT_GT_U32_PTR_mcCntrPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxResourceHistogramThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_cntrNum,
    &DX_IN_GT_U32_threshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxResourceHistogramCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_cntrNum,
    &DX_OUT_GT_U32_PTR_cntrPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxResourceHistogramThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_cntrNum,
    &DX_OUT_GT_U32_PTR_thresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCpllCfgInit_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_cpllNum,
    &DX_IN_CPSS_DXCH_PORT_CPLL_INPUT_FREQUENCY_ENT_inputFreq,
    &DX_IN_CPSS_DXCH_PORT_CPLL_OUTPUT_FREQUENCY_ENT_outputFreq
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnQcnTriggerSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_IN_CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC_PTR_qcnTriggerPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalMacDaClassificationEntrySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_IN_CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC_PTR_entryPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalVidClassificationSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_IN_GT_U16_vid
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortParserGlobalTpidSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_IN_GT_U16_HEX_etherType,
    &DX_IN_CPSS_BRG_TPID_SIZE_TYPE_ENT_tpidSize
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPauseTimerMapTableEntrySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_IN_GT_U32_pauseTimer
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnQcnTriggerGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_OUT_CPSS_DXCH_PORT_CN_TRIGGER_CONFIG_STC_PTR_qcnTriggerPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalMacDaClassificationEntryGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_OUT_CPSS_DXCH_PORT_PIP_MAC_DA_CLASSIFICATION_STC_PTR_entryPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalVidClassificationGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_OUT_GT_U16_PTR_vidPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortParserGlobalTpidGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_OUT_GT_U16_HEX_PTR_etherTypePtr,
    &DX_OUT_CPSS_BRG_TPID_SIZE_TYPE_ENT_PTR_tpidSizePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPauseTimerMapTableEntryGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_index,
    &DX_OUT_GT_U32_PTR_pauseTimerPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBuffersSharingMaxLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_limit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxDbaAvailBuffSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_maxBuff
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropSharedBuffMaxLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_maxSharedBufferLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcFifoPriorityAttributesSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_mcFifo,
    &DX_IN_GT_U32_threshold,
    &DX_IN_GT_U8_minTc,
    &DX_IN_CPSS_DP_LEVEL_ENT_maxDp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcFifoPriorityAttributesGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_mcFifo,
    &DX_OUT_GT_U32_PTR_thresholdPtr,
    &DX_OUT_GT_U8_PTR_minTcPtr,
    &DX_OUT_CPSS_DP_LEVEL_ENT_PTR_maxDpPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastAvailableBuffersSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_mcastAvailableBuffersNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastBuffersLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_mcastMaxBufNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastPcktDescrLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_mcastMaxDescNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalThresholdsRandomizationNumLsbSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_numLsb
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRemotePortsMacCountersByPacketParse_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_numOfBuff,
    &DX_IN_GT_U8_PTR_PTR_packetBuffsArrPtr,
    &DX_IN_GT_U32_PTR_buffLenArr,
    &DX_IN_CPSS_DXCH_NET_RX_PARAMS_STC_PTR_rxParamsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTimerToQueueMapSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_pfcTimer,
    &DX_IN_GT_U32_tcQueue
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTimerToQueueMapGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_pfcTimer,
    &DX_OUT_GT_U32_PTR_tcQueuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalProfilePrioritySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_pipProfile,
    &DX_IN_CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT_type,
    &DX_IN_GT_U32_fieldIndex,
    &DX_IN_GT_U32_priority
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalProfilePriorityGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_pipProfile,
    &DX_IN_CPSS_DXCH_PORT_PIP_PROFILE_CLASSIFICATION_TYPE_ENT_type,
    &DX_IN_GT_U32_fieldIndex,
    &DX_OUT_GT_U32_PTR_priorityPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterPipeBWMinPortSpeedResolutionSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_pipeBandwithInGbps,
    &DX_IN_CPSS_DXCH_MIN_SPEED_ENT_minimalPortSpeedMBps
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSharedPoolLimitsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_poolNum,
    &DX_IN_GT_U32_maxBufNum,
    &DX_IN_GT_U32_maxDescNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnDbaPoolAvailableBuffSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_poolNum,
    &DX_IN_GT_U32_poolAvailableBuff
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSharedPoolLimitsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_poolNum,
    &DX_OUT_GT_U32_PTR_maxBufNumPtr,
    &DX_OUT_GT_U32_PTR_maxDescNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesSequenceGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroup,
    &DX_IN_CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT_seqType,
    &DX_IN_GT_U32_lineNum,
    &DX_OUT_CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC_PTR_seqLinePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesSequenceSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroup,
    &DX_IN_GT_BOOL_firstLine,
    &DX_IN_CPSS_DXCH_PORT_COM_PHY_H_SUB_SEQ_ENT_seqType,
    &DX_IN_CPSS_DXCH_PORT_UNITS_ID_ENT_unitId,
    &DX_IN_CPSS_DXCH_PORT_SERDES_OPERATION_CFG_STC_PTR_seqLinePtr,
    &DX_IN_GT_U32_numOfOp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesInternalRegisterAccess_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroup,
    &DX_IN_GT_U32_serdesNum,
    &DX_IN_GT_U32_interruptCode,
    &DX_IN_GT_U32_interruptData,
    &DX_OUT_GT_32_PTR_retVal
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesErrorInject_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroup,
    &DX_IN_GT_U32_serdesNum,
    &DX_IN_GT_U32_numOfBits,
    &DX_IN_CPSS_PORT_DIRECTION_ENT_direction
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterIfUserTableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupBmp,
    &DX_IN_CPSS_DXCH_PIZZA_PROFILE_STC_PTR_pizzaProfilePtr,
    &DX_IN_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR_portGroupPortSpeed2SliceNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterIfUserTableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupBmp,
    &DX_OUT_CPSS_DXCH_PIZZA_PROFILE_STC_PTR_PTR_pizzaProfilePtrPtrPtr,
    &DX_OUT_CPSS_DXCH_PORT_PIZZA_PORTGROUP_SPEED_TO_SLICENUM_STC_PTR_PTR_portGroupPortSpeed2SliceNumPtrPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChSliceStateSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupId,
    &DX_IN_CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT_unitId,
    &DX_IN_GT_U32_sliceNum,
    &DX_IN_GT_U32_localPortNum,
    &DX_IN_GT_BOOL_isEnable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChSliceStateGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupId,
    &DX_IN_CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT_unitId,
    &DX_IN_GT_U32_sliceNum,
    &DX_OUT_GT_U32_PTR_localPortNumPtr,
    &DX_OUT_GT_BOOL_PTR_isEnablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChSlicesNumSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupId,
    &DX_IN_CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT_unitId,
    &DX_IN_GT_U32_sliceNumToConfig
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChSlicesNumGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupId,
    &DX_IN_CPSS_DXCH_DIAG_PIZZA_ARBITER_UNIT_ENT_unitId,
    &DX_OUT_GT_U32_PTR_numOfConfiguredSlicesPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterIfPortStateGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupId,
    &DX_IN_GT_PHYSICAL_PORT_NUM_localPortNum,
    &DX_OUT_GT_U32_PTR_sliceNumUsedPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesLaneSignalDetectGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupId,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_GT_BOOL_PTR_signalStatePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterDevStateGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupId,
    &DX_OUT_CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC_PTR_pizzaDeviceStatePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterIfSliceStateGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupIdx,
    &DX_IN_GT_U32_sliceID,
    &DX_OUT_GT_BOOL_PTR_isOccupiedPtr,
    &DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_portNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesLaneTuningSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SERDES_SPEED_ENT_serdesFrequency,
    &DX_IN_CPSS_PORT_SERDES_TUNE_STC_PTR_tuneValuesPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesLaneTuningGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_CPSS_DXCH_PORT_SERDES_SPEED_ENT_serdesFrequency,
    &DX_OUT_CPSS_PORT_SERDES_TUNE_STC_PTR_tuneValuesPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesLanePolaritySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupNum,
    &DX_IN_GT_U32_laneNum,
    &DX_IN_GT_BOOL_invertTx,
    &DX_IN_GT_BOOL_invertRx
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesLanePolarityGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupNum,
    &DX_IN_GT_U32_laneNum,
    &DX_OUT_GT_BOOL_PTR_invertTx,
    &DX_OUT_GT_BOOL_PTR_invertRx
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupNum,
    &DX_OUT_GT_BOOL_PTR_enabledPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApResolvedPortsBmpGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portGroupNum,
    &DX_OUT_GT_U32_PTR_apResolvedPortsBmpPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPhysicalPortMapSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_portMapArraySize,
    &DX_IN_CPSS_DXCH_PORT_MAP_STC_PTR_portMapArrayPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortProfileMruSizeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profile,
    &DX_IN_GT_U32_mruSize
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortProfileMruSizeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profile,
    &DX_OUT_GT_U32_PTR_mruSizePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileIndex,
    &DX_IN_GT_U32_threshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcProfileQueueConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileIndex,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC_PTR_pfcProfileCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileQueueThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileIndex,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_U32_threshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcProfileQueueConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileIndex,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_CPSS_DXCH_PORT_PFC_PROFILE_CONFIG_STC_PTR_pfcProfileCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileQueueThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileIndex,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_U32_PTR_thresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnProfileThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileIndex,
    &DX_OUT_GT_U32_PTR_thresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxUburstDetectionProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileNum,
    &DX_IN_CPSS_DXCH_UBURST_PROFILE_STC_PTR_profilePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxUburstDetectionProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_profileNum,
    &DX_OUT_CPSS_DXCH_UBURST_PROFILE_STC_PTR_profilePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueOffsetMapSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_queueOffset8bit,
    &DX_IN_GT_U32_queueOffset4bit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueOffsetMapGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_queueOffset8bit,
    &DX_OUT_GT_U32_PTR_queueOffset4bitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSniffedBuffersLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_rxSniffMaxBufNum,
    &DX_IN_GT_U32_txSniffMaxBufNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSniffedPcktDescrLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_rxSniffMaxDescNum,
    &DX_IN_GT_U32_txSniffMaxDescNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSharedGlobalResourceLimitsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_sharedBufLimit,
    &DX_IN_GT_U32_sharedDescLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_srcProfile,
    &DX_IN_GT_U32_trgProfile,
    &DX_IN_GT_U32_tc,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_srcProfile,
    &DX_IN_GT_U32_trgProfile,
    &DX_IN_GT_U32_tc,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueDumpAll_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_tailDropDumpBmp
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcGlobalTcThresholdSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_tc,
    &DX_IN_GT_BOOL_enable,
    &DX_IN_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr,
    &DX_IN_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR_hysteresisCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcGlobalTcThresholdGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_tc,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_CPSS_DXCH_PFC_THRESHOLD_STC_PTR_thresholdCfgPtr,
    &DX_OUT_CPSS_DXCH_PFC_HYSTERESIS_CONF_STC_PTR_hysteresisCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSharedResourceDescNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_tcQueue,
    &DX_OUT_GT_U32_PTR_numberPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPacketBufferFillCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_tileIndex,
    &DX_IN_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_MEMORY_ENT_counterMemory,
    &DX_IN_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_SCOPE_ENT_counterScope,
    &DX_IN_CPSS_DXCH_PORT_PACKET_BUFFER_COUNTER_VALUE_ENT_counterValue,
    &DX_OUT_GT_U32_PTR_receivedValuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortResourceTmBandwidthSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_tmBandwidthMbps
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackEvidxMappingSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_vidxOffset,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCascadePfcParametersSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_xOffThreshold,
    &DX_IN_GT_U32_xOnThreshold,
    &DX_IN_GT_U32_timer,
    &DX_IN_GT_U32_tcBitmap
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperGlobalParamsSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_xgPortsTokensRate,
    &DX_IN_GT_U32_gigPortsTokensRate,
    &DX_IN_GT_U32_gigPortsSlowRateRatio
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChGlobalXoffLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_xoffLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChGlobalXonLimitSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_xonLimit
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcShaperMaskSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U32_HEX_mask
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEgressCntrModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_cntrSetNum,
    &DX_IN_CPSS_PORT_EGRESS_CNT_MODE_ENT_setModeBmp,
    &DX_IN_GT_PHYSICAL_PORT_NUM_portNum,
    &DX_IN_GT_U16_vlanId,
    &DX_IN_GT_U8_tc,
    &DX_IN_CPSS_DP_LEVEL_ENT_dpLevel
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEgressCntrsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_cntrSetNum,
    &DX_OUT_CPSS_PORT_EGRESS_CNTR_STC_PTR_egrCntrPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortEgressCntrModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_cntrSetNum,
    &DX_OUT_CPSS_PORT_EGRESS_CNT_MODE_ENT_PTR_setModeBmpPtr,
    &DX_OUT_GT_PHYSICAL_PORT_NUM_PTR_portNumPtr,
    &DX_OUT_GT_U16_PTR_vlanIdPtr,
    &DX_OUT_GT_U8_PTR_tcPtr,
    &DX_OUT_CPSS_DP_LEVEL_ENT_PTR_dpLevelPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnSampleEntrySet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_entryIndex,
    &DX_IN_CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC_PTR_entryPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnSampleEntryGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_entryIndex,
    &DX_OUT_CPSS_PORT_CN_SAMPLE_INTERVAL_ENTRY_STC_PTR_entryPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortSerdesRxauiManualTxConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_numOfPorts,
    &DX_IN_CPSS_DXCH_PORT_SERDES_AC3X1690TX_PARAM_CONFIG_STC_PTR_serdesRxauiTxCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPoolHeadroomCountersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_poolId,
    &DX_OUT_GT_U32_PTR_currentValPtr,
    &DX_OUT_GT_U32_PTR_maxPeakValPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTcResourceModeSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tc,
    &DX_IN_CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT_mode
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTcMapToSharedPoolSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tc,
    &DX_IN_GT_U32_poolNum
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcTcResourceModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tc,
    &DX_OUT_CPSS_PORT_TX_PFC_RESOURCE_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcGlobalTcHeadroomCountersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tc,
    &DX_OUT_GT_U32_PTR_currentValPtr,
    &DX_OUT_GT_U32_PTR_maxPeakValPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTcMapToSharedPoolGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tc,
    &DX_OUT_GT_U32_PTR_poolNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnFrameQueueSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQArbGroupSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_CPSS_PORT_TX_Q_ARB_GROUP_ENT_arbGroup,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQArbGroupGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet,
    &DX_OUT_CPSS_PORT_TX_Q_ARB_GROUP_ENT_PTR_arbGroupPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQWrrProfileGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet,
    &DX_OUT_GT_U8_PTR_wrrWeightPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnQueueAwareEnableSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_BOOL_enable
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_U32_pfcCounterNum,
    &DX_OUT_GT_U32_PTR_pfcCounterValuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcGlobalQueueConfigSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_U32_xoffThreshold,
    &DX_IN_GT_U32_dropThreshold,
    &DX_IN_GT_U32_xonThreshold
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQWrrProfileSet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_IN_GT_U8_wrrWeight,
    &DX_IN_CPSS_PORT_TX_SCHEDULER_PROFILE_SET_ENT_profileSet
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnQueueAwareEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcQueueCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_U32_PTR_cntPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcGlobalQueueConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_IN_GT_U8_tcQueue,
    &DX_OUT_GT_U32_PTR_xoffThresholdPtr,
    &DX_OUT_GT_U32_PTR_dropThresholdPtr,
    &DX_OUT_GT_U32_PTR_xonThresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxUburstEventInfoGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_INOUT_GT_U32_PTR_uBurstEventsSizePtr,
    &DX_OUT_CPSS_DXCH_UBURST_INFO_STC_PTR_uBurstDataPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortBuffersModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_BUFFERS_MODE_ENT_PTR_bufferModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnCongestedQPriorityLocationGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_CN_CONGESTED_Q_PRIORITY_LOCATION_ENT_PTR_congestedQPriorityLocationPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnMessageTypeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_CN_MESSAGE_TYPE_ENT_PTR_mTypePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnModeEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_CN_MODE_ENT_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPacketLengthGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_CN_PACKET_LENGTH_ENT_PTR_packetLengthPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPrioritySpeedLocationGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_CN_PRIORITY_SPEED_LOCATION_ENT_PTR_prioritySpeedLocationPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFcHolSysModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_HOL_FC_ENT_PTR_modeFcHolPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcCountingModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_PFC_COUNT_MODE_ENT_PTR_pfcCountModePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_PFC_ENABLE_ENT_PTR_pfcEnablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcLossyDropConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_PFC_LOSSY_DROP_CONFIG_STC_PTR_lossyDropConfigPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxDmaGlobalDropCounterModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_RXDMA_DROP_COUNTER_MODE_INFO_STC_PTR_counterModeInfoPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortStatTxDebugCountersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_STAT_TX_DROP_COUNTERS_STC_PTR_dropCntrStcPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxQueueOffsetWidthGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_TXQ_OFFSET_WIDTH_ENT_PTR_queueOffsetWidthPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxByteCountChangeEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_TX_BC_CHANGE_ENABLE_ENT_PTR_bcChangeEnablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperConfigurationGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_TX_SHAPER_CONFIG_STC_PTR_configsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSharedPolicyGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_TX_SHARED_POLICY_ENT_PTR_policyPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropBufferConsumptionModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_TX_TAIL_DROP_BUFFER_CONSUMPTION_MODE_ENT_PTR_modePtr,
    &DX_OUT_GT_U32_PTR_lengthPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperTokenBucketMtuGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_DXCH_PORT_TX_TOKEN_BUCKET_MTU_ENT_PTR_mtuPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropCommandGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PACKET_CMD_ENT_PTR_cmdPtr,
    &DX_OUT_CPSS_NET_RX_CPU_CODE_ENT_PTR_tailDropCodePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnMessageGenerationConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PORT_CNM_GENERATION_CONFIG_STC_PTR_cnmGenerationCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnFbCalcConfigGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PORT_CN_FB_CALCULATION_CONFIG_STC_PTR_fbCalcCfgPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxToCpuShaperModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PORT_TX_DROP_SHAPER_MODE_ENT_PTR_modePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcFifoArbiterWeigthsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PORT_TX_MC_FIFO_ARBITER_WEIGHTS_STC_PTR_weigthsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropGlobalParamsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PORT_TX_TAIL_DROP_RESOURCE_MODE_ENT_PTR_resourceModePtr,
    &DX_OUT_GT_U32_PTR_globalAvailableBuffersPtr,
    &DX_OUT_GT_U32_PTR_pool0AvailableBuffersPtr,
    &DX_OUT_GT_U32_PTR_pool1AvailableBuffersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxWrrGlobalParamGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PORT_TX_WRR_MODE_ENT_PTR_wrrModePtr,
    &DX_OUT_CPSS_PORT_TX_WRR_MTU_ENT_PTR_wrrMtuPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropWrtdMasksGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_CPSS_PORT_TX_WRTD_MASK_LSB_STC_PTR_maskLsbPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBufferStatisticsEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_BOOL_PTR_enPortStatPtr,
    &DX_OUT_GT_BOOL_PTR_enQueueStatPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnQueueStatusModeEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_GT_HW_DEV_NUM_PTR_targetHwDevPtr,
    &DX_OUT_GT_PORT_NUM_PTR_targetPortPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcGlobalPbLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_GT_U32_PTR_globalPbLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnPanicPauseThresholdsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_BOOL_PTR_enablePtr,
    &DX_OUT_GT_U32_PTR_xoffLimitPtr,
    &DX_OUT_GT_U32_PTR_xonLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackPktTypeForwardAndFromCpuEnableGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_BOOL_PTR_fromCpuEnPtr,
    &DX_OUT_GT_BOOL_PTR_singleTargetEnPtr,
    &DX_OUT_GT_BOOL_PTR_multiTargetEnPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortApPortEnableCtrlGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_BOOL_PTR_srvCpuEnablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortVosOverrideControlModeGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_BOOL_PTR_vosOverridePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCpuRxBufCountGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U16_PTR_cpuRxBufCntPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxNumOfAgedBuffersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_agedBuffersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnDbaAvailableBuffGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_availableBuffPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDynamicPATxQHighSpeedPortGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_highSpeedPortNumberPtr,
    &DX_OUT_GT_U32_PTR_portNumArr,
    &DX_OUT_GT_U32_PTR_highSpeedPortIdxArr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxBuffersSharingMaxLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_limitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxDbaAvailBuffGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_maxBuffPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortRxMaxBufLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_maxBufferLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxTailDropSharedBuffMaxLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_maxSharedBufferLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastAvailableBuffersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_mcastAvailableBuffersNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastBuffersLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_mcastMaxBufNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcastPcktDescrLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_mcastMaxDescNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxDbaDebugGlobalCountersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_minFreeBuffersPtr,
    &DX_OUT_GT_U32_PTR_maxFreeBuffersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPfcPortTcHeadroomPeakCountersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_minPeakValPtr,
    &DX_OUT_GT_U32_PTR_maxPeakValPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxDbaDebugProfileCountersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_minThresholdPtr,
    &DX_OUT_GT_U32_PTR_maxThresholdPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalThresholdsRandomizationNumLsbGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_numLsbPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGlobalRxBufNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_numOfBuffersPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortGlobalPacketNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_numOfPacketsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxGlobalDescNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_numberPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterPipeBWMinPortSpeedResolutionGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_pipeBandwithInGbpsPtr,
    &DX_OUT_CPSS_DXCH_MIN_SPEED_ENT_PTR_minimalPortSpeedResolutionInMBpsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortFlowControlPacketsCntGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_receivedCntPtr,
    &DX_OUT_GT_U32_PTR_droppedCntPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSniffedDescNumberGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_rxNumberPtr,
    &DX_OUT_GT_U32_PTR_txNumberPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSniffedBuffersLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_rxSniffMaxBufNumPtr,
    &DX_OUT_GT_U32_PTR_txSniffMaxBufNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSniffedPcktDescrLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_rxSniffMaxDescNumPtr,
    &DX_OUT_GT_U32_PTR_txSniffMaxDescNumPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxSharedGlobalResourceLimitsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_sharedBufLimitPtr,
    &DX_OUT_GT_U32_PTR_sharedDescLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortIlknChannelSpeedResolutionGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_speedResulutionMBpsPtr,
    &DX_OUT_GT_U32_PTR_maxIlknIFSpeedMbpsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortResourceTmBandwidthGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_tmBandwidthMbpsPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortLoopbackEvidxMappingGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_vidxOffsetPtr,
    &DX_OUT_GT_BOOL_PTR_enablePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCascadePfcParametersGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_xOffThresholdPtr,
    &DX_OUT_GT_U32_PTR_xOnThresholdPtr,
    &DX_OUT_GT_U32_PTR_timerPtr,
    &DX_OUT_GT_U32_PTR_tcBitmapPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxShaperGlobalParamsGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_xgPortsTokensRatePtr,
    &DX_OUT_GT_U32_PTR_gigPortsTokensRatePtr,
    &DX_OUT_GT_U32_PTR_gigPortsSlowRateRatioPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChGlobalXoffLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_xoffLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChGlobalXonLimitGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_xonLimitPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortDynamicPATxQHighSpeedPortDumpGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_PTR_txqDqPortNumArr,
    &DX_OUT_GT_U32_PTR_txqLLPortNumArr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortTxMcShaperMaskGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U32_HEX_PTR_maskPtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPipGlobalDropCounterGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U64_PTR_countersArr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortCnFrameQueueGet_PARAMS[] =  {
    &DX_IN_GT_U8_devNum,
    &DX_OUT_GT_U8_PTR_tcQueuePtr
};
const PRV_CPSS_LOG_FUNC_PARAM_STC * const cpssDxChPortPizzaArbiterDevStateInit_PARAMS[] =  {
    &DX_INOUT_CPSS_DXCH_DEV_PIZZA_ARBITER_STATE_STC_PTR_pizzaDeviceStatePtr
};


/********* lib API DB *********/

extern void cpssDxChPortPhysicalPortMapSet_preLogic(IN va_list  args, OUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC * paramDataPtr);
extern void cpssDxChPortPhysicalPortMapGet_preLogic(IN va_list  args, OUT PRV_CPSS_LOG_PARAM_ENTRY_INFO_STC * paramDataPtr);

static const PRV_CPSS_LOG_FUNC_ENTRY_STC prvCpssDxChPortLogLibDb[] = {
    {"cpssDxChPortApEnableSet", 3, cpssDxChPortApEnableSet_PARAMS, NULL},
    {"cpssDxChPortApEnableGet", 3, cpssDxChPortApEnableGet_PARAMS, NULL},
    {"cpssDxChPortApPortConfigSet", 4, cpssDxChPortApPortConfigSet_PARAMS, NULL},
    {"cpssDxChPortApPortConfigGet", 4, cpssDxChPortApPortConfigGet_PARAMS, NULL},
    {"cpssDxChPortApPortEnableGet", 3, cpssDxChPortApPortEnableGet_PARAMS, NULL},
    {"cpssDxChPortApPortStatusGet", 3, cpssDxChPortApPortStatusGet_PARAMS, NULL},
    {"cpssDxChPortApResolvedPortsBmpGet", 3, cpssDxChPortApResolvedPortsBmpGet_PARAMS, NULL},
    {"cpssDxChPortApSetActiveMode", 4, cpssDxChPortApSetActiveMode_PARAMS, NULL},
    {"cpssDxChPortApLock", 3, cpssDxChPortApLock_PARAMS, NULL},
    {"cpssDxChPortApUnLock", 2, prvCpssLogGenDevNumPortNum_PARAMS, NULL},
    {"cpssDxChPortApStatsGet", 4, cpssDxChPortApStatsGet_PARAMS, NULL},
    {"cpssDxChPortApStatsReset", 2, prvCpssLogGenDevNumPortNum_PARAMS, NULL},
    {"cpssDxChPortApIntropSet", 3, cpssDxChPortApIntropSet_PARAMS, NULL},
    {"cpssDxChPortApIntropGet", 3, cpssDxChPortApIntropGet_PARAMS, NULL},
    {"cpssDxChPortApDebugInfoGet", 3, cpssDxChPortApDebugInfoGet_PARAMS, NULL},
    {"cpssDxChPortApPortEnableCtrlSet", 2, cpssDxChPortApPortEnableCtrlSet_PARAMS, NULL},
    {"cpssDxChPortApPortEnableCtrlGet", 2, cpssDxChPortApPortEnableCtrlGet_PARAMS, NULL},
    {"cpssDxChPortApSerdesTxParametersOffsetSet", 4, cpssDxChPortApSerdesTxParametersOffsetSet_PARAMS, NULL},
    {"cpssDxChPortApSerdesRxParametersManualSet", 4, cpssDxChPortApSerdesRxParametersManualSet_PARAMS, NULL},
    {"cpssDxChPortAdaptiveCtlePortEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortIsLinkUpStatusSet", 8, cpssDxChPortIsLinkUpStatusSet_PARAMS, NULL},
    {"cpssDxChPortAutoNegAdvertismentConfigGet", 3, cpssDxChPortAutoNegAdvertismentConfigGet_PARAMS, NULL},
    {"cpssDxChPortAutoNegAdvertismentConfigSet", 3, cpssDxChPortAutoNegAdvertismentConfigSet_PARAMS, NULL},
    {"cpssDxChPortAutoNegMasterModeEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortAutoNegMasterModeEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortModeSpeedAutoDetectAndConfig", 5, cpssDxChPortModeSpeedAutoDetectAndConfig_PARAMS, NULL},
    {"cpssDxChPortInbandAutoNegRestart", 2, prvCpssLogGenDevNumPortNum_PARAMS, NULL},
    {"cpssDxChGlobalXonLimitSet", 2, cpssDxChGlobalXonLimitSet_PARAMS, NULL},
    {"cpssDxChGlobalXonLimitGet", 2, cpssDxChGlobalXonLimitGet_PARAMS, NULL},
    {"cpssDxChGlobalXoffLimitSet", 2, cpssDxChGlobalXoffLimitSet_PARAMS, NULL},
    {"cpssDxChGlobalXoffLimitGet", 2, cpssDxChGlobalXoffLimitGet_PARAMS, NULL},
    {"cpssDxChPortRxFcProfileSet", 3, cpssDxChPortRxFcProfileSet_PARAMS, NULL},
    {"cpssDxChPortRxFcProfileGet", 3, cpssDxChPortRxFcProfileGet_PARAMS, NULL},
    {"cpssDxChPortXonLimitSet", 3, cpssDxChPortXonLimitSet_PARAMS, NULL},
    {"cpssDxChPortXonLimitGet", 3, cpssDxChPortXonLimitGet_PARAMS, NULL},
    {"cpssDxChPortXoffLimitSet", 3, cpssDxChPortXoffLimitSet_PARAMS, NULL},
    {"cpssDxChPortXoffLimitGet", 3, cpssDxChPortXoffLimitGet_PARAMS, NULL},
    {"cpssDxChPortRxBufLimitSet", 3, cpssDxChPortRxBufLimitSet_PARAMS, NULL},
    {"cpssDxChPortRxBufLimitGet", 3, cpssDxChPortRxBufLimitGet_PARAMS, NULL},
    {"cpssDxChPortCpuRxBufCountGet", 2, cpssDxChPortCpuRxBufCountGet_PARAMS, NULL},
    {"cpssDxChPortFcHolSysModeSet", 2, cpssDxChPortFcHolSysModeSet_PARAMS, NULL},
    {"cpssDxChPortFcHolSysModeGet", 2, cpssDxChPortFcHolSysModeGet_PARAMS, NULL},
    {"cpssDxChPortBuffersModeSet", 2, cpssDxChPortBuffersModeSet_PARAMS, NULL},
    {"cpssDxChPortBuffersModeGet", 2, cpssDxChPortBuffersModeGet_PARAMS, NULL},
    {"cpssDxChPortGroupXonLimitSet", 3, cpssDxChPortGroupXonLimitSet_PARAMS, NULL},
    {"cpssDxChPortGroupXonLimitGet", 3, cpssDxChPortGroupXonLimitGet_PARAMS, NULL},
    {"cpssDxChPortGroupXoffLimitSet", 3, cpssDxChPortGroupXoffLimitSet_PARAMS, NULL},
    {"cpssDxChPortGroupXoffLimitGet", 3, cpssDxChPortGroupXoffLimitGet_PARAMS, NULL},
    {"cpssDxChPortGroupRxBufLimitSet", 3, cpssDxChPortGroupRxBufLimitSet_PARAMS, NULL},
    {"cpssDxChPortGroupRxBufLimitGet", 3, cpssDxChPortGroupRxBufLimitGet_PARAMS, NULL},
    {"cpssDxChPortCrossChipFcPacketRelayEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortCrossChipFcPacketRelayEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortGlobalRxBufNumberGet", 2, cpssDxChPortGlobalRxBufNumberGet_PARAMS, NULL},
    {"cpssDxChPortGroupRxBufNumberGet", 3, cpssDxChPortGroupRxBufNumberGet_PARAMS, NULL},
    {"cpssDxChPortRxBufNumberGet", 3, cpssDxChPortRxBufNumberGet_PARAMS, NULL},
    {"cpssDxChPortGlobalPacketNumberGet", 2, cpssDxChPortGlobalPacketNumberGet_PARAMS, NULL},
    {"cpssDxChPortRxNumOfAgedBuffersGet", 2, cpssDxChPortRxNumOfAgedBuffersGet_PARAMS, NULL},
    {"cpssDxChPortRxMcCntrGet", 3, cpssDxChPortRxMcCntrGet_PARAMS, NULL},
    {"cpssDxChPortBufMemFifosThresholdSet", 5, cpssDxChPortBufMemFifosThresholdSet_PARAMS, NULL},
    {"cpssDxChPortBufMemFifosThresholdGet", 5, cpssDxChPortBufMemFifosThresholdGet_PARAMS, NULL},
    {"cpssDxChPortTxdmaBurstLimitEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxdmaBurstLimitEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxdmaBurstLimitThresholdsSet", 4, cpssDxChPortTxdmaBurstLimitThresholdsSet_PARAMS, NULL},
    {"cpssDxChPortTxdmaBurstLimitThresholdsGet", 4, cpssDxChPortTxdmaBurstLimitThresholdsGet_PARAMS, NULL},
    {"cpssDxChPortRxMaxBufLimitGet", 2, cpssDxChPortRxMaxBufLimitGet_PARAMS, NULL},
    {"cpssDxChPortCnModeEnableSet", 2, cpssDxChPortCnModeEnableSet_PARAMS, NULL},
    {"cpssDxChPortCnModeEnableGet", 2, cpssDxChPortCnModeEnableGet_PARAMS, NULL},
    {"cpssDxChPortCnProfileSet", 3, cpssDxChPortCnProfileSet_PARAMS, NULL},
    {"cpssDxChPortCnProfileGet", 3, cpssDxChPortCnProfileGet_PARAMS, NULL},
    {"cpssDxChPortCnProfileQueueThresholdSet", 4, cpssDxChPortCnProfileQueueThresholdSet_PARAMS, NULL},
    {"cpssDxChPortCnProfileQueueThresholdGet", 4, cpssDxChPortCnProfileQueueThresholdGet_PARAMS, NULL},
    {"cpssDxChPortCnProfileThresholdSet", 3, cpssDxChPortCnProfileThresholdSet_PARAMS, NULL},
    {"cpssDxChPortCnProfileThresholdGet", 3, cpssDxChPortCnProfileThresholdGet_PARAMS, NULL},
    {"cpssDxChPortCnQueueAwareEnableSet", 3, cpssDxChPortCnQueueAwareEnableSet_PARAMS, NULL},
    {"cpssDxChPortCnQueueAwareEnableGet", 3, cpssDxChPortCnQueueAwareEnableGet_PARAMS, NULL},
    {"cpssDxChPortCnFrameQueueSet", 2, cpssDxChPortCnFrameQueueSet_PARAMS, NULL},
    {"cpssDxChPortCnFrameQueueGet", 2, cpssDxChPortCnFrameQueueGet_PARAMS, NULL},
    {"cpssDxChPortCnEtherTypeSet", 2, prvCpssLogGenDevNumEtherType_PARAMS, NULL},
    {"cpssDxChPortCnEtherTypeGet", 2, prvCpssLogGenDevNumEtherTypePtr_PARAMS, NULL},
    {"cpssDxChPortCnSpeedIndexSet", 3, cpssDxChPortCnSpeedIndexSet_PARAMS, NULL},
    {"cpssDxChPortCnSpeedIndexGet", 3, cpssDxChPortCnSpeedIndexGet_PARAMS, NULL},
    {"cpssDxChPortCnFcEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortCnFcEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortCnPauseTriggerEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortCnPauseTriggerEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortCnFcTimerSet", 4, cpssDxChPortCnFcTimerSet_PARAMS, NULL},
    {"cpssDxChPortCnFcTimerGet", 4, cpssDxChPortCnFcTimerGet_PARAMS, NULL},
    {"cpssDxChPortCnPanicPauseThresholdsSet", 4, cpssDxChPortCnPanicPauseThresholdsSet_PARAMS, NULL},
    {"cpssDxChPortCnPanicPauseThresholdsGet", 4, cpssDxChPortCnPanicPauseThresholdsGet_PARAMS, NULL},
    {"cpssDxChPortCnTerminationEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortCnTerminationEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortCnProfileQueueConfigSet", 4, cpssDxChPortCnProfileQueueConfigSet_PARAMS, NULL},
    {"cpssDxChPortCnProfileQueueConfigGet", 4, cpssDxChPortCnProfileQueueConfigGet_PARAMS, NULL},
    {"cpssDxChPortCnQueueStatusModeEnableSet", 4, cpssDxChPortCnQueueStatusModeEnableSet_PARAMS, NULL},
    {"cpssDxChPortCnQueueStatusModeEnableGet", 4, cpssDxChPortCnQueueStatusModeEnableGet_PARAMS, NULL},
    {"cpssDxChPortCnSampleEntrySet", 3, cpssDxChPortCnSampleEntrySet_PARAMS, NULL},
    {"cpssDxChPortCnSampleEntryGet", 3, cpssDxChPortCnSampleEntryGet_PARAMS, NULL},
    {"cpssDxChPortCnFbCalcConfigSet", 2, cpssDxChPortCnFbCalcConfigSet_PARAMS, NULL},
    {"cpssDxChPortCnFbCalcConfigGet", 2, cpssDxChPortCnFbCalcConfigGet_PARAMS, NULL},
    {"cpssDxChPortCnPacketLengthSet", 2, cpssDxChPortCnPacketLengthSet_PARAMS, NULL},
    {"cpssDxChPortCnPacketLengthGet", 2, cpssDxChPortCnPacketLengthGet_PARAMS, NULL},
    {"cpssDxChPortCnMessageGenerationConfigSet", 2, cpssDxChPortCnMessageGenerationConfigSet_PARAMS, NULL},
    {"cpssDxChPortCnMessageGenerationConfigGet", 2, cpssDxChPortCnMessageGenerationConfigGet_PARAMS, NULL},
    {"cpssDxChPortCnPrioritySpeedLocationSet", 2, cpssDxChPortCnPrioritySpeedLocationSet_PARAMS, NULL},
    {"cpssDxChPortCnPrioritySpeedLocationGet", 2, cpssDxChPortCnPrioritySpeedLocationGet_PARAMS, NULL},
    {"cpssDxChPortCnMessageTypeSet", 2, cpssDxChPortCnMessageTypeSet_PARAMS, NULL},
    {"cpssDxChPortCnMessageTypeGet", 2, cpssDxChPortCnMessageTypeGet_PARAMS, NULL},
    {"cpssDxChPortCnMessageTriggeringStateSet", 5, cpssDxChPortCnMessageTriggeringStateSet_PARAMS, NULL},
    {"cpssDxChPortCnMessageTriggeringStateGet", 5, cpssDxChPortCnMessageTriggeringStateGet_PARAMS, NULL},
    {"cpssDxChPortCnPauseTimerMapTableEntrySet", 3, cpssDxChPortCnPauseTimerMapTableEntrySet_PARAMS, NULL},
    {"cpssDxChPortCnPauseTimerMapTableEntryGet", 3, cpssDxChPortCnPauseTimerMapTableEntryGet_PARAMS, NULL},
    {"cpssDxChPortCnDbaAvailableBuffSet", 2, cpssDxChPortCnDbaAvailableBuffSet_PARAMS, NULL},
    {"cpssDxChPortCnDbaAvailableBuffGet", 2, cpssDxChPortCnDbaAvailableBuffGet_PARAMS, NULL},
    {"cpssDxChPortCnDbaModeEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortCnDbaModeEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortCnDbaPoolAvailableBuffSet", 3, cpssDxChPortCnDbaPoolAvailableBuffSet_PARAMS, NULL},
    {"cpssDxChPortCnDbaPoolAvailableBuffGet", 3, cpssDxChPortCnDbaPoolAvailableBuffGet_PARAMS, NULL},
    {"cpssDxChPortCnQcnTriggerSet", 3, cpssDxChPortCnQcnTriggerSet_PARAMS, NULL},
    {"cpssDxChPortCnQcnTriggerGet", 3, cpssDxChPortCnQcnTriggerGet_PARAMS, NULL},
    {"cpssDxChPortCnCNMEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortCnCNMEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortCnProfilePortConfigSet", 3, cpssDxChPortCnProfilePortConfigSet_PARAMS, NULL},
    {"cpssDxChPortCnProfilePortConfigGet", 3, cpssDxChPortCnProfilePortConfigGet_PARAMS, NULL},
    {"cpssDxChPortCnCongestedQPriorityLocationSet", 2, cpssDxChPortCnCongestedQPriorityLocationSet_PARAMS, NULL},
    {"cpssDxChPortCnCongestedQPriorityLocationGet", 2, cpssDxChPortCnCongestedQPriorityLocationGet_PARAMS, NULL},
    {"cpssDxChPortCnModeSet", 3, cpssDxChPortCnModeSet_PARAMS, NULL},
    {"cpssDxChPortCnModeGet", 3, cpssDxChPortCnModeGet_PARAMS, NULL},
    {"cpssDxChPortComboModeEnableSet", 4, cpssDxChPortComboModeEnableSet_PARAMS, NULL},
    {"cpssDxChPortComboModeEnableGet", 4, cpssDxChPortComboModeEnableGet_PARAMS, NULL},
    {"cpssDxChPortComboPortActiveMacSet", 3, cpssDxChPortComboPortActiveMacSet_PARAMS, NULL},
    {"cpssDxChPortComboPortActiveMacGet", 3, cpssDxChPortComboPortActiveMacGet_PARAMS, NULL},
    {"cpssDxChPortMacSaLsbSet", 3, cpssDxChPortMacSaLsbSet_PARAMS, NULL},
    {"cpssDxChPortMacSaLsbGet", 3, cpssDxChPortMacSaLsbGet_PARAMS, NULL},
    {"cpssDxChPortEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortEnableGet", 3, cpssDxChPortApLock_PARAMS, NULL},
    {"cpssDxChPortDuplexModeSet", 3, cpssDxChPortDuplexModeSet_PARAMS, NULL},
    {"cpssDxChPortDuplexModeGet", 3, cpssDxChPortDuplexModeGet_PARAMS, NULL},
    {"cpssDxChPortDuplexAutoNegEnableSet", 3, cpssDxChPortDuplexAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortDuplexAutoNegEnableGet", 3, cpssDxChPortApLock_PARAMS, NULL},
    {"cpssDxChPortFlowCntrlAutoNegEnableSet", 4, cpssDxChPortFlowCntrlAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortFlowCntrlAutoNegEnableGet", 4, cpssDxChPortFlowCntrlAutoNegEnableGet_PARAMS, NULL},
    {"cpssDxChPortSpeedAutoNegEnableSet", 3, cpssDxChPortDuplexAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortSpeedAutoNegEnableGet", 3, cpssDxChPortApLock_PARAMS, NULL},
    {"cpssDxChPortFlowControlEnableSet", 3, cpssDxChPortFlowControlEnableSet_PARAMS, NULL},
    {"cpssDxChPortFlowControlEnableGet", 3, cpssDxChPortFlowControlEnableGet_PARAMS, NULL},
    {"cpssDxChPortPeriodicFcEnableSet", 3, cpssDxChPortPeriodicFcEnableSet_PARAMS, NULL},
    {"cpssDxChPortPeriodicFcEnableGet", 3, cpssDxChPortPeriodicFcEnableGet_PARAMS, NULL},
    {"cpssDxChPortBackPressureEnableSet", 3, cpssDxChPortDuplexAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortBackPressureEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortLinkStatusGet", 3, cpssDxChPortLinkStatusGet_PARAMS, NULL},
    {"cpssDxChPortForceLinkPassEnableSet", 3, cpssDxChPortDuplexAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortForceLinkPassEnableGet", 3, cpssDxChPortApLock_PARAMS, NULL},
    {"cpssDxChPortForceLinkDownEnableSet", 3, cpssDxChPortDuplexAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortForceLinkDownEnableGet", 3, cpssDxChPortApLock_PARAMS, NULL},
    {"cpssDxChPortMruSet", 3, cpssDxChPortMruSet_PARAMS, NULL},
    {"cpssDxChPortMruGet", 3, cpssDxChPortMruGet_PARAMS, NULL},
    {"cpssDxChPortMruProfileSet", 3, cpssDxChPortMruProfileSet_PARAMS, NULL},
    {"cpssDxChPortMruProfileGet", 3, cpssDxChPortMruProfileGet_PARAMS, NULL},
    {"cpssDxChPortProfileMruSizeSet", 3, cpssDxChPortProfileMruSizeSet_PARAMS, NULL},
    {"cpssDxChPortProfileMruSizeGet", 3, cpssDxChPortProfileMruSizeGet_PARAMS, NULL},
    {"cpssDxChPortMruExceptionCommandSet", 2, prvCpssLogGenDevNumCommand_PARAMS, NULL},
    {"cpssDxChPortMruExceptionCommandGet", 2, prvCpssLogGenDevNumCommandPtr_PARAMS, NULL},
    {"cpssDxChPortMruExceptionCpuCodeSet", 2, prvCpssLogGenDevNumCpuCode_PARAMS, NULL},
    {"cpssDxChPortMruExceptionCpuCodeGet", 2, prvCpssLogGenDevNumCpuCodePtr_PARAMS, NULL},
    {"cpssDxChPortCrcCheckEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortCrcCheckEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortXGmiiModeSet", 3, cpssDxChPortXGmiiModeSet_PARAMS, NULL},
    {"cpssDxChPortXGmiiModeGet", 3, cpssDxChPortXGmiiModeGet_PARAMS, NULL},
    {"cpssDxChPortIpgBaseSet", 3, cpssDxChPortIpgBaseSet_PARAMS, NULL},
    {"cpssDxChPortIpgBaseGet", 3, cpssDxChPortIpgBaseGet_PARAMS, NULL},
    {"cpssDxChPortIpgSet", 3, cpssDxChPortIpgSet_PARAMS, NULL},
    {"cpssDxChPortIpgGet", 3, cpssDxChPortIpgGet_PARAMS, NULL},
    {"cpssDxChPortExtraIpgSet", 3, cpssDxChPortExtraIpgSet_PARAMS, NULL},
    {"cpssDxChPortExtraIpgGet", 3, cpssDxChPortExtraIpgGet_PARAMS, NULL},
    {"cpssDxChPortXgmiiLocalFaultGet", 3, cpssDxChPortXgmiiLocalFaultGet_PARAMS, NULL},
    {"cpssDxChPortRemoteFaultConfigGet", 3, cpssDxChPortRemoteFaultConfigGet_PARAMS, NULL},
    {"cpssDxChPortXgmiiRemoteFaultGet", 3, cpssDxChPortRemoteFaultConfigGet_PARAMS, NULL},
    {"cpssDxChPortRemoteFaultSet", 5, cpssDxChPortRemoteFaultSet_PARAMS, NULL},
    {"cpssDxChPortMacStatusGet", 3, cpssDxChPortMacStatusGet_PARAMS, NULL},
    {"cpssDxChPortInternalLoopbackEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortInternalLoopbackEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortInbandAutoNegEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortInbandAutoNegEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortAttributesOnPortGet", 3, cpssDxChPortAttributesOnPortGet_PARAMS, NULL},
    {"cpssDxChPortPreambleLengthSet", 4, cpssDxChPortPreambleLengthSet_PARAMS, NULL},
    {"cpssDxChPortPreambleLengthGet", 4, cpssDxChPortPreambleLengthGet_PARAMS, NULL},
    {"cpssDxChPortMacSaBaseSet", 2, prvCpssLogGenDevNumMacPtr_PARAMS, NULL},
    {"cpssDxChPortMacSaBaseGet", 2, prvCpssLogGenDevNumMacPtr2_PARAMS, NULL},
    {"cpssDxChPortPaddingEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortPaddingEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortExcessiveCollisionDropEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortExcessiveCollisionDropEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortInBandAutoNegBypassEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortInBandAutoNegBypassEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortSerdesGroupGet", 3, cpssDxChPortSerdesGroupGet_PARAMS, NULL},
    {"cpssDxChPortFlowControlModeSet", 3, cpssDxChPortFlowControlModeSet_PARAMS, NULL},
    {"cpssDxChPortFlowControlModeGet", 3, cpssDxChPortFlowControlModeGet_PARAMS, NULL},
    {"cpssDxChPortMacResetStateSet", 3, cpssDxChPortDuplexAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortForward802_3xEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortForward802_3xEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortForwardUnknownMacControlFramesEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortForwardUnknownMacControlFramesEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortCpllCfgInit", 4, cpssDxChPortCpllCfgInit_PARAMS, NULL},
    {"cpssDxChPortPeriodicFlowControlIntervalSet", 4, cpssDxChPortPeriodicFlowControlIntervalSet_PARAMS, NULL},
    {"cpssDxChPortPeriodicFlowControlIntervalGet", 4, cpssDxChPortPeriodicFlowControlIntervalGet_PARAMS, NULL},
    {"cpssDxChPortPeriodicFlowControlIntervalSelectionSet", 3, cpssDxChPortPeriodicFlowControlIntervalSelectionSet_PARAMS, NULL},
    {"cpssDxChPortPeriodicFlowControlIntervalSelectionGet", 3, cpssDxChPortPeriodicFlowControlIntervalSelectionGet_PARAMS, NULL},
    {"cpssDxChPortMacTypeGet", 3, cpssDxChPortMacTypeGet_PARAMS, NULL},
    {"cpssDxChPortPeriodicFlowControlCounterSet", 3, cpssDxChPortPeriodicFlowControlCounterSet_PARAMS, NULL},
    {"cpssDxChPortPeriodicFlowControlCounterGet", 3, cpssDxChPortPeriodicFlowControlCounterGet_PARAMS, NULL},
    {"cpssDxChPortUnitInfoGetByAddr", 3, cpssDxChPortUnitInfoGetByAddr_PARAMS, NULL},
    {"cpssDxChPortUnitInfoGet", 4, cpssDxChPortUnitInfoGet_PARAMS, NULL},
    {"cpssDxChPortCtleBiasOverrideEnableSet", 4, cpssDxChPortCtleBiasOverrideEnableSet_PARAMS, NULL},
    {"cpssDxChPortCtleBiasOverrideEnableGet", 4, cpssDxChPortCtleBiasOverrideEnableGet_PARAMS, NULL},
    {"cpssDxChPortVosOverrideControlModeSet", 2, cpssDxChPortVosOverrideControlModeSet_PARAMS, NULL},
    {"cpssDxChPortVosOverrideControlModeGet", 2, cpssDxChPortVosOverrideControlModeGet_PARAMS, NULL},
    {"cpssDxChPortXlgReduceAverageIPGSet", 3, cpssDxChPortPeriodicFlowControlCounterSet_PARAMS, NULL},
    {"cpssDxChPortXlgReduceAverageIPGGet", 3, cpssDxChPortPeriodicFlowControlCounterGet_PARAMS, NULL},
    {"cpssDxChPortCascadePfcParametersSet", 5, cpssDxChPortCascadePfcParametersSet_PARAMS, NULL},
    {"cpssDxChPortCascadePfcParametersGet", 5, cpssDxChPortCascadePfcParametersGet_PARAMS, NULL},
    {"cpssDxChPortRemoteFcParametersSet", 4, cpssDxChPortRemoteFcParametersSet_PARAMS, NULL},
    {"cpssDxChPortRemoteFcParametersGet", 4, cpssDxChPortRemoteFcParametersGet_PARAMS, NULL},
    {"cpssDxChPortLaneMacToSerdesMuxSet", 3, cpssDxChPortLaneMacToSerdesMuxSet_PARAMS, NULL},
    {"cpssDxChPortLaneMacToSerdesMuxGet", 3, cpssDxChPortLaneMacToSerdesMuxGet_PARAMS, NULL},
    {"cpssDxChPortDebugLogEntrySet", 1, prvCpssLogGenEnable_PARAMS, NULL},
    {"cpssDxChPortEnableWaWithLinkStatusSet", 2, cpssDxChPortEnableWaWithLinkStatusSet_PARAMS, NULL},
    {"cpssDxChPortMacPcsStatusGet", 3, cpssDxChPortMacPcsStatusGet_PARAMS, NULL},
    {"cpssDxChRsFecStatusGet", 3, cpssDxChRsFecStatusGet_PARAMS, NULL},
    {"cpssDxChRsFecCounterGet", 3, cpssDxChRsFecCounterGet_PARAMS, NULL},
    {"cpssDxChFcFecCounterGet", 3, cpssDxChFcFecCounterGet_PARAMS, NULL},
    {"cpssDxChPortSerdesActiveLanesListGet", 3, cpssDxChPortSerdesActiveLanesListGet_PARAMS, NULL},
    {"cpssDxChPortFastLinkDownEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortFastLinkDownEnableGet", 3, cpssDxChPortApLock_PARAMS, NULL},
    {"cpssDxChPortAnpInfoGet", 3, cpssDxChPortAnpInfoGet_PARAMS, NULL},
    {"cpssDxChPortDiagVoltageGet", 3, cpssDxChPortDiagVoltageGet_PARAMS, NULL},
    {"cpssDxChPortDiagTemperatureGet", 3, cpssDxChPortDiagTemperatureGet_PARAMS, NULL},
    {"cpssDxChPortDpDebugCountersResetAndEnableSet", 3, cpssDxChPortDpDebugCountersResetAndEnableSet_PARAMS, NULL},
    {"cpssDxChPortDpDebugRxToCpCountingConfigSet", 7, cpssDxChPortDpDebugRxToCpCountingConfigSet_PARAMS, NULL},
    {"cpssDxChPortDpDebugRxToCpCountingConfigGet", 7, cpssDxChPortDpDebugRxToCpCountingConfigGet_PARAMS, NULL},
    {"cpssDxChPortDpDebugRxToCpCountValueGet", 3, cpssDxChPortDpDebugRxToCpCountValueGet_PARAMS, NULL},
    {"cpssDxChPortDpDebugCpToRxCountingConfigSet", 11, cpssDxChPortDpDebugCpToRxCountingConfigSet_PARAMS, NULL},
    {"cpssDxChPortDpDebugCpToRxCountingConfigGet", 11, cpssDxChPortDpDebugCpToRxCountingConfigGet_PARAMS, NULL},
    {"cpssDxChPortDpDebugCpToRxCountValueGet", 3, cpssDxChPortDpDebugRxToCpCountValueGet_PARAMS, NULL},
    {"cpssDxChPortEcnMarkingEnableSet", 3, prvCpssLogGenDevNumProtocolStackEnable_PARAMS, NULL},
    {"cpssDxChPortEcnMarkingEnableGet", 3, prvCpssLogGenDevNumProtocolStackEnablePtr_PARAMS, NULL},
    {"cpssDxChPortEcnMarkingTailDropProfileEnableSet", 3, cpssDxChPortEcnMarkingTailDropProfileEnableSet_PARAMS, NULL},
    {"cpssDxChPortEcnMarkingTailDropProfileEnableGet", 3, cpssDxChPortEcnMarkingTailDropProfileEnableGet_PARAMS, NULL},
    {"cpssDxChPortTx4TcTailDropEcnMarkingProfileSet", 4, cpssDxChPortTx4TcTailDropEcnMarkingProfileSet_PARAMS, NULL},
    {"cpssDxChPortTx4TcTailDropEcnMarkingProfileGet", 4, cpssDxChPortTx4TcTailDropEcnMarkingProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropPoolEcnMarkingEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxTailDropPoolEcnMarkingEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxTailDropMcEcnMarkingEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxTailDropMcEcnMarkingEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxTailDropEcnMarkingOnCongestionEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxTailDropEcnMarkingOnCongestionEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortEeeLpiRequestEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortEeeLpiRequestEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortEeeLpiManualModeSet", 3, cpssDxChPortEeeLpiManualModeSet_PARAMS, NULL},
    {"cpssDxChPortEeeLpiManualModeGet", 3, cpssDxChPortEeeLpiManualModeGet_PARAMS, NULL},
    {"cpssDxChPortEeeLpiTimeLimitsSet", 5, cpssDxChPortEeeLpiTimeLimitsSet_PARAMS, NULL},
    {"cpssDxChPortEeeLpiTimeLimitsGet", 5, cpssDxChPortEeeLpiTimeLimitsGet_PARAMS, NULL},
    {"cpssDxChPortEeeLpiStatusGet", 3, cpssDxChPortEeeLpiStatusGet_PARAMS, NULL},
    {"cpssDxChPortInterfaceModeSet", 3, cpssDxChPortInterfaceModeSet_PARAMS, NULL},
    {"cpssDxChPortInterfaceModeGet", 3, cpssDxChPortInterfaceModeGet_PARAMS, NULL},
    {"cpssDxChPortModeSpeedSet", 5, cpssDxChPortModeSpeedSet_PARAMS, NULL},
    {"cpssDxChPortExtendedModeEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortExtendedModeEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortInterfaceSpeedSupportGet", 5, cpssDxChPortInterfaceSpeedSupportGet_PARAMS, NULL},
    {"cpssDxChPortFecModeSet", 3, cpssDxChPortFecModeSet_PARAMS, NULL},
    {"cpssDxChPortFecModeGet", 3, cpssDxChPortFecModeGet_PARAMS, NULL},
    {"cpssDxChPortRefClockSourceOverrideEnableSet", 4, cpssDxChPortRefClockSourceOverrideEnableSet_PARAMS, NULL},
    {"cpssDxChPortRefClockSourceOverrideEnableGet", 4, cpssDxChPortRefClockSourceOverrideEnableGet_PARAMS, NULL},
    {"cpssDxChPortResourceTmBandwidthSet", 2, cpssDxChPortResourceTmBandwidthSet_PARAMS, NULL},
    {"cpssDxChPortResourceTmBandwidthGet", 2, cpssDxChPortResourceTmBandwidthGet_PARAMS, NULL},
    {"cpssDxChPortInterlakenCounterGet", 5, cpssDxChPortInterlakenCounterGet_PARAMS, NULL},
    {"cpssDxChPortIlknChannelSpeedResolutionSet", 3, cpssDxChPortIlknChannelSpeedResolutionSet_PARAMS, NULL},
    {"cpssDxChPortIlknChannelSpeedResolutionGet", 3, cpssDxChPortIlknChannelSpeedResolutionGet_PARAMS, NULL},
    {"cpssDxChPortIlknChannelSpeedSet", 5, cpssDxChPortIlknChannelSpeedSet_PARAMS, NULL},
    {"cpssDxChPortIlknChannelSpeedGet", 4, cpssDxChPortIlknChannelSpeedGet_PARAMS, NULL},
    {"cpssDxChPortIlknChannelEnableSet", 4, prvCpssLogGenDevNumPortNumDirectionEnable_PARAMS, NULL},
    {"cpssDxChPortIlknChannelEnableGet", 4, prvCpssLogGenDevNumPortNumDirectionEnablePtr_PARAMS, NULL},
    {"cpssDxChPortLoopbackEnableSet", 5, cpssDxChPortLoopbackEnableSet_PARAMS, NULL},
    {"cpssDxChPortLoopbackEnableGet", 5, cpssDxChPortLoopbackEnableGet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeForwardAndFromCpuEnableSet", 4, cpssDxChPortLoopbackPktTypeForwardAndFromCpuEnableSet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeForwardAndFromCpuEnableGet", 4, cpssDxChPortLoopbackPktTypeForwardAndFromCpuEnableGet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeForwardAndFromCpuSet", 3, cpssDxChPortLoopbackPktTypeForwardAndFromCpuSet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeForwardAndFromCpuGet", 3, cpssDxChPortLoopbackPktTypeForwardAndFromCpuGet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeToCpuSet", 4, cpssDxChPortLoopbackPktTypeToCpuSet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeToCpuGet", 4, cpssDxChPortLoopbackPktTypeToCpuGet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeToAnalyzerSet", 4, cpssDxChPortLoopbackPktTypeToAnalyzerSet_PARAMS, NULL},
    {"cpssDxChPortLoopbackPktTypeToAnalyzerGet", 4, cpssDxChPortLoopbackPktTypeToAnalyzerGet_PARAMS, NULL},
    {"cpssDxChPortLoopbackProfileSet", 4, cpssDxChPortLoopbackProfileSet_PARAMS, NULL},
    {"cpssDxChPortLoopbackProfileGet", 4, cpssDxChPortLoopbackProfileGet_PARAMS, NULL},
    {"cpssDxChPortLoopbackEvidxMappingSet", 3, cpssDxChPortLoopbackEvidxMappingSet_PARAMS, NULL},
    {"cpssDxChPortLoopbackEvidxMappingGet", 3, cpssDxChPortLoopbackEvidxMappingGet_PARAMS, NULL},
    {"cpssDxChPortLoopbackEnableEgressMirroringSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortLoopbackEnableEgressMirroringGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortManagerEventSet", 3, cpssDxChPortManagerEventSet_PARAMS, NULL},
    {"cpssDxChPortManagerStatusGet", 3, cpssDxChPortManagerStatusGet_PARAMS, NULL},
    {"cpssDxChPortManagerPortParamsSet", 3, cpssDxChPortManagerPortParamsSet_PARAMS, NULL},
    {"cpssDxChPortManagerPortParamsGet", 3, cpssDxChPortManagerPortParamsGet_PARAMS, NULL},
    {"cpssDxChPortManagerPortParamsStructInit", 2, cpssDxChPortManagerPortParamsStructInit_PARAMS, NULL},
    {"cpssDxChPortManagerGlobalParamsOverride", 2, cpssDxChPortManagerGlobalParamsOverride_PARAMS, NULL},
    {"cpssDxChPortManagerPortParamsUpdate", 3, cpssDxChPortManagerPortParamsUpdate_PARAMS, NULL},
    {"cpssDxChPortManagerInit", 1, prvCpssLogGenDevNum_PARAMS, NULL},
    {"cpssDxChPortManagerEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortManagerStatGet", 3, cpssDxChPortManagerStatGet_PARAMS, NULL},
    {"cpssDxChPortManagerStatClear", 2, prvCpssLogGenDevNumPortNum_PARAMS, NULL},
    {"cpssDxChPortPhysicalPortMapSet", 3, cpssDxChPortPhysicalPortMapSet_PARAMS, cpssDxChPortPhysicalPortMapSet_preLogic},
    {"cpssDxChPortPhysicalPortMapGet", 4, cpssDxChPortPhysicalPortMapGet_PARAMS, cpssDxChPortPhysicalPortMapGet_preLogic},
    {"cpssDxChPortPhysicalPortMapIsValidGet", 3, cpssDxChPortPhysicalPortMapIsValidGet_PARAMS, NULL},
    {"cpssDxChPortPhysicalPortMapIsCpuGet", 3, cpssDxChPortPhysicalPortMapIsCpuGet_PARAMS, NULL},
    {"cpssDxChPortPhysicalPortMapReverseMappingGet", 4, cpssDxChPortPhysicalPortMapReverseMappingGet_PARAMS, NULL},
    {"cpssDxChPortPhysicalPortDetailedMapGet", 3, cpssDxChPortPhysicalPortDetailedMapGet_PARAMS, NULL},
    {"cpssDxChPortPacketBufferFillCounterGet", 6, cpssDxChPortPacketBufferFillCounterGet_PARAMS, NULL},
    {"cpssDxChPortPcsLoopbackModeSet", 3, cpssDxChPortPcsLoopbackModeSet_PARAMS, NULL},
    {"cpssDxChPortPcsLoopbackModeGet", 3, cpssDxChPortPcsLoopbackModeGet_PARAMS, NULL},
    {"cpssDxChPortPcsResetSet", 4, cpssDxChPortPcsResetSet_PARAMS, NULL},
    {"cpssDxChPortPcsGearBoxStatusGet", 3, cpssDxChPortPcsGearBoxStatusGet_PARAMS, NULL},
    {"cpssDxChPortPcsSyncStatusGet", 3, cpssDxChPortPcsSyncStatusGet_PARAMS, NULL},
    {"cpssDxChPortPcsSyncStableStatusGet", 3, cpssDxChPortPcsSyncStableStatusGet_PARAMS, NULL},
    {"cpssDxChPortXgLanesSwapEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortXgLanesSwapEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortXgPscLanesSwapSet", 4, cpssDxChPortXgPscLanesSwapSet_PARAMS, NULL},
    {"cpssDxChPortXgPscLanesSwapGet", 4, cpssDxChPortXgPscLanesSwapGet_PARAMS, NULL},
    {"cpssDxChPortPfcEnableSet", 2, cpssDxChPortPfcEnableSet_PARAMS, NULL},
    {"cpssDxChPortPfcEnableGet", 2, cpssDxChPortPfcEnableGet_PARAMS, NULL},
    {"cpssDxChPortPfcProfileIndexSet", 3, cpssDxChPortCnProfileSet_PARAMS, NULL},
    {"cpssDxChPortPfcProfileIndexGet", 3, cpssDxChPortCnProfileGet_PARAMS, NULL},
    {"cpssDxChPortPfcProfileQueueConfigSet", 4, cpssDxChPortPfcProfileQueueConfigSet_PARAMS, NULL},
    {"cpssDxChPortPfcProfileQueueConfigGet", 4, cpssDxChPortPfcProfileQueueConfigGet_PARAMS, NULL},
    {"cpssDxChPortPfcCountingModeSet", 2, cpssDxChPortPfcCountingModeSet_PARAMS, NULL},
    {"cpssDxChPortPfcCountingModeGet", 2, cpssDxChPortPfcCountingModeGet_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalDropEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalDropEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalQueueConfigSet", 5, cpssDxChPortPfcGlobalQueueConfigSet_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalQueueConfigGet", 5, cpssDxChPortPfcGlobalQueueConfigGet_PARAMS, NULL},
    {"cpssDxChPortPfcTimerMapEnableSet", 3, cpssDxChPortPfcTimerMapEnableSet_PARAMS, NULL},
    {"cpssDxChPortPfcTimerMapEnableGet", 3, cpssDxChPortPfcTimerMapEnableGet_PARAMS, NULL},
    {"cpssDxChPortPfcTimerToQueueMapSet", 3, cpssDxChPortPfcTimerToQueueMapSet_PARAMS, NULL},
    {"cpssDxChPortPfcTimerToQueueMapGet", 3, cpssDxChPortPfcTimerToQueueMapGet_PARAMS, NULL},
    {"cpssDxChPortPfcShaperToPortRateRatioSet", 4, cpssDxChPortPfcShaperToPortRateRatioSet_PARAMS, NULL},
    {"cpssDxChPortPfcShaperToPortRateRatioGet", 4, cpssDxChPortPfcShaperToPortRateRatioGet_PARAMS, NULL},
    {"cpssDxChPortPfcForwardEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcForwardEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPfcLossyDropQueueEnableSet", 3, cpssDxChPortCnQueueAwareEnableSet_PARAMS, NULL},
    {"cpssDxChPortPfcLossyDropQueueEnableGet", 3, cpssDxChPortCnQueueAwareEnableGet_PARAMS, NULL},
    {"cpssDxChPortPfcLossyDropConfigSet", 2, cpssDxChPortPfcLossyDropConfigSet_PARAMS, NULL},
    {"cpssDxChPortPfcLossyDropConfigGet", 2, cpssDxChPortPfcLossyDropConfigGet_PARAMS, NULL},
    {"cpssDxChPortPfcTerminateFramesEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcTerminateFramesEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortUnknownMacControlFramesCmdSet", 2, prvCpssLogGenDevNumCommand_PARAMS, NULL},
    {"cpssDxChPortUnknownMacControlFramesCmdGet", 2, prvCpssLogGenDevNumCommandPtr_PARAMS, NULL},
    {"cpssDxChPortFlowControlPacketsCntGet", 3, cpssDxChPortFlowControlPacketsCntGet_PARAMS, NULL},
    {"cpssDxChPortPfcQueueCounterGet", 3, cpssDxChPortPfcQueueCounterGet_PARAMS, NULL},
    {"cpssDxChPortPfcSourcePortToPfcCounterSet", 3, cpssDxChPortPfcSourcePortToPfcCounterSet_PARAMS, NULL},
    {"cpssDxChPortPfcSourcePortToPfcCounterGet", 3, cpssDxChPortPfcSourcePortToPfcCounterGet_PARAMS, NULL},
    {"cpssDxChPortPfcCounterGet", 4, cpssDxChPortPfcCounterGet_PARAMS, NULL},
    {"cpssDxChPortPfcXonMessageFilterEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcXonMessageFilterEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPfcDbaAvailableBuffSet", 3, cpssDxChPortPfcDbaAvailableBuffSet_PARAMS, NULL},
    {"cpssDxChPortPfcDbaAvailableBuffGet", 3, cpssDxChPortPfcDbaAvailableBuffGet_PARAMS, NULL},
    {"cpssDxChPortPfcDbaModeEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcDbaModeEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalPbLimitSet", 3, cpssDxChPortPfcGlobalPbLimitSet_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalPbLimitGet", 3, cpssDxChPortPfcGlobalPbLimitGet_PARAMS, NULL},
    {"cpssDxChPortPfcGenerationEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcGenerationEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalTcThresholdSet", 5, cpssDxChPortPfcGlobalTcThresholdSet_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalTcThresholdGet", 5, cpssDxChPortPfcGlobalTcThresholdGet_PARAMS, NULL},
    {"cpssDxChPortPfcPortThresholdSet", 5, cpssDxChPortPfcPortThresholdSet_PARAMS, NULL},
    {"cpssDxChPortPfcPortThresholdGet", 5, cpssDxChPortPfcPortThresholdGet_PARAMS, NULL},
    {"cpssDxChPortPfcPortTcThresholdSet", 5, cpssDxChPortPfcPortTcThresholdSet_PARAMS, NULL},
    {"cpssDxChPortPfcPortTcThresholdGet", 5, cpssDxChPortPfcPortTcThresholdGet_PARAMS, NULL},
    {"cpssDxChPortPfcResponceEnableSet", 4, cpssDxChPortPfcResponceEnableSet_PARAMS, NULL},
    {"cpssDxChPortPfcResponceEnableGet", 4, cpssDxChPortPfcResponceEnableGet_PARAMS, NULL},
    {"cpssDxChPortPfcTcToQueueMapSet", 4, cpssDxChPortPfcTcToQueueMapSet_PARAMS, NULL},
    {"cpssDxChPortPfcTcToQueueMapGet", 4, cpssDxChPortPfcTcToQueueMapGet_PARAMS, NULL},
    {"cpssDxChPortPfcReponceModeSet", 3, cpssDxChPortPfcReponceModeSet_PARAMS, NULL},
    {"cpssDxChPortPfcReponceModeGet", 3, cpssDxChPortPfcReponceModeGet_PARAMS, NULL},
    {"cpssDxChPortPfcLinkPauseCompatibilityModeEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcLinkPauseCompatibilityModeEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPfcDbaTcAvailableBuffersSet", 5, cpssDxChPortPfcDbaTcAvailableBuffersSet_PARAMS, NULL},
    {"cpssDxChPortPfcDbaTcAvailableBuffersGet", 5, cpssDxChPortPfcDbaTcAvailableBuffersGet_PARAMS, NULL},
    {"cpssDxChPortPfcTcResourceModeSet", 3, cpssDxChPortPfcTcResourceModeSet_PARAMS, NULL},
    {"cpssDxChPortPfcTcResourceModeGet", 3, cpssDxChPortPfcTcResourceModeGet_PARAMS, NULL},
    {"cpssDxChPortPfcPortTcHeadroomCounterGet", 4, cpssDxChPortPfcPortTcHeadroomCounterGet_PARAMS, NULL},
    {"cpssDxChPortPfcPortTcHeadroomPeakCountersGet", 3, cpssDxChPortPfcPortTcHeadroomPeakCountersGet_PARAMS, NULL},
    {"cpssDxChPortPfcPortTcHeadroomPeakMonitorSet", 3, cpssDxChPortPfcPortTcHeadroomPeakMonitorSet_PARAMS, NULL},
    {"cpssDxChPortPfcHeadroomThresholdSet", 3, cpssDxChPortPfcHeadroomThresholdSet_PARAMS, NULL},
    {"cpssDxChPortPfcHeadroomThresholdGet", 3, cpssDxChPortPfcHeadroomThresholdGet_PARAMS, NULL},
    {"cpssDxChPortPfcGlobalTcHeadroomCountersGet", 4, cpssDxChPortPfcGlobalTcHeadroomCountersGet_PARAMS, NULL},
    {"cpssDxChPortPfcPoolHeadroomCountersGet", 4, cpssDxChPortPfcPoolHeadroomCountersGet_PARAMS, NULL},
    {"cpssDxChPortPfcXonGenerationEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortPfcXonGenerationEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPipGlobalEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortPipGlobalEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPipGlobalEtherTypeProtocolSet", 4, cpssDxChPortPipGlobalEtherTypeProtocolSet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalEtherTypeProtocolGet", 4, cpssDxChPortPipGlobalEtherTypeProtocolGet_PARAMS, NULL},
    {"cpssDxChPortPipTrustEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortPipTrustEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPipProfileSet", 3, cpssDxChPortPipProfileSet_PARAMS, NULL},
    {"cpssDxChPortPipProfileGet", 3, cpssDxChPortPipProfileGet_PARAMS, NULL},
    {"cpssDxChPortPipVidClassificationEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortPipVidClassificationEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortPipPrioritySet", 4, cpssDxChPortPipPrioritySet_PARAMS, NULL},
    {"cpssDxChPortPipPriorityGet", 4, cpssDxChPortPipPriorityGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalProfilePrioritySet", 5, cpssDxChPortPipGlobalProfilePrioritySet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalProfilePriorityGet", 5, cpssDxChPortPipGlobalProfilePriorityGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalVidClassificationSet", 3, cpssDxChPortPipGlobalVidClassificationSet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalVidClassificationGet", 3, cpssDxChPortPipGlobalVidClassificationGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalMacDaClassificationEntrySet", 3, cpssDxChPortPipGlobalMacDaClassificationEntrySet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalMacDaClassificationEntryGet", 3, cpssDxChPortPipGlobalMacDaClassificationEntryGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalBurstFifoThresholdsSet", 4, cpssDxChPortPipGlobalBurstFifoThresholdsSet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalBurstFifoThresholdsGet", 4, cpssDxChPortPipGlobalBurstFifoThresholdsGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalDropCounterGet", 2, cpssDxChPortPipGlobalDropCounterGet_PARAMS, NULL},
    {"cpssDxChPortPipDropCounterGet", 3, cpssDxChPortPipDropCounterGet_PARAMS, NULL},
    {"cpssDxChPortParserGlobalTpidSet", 4, cpssDxChPortParserGlobalTpidSet_PARAMS, NULL},
    {"cpssDxChPortParserGlobalTpidGet", 4, cpssDxChPortParserGlobalTpidGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalThresholdsRandomizationNumLsbSet", 2, cpssDxChPortPipGlobalThresholdsRandomizationNumLsbSet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalThresholdsRandomizationNumLsbGet", 2, cpssDxChPortPipGlobalThresholdsRandomizationNumLsbGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalThresholdSet", 4, cpssDxChPortPipGlobalThresholdSet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalThresholdGet", 4, cpssDxChPortPipGlobalThresholdGet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalPfcTcVectorSet", 3, cpssDxChPortPipGlobalPfcTcVectorSet_PARAMS, NULL},
    {"cpssDxChPortPipGlobalPfcTcVectorGet", 3, cpssDxChPortPipGlobalPfcTcVectorGet_PARAMS, NULL},
    {"cpssDxChPortRxDmaGlobalDropCounterModeSet", 2, cpssDxChPortRxDmaGlobalDropCounterModeSet_PARAMS, NULL},
    {"cpssDxChPortRxDmaGlobalDropCounterModeGet", 2, cpssDxChPortRxDmaGlobalDropCounterModeGet_PARAMS, NULL},
    {"cpssDxChPortRxDmaGlobalDropCounterGet", 3, cpssDxChPortRxDmaGlobalDropCounterGet_PARAMS, NULL},
    {"cpssDxChPortSerdesPowerStatusSet", 5, cpssDxChPortSerdesPowerStatusSet_PARAMS, NULL},
    {"cpssDxChPortSerdesTuningSet", 5, cpssDxChPortSerdesTuningSet_PARAMS, NULL},
    {"cpssDxChPortSerdesTuningGet", 5, cpssDxChPortSerdesTuningGet_PARAMS, NULL},
    {"cpssDxChPortSerdesLaneTuningSet", 5, cpssDxChPortSerdesLaneTuningSet_PARAMS, NULL},
    {"cpssDxChPortSerdesLaneTuningGet", 5, cpssDxChPortSerdesLaneTuningGet_PARAMS, NULL},
    {"cpssDxChPortSerdesResetStateSet", 3, cpssDxChPortDuplexAutoNegEnableSet_PARAMS, NULL},
    {"cpssDxChPortSerdesAutoTune", 3, cpssDxChPortSerdesAutoTune_PARAMS, NULL},
    {"cpssDxChPortSerdesAlign90StateSet", 4, cpssDxChPortSerdesAlign90StateSet_PARAMS, NULL},
    {"cpssDxChPortSerdesAlign90StatusGet", 3, cpssDxChPortSerdesAlign90StatusGet_PARAMS, NULL},
    {"cpssDxChPortSerdesAutoTuneExt", 4, cpssDxChPortSerdesAutoTuneExt_PARAMS, NULL},
    {"cpssDxChPortSerdesAutoTuneStatusGet", 4, cpssDxChPortSerdesAutoTuneStatusGet_PARAMS, NULL},
    {"cpssDxChPortSerdesLanePolarityGet", 5, cpssDxChPortSerdesLanePolarityGet_PARAMS, NULL},
    {"cpssDxChPortSerdesLanePolaritySet", 5, cpssDxChPortSerdesLanePolaritySet_PARAMS, NULL},
    {"cpssDxChPortSerdesPolaritySet", 5, cpssDxChPortSerdesPolaritySet_PARAMS, NULL},
    {"cpssDxChPortSerdesPolarityGet", 5, cpssDxChPortSerdesPolarityGet_PARAMS, NULL},
    {"cpssDxChPortSerdesLoopbackModeSet", 4, cpssDxChPortSerdesLoopbackModeSet_PARAMS, NULL},
    {"cpssDxChPortSerdesLoopbackModeGet", 4, cpssDxChPortSerdesLoopbackModeGet_PARAMS, NULL},
    {"cpssDxChPortEomDfeResGet", 4, cpssDxChPortEomDfeResGet_PARAMS, NULL},
    {"cpssDxChPortEomMatrixGet", 6, cpssDxChPortEomMatrixGet_PARAMS, NULL},
    {"cpssDxChPortSerdesEyeMatrixGet", 5, cpssDxChPortSerdesEyeMatrixGet_PARAMS, NULL},
    {"cpssDxChPortSerdesEyeMatrixPrint", 6, cpssDxChPortSerdesEyeMatrixPrint_PARAMS, NULL},
    {"cpssDxChPortEomBaudRateGet", 4, cpssDxChPortEomBaudRateGet_PARAMS, NULL},
    {"cpssDxChPortSerdesTxEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortSerdesTxEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortSerdesPpmSet", 3, cpssDxChPortSerdesPpmSet_PARAMS, NULL},
    {"cpssDxChPortSerdesPpmGet", 3, cpssDxChPortSerdesPpmGet_PARAMS, NULL},
    {"cpssDxChPortSerdesManualTxConfigSet", 4, cpssDxChPortSerdesManualTxConfigSet_PARAMS, NULL},
    {"cpssDxChPortSerdesManualTxConfigGet", 4, cpssDxChPortSerdesManualTxConfigGet_PARAMS, NULL},
    {"cpssDxChPortSerdesManualRxConfigSet", 4, cpssDxChPortSerdesManualRxConfigSet_PARAMS, NULL},
    {"cpssDxChPortSerdesManualRxConfigGet", 4, cpssDxChPortSerdesManualRxConfigGet_PARAMS, NULL},
    {"cpssDxChPortSerdesRxauiManualTxConfigSet", 3, cpssDxChPortSerdesRxauiManualTxConfigSet_PARAMS, NULL},
    {"cpssDxChPortSerdesSquelchSet", 3, cpssDxChPortSerdesSquelchSet_PARAMS, NULL},
    {"cpssDxChPortSerdesSignalDetectGet", 3, cpssDxChPortPcsSyncStableStatusGet_PARAMS, NULL},
    {"cpssDxChPortSerdesStableSignalDetectGet", 3, cpssDxChPortPcsSyncStableStatusGet_PARAMS, NULL},
    {"cpssDxChPortSerdesLaneSignalDetectGet", 4, cpssDxChPortSerdesLaneSignalDetectGet_PARAMS, NULL},
    {"cpssDxChPortSerdesCDRLockStatusGet", 3, cpssDxChPortSerdesCDRLockStatusGet_PARAMS, NULL},
    {"cpssDxChPortSerdesEncodingTypeGet", 5, cpssDxChPortSerdesEncodingTypeGet_PARAMS, NULL},
    {"cpssDxChPortSerdesRxDatapathConfigGet", 4, cpssDxChPortSerdesRxDatapathConfigGet_PARAMS, NULL},
    {"cpssDxChPortSerdesRxPllLockGet", 3, cpssDxChPortSerdesRxPllLockGet_PARAMS, NULL},
    {"cpssDxChPortSerdesPMDLogGet", 3, cpssDxChPortSerdesPMDLogGet_PARAMS, NULL},
    {"cpssDxChPortSerdesDroGet", 4, cpssDxChPortSerdesDroGet_PARAMS, NULL},
    {"cpssDxChPortSerdesPresetOverrideSet", 4, cpssDxChPortSerdesPresetOverrideSet_PARAMS, NULL},
    {"cpssDxChPortSerdesPresetOverrideGet", 4, cpssDxChPortSerdesPresetOverrideGet_PARAMS, NULL},
    {"cpssDxChPortSerdesAutoTuneOptAlgSet", 3, cpssDxChPortSerdesAutoTuneOptAlgSet_PARAMS, NULL},
    {"cpssDxChPortSerdesAutoTuneOptAlgGet", 3, cpssDxChPortSerdesAutoTuneOptAlgGet_PARAMS, NULL},
    {"cpssDxChPortSerdesAutoTuneOptAlgRun", 3, cpssDxChPortSerdesAutoTuneOptAlgSet_PARAMS, NULL},
    {"cpssDxChPortSerdesAutoTuneResultsGet", 4, cpssDxChPortSerdesAutoTuneResultsGet_PARAMS, NULL},
    {"cpssDxChPortSerdesEnhancedAutoTune", 4, cpssDxChPortSerdesEnhancedAutoTune_PARAMS, NULL},
    {"cpssDxChPortSerdesEnhancedTuneLite", 4, cpssDxChPortSerdesEnhancedTuneLite_PARAMS, NULL},
    {"cpssDxChPortSerdesAdaptiveCtleBasedTemperature", 3, cpssDxChPortSerdesAdaptiveCtleBasedTemperature_PARAMS, NULL},
    {"cpssDxChPortAdaptiveCtleBasedTemperatureDbGet", 7, cpssDxChPortAdaptiveCtleBasedTemperatureDbGet_PARAMS, NULL},
    {"cpssDxChPortAdaptiveCtleBasedTemperatureSendMsg", 4, cpssDxChPortAdaptiveCtleBasedTemperatureSendMsg_PARAMS, NULL},
    {"cpssDxChPortSerdesSequenceSet", 7, cpssDxChPortSerdesSequenceSet_PARAMS, NULL},
    {"cpssDxChPortSerdesErrorInject", 5, cpssDxChPortSerdesErrorInject_PARAMS, NULL},
    {"cpssDxChPortSerdesSequenceGet", 5, cpssDxChPortSerdesSequenceGet_PARAMS, NULL},
    {"cpssDxChPortSerdesInternalRegisterAccess", 6, cpssDxChPortSerdesInternalRegisterAccess_PARAMS, NULL},
    {"cpssDxChPortSpeedSet", 3, prvCpssLogGenDevNumPortNumSpeed_PARAMS, NULL},
    {"cpssDxChPortSpeedGet", 3, prvCpssLogGenDevNumPortNumSpeedPtr_PARAMS, NULL},
    {"cpssDxChPortStatInit", 1, prvCpssLogGenDevNum_PARAMS, NULL},
    {"cpssDxChMacCounterGet", 4, cpssDxChMacCounterGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersOnCgPortGet", 3, cpssDxChPortMacCountersOnCgPortGet_PARAMS, NULL},
    {"cpssDxChPortMacBrCountersOnMtiPortGet", 4, cpssDxChPortMacBrCountersOnMtiPortGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersOnMtiPortGet", 3, cpssDxChPortMacCountersOnMtiPortGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersOnPortGet", 3, cpssDxChPortMacCountersOnPortGet_PARAMS, NULL},
    {"cpssDxChPortMacCounterCaptureGet", 4, cpssDxChMacCounterGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersCaptureOnPortGet", 3, cpssDxChPortMacCountersOnPortGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersCaptureTriggerSet", 2, prvCpssLogGenDevNumPortNum_PARAMS, NULL},
    {"cpssDxChPortMacCountersCaptureTriggerGet", 3, cpssDxChPortMacCountersCaptureTriggerGet_PARAMS, NULL},
    {"cpssDxChPortGroupEgressCntrModeSet", 8, cpssDxChPortGroupEgressCntrModeSet_PARAMS, NULL},
    {"cpssDxChPortEgressCntrModeSet", 7, cpssDxChPortEgressCntrModeSet_PARAMS, NULL},
    {"cpssDxChPortGroupEgressCntrModeGet", 8, cpssDxChPortGroupEgressCntrModeGet_PARAMS, NULL},
    {"cpssDxChPortEgressCntrModeGet", 7, cpssDxChPortEgressCntrModeGet_PARAMS, NULL},
    {"cpssDxChPortGroupEgressCntrsGet", 4, cpssDxChPortGroupEgressCntrsGet_PARAMS, NULL},
    {"cpssDxChPortEgressCntrsGet", 3, cpssDxChPortEgressCntrsGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersEnable", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortMacCountersClearOnReadSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortMacCountersClearOnReadGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortMacCountersRxHistogramEnable", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortMacCountersTxHistogramEnable", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortMacOversizedPacketsCounterModeSet", 3, cpssDxChPortMacOversizedPacketsCounterModeSet_PARAMS, NULL},
    {"cpssDxChPortMacOversizedPacketsCounterModeGet", 3, cpssDxChPortMacOversizedPacketsCounterModeGet_PARAMS, NULL},
    {"cpssDxChPortStatTxDebugCountersGet", 2, cpssDxChPortStatTxDebugCountersGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersRxHistogramEnableGet", 3, cpssDxChPortMacCountersRxHistogramEnableGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersTxHistogramEnableGet", 3, cpssDxChPortMacCountersRxHistogramEnableGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortRemotePortsMacCountersByPacketParse", 5, cpssDxChPortRemotePortsMacCountersByPacketParse_PARAMS, NULL},
    {"cpssDxChMacCounterOnPhySideGet", 4, cpssDxChMacCounterGet_PARAMS, NULL},
    {"cpssDxChPortMacCountersOnPhySidePortGet", 3, cpssDxChPortMacCountersOnPortGet_PARAMS, NULL},
    {"cpssDxChPortMacPreemptionStatCounterstGet", 4, cpssDxChPortMacPreemptionStatCounterstGet_PARAMS, NULL},
    {"cpssDxChPortSyncEtherRecoveryClkConfigSet", 5, cpssDxChPortSyncEtherRecoveryClkConfigSet_PARAMS, NULL},
    {"cpssDxChPortSyncEtherRecoveryClkConfigGet", 5, cpssDxChPortSyncEtherRecoveryClkConfigGet_PARAMS, NULL},
    {"cpssDxChPortSyncEtherRecoveryClkDividerValueSet", 5, cpssDxChPortSyncEtherRecoveryClkDividerValueSet_PARAMS, NULL},
    {"cpssDxChPortSyncEtherRecoveryClkDividerValueGet", 5, cpssDxChPortSyncEtherRecoveryClkDividerValueGet_PARAMS, NULL},
    {"cpssDxChPortSyncEtherRecoveredClkAutomaticMaskingEnableSet", 5, cpssDxChPortSyncEtherRecoveredClkAutomaticMaskingEnableSet_PARAMS, NULL},
    {"cpssDxChPortSyncEtherRecoveredClkAutomaticMaskingEnableGet", 5, cpssDxChPortSyncEtherRecoveredClkAutomaticMaskingEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxInit", 1, prvCpssLogGenDevNum_PARAMS, NULL},
    {"cpssDxChPortTxQueueEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxQueueEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxQueueingEnableSet", 4, cpssDxChPortTxQueueingEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueingEnableGet", 4, cpssDxChPortTxQueueingEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueTxEnableSet", 4, cpssDxChPortTxQueueingEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueTxEnableGet", 4, cpssDxChPortTxQueueingEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxFlushQueuesSet", 2, prvCpssLogGenDevNumPortNum_PARAMS, NULL},
    {"cpssDxChPortTxShaperEnableSet", 3, prvCpssLogGenDevNumPortNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxShaperEnableGet", 3, prvCpssLogGenDevNumPortNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxShaperProfileSet", 4, cpssDxChPortTxShaperProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxShaperProfileGet", 5, cpssDxChPortTxShaperProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxQShaperEnableSet", 4, cpssDxChPortTxQueueingEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxQShaperEnableGet", 4, cpssDxChPortTxQueueingEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxQShaperProfileSet", 5, cpssDxChPortTxQShaperProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxQShaperProfileGet", 6, cpssDxChPortTxQShaperProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxBindPortToSchedulerProfileSet", 3, cpssDxChPortTxBindPortToSchedulerProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxBindPortToSchedulerProfileGet", 3, cpssDxChPortTxBindPortToSchedulerProfileGet_PARAMS, NULL},
    {"cpssDxChPortTx4TcTailDropProfileSet", 4, cpssDxChPortTx4TcTailDropProfileSet_PARAMS, NULL},
    {"cpssDxChPortTx4TcTailDropProfileGet", 4, cpssDxChPortTx4TcTailDropProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropProfileSet", 5, cpssDxChPortTxTailDropProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropProfileGet", 5, cpssDxChPortTxTailDropProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxSniffedPcktDescrLimitSet", 3, cpssDxChPortTxSniffedPcktDescrLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxSniffedPcktDescrLimitGet", 3, cpssDxChPortTxSniffedPcktDescrLimitGet_PARAMS, NULL},
    {"cpssDxChPortTxMcastPcktDescrLimitSet", 2, cpssDxChPortTxMcastPcktDescrLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxMcastPcktDescrLimitGet", 2, cpssDxChPortTxMcastPcktDescrLimitGet_PARAMS, NULL},
    {"cpssDxChPortTxWrrGlobalParamSet", 3, cpssDxChPortTxWrrGlobalParamSet_PARAMS, NULL},
    {"cpssDxChPortTxWrrGlobalParamGet", 3, cpssDxChPortTxWrrGlobalParamGet_PARAMS, NULL},
    {"cpssDxChPortTxShaperGlobalParamsSet", 4, cpssDxChPortTxShaperGlobalParamsSet_PARAMS, NULL},
    {"cpssDxChPortTxShaperGlobalParamsGet", 4, cpssDxChPortTxShaperGlobalParamsGet_PARAMS, NULL},
    {"cpssDxChPortTxQWrrProfileSet", 4, cpssDxChPortTxQWrrProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxQWrrProfileGet", 4, cpssDxChPortTxQWrrProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxQArbGroupSet", 4, cpssDxChPortTxQArbGroupSet_PARAMS, NULL},
    {"cpssDxChPortTxQArbGroupGet", 4, cpssDxChPortTxQArbGroupGet_PARAMS, NULL},
    {"cpssDxChPortTxBindPortToDpSet", 3, cpssDxChPortTxBindPortToDpSet_PARAMS, NULL},
    {"cpssDxChPortTxBindPortToDpGet", 3, cpssDxChPortTxBindPortToDpGet_PARAMS, NULL},
    {"cpssDxChPortTxDescNumberGet", 3, cpssDxChPortTxDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxBufNumberGet", 3, cpssDxChPortTxBufNumberGet_PARAMS, NULL},
    {"cpssDxChPortTx4TcDescNumberGet", 4, cpssDxChPortTx4TcDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTx4TcBufNumberGet", 4, cpssDxChPortTx4TcBufNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxToCpuShaperModeSet", 2, cpssDxChPortTxToCpuShaperModeSet_PARAMS, NULL},
    {"cpssDxChPortTxToCpuShaperModeGet", 2, cpssDxChPortTxToCpuShaperModeGet_PARAMS, NULL},
    {"cpssDxChPortTxSharingGlobalResourceEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxSharingGlobalResourceEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxSharedGlobalResourceLimitsSet", 3, cpssDxChPortTxSharedGlobalResourceLimitsSet_PARAMS, NULL},
    {"cpssDxChPortTxSharedGlobalResourceLimitsGet", 3, cpssDxChPortTxSharedGlobalResourceLimitsGet_PARAMS, NULL},
    {"cpssDxChPortTxSharedPolicySet", 2, cpssDxChPortTxSharedPolicySet_PARAMS, NULL},
    {"cpssDxChPortTxSharedPolicyGet", 2, cpssDxChPortTxSharedPolicyGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropUcEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxTailDropUcEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxBufferTailDropEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxBufferTailDropEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxBuffersSharingMaxLimitSet", 2, cpssDxChPortTxBuffersSharingMaxLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxBuffersSharingMaxLimitGet", 2, cpssDxChPortTxBuffersSharingMaxLimitGet_PARAMS, NULL},
    {"cpssDxChPortTxDp1SharedEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxDp1SharedEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxTcSharedProfileEnableSet", 4, cpssDxChPortTxTcSharedProfileEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxTcSharedProfileEnableGet", 4, cpssDxChPortTxTcSharedProfileEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxShaperTokenBucketMtuSet", 2, cpssDxChPortTxShaperTokenBucketMtuSet_PARAMS, NULL},
    {"cpssDxChPortTxShaperTokenBucketMtuGet", 2, cpssDxChPortTxShaperTokenBucketMtuGet_PARAMS, NULL},
    {"cpssDxChPortTxRandomTailDropEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxRandomTailDropEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChTxPortAllShapersDisable", 1, prvCpssLogGenDevNum_PARAMS, NULL},
    {"cpssDxChTxPortShapersDisable", 2, cpssDxChPortEnableWaWithLinkStatusSet_PARAMS, NULL},
    {"cpssDxChPortTxSchedulerDeficitModeEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxSchedulerDeficitModeEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxShaperModeSet", 3, cpssDxChPortTxShaperModeSet_PARAMS, NULL},
    {"cpssDxChPortTxShaperModeGet", 3, cpssDxChPortTxShaperModeGet_PARAMS, NULL},
    {"cpssDxChPortTxShaperBaselineSet", 2, prvCpssLogGenDevNumBaseline_PARAMS, NULL},
    {"cpssDxChPortTxShaperBaselineGet", 2, prvCpssLogGenDevNumBaselinePtr_PARAMS, NULL},
    {"cpssDxChPortTxShaperConfigurationSet", 2, cpssDxChPortTxShaperConfigurationSet_PARAMS, NULL},
    {"cpssDxChPortTxShaperConfigurationGet", 2, cpssDxChPortTxShaperConfigurationGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropBufferConsumptionModeSet", 3, cpssDxChPortTxTailDropBufferConsumptionModeSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropBufferConsumptionModeGet", 3, cpssDxChPortTxTailDropBufferConsumptionModeGet_PARAMS, NULL},
    {"cpssDxChPortTxTcProfileSharedPoolSet", 4, cpssDxChPortTxTcProfileSharedPoolSet_PARAMS, NULL},
    {"cpssDxChPortTxTcProfileSharedPoolGet", 4, cpssDxChPortTxTcProfileSharedPoolGet_PARAMS, NULL},
    {"cpssDxChPortTxMcastBuffersLimitSet", 2, cpssDxChPortTxMcastBuffersLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxMcastBuffersLimitGet", 2, cpssDxChPortTxMcastBuffersLimitGet_PARAMS, NULL},
    {"cpssDxChPortTxSniffedBuffersLimitSet", 3, cpssDxChPortTxSniffedBuffersLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxSniffedBuffersLimitGet", 3, cpssDxChPortTxSniffedBuffersLimitGet_PARAMS, NULL},
    {"cpssDxChPortTxSharedPoolLimitsSet", 4, cpssDxChPortTxSharedPoolLimitsSet_PARAMS, NULL},
    {"cpssDxChPortTxSharedPoolLimitsGet", 4, cpssDxChPortTxSharedPoolLimitsGet_PARAMS, NULL},
    {"cpssDxChPortTxProfileWeightedRandomTailDropEnableSet", 5, cpssDxChPortTxProfileWeightedRandomTailDropEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxProfileWeightedRandomTailDropEnableGet", 5, cpssDxChPortTxProfileWeightedRandomTailDropEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropWrtdMasksSet", 2, cpssDxChPortTxTailDropWrtdMasksSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropWrtdMasksGet", 2, cpssDxChPortTxTailDropWrtdMasksGet_PARAMS, NULL},
    {"cpssDxChPortTxResourceHistogramThresholdSet", 3, cpssDxChPortTxResourceHistogramThresholdSet_PARAMS, NULL},
    {"cpssDxChPortTxResourceHistogramThresholdGet", 3, cpssDxChPortTxResourceHistogramThresholdGet_PARAMS, NULL},
    {"cpssDxChPortTxResourceHistogramCounterGet", 3, cpssDxChPortTxResourceHistogramCounterGet_PARAMS, NULL},
    {"cpssDxChPortTxGlobalDescNumberGet", 2, cpssDxChPortTxGlobalDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxGlobalBufNumberGet", 2, cpssDxChPortTxGlobalDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxMcastDescNumberGet", 2, cpssDxChPortTxGlobalDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxMcastBufNumberGet", 2, cpssDxChPortTxGlobalDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxSniffedDescNumberGet", 3, cpssDxChPortTxSniffedDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxSniffedBufNumberGet", 3, cpssDxChPortTxSniffedDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxSharedResourceDescNumberGet", 3, cpssDxChPortTxSharedResourceDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxSharedResourceBufNumberGet", 3, cpssDxChPortTxSharedResourceDescNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxShaperOnStackAsGigEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxShaperOnStackAsGigEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortProfileTxByteCountChangeEnableSet", 4, cpssDxChPortProfileTxByteCountChangeEnableSet_PARAMS, NULL},
    {"cpssDxChPortProfileTxByteCountChangeEnableGet", 4, cpssDxChPortProfileTxByteCountChangeEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxByteCountChangeEnableSet", 2, cpssDxChPortTxByteCountChangeEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxByteCountChangeEnableGet", 2, cpssDxChPortTxByteCountChangeEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxByteCountChangeValueSet", 3, cpssDxChPortTxByteCountChangeValueSet_PARAMS, NULL},
    {"cpssDxChPortTxByteCountChangeValueGet", 3, cpssDxChPortTxByteCountChangeValueGet_PARAMS, NULL},
    {"cpssDxChPortTxGlobalDescLimitSet", 2, cpssDxChPortTxBuffersSharingMaxLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxGlobalDescLimitGet", 2, cpssDxChPortTxBuffersSharingMaxLimitGet_PARAMS, NULL},
    {"cpssDxChPortTxMcFifoSet", 3, cpssDxChPortTxMcFifoSet_PARAMS, NULL},
    {"cpssDxChPortTxMcFifoGet", 3, cpssDxChPortTxMcFifoGet_PARAMS, NULL},
    {"cpssDxChPortTxMcFifoArbiterWeigthsSet", 2, cpssDxChPortTxMcFifoArbiterWeigthsSet_PARAMS, NULL},
    {"cpssDxChPortTxMcFifoArbiterWeigthsGet", 2, cpssDxChPortTxMcFifoArbiterWeigthsGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueGlobalTxEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxQueueGlobalTxEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxMcShaperMaskSet", 2, cpssDxChPortTxMcShaperMaskSet_PARAMS, NULL},
    {"cpssDxChPortTxMcShaperMaskGet", 2, cpssDxChPortTxMcShaperMaskGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropProfileBufferConsumptionModeSet", 3, cpssDxChPortTxTailDropProfileBufferConsumptionModeSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropProfileBufferConsumptionModeGet", 3, cpssDxChPortTxTailDropProfileBufferConsumptionModeGet_PARAMS, NULL},
    {"cpssDxChPortTxSchedulerProfileBufferConsumptionModeSet", 3, cpssDxChPortTxSchedulerProfileBufferConsumptionModeSet_PARAMS, NULL},
    {"cpssDxChPortTxSchedulerProfileBufferConsumptionModeGet", 3, cpssDxChPortTxSchedulerProfileBufferConsumptionModeGet_PARAMS, NULL},
    {"cpssDxChPortTxShaperAvbModeEnableSet", 3, cpssDxChPortTxShaperAvbModeEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxShaperAvbModeEnableGet", 3, cpssDxChPortTxShaperAvbModeEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxQShaperAvbModeEnableSet", 4, cpssDxChPortTxQShaperAvbModeEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxQShaperAvbModeEnableGet", 4, cpssDxChPortTxQShaperAvbModeEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxSchedulerProfileCountModeSet", 3, cpssDxChPortTxSchedulerProfileCountModeSet_PARAMS, NULL},
    {"cpssDxChPortTxSchedulerProfileCountModeGet", 3, cpssDxChPortTxSchedulerProfileCountModeGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropMaskSharedBuffEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxTailDropMaskSharedBuffEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxTailDropSharedBuffMaxLimitSet", 2, cpssDxChPortTxTailDropSharedBuffMaxLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropSharedBuffMaxLimitGet", 2, cpssDxChPortTxTailDropSharedBuffMaxLimitGet_PARAMS, NULL},
    {"cpssDxChPortTx4TcMcBufNumberGet", 4, cpssDxChPortTx4TcBufNumberGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueDumpAll", 2, cpssDxChPortTxQueueDumpAll_PARAMS, NULL},
    {"cpssDxChPortTxBufferStatisticsEnableSet", 3, cpssDxChPortTxBufferStatisticsEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxBufferStatisticsEnableGet", 3, cpssDxChPortTxBufferStatisticsEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxMaxBufferFillLevelSet", 3, cpssDxChPortTxMaxBufferFillLevelSet_PARAMS, NULL},
    {"cpssDxChPortTxMaxBufferFillLevelGet", 3, cpssDxChPortTxMaxBufferFillLevelGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueMaxBufferFillLevelSet", 4, cpssDxChPortTxQueueMaxBufferFillLevelSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueMaxBufferFillLevelGet", 4, cpssDxChPortTxQueueMaxBufferFillLevelGet_PARAMS, NULL},
    {"cpssDxChPortTxMcFifoPriorityAttributesSet", 5, cpssDxChPortTxMcFifoPriorityAttributesSet_PARAMS, NULL},
    {"cpssDxChPortTxMcFifoPriorityAttributesGet", 5, cpssDxChPortTxMcFifoPriorityAttributesGet_PARAMS, NULL},
    {"cpssDxChPortTxMcastBuffersPriorityLimitSet", 4, cpssDxChPortTxMcastBuffersPriorityLimitSet_PARAMS, NULL},
    {"cpssDxChPortTxMcastBuffersPriorityLimitGet", 4, cpssDxChPortTxMcastBuffersPriorityLimitGet_PARAMS, NULL},
    {"cpssDxChPortTxMcastAvailableBuffersSet", 2, cpssDxChPortTxMcastAvailableBuffersSet_PARAMS, NULL},
    {"cpssDxChPortTxMcastAvailableBuffersGet", 2, cpssDxChPortTxMcastAvailableBuffersGet_PARAMS, NULL},
    {"cpssDxChPortTxTcMapToSharedPoolSet", 3, cpssDxChPortTxTcMapToSharedPoolSet_PARAMS, NULL},
    {"cpssDxChPortTxTcMapToSharedPoolGet", 3, cpssDxChPortTxTcMapToSharedPoolGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropGlobalParamsSet", 5, cpssDxChPortTxTailDropGlobalParamsSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropGlobalParamsGet", 5, cpssDxChPortTxTailDropGlobalParamsGet_PARAMS, NULL},
    {"cpssDxChPortTx4TcTailDropWredProfileSet", 4, cpssDxChPortTx4TcTailDropWredProfileSet_PARAMS, NULL},
    {"cpssDxChPortTx4TcTailDropWredProfileGet", 4, cpssDxChPortTx4TcTailDropWredProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropWredProfileSet", 3, cpssDxChPortTxTailDropWredProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropWredProfileGet", 3, cpssDxChPortTxTailDropWredProfileGet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropCommandSet", 3, cpssDxChPortTxTailDropCommandSet_PARAMS, NULL},
    {"cpssDxChPortTxTailDropCommandGet", 3, cpssDxChPortTxTailDropCommandGet_PARAMS, NULL},
    {"cpssDxChPortTxQMinimalRateEnableSet", 4, cpssDxChPortTxQueueingEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxQMinimalRateEnableGet", 4, cpssDxChPortTxQueueingEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxQMinimalRateSet", 5, cpssDxChPortTxQShaperProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxQMinimalRateGet", 5, cpssDxChPortTxQMinimalRateGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueLowLatencyModeEnableSet", 4, cpssDxChPortTxQueueingEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueLowLatencyModeEnableGet", 4, cpssDxChPortTxQueueingEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOptimizedThroughputEnableGet", 4, cpssDxChPortTxQueueingEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOptimizedThroughputEnableSet", 4, cpssDxChPortTxQueueingEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOffsetWidthSet", 2, cpssDxChPortTxQueueOffsetWidthSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOffsetWidthGet", 2, cpssDxChPortTxQueueOffsetWidthGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOffsetModeSet", 3, cpssDxChPortTxQueueOffsetModeSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOffsetModeGet", 3, cpssDxChPortTxQueueOffsetModeGet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOffsetMapSet", 3, cpssDxChPortTxQueueOffsetMapSet_PARAMS, NULL},
    {"cpssDxChPortTxQueueOffsetMapGet", 3, cpssDxChPortTxQueueOffsetMapGet_PARAMS, NULL},
    {"cpssDxChPortTxPriorityGroupSet", 3, cpssDxChPortTxPriorityGroupSet_PARAMS, NULL},
    {"cpssDxChPortTxPriorityGroupGet", 3, cpssDxChPortTxPriorityGroupGet_PARAMS, NULL},
    {"cpssDxChPortTxWrrWeightSet", 3, cpssDxChPortTxWrrWeightSet_PARAMS, NULL},
    {"cpssDxChPortTxWrrWeightGet", 3, cpssDxChPortTxWrrWeightGet_PARAMS, NULL},
    {"cpssDxChPortTxDbaEnableSet", 2, prvCpssLogGenDevNumEnable_PARAMS, NULL},
    {"cpssDxChPortTxDbaEnableGet", 2, prvCpssLogGenDevNumEnablePtr_PARAMS, NULL},
    {"cpssDxChPortTxDbaDebugControl", 3, cpssDxChPortTxDbaDebugControl_PARAMS, NULL},
    {"cpssDxChPortTxDbaAvailBuffSet", 2, cpssDxChPortTxDbaAvailBuffSet_PARAMS, NULL},
    {"cpssDxChPortTxDbaAvailBuffGet", 2, cpssDxChPortTxDbaAvailBuffGet_PARAMS, NULL},
    {"cpssDxChPortTxDbaDebugClearGlobalCounters", 1, prvCpssLogGenDevNum_PARAMS, NULL},
    {"cpssDxChPortTxDbaDebugGlobalCountersGet", 3, cpssDxChPortTxDbaDebugGlobalCountersGet_PARAMS, NULL},
    {"cpssDxChPortTxDbaDebugProfileCountersEnable", 4, cpssDxChPortTxDbaDebugProfileCountersEnable_PARAMS, NULL},
    {"cpssDxChPortTxDbaDebugProfileCountersGet", 3, cpssDxChPortTxDbaDebugProfileCountersGet_PARAMS, NULL},
    {"cpssDxChPortTxUburstEventInfoGet", 3, cpssDxChPortTxUburstEventInfoGet_PARAMS, NULL},
    {"cpssDxChPortTxUburstDetectionEnableSet", 4, cpssDxChPortTxUburstDetectionEnableSet_PARAMS, NULL},
    {"cpssDxChPortTxUburstDetectionEnableGet", 4, cpssDxChPortTxUburstDetectionEnableGet_PARAMS, NULL},
    {"cpssDxChPortTxUburstDetectionProfileBindSet", 4, cpssDxChPortTxUburstDetectionProfileBindSet_PARAMS, NULL},
    {"cpssDxChPortTxUburstDetectionProfileBindGet", 4, cpssDxChPortTxUburstDetectionProfileBindGet_PARAMS, NULL},
    {"cpssDxChPortTxUburstDetectionProfileSet", 3, cpssDxChPortTxUburstDetectionProfileSet_PARAMS, NULL},
    {"cpssDxChPortTxUburstDetectionProfileGet", 3, cpssDxChPortTxUburstDetectionProfileGet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterDevStateInit", 1, cpssDxChPortPizzaArbiterDevStateInit_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterDevStateGet", 3, cpssDxChPortPizzaArbiterDevStateGet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterIfConfigSet", 3, cpssDxChPortPizzaArbiterIfConfigSet_PARAMS, NULL},
    {"cpssDxChPortResourcesConfigSet", 4, cpssDxChPortApSetActiveMode_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterIfPortStateGet", 4, cpssDxChPortPizzaArbiterIfPortStateGet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterIfSliceStateGet", 5, cpssDxChPortPizzaArbiterIfSliceStateGet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterIfUserTableSet", 4, cpssDxChPortPizzaArbiterIfUserTableSet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterIfUserTableGet", 4, cpssDxChPortPizzaArbiterIfUserTableGet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterPipeBWMinPortSpeedResolutionSet", 3, cpssDxChPortPizzaArbiterPipeBWMinPortSpeedResolutionSet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterPipeBWMinPortSpeedResolutionGet", 3, cpssDxChPortPizzaArbiterPipeBWMinPortSpeedResolutionGet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterBWModeSet", 3, cpssDxChPortPizzaArbiterBWModeSet_PARAMS, NULL},
    {"cpssDxChPortPizzaArbiterBWModeGet", 3, cpssDxChPortPizzaArbiterBWModeGet_PARAMS, NULL},
    {"cpssDxChPortDynamicPizzaArbiterIfWorkConservingModeSet", 3, cpssDxChPortDynamicPizzaArbiterIfWorkConservingModeSet_PARAMS, NULL},
    {"cpssDxChPortDynamicPizzaArbiterIfWorkConservingModeGet", 3, cpssDxChPortDynamicPizzaArbiterIfWorkConservingModeGet_PARAMS, NULL},
    {"cpssDxChPortDynamicPATxQHighSpeedPortGet", 4, cpssDxChPortDynamicPATxQHighSpeedPortGet_PARAMS, NULL},
    {"cpssDxChPortDynamicPATxQHighSpeedPortDumpGet", 3, cpssDxChPortDynamicPATxQHighSpeedPortDumpGet_PARAMS, NULL},
    {"cpssDxChSlicesNumSet", 4, cpssDxChSlicesNumSet_PARAMS, NULL},
    {"cpssDxChSlicesNumGet", 4, cpssDxChSlicesNumGet_PARAMS, NULL},
    {"cpssDxChSliceStateSet", 6, cpssDxChSliceStateSet_PARAMS, NULL},
    {"cpssDxChSliceStateGet", 6, cpssDxChSliceStateGet_PARAMS, NULL},
};

/******** DB Access Function ********/
void prvCpssLogParamLibDbGet_DX_CPSS_LOG_LIB_PORT(
    OUT const PRV_CPSS_LOG_FUNC_ENTRY_STC ** logFuncDbPtrPtr,
    OUT GT_U32 * logFuncDbSizePtr
)
{
    *logFuncDbPtrPtr = prvCpssDxChPortLogLibDb;
    *logFuncDbSizePtr = sizeof(prvCpssDxChPortLogLibDb) / sizeof(PRV_CPSS_LOG_FUNC_ENTRY_STC);
}

