// Seed: 1431736733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output wand id_2,
    output tri0 id_3,
    output logic id_4,
    input wire id_5,
    input wand id_6,
    input uwire id_7,
    input supply1 id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wire id_13,
    output logic id_14,
    input wor id_15,
    output wor id_16,
    input wor id_17,
    input tri1 id_18,
    output tri0 id_19,
    output supply1 id_20,
    output wand id_21,
    input tri1 id_22,
    input tri id_23
);
  assign id_14 = 1;
  wire id_25;
  always @(posedge id_15 == 1) begin : LABEL_0
    id_4 <= 1;
  end
  always @(1 or posedge id_10) begin : LABEL_0
    id_14 = #1 1'b0;
  end
  assign id_14 = ~id_6;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25
  );
  wire   id_26;
  wire   id_27;
  string id_28 = "";
  assign id_2 = id_17 == 1;
  wire id_29;
endmodule
