@W: BN132 :"c:\users\alimu\music\ali\nand_flash_core\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\alimu\music\ali\nand_flash_core\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\alimu\music\ali\nand_flash_core\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\alimu\music\ali\nand_flash_core\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance NAND_FLASH_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance NAND_FLASH_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[8] of PrimLib.tri(prim) to GND
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[9] of PrimLib.tri(prim) to GND
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[10] of PrimLib.tri(prim) to GND
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[11] of PrimLib.tri(prim) to GND
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[12] of PrimLib.tri(prim) to GND
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[13] of PrimLib.tri(prim) to GND
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[14] of PrimLib.tri(prim) to GND
@W: BN393 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":111:23:114:31|Resolving multiple drivers on net GND, connecting output pin:OUT[0] inst:un8_nand_data[15] of PrimLib.tri(prim) to GND
@W: FX107 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":151:4:151:9|RAM page_data[7:0] (in view: work.nand_master(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":151:4:151:9|RAM page_param[7:0] (in view: work.nand_master(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\alimu\music\ali\nand_flash_core\hdl\nand_master.v":151:4:151:9|RAM chip_id[7:0] (in view: work.nand_master(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[15] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[14] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[13] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[12] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[11] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[10] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[9] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\alimu\music\ali\nand_flash_core\hdl\io_unit.v":48:0:48:5|Register bit data_reg[8] (in view view:work.io_unit_0s_0_1_2_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: MT246 :"c:\users\alimu\music\ali\nand_flash_core\component\work\nand_flash_sb\ccc_0\nand_flash_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock NAND_FLASH_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net NAND_FLASH_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock NAND_FLASH_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net NAND_FLASH_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.
