// Seed: 1025771738
module module_0;
  wire [1 : 1] id_1 = id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd1,
    parameter id_6 = 32'd80
) (
    input tri id_0,
    output uwire _id_1,
    input wor id_2,
    output supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 _id_6
);
  logic [id_6 : id_1] id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
