<stg><name>upzero</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %dlt_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dlt

]]></Node>
<StgValue><ssdm name="dlt_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %dlti_addr = getelementptr i16 %dlti, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dlti_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %icmp_ln535 = icmp_eq  i16 %dlt_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln535"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
entry:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:4 %br_ln535 = br i1 %icmp_ln535, void %upzero_label11, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="16">
<![CDATA[
upzero_label11:0 %sext_ln543 = sext i16 %dlt_read

]]></Node>
<StgValue><ssdm name="sext_ln543"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
upzero_label11:1 %store_ln532 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
upzero_label11:2 %br_ln543 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.preheader:0 %store_ln532 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:1 %br_ln537 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body7:0 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7:1 %icmp_ln543 = icmp_eq  i3 %i_2, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln543"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body7:2 %add_ln543 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7:3 %br_ln543 = br i1 %icmp_ln543, void %for.body7.split, void %if.end27.loopexit

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
for.body7.split:0 %zext_ln543 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:3 %dlti_addr_1 = getelementptr i16 %dlti, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="dlti_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="3">
<![CDATA[
for.body7.split:4 %dlti_load = load i3 %dlti_addr_1

]]></Node>
<StgValue><ssdm name="dlti_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split:10 %bli_addr_1 = getelementptr i32 %bli, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="bli_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
for.body7.split:11 %bli_load_1 = load i3 %bli_addr_1

]]></Node>
<StgValue><ssdm name="bli_load_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body7.split:18 %store_ln532 = store i3 %add_ln543, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
if.end27.loopexit:0 %br_ln0 = br void %if.end27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:1 %icmp_ln537 = icmp_eq  i3 %i_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln537"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %add_ln537 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln537"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln537 = br i1 %icmp_ln537, void %for.inc.split, void %if.end27.loopexit7

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:0 %zext_ln537 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln537"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %bli_addr = getelementptr i32 %bli, i64 0, i64 %zext_ln537

]]></Node>
<StgValue><ssdm name="bli_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:4 %bli_load = load i3 %bli_addr

]]></Node>
<StgValue><ssdm name="bli_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:10 %store_ln532 = store i3 %add_ln537, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln532"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
if.end27.loopexit7:0 %br_ln0 = br void %if.end27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end27:0 %dlti_addr_2 = getelementptr i16 %dlti, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dlti_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="3">
<![CDATA[
if.end27:1 %dlti_load_1 = load i3 %dlti_addr_2

]]></Node>
<StgValue><ssdm name="dlti_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end27:4 %dlti_addr_4 = getelementptr i16 %dlti, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dlti_addr_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln535" val="1"/>
<literal name="icmp_ln537" val="1"/>
</and_exp><and_exp><literal name="icmp_ln535" val="0"/>
<literal name="icmp_ln543" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
if.end27:5 %dlti_load_2 = load i3 %dlti_addr_4

]]></Node>
<StgValue><ssdm name="dlti_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body7.split:1 %speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln544"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body7.split:2 %specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln551"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="3">
<![CDATA[
for.body7.split:4 %dlti_load = load i3 %dlti_addr_1

]]></Node>
<StgValue><ssdm name="dlti_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="16">
<![CDATA[
for.body7.split:5 %sext_ln545 = sext i16 %dlti_load

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:6 %mul_ln545 = mul i32 %sext_ln545, i32 %sext_ln543

]]></Node>
<StgValue><ssdm name="mul_ln545"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
for.body7.split:7 %sext_ln545_1 = sext i32 %mul_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body7.split:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body7.split:9 %select_ln549 = select i1 %tmp, i32 4294967168, i32 128

]]></Node>
<StgValue><ssdm name="select_ln549"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
for.body7.split:11 %bli_load_1 = load i3 %bli_addr_1

]]></Node>
<StgValue><ssdm name="bli_load_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="40" op_0_bw="32">
<![CDATA[
for.body7.split:12 %sext_ln549 = sext i32 %bli_load_1

]]></Node>
<StgValue><ssdm name="sext_ln549"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.body7.split:13 %shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %bli_load_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.body7.split:14 %sub_ln549 = sub i40 %shl_ln1, i40 %sext_ln549

]]></Node>
<StgValue><ssdm name="sub_ln549"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body7.split:15 %wd3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="wd3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body7.split:16 %add_ln550 = add i32 %wd3, i32 %select_ln549

]]></Node>
<StgValue><ssdm name="add_ln550"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.body7.split:17 %store_ln550 = store i32 %add_ln550, i3 %bli_addr_1

]]></Node>
<StgValue><ssdm name="store_ln550"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.body7.split:19 %br_ln543 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln543"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln538"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln540"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:4 %bli_load = load i3 %bli_addr

]]></Node>
<StgValue><ssdm name="bli_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="40" op_0_bw="32">
<![CDATA[
for.inc.split:5 %sext_ln539 = sext i32 %bli_load

]]></Node>
<StgValue><ssdm name="sext_ln539"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
for.inc.split:6 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %bli_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
for.inc.split:7 %sub_ln539 = sub i40 %shl_ln, i40 %sext_ln539

]]></Node>
<StgValue><ssdm name="sub_ln539"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.split:9 %store_ln539 = store i32 %trunc_ln, i3 %bli_addr

]]></Node>
<StgValue><ssdm name="store_ln539"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:11 %br_ln537 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="3">
<![CDATA[
if.end27:1 %dlti_load_1 = load i3 %dlti_addr_2

]]></Node>
<StgValue><ssdm name="dlti_load_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="3">
<![CDATA[
if.end27:5 %dlti_load_2 = load i3 %dlti_addr_4

]]></Node>
<StgValue><ssdm name="dlti_load_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end27:7 %dlti_addr_5 = getelementptr i16 %dlti, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dlti_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="3">
<![CDATA[
if.end27:8 %dlti_load_3 = load i3 %dlti_addr_5

]]></Node>
<StgValue><ssdm name="dlti_load_3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end27:10 %dlti_addr_6 = getelementptr i16 %dlti, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dlti_addr_6"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="3">
<![CDATA[
if.end27:11 %dlti_load_4 = load i3 %dlti_addr_6

]]></Node>
<StgValue><ssdm name="dlti_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end27:2 %dlti_addr_3 = getelementptr i16 %dlti, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dlti_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
if.end27:3 %store_ln555 = store i16 %dlti_load_1, i3 %dlti_addr_3

]]></Node>
<StgValue><ssdm name="store_ln555"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="3">
<![CDATA[
if.end27:8 %dlti_load_3 = load i3 %dlti_addr_5

]]></Node>
<StgValue><ssdm name="dlti_load_3"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="3">
<![CDATA[
if.end27:11 %dlti_load_4 = load i3 %dlti_addr_6

]]></Node>
<StgValue><ssdm name="dlti_load_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="3">
<![CDATA[
if.end27:13 %dlti_load_5 = load i3 %dlti_addr

]]></Node>
<StgValue><ssdm name="dlti_load_5"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end27:15 %store_ln560 = store i16 %dlt_read, i3 %dlti_addr

]]></Node>
<StgValue><ssdm name="store_ln560"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end27:6 %store_ln556 = store i16 %dlti_load_2, i3 %dlti_addr_2

]]></Node>
<StgValue><ssdm name="store_ln556"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end27:9 %store_ln557 = store i16 %dlti_load_3, i3 %dlti_addr_4

]]></Node>
<StgValue><ssdm name="store_ln557"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="3">
<![CDATA[
if.end27:13 %dlti_load_5 = load i3 %dlti_addr

]]></Node>
<StgValue><ssdm name="dlti_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end27:12 %store_ln558 = store i16 %dlti_load_4, i3 %dlti_addr_5

]]></Node>
<StgValue><ssdm name="store_ln558"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end27:14 %store_ln559 = store i16 %dlti_load_5, i3 %dlti_addr_6

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
if.end27:16 %ret_ln561 = ret

]]></Node>
<StgValue><ssdm name="ret_ln561"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="100" name="dlt" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dlt"/></StgValue>
</port>
<port id="101" name="dlti" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dlti"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="bli" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="bli"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="104" from="_ssdm_op_Read.ap_auto.i16" to="dlt_read" fromId="103" toId="9">
</dataflow>
<dataflow id="105" from="dlt" to="dlt_read" fromId="100" toId="9">
</dataflow>
<dataflow id="106" from="dlti" to="dlti_addr" fromId="101" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_107" to="dlti_addr" fromId="107" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_107" to="dlti_addr" fromId="107" toId="10">
</dataflow>
<dataflow id="110" from="dlt_read" to="icmp_ln535" fromId="9" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln535" fromId="111" toId="11">
</dataflow>
<dataflow id="114" from="StgValue_113" to="i" fromId="113" toId="12">
</dataflow>
<dataflow id="115" from="icmp_ln535" to="br_ln535" fromId="11" toId="13">
</dataflow>
<dataflow id="116" from="dlt_read" to="sext_ln543" fromId="9" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_117" to="store_ln532" fromId="117" toId="15">
</dataflow>
<dataflow id="119" from="i" to="store_ln532" fromId="12" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_117" to="store_ln532" fromId="117" toId="17">
</dataflow>
<dataflow id="121" from="i" to="store_ln532" fromId="12" toId="17">
</dataflow>
<dataflow id="122" from="i" to="i_2" fromId="12" toId="19">
</dataflow>
<dataflow id="123" from="i_2" to="icmp_ln543" fromId="19" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln543" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="i_2" to="add_ln543" fromId="19" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln543" fromId="127" toId="21">
</dataflow>
<dataflow id="129" from="icmp_ln543" to="br_ln543" fromId="20" toId="22">
</dataflow>
<dataflow id="130" from="i_2" to="zext_ln543" fromId="19" toId="23">
</dataflow>
<dataflow id="131" from="dlti" to="dlti_addr_1" fromId="101" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_107" to="dlti_addr_1" fromId="107" toId="24">
</dataflow>
<dataflow id="133" from="zext_ln543" to="dlti_addr_1" fromId="23" toId="24">
</dataflow>
<dataflow id="134" from="dlti_addr_1" to="dlti_load" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="bli" to="bli_addr_1" fromId="102" toId="26">
</dataflow>
<dataflow id="136" from="StgValue_107" to="bli_addr_1" fromId="107" toId="26">
</dataflow>
<dataflow id="137" from="zext_ln543" to="bli_addr_1" fromId="23" toId="26">
</dataflow>
<dataflow id="138" from="bli_addr_1" to="bli_load_1" fromId="26" toId="27">
</dataflow>
<dataflow id="139" from="add_ln543" to="store_ln532" fromId="21" toId="28">
</dataflow>
<dataflow id="140" from="i" to="store_ln532" fromId="12" toId="28">
</dataflow>
<dataflow id="141" from="i" to="i_1" fromId="12" toId="30">
</dataflow>
<dataflow id="142" from="i_1" to="icmp_ln537" fromId="30" toId="31">
</dataflow>
<dataflow id="143" from="StgValue_124" to="icmp_ln537" fromId="124" toId="31">
</dataflow>
<dataflow id="144" from="i_1" to="add_ln537" fromId="30" toId="32">
</dataflow>
<dataflow id="145" from="StgValue_127" to="add_ln537" fromId="127" toId="32">
</dataflow>
<dataflow id="146" from="icmp_ln537" to="br_ln537" fromId="31" toId="33">
</dataflow>
<dataflow id="147" from="i_1" to="zext_ln537" fromId="30" toId="34">
</dataflow>
<dataflow id="148" from="bli" to="bli_addr" fromId="102" toId="35">
</dataflow>
<dataflow id="149" from="StgValue_107" to="bli_addr" fromId="107" toId="35">
</dataflow>
<dataflow id="150" from="zext_ln537" to="bli_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="151" from="bli_addr" to="bli_load" fromId="35" toId="36">
</dataflow>
<dataflow id="152" from="add_ln537" to="store_ln532" fromId="32" toId="37">
</dataflow>
<dataflow id="153" from="i" to="store_ln532" fromId="12" toId="37">
</dataflow>
<dataflow id="154" from="dlti" to="dlti_addr_2" fromId="101" toId="39">
</dataflow>
<dataflow id="155" from="StgValue_107" to="dlti_addr_2" fromId="107" toId="39">
</dataflow>
<dataflow id="157" from="StgValue_156" to="dlti_addr_2" fromId="156" toId="39">
</dataflow>
<dataflow id="158" from="dlti_addr_2" to="dlti_load_1" fromId="39" toId="40">
</dataflow>
<dataflow id="159" from="dlti" to="dlti_addr_4" fromId="101" toId="41">
</dataflow>
<dataflow id="160" from="StgValue_107" to="dlti_addr_4" fromId="107" toId="41">
</dataflow>
<dataflow id="162" from="StgValue_161" to="dlti_addr_4" fromId="161" toId="41">
</dataflow>
<dataflow id="163" from="dlti_addr_4" to="dlti_load_2" fromId="41" toId="42">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln544" fromId="164" toId="43">
</dataflow>
<dataflow id="167" from="StgValue_166" to="speclooptripcount_ln544" fromId="166" toId="43">
</dataflow>
<dataflow id="168" from="StgValue_166" to="speclooptripcount_ln544" fromId="166" toId="43">
</dataflow>
<dataflow id="169" from="StgValue_166" to="speclooptripcount_ln544" fromId="166" toId="43">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopName" to="specloopname_ln551" fromId="170" toId="44">
</dataflow>
<dataflow id="173" from="empty" to="specloopname_ln551" fromId="172" toId="44">
</dataflow>
<dataflow id="174" from="dlti_addr_1" to="dlti_load" fromId="24" toId="45">
</dataflow>
<dataflow id="175" from="dlti_load" to="sext_ln545" fromId="45" toId="46">
</dataflow>
<dataflow id="176" from="sext_ln545" to="mul_ln545" fromId="46" toId="47">
</dataflow>
<dataflow id="177" from="sext_ln543" to="mul_ln545" fromId="14" toId="47">
</dataflow>
<dataflow id="178" from="mul_ln545" to="sext_ln545_1" fromId="47" toId="48">
</dataflow>
<dataflow id="180" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="179" toId="49">
</dataflow>
<dataflow id="181" from="sext_ln545_1" to="tmp" fromId="48" toId="49">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp" fromId="182" toId="49">
</dataflow>
<dataflow id="184" from="tmp" to="select_ln549" fromId="49" toId="50">
</dataflow>
<dataflow id="186" from="StgValue_185" to="select_ln549" fromId="185" toId="50">
</dataflow>
<dataflow id="188" from="StgValue_187" to="select_ln549" fromId="187" toId="50">
</dataflow>
<dataflow id="189" from="bli_addr_1" to="bli_load_1" fromId="26" toId="51">
</dataflow>
<dataflow id="190" from="bli_load_1" to="sext_ln549" fromId="51" toId="52">
</dataflow>
<dataflow id="192" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="shl_ln1" fromId="191" toId="53">
</dataflow>
<dataflow id="193" from="bli_load_1" to="shl_ln1" fromId="51" toId="53">
</dataflow>
<dataflow id="195" from="StgValue_194" to="shl_ln1" fromId="194" toId="53">
</dataflow>
<dataflow id="196" from="shl_ln1" to="sub_ln549" fromId="53" toId="54">
</dataflow>
<dataflow id="197" from="sext_ln549" to="sub_ln549" fromId="52" toId="54">
</dataflow>
<dataflow id="199" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="wd3" fromId="198" toId="55">
</dataflow>
<dataflow id="200" from="sub_ln549" to="wd3" fromId="54" toId="55">
</dataflow>
<dataflow id="202" from="StgValue_201" to="wd3" fromId="201" toId="55">
</dataflow>
<dataflow id="204" from="StgValue_203" to="wd3" fromId="203" toId="55">
</dataflow>
<dataflow id="205" from="wd3" to="add_ln550" fromId="55" toId="56">
</dataflow>
<dataflow id="206" from="select_ln549" to="add_ln550" fromId="50" toId="56">
</dataflow>
<dataflow id="207" from="add_ln550" to="store_ln550" fromId="56" toId="57">
</dataflow>
<dataflow id="208" from="bli_addr_1" to="store_ln550" fromId="26" toId="57">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln538" fromId="164" toId="59">
</dataflow>
<dataflow id="210" from="StgValue_166" to="speclooptripcount_ln538" fromId="166" toId="59">
</dataflow>
<dataflow id="211" from="StgValue_166" to="speclooptripcount_ln538" fromId="166" toId="59">
</dataflow>
<dataflow id="212" from="StgValue_166" to="speclooptripcount_ln538" fromId="166" toId="59">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecLoopName" to="specloopname_ln540" fromId="170" toId="60">
</dataflow>
<dataflow id="215" from="empty_0" to="specloopname_ln540" fromId="214" toId="60">
</dataflow>
<dataflow id="216" from="bli_addr" to="bli_load" fromId="35" toId="61">
</dataflow>
<dataflow id="217" from="bli_load" to="sext_ln539" fromId="61" toId="62">
</dataflow>
<dataflow id="218" from="_ssdm_op_BitConcatenate.i40.i32.i8" to="shl_ln" fromId="191" toId="63">
</dataflow>
<dataflow id="219" from="bli_load" to="shl_ln" fromId="61" toId="63">
</dataflow>
<dataflow id="220" from="StgValue_194" to="shl_ln" fromId="194" toId="63">
</dataflow>
<dataflow id="221" from="shl_ln" to="sub_ln539" fromId="63" toId="64">
</dataflow>
<dataflow id="222" from="sext_ln539" to="sub_ln539" fromId="62" toId="64">
</dataflow>
<dataflow id="223" from="_ssdm_op_PartSelect.i32.i40.i32.i32" to="trunc_ln" fromId="198" toId="65">
</dataflow>
<dataflow id="224" from="sub_ln539" to="trunc_ln" fromId="64" toId="65">
</dataflow>
<dataflow id="225" from="StgValue_201" to="trunc_ln" fromId="201" toId="65">
</dataflow>
<dataflow id="226" from="StgValue_203" to="trunc_ln" fromId="203" toId="65">
</dataflow>
<dataflow id="227" from="trunc_ln" to="store_ln539" fromId="65" toId="66">
</dataflow>
<dataflow id="228" from="bli_addr" to="store_ln539" fromId="35" toId="66">
</dataflow>
<dataflow id="229" from="dlti_addr_2" to="dlti_load_1" fromId="39" toId="68">
</dataflow>
<dataflow id="230" from="dlti_addr_4" to="dlti_load_2" fromId="41" toId="69">
</dataflow>
<dataflow id="231" from="dlti" to="dlti_addr_5" fromId="101" toId="70">
</dataflow>
<dataflow id="232" from="StgValue_107" to="dlti_addr_5" fromId="107" toId="70">
</dataflow>
<dataflow id="234" from="StgValue_233" to="dlti_addr_5" fromId="233" toId="70">
</dataflow>
<dataflow id="235" from="dlti_addr_5" to="dlti_load_3" fromId="70" toId="71">
</dataflow>
<dataflow id="236" from="dlti" to="dlti_addr_6" fromId="101" toId="72">
</dataflow>
<dataflow id="237" from="StgValue_107" to="dlti_addr_6" fromId="107" toId="72">
</dataflow>
<dataflow id="239" from="StgValue_238" to="dlti_addr_6" fromId="238" toId="72">
</dataflow>
<dataflow id="240" from="dlti_addr_6" to="dlti_load_4" fromId="72" toId="73">
</dataflow>
<dataflow id="241" from="dlti" to="dlti_addr_3" fromId="101" toId="74">
</dataflow>
<dataflow id="242" from="StgValue_107" to="dlti_addr_3" fromId="107" toId="74">
</dataflow>
<dataflow id="244" from="StgValue_243" to="dlti_addr_3" fromId="243" toId="74">
</dataflow>
<dataflow id="245" from="dlti_load_1" to="store_ln555" fromId="68" toId="75">
</dataflow>
<dataflow id="246" from="dlti_addr_3" to="store_ln555" fromId="74" toId="75">
</dataflow>
<dataflow id="247" from="dlti_addr_5" to="dlti_load_3" fromId="70" toId="76">
</dataflow>
<dataflow id="248" from="dlti_addr_6" to="dlti_load_4" fromId="72" toId="77">
</dataflow>
<dataflow id="249" from="dlti_addr" to="dlti_load_5" fromId="10" toId="78">
</dataflow>
<dataflow id="250" from="dlt_read" to="store_ln560" fromId="9" toId="79">
</dataflow>
<dataflow id="251" from="dlti_addr" to="store_ln560" fromId="10" toId="79">
</dataflow>
<dataflow id="252" from="dlti_load_2" to="store_ln556" fromId="69" toId="80">
</dataflow>
<dataflow id="253" from="dlti_addr_2" to="store_ln556" fromId="39" toId="80">
</dataflow>
<dataflow id="254" from="dlti_load_3" to="store_ln557" fromId="76" toId="81">
</dataflow>
<dataflow id="255" from="dlti_addr_4" to="store_ln557" fromId="41" toId="81">
</dataflow>
<dataflow id="256" from="dlti_addr" to="dlti_load_5" fromId="10" toId="82">
</dataflow>
<dataflow id="257" from="dlti_load_4" to="store_ln558" fromId="77" toId="83">
</dataflow>
<dataflow id="258" from="dlti_addr_5" to="store_ln558" fromId="70" toId="83">
</dataflow>
<dataflow id="259" from="dlti_load_5" to="store_ln559" fromId="82" toId="84">
</dataflow>
<dataflow id="260" from="dlti_addr_6" to="store_ln559" fromId="72" toId="84">
</dataflow>
<dataflow id="261" from="icmp_ln535" to="StgValue_1" fromId="11" toId="1">
</dataflow>
<dataflow id="262" from="icmp_ln535" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="263" from="icmp_ln543" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="264" from="icmp_ln537" to="StgValue_2" fromId="31" toId="2">
</dataflow>
</dataflows>


</stg>
