// Seed: 1691056896
`timescale 1ps / 1ps `resetall `timescale 1ps / 1ps
module module_0 (
    output id_0
);
  reg id_2;
  reg id_3;
  initial begin
    id_0 <= id_2;
    id_0 <= id_3;
  end
endmodule
