Analysis & Synthesis report for cnn
Fri Feb 17 23:47:00 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 18. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated
 19. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p
 20. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p
 21. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram
 22. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp
 23. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp
 24. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 25. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 26. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 27. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 28. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 29. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated
 30. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p
 31. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p
 32. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram
 33. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 34. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 35. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp
 36. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp
 37. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 38. Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 39. Source assignments for cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_3bs3:auto_generated
 40. Source assignments for cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated
 41. Source assignments for cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated
 42. Source assignments for cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 43. Source assignments for cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 44. Source assignments for cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 45. Source assignments for cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 46. Source assignments for cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 47. Source assignments for cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 48. Source assignments for cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated
 49. Source assignments for cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 50. Source assignments for cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 51. Source assignments for cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated
 52. Parameter Settings for User Entity Instance: ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component
 53. Parameter Settings for User Entity Instance: ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component
 68. Parameter Settings for Inferred Entity Instance: ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lpm_mult:Mult0
 69. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14
 70. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult12
 71. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult4
 72. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult13
 73. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u2|lpm_mult:Mult10
 74. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u6|lpm_mult:Mult15
 75. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult3
 76. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult5
 77. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u3|lpm_mult:Mult11
 78. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult6
 79. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult0
 80. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8
 81. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8
 82. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult7
 83. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult9
 84. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult1
 85. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u8|lpm_mult:Mult2
 86. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8
 87. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8
 88. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6
 89. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7
 90. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6
 91. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7
 92. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4
 93. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5
 94. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4
 95. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5
 96. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6
 97. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7
 98. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6
 99. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7
100. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2
101. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3
102. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0
103. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1
104. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult2
105. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2
106. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3
107. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0
108. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1
109. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4
110. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5
111. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4
112. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5
113. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|lpm_mult:Mult0
114. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult1
115. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult0
116. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2
117. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3
118. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0
119. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1
120. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2
121. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3
122. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0
123. Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1
124. altpll Parameter Settings by Entity Instance
125. dcfifo Parameter Settings by Entity Instance
126. altsyncram Parameter Settings by Entity Instance
127. lpm_mult Parameter Settings by Entity Instance
128. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9"
129. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u8"
130. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u7"
131. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u6"
132. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u5"
133. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u4"
134. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u3"
135. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u2"
136. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u1"
137. Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u0"
138. Port Connectivity Checks: "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3"
139. Port Connectivity Checks: "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2"
140. Port Connectivity Checks: "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1"
141. Port Connectivity Checks: "cnn:U2"
142. Port Connectivity Checks: "to_gray:U1"
143. Port Connectivity Checks: "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver"
144. Port Connectivity Checks: "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top"
145. Port Connectivity Checks: "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top"
146. Port Connectivity Checks: "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top"
147. Port Connectivity Checks: "ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri"
148. Post-Synthesis Netlist Statistics for Top Partition
149. Elapsed Time Per Partition
150. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 17 23:47:00 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; cnn                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 9,214                                           ;
;     Total combinational functions  ; 6,814                                           ;
;     Dedicated logic registers      ; 3,564                                           ;
; Total registers                    ; 3564                                            ;
; Total pins                         ; 92                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 116,320                                         ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; top                ; cnn                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------+---------+
; top/top.vhd                                  ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd                                  ;         ;
; seg.vhd                                      ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/seg.vhd                                      ;         ;
; cmos_lcd_pll_sdram/wrfifo.vhd                ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd                ;         ;
; cmos_lcd_pll_sdram/sdram_top.vhd             ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd             ;         ;
; cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd       ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd       ;         ;
; cmos_lcd_pll_sdram/sdram_datas.vhd           ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_datas.vhd           ;         ;
; cmos_lcd_pll_sdram/sdram_ctrl.vhd            ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd            ;         ;
; cmos_lcd_pll_sdram/sdram_controller.vhd      ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd      ;         ;
; cmos_lcd_pll_sdram/sdram_cmd.vhd             ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_cmd.vhd             ;         ;
; cmos_lcd_pll_sdram/rdfifo.vhd                ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd                ;         ;
; cmos_lcd_pll_sdram/rd_id.vhd                 ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rd_id.vhd                 ;         ;
; cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd     ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd     ;         ;
; cmos_lcd_pll_sdram/lcd_rgb_top.vhd           ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd           ;         ;
; cmos_lcd_pll_sdram/lcd_driver.vhd            ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_driver.vhd            ;         ;
; cmos_lcd_pll_sdram/lcd_display.vhd           ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_display.vhd           ;         ;
; cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd ;         ;
; cmos_lcd_pll_sdram/i2c_dri.vhd               ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd               ;         ;
; cmos_lcd_pll_sdram/cmos_tailor.vhd           ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_tailor.vhd           ;         ;
; cmos_lcd_pll_sdram/cmos_data_top.vhd         ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd         ;         ;
; cmos_lcd_pll_sdram/cmos_capture_data.vhd     ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_capture_data.vhd     ;         ;
; cmos_lcd_pll_sdram/clk_div.vhd               ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/clk_div.vhd               ;         ;
; rtl_cnn/wr_control.vhd                       ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd                       ;         ;
; rtl_cnn/top_control.vhd                      ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd                      ;         ;
; rtl_cnn/to_gray.vhd                          ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/to_gray.vhd                          ;         ;
; rtl_cnn/rom_weight.vhd                       ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd                       ;         ;
; rtl_cnn/ram_pixel.vhd                        ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd                        ;         ;
; rtl_cnn/gray_in.vhd                          ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/gray_in.vhd                          ;         ;
; rtl_cnn/full_connect.vhd                     ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd                     ;         ;
; rtl_cnn/conv_maxpool.vhd                     ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd                     ;         ;
; rtl_cnn/conv.vhd                             ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv.vhd                             ;         ;
; rtl_cnn/cnn.vhd                              ; yes             ; User VHDL File                        ; C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd                              ;         ;
; ram_test.hex                                 ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_test.hex                                 ;         ;
; ram_input.vhd                                ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd                                ;         ;
; ram_input_b.vhd                              ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_b.vhd                              ;         ;
; ram_input_c.vhd                              ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd                              ;         ;
; ram_input_d.vhd                              ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_d.vhd                              ;         ;
; ram_output1.vhd                              ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1.vhd                              ;         ;
; ram_output1_b.vhd                            ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_b.vhd                            ;         ;
; ram_output1_c.vhd                            ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_c.vhd                            ;         ;
; ram_output1_d.vhd                            ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_d.vhd                            ;         ;
; ram_output2.vhd                              ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2.vhd                              ;         ;
; ram_output2_b.vhd                            ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_b.vhd                            ;         ;
; ram_output2_c.vhd                            ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_c.vhd                            ;         ;
; ram_output2_d.vhd                            ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_d.vhd                            ;         ;
; rom.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Wang Kang Li/Desktop/model/cnn/rom.hex                                      ;         ;
; rom_read.vhd                                 ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd                                 ;         ;
; pll_clk.vhd                                  ; yes             ; User Wizard-Generated File            ; C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd                                  ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal180.inc                               ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                     ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/pll_clk_altpll.v                          ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/pll_clk_altpll.v                          ;         ;
; dcfifo.tdf                                   ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf                         ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                    ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; a_graycounter.inc                            ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc                  ;         ;
; a_fefifo.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc                       ;         ;
; a_gray2bin.inc                               ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                     ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc                        ;         ;
; alt_sync_fifo.inc                            ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                  ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                    ;         ;
; altsyncram_fifo.inc                          ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                ;         ;
; db/dcfifo_ilj1.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf                           ;         ;
; db/a_gray2bin_7ib.tdf                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_gray2bin_7ib.tdf                        ;         ;
; db/a_graycounter_677.tdf                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_677.tdf                     ;         ;
; db/a_graycounter_2lc.tdf                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_2lc.tdf                     ;         ;
; db/altsyncram_8271.tdf                       ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_8271.tdf                       ;         ;
; db/dffpipe_pe9.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_pe9.tdf                           ;         ;
; db/alt_synch_pipe_vd8.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_vd8.tdf                    ;         ;
; db/dffpipe_qe9.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_qe9.tdf                           ;         ;
; db/cmpr_c66.tdf                              ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/cmpr_c66.tdf                              ;         ;
; db/cmpr_b66.tdf                              ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/cmpr_b66.tdf                              ;         ;
; db/mux_j28.tdf                               ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/mux_j28.tdf                               ;         ;
; db/dcfifo_5mj1.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf                           ;         ;
; db/alt_synch_pipe_e98.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_e98.tdf                    ;         ;
; db/alt_synch_pipe_0e8.tdf                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_0e8.tdf                    ;         ;
; db/dffpipe_re9.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_re9.tdf                           ;         ;
; rd_data.vhd                                  ; yes             ; Auto-Found VHDL File                  ; C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd                                  ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                   ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                   ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                         ;         ;
; db/altsyncram_3bs3.tdf                       ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_3bs3.tdf                       ;         ;
; rd_control.vhd                               ; yes             ; Auto-Found VHDL File                  ; C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd                               ;         ;
; db/altsyncram_njr3.tdf                       ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_njr3.tdf                       ;         ;
; db/altsyncram_hap3.tdf                       ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_hap3.tdf                       ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                       ;         ;
; multcore.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.inc                       ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mult_sct.tdf                              ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/mult_sct.tdf                              ;         ;
; multcore.tdf                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf                       ;         ;
; csa_add.inc                                  ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/csa_add.inc                        ;         ;
; mpar_add.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.inc                       ;         ;
; muleabz.inc                                  ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/muleabz.inc                        ;         ;
; mul_lfrg.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mul_lfrg.inc                       ;         ;
; mul_boothc.inc                               ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mul_boothc.inc                     ;         ;
; alt_ded_mult.inc                             ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc                   ;         ;
; alt_ded_mult_y.inc                           ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                 ;         ;
; lpm_add_sub.tdf                              ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;         ;
; addcore.inc                                  ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/addcore.inc                        ;         ;
; look_add.inc                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/look_add.inc                       ;         ;
; alt_stratix_add_sub.inc                      ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;         ;
; db/add_sub_88h.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_88h.tdf                           ;         ;
; altshift.tdf                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altshift.tdf                       ;         ;
; mul_lfrg.tdf                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mul_lfrg.tdf                       ;         ;
; mpar_add.tdf                                 ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf                       ;         ;
; db/add_sub_5of.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_5of.tdf                           ;         ;
; db/add_sub_u5h.tdf                           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_u5h.tdf                           ;         ;
; db/mult_v2t.tdf                              ; yes             ; Auto-Generated Megafunction           ; C:/Users/Wang Kang Li/Desktop/model/cnn/db/mult_v2t.tdf                              ;         ;
+----------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 9,214           ;
;                                             ;                 ;
; Total combinational functions               ; 6814            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 2437            ;
;     -- 3 input functions                    ; 3228            ;
;     -- <=2 input functions                  ; 1149            ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 4365            ;
;     -- arithmetic mode                      ; 2449            ;
;                                             ;                 ;
; Total registers                             ; 3564            ;
;     -- Dedicated logic registers            ; 3564            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 92              ;
; Total memory bits                           ; 116320          ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 6               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; sys_rst_n~input ;
; Maximum fan-out                             ; 1965            ;
; Total fan-out                               ; 37821           ;
; Average fan-out                             ; 3.51            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                   ; Entity Name           ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top                                                       ; 6814 (1)            ; 3564 (0)                  ; 116320      ; 6            ; 4       ; 1         ; 92   ; 0            ; |top                                                                                                                                                                                                  ; top                   ; work         ;
;    |cnn:U2|                                                ; 5621 (0)            ; 2953 (0)                  ; 83552       ; 4            ; 4       ; 0         ; 0    ; 0            ; |top|cnn:U2                                                                                                                                                                                           ; cnn                   ; work         ;
;       |ram_pixel:U2|                                       ; 102 (0)             ; 3 (0)                     ; 75360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2                                                                                                                                                                              ; ram_pixel             ; work         ;
;          |data_enable:U|                                   ; 99 (99)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|data_enable:U                                                                                                                                                                ; data_enable           ; work         ;
;          |ram_input:ram_input_inst|                        ; 0 (0)               ; 1 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input:ram_input_inst                                                                                                                                                     ; ram_input             ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 1 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component                                                                                                                     ; altsyncram            ; work         ;
;                |altsyncram_njr3:auto_generated|            ; 0 (0)               ; 1 (1)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated                                                                                      ; altsyncram_njr3       ; work         ;
;          |ram_input_b:ram_input_b_inst|                    ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst                                                                                                                                                 ; ram_input_b           ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component                                                                                                                 ; altsyncram            ; work         ;
;                |altsyncram_njr3:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated                                                                                  ; altsyncram_njr3       ; work         ;
;          |ram_input_c:ram_input_c_inst|                    ; 1 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst                                                                                                                                                 ; ram_input_c           ; work         ;
;             |altsyncram:altsyncram_component|              ; 1 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component                                                                                                                 ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 1 (1)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                                  ; altsyncram_hap3       ; work         ;
;          |ram_input_d:ram_input_d_inst|                    ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst                                                                                                                                                 ; ram_input_d           ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component                                                                                                                 ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                                  ; altsyncram_hap3       ; work         ;
;          |ram_output1:ram_output1_inst|                    ; 0 (0)               ; 1 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst                                                                                                                                                 ; ram_output1           ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 1 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component                                                                                                                 ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 0 (0)               ; 1 (1)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                                  ; altsyncram_hap3       ; work         ;
;          |ram_output1_b:ram_output1_b_inst|                ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst                                                                                                                                             ; ram_output1_b         ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component                                                                                                             ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                              ; altsyncram_hap3       ; work         ;
;          |ram_output1_c:ram_output1_c_inst|                ; 1 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst                                                                                                                                             ; ram_output1_c         ; work         ;
;             |altsyncram:altsyncram_component|              ; 1 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component                                                                                                             ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 1 (1)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                              ; altsyncram_hap3       ; work         ;
;          |ram_output1_d:ram_output1_d_inst|                ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst                                                                                                                                             ; ram_output1_d         ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component                                                                                                             ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                              ; altsyncram_hap3       ; work         ;
;          |ram_output2:ram_output2_inst|                    ; 0 (0)               ; 1 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst                                                                                                                                                 ; ram_output2           ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 1 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component                                                                                                                 ; altsyncram            ; work         ;
;                |altsyncram_njr3:auto_generated|            ; 0 (0)               ; 1 (1)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated                                                                                  ; altsyncram_njr3       ; work         ;
;          |ram_output2_b:ram_output2_b_inst|                ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst                                                                                                                                             ; ram_output2_b         ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component                                                                                                             ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                              ; altsyncram_hap3       ; work         ;
;          |ram_output2_c:ram_output2_c_inst|                ; 1 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst                                                                                                                                             ; ram_output2_c         ; work         ;
;             |altsyncram:altsyncram_component|              ; 1 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component                                                                                                             ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 1 (1)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                              ; altsyncram_hap3       ; work         ;
;          |ram_output2_d:ram_output2_d_inst|                ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst                                                                                                                                             ; ram_output2_d         ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component                                                                                                             ; altsyncram            ; work         ;
;                |altsyncram_hap3:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 6280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated                                                                              ; altsyncram_hap3       ; work         ;
;       |rd_data:U0|                                         ; 5427 (44)           ; 2905 (0)                  ; 8192        ; 4            ; 4       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0                                                                                                                                                                                ; rd_data               ; work         ;
;          |conv_maxpool:U3|                                 ; 3324 (0)            ; 2370 (4)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3                                                                                                                                                                ; conv_maxpool          ; work         ;
;             |Parallel_Conv:U1|                             ; 1704 (60)           ; 67 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1                                                                                                                                               ; Parallel_Conv         ; work         ;
;                |conv:c1|                                   ; 411 (96)            ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1                                                                                                                                       ; conv                  ; work         ;
;                   |lpm_mult:Mult0|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult1|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult2|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult3|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult4|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult5|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult6|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult7|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult8|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                |conv:c2|                                   ; 411 (96)            ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2                                                                                                                                       ; conv                  ; work         ;
;                   |lpm_mult:Mult0|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult1|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult2|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult3|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult4|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult5|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult6|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult7|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult8|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                |conv:c3|                                   ; 411 (96)            ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3                                                                                                                                       ; conv                  ; work         ;
;                   |lpm_mult:Mult0|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult1|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult2|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult3|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult4|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult5|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult6|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult7|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult8|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                |conv:c4|                                   ; 411 (96)            ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4                                                                                                                                       ; conv                  ; work         ;
;                   |lpm_mult:Mult0|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult1|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult2|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult3|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult4|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult5|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult6|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult7|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;                   |lpm_mult:Mult8|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8                                                                                                                        ; lpm_mult              ; work         ;
;                      |multcore:mult_core|                  ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core                                                                                                     ; multcore              ; work         ;
;                         |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                     ; mpar_add              ; work         ;
;                            |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; lpm_add_sub           ; work         ;
;                               |add_sub_u5h:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u5h:auto_generated                                     ; add_sub_u5h           ; work         ;
;                            |lpm_add_sub:booth_adder_right| ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                                       ; lpm_add_sub           ; work         ;
;                               |add_sub_5of:auto_generated| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated                            ; add_sub_5of           ; work         ;
;                         |mul_lfrg:$00031|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00031                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00033|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00033                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00035|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00035                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:$00037|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00037                                                                                     ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_first_mod|      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                                         ; mul_lfrg              ; work         ;
;                         |mul_lfrg:mul_lfrg_last_mod|       ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                                          ; mul_lfrg              ; work         ;
;             |ftoe:U3|                                      ; 1362 (1362)         ; 1651 (1651)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3                                                                                                                                                        ; ftoe                  ; work         ;
;             |pool2d:U2|                                    ; 177 (0)             ; 101 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2                                                                                                                                                      ; pool2d                ; work         ;
;                |maxpool_one:u0|                            ; 90 (90)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0                                                                                                                                       ; maxpool_one           ; work         ;
;                |maxpool_one:u1|                            ; 25 (25)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1                                                                                                                                       ; maxpool_one           ; work         ;
;                |maxpool_one:u2|                            ; 36 (36)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2                                                                                                                                       ; maxpool_one           ; work         ;
;                |maxpool_one:u3|                            ; 26 (26)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3                                                                                                                                       ; maxpool_one           ; work         ;
;             |read_data_sipo:U0|                            ; 13 (13)             ; 547 (547)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|read_data_sipo:U0                                                                                                                                              ; read_data_sipo        ; work         ;
;             |result_select:U5|                             ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5                                                                                                                                               ; result_select         ; work         ;
;             |sig_select:U4|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|sig_select:U4                                                                                                                                                  ; sig_select            ; work         ;
;          |full_connect:U5|                                 ; 1426 (255)          ; 253 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5                                                                                                                                                                ; full_connect          ; work         ;
;             |full_sipo:c1|                                 ; 134 (134)           ; 133 (133)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1                                                                                                                                                   ; full_sipo             ; work         ;
;             |multi:u0|                                     ; 67 (67)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u0                                                                                                                                                       ; multi                 ; work         ;
;             |multi:u1|                                     ; 89 (89)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u1                                                                                                                                                       ; multi                 ; work         ;
;             |multi:u2|                                     ; 120 (112)           ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u2                                                                                                                                                       ; multi                 ; work         ;
;                |lpm_mult:Mult10|                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u2|lpm_mult:Mult10                                                                                                                                       ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u2|lpm_mult:Mult10|multcore:mult_core                                                                                                                    ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u2|lpm_mult:Mult10|multcore:mult_core|lpm_add_sub:adder                                                                                                  ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u2|lpm_mult:Mult10|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                       ; add_sub_88h           ; work         ;
;             |multi:u3|                                     ; 120 (112)           ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u3                                                                                                                                                       ; multi                 ; work         ;
;                |lpm_mult:Mult11|                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u3|lpm_mult:Mult11                                                                                                                                       ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u3|lpm_mult:Mult11|multcore:mult_core                                                                                                                    ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u3|lpm_mult:Mult11|multcore:mult_core|lpm_add_sub:adder                                                                                                  ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u3|lpm_mult:Mult11|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                       ; add_sub_88h           ; work         ;
;             |multi:u4|                                     ; 59 (59)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u4                                                                                                                                                       ; multi                 ; work         ;
;             |multi:u5|                                     ; 80 (80)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u5                                                                                                                                                       ; multi                 ; work         ;
;             |multi:u6|                                     ; 63 (55)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u6                                                                                                                                                       ; multi                 ; work         ;
;                |lpm_mult:Mult15|                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u6|lpm_mult:Mult15                                                                                                                                       ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u6|lpm_mult:Mult15|multcore:mult_core                                                                                                                    ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u6|lpm_mult:Mult15|multcore:mult_core|lpm_add_sub:adder                                                                                                  ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u6|lpm_mult:Mult15|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                       ; add_sub_88h           ; work         ;
;             |multi:u7|                                     ; 58 (58)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u7                                                                                                                                                       ; multi                 ; work         ;
;             |multi:u8|                                     ; 148 (140)           ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u8                                                                                                                                                       ; multi                 ; work         ;
;                |lpm_mult:Mult2|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u8|lpm_mult:Mult2                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u8|lpm_mult:Mult2|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u8|lpm_mult:Mult2|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u8|lpm_mult:Mult2|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;             |multi:u9|                                     ; 233 (145)           ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9                                                                                                                                                       ; multi                 ; work         ;
;                |lpm_mult:Mult0|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult0                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult0|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult0|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult12|                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult12                                                                                                                                       ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult12|multcore:mult_core                                                                                                                    ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult12|multcore:mult_core|lpm_add_sub:adder                                                                                                  ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult12|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                       ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult13|                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult13                                                                                                                                       ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult13|multcore:mult_core                                                                                                                    ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult13|multcore:mult_core|lpm_add_sub:adder                                                                                                  ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult13|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                       ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult14|                           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14                                                                                                                                       ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14|multcore:mult_core                                                                                                                    ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14|multcore:mult_core|lpm_add_sub:adder                                                                                                  ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                       ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult1|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult1                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult1|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult1|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult1|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult3|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult3                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult3|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult3|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult3|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult4|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult4                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult4|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult4|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult4|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult5|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult5                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult5|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult5|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult5|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult6|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult6                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult6|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult6|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult6|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult7|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult7                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult7|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult7|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult7|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;                |lpm_mult:Mult9|                            ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult9                                                                                                                                        ; lpm_mult              ; work         ;
;                   |multcore:mult_core|                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult9|multcore:mult_core                                                                                                                     ; multcore              ; work         ;
;                      |lpm_add_sub:adder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult9|multcore:mult_core|lpm_add_sub:adder                                                                                                   ; lpm_add_sub           ; work         ;
;                         |add_sub_88h:auto_generated|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult9|multcore:mult_core|lpm_add_sub:adder|add_sub_88h:auto_generated                                                                        ; add_sub_88h           ; work         ;
;          |gray_in:U2|                                      ; 26 (26)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|gray_in:U2                                                                                                                                                                     ; gray_in               ; work         ;
;          |rd_control:U1|                                   ; 315 (10)            ; 82 (0)                    ; 0           ; 4            ; 4       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1                                                                                                                                                                  ; rd_control            ; work         ;
;             |conv_ctrl:U1|                                 ; 78 (78)             ; 12 (12)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1                                                                                                                                                     ; conv_ctrl             ; work         ;
;                |lpm_mult:Mult0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|lpm_mult:Mult0                                                                                                                                      ; lpm_mult              ; work         ;
;                   |mult_v2t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|lpm_mult:Mult0|mult_v2t:auto_generated                                                                                                              ; mult_v2t              ; work         ;
;             |conv_position:U0|                             ; 34 (34)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|conv_position:U0                                                                                                                                                 ; conv_position         ; work         ;
;             |gobal_maxpool_ctrl:U4|                        ; 34 (34)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|gobal_maxpool_ctrl:U4                                                                                                                                            ; gobal_maxpool_ctrl    ; work         ;
;             |maxpool_ctrl:U3|                              ; 140 (140)           ; 32 (32)                   ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3                                                                                                                                                  ; maxpool_ctrl          ; work         ;
;                |lpm_mult:Mult0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult0                                                                                                                                   ; lpm_mult              ; work         ;
;                   |mult_v2t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult0|mult_v2t:auto_generated                                                                                                           ; mult_v2t              ; work         ;
;                |lpm_mult:Mult1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult1                                                                                                                                   ; lpm_mult              ; work         ;
;                   |mult_v2t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult1|mult_v2t:auto_generated                                                                                                           ; mult_v2t              ; work         ;
;                |lpm_mult:Mult2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult2                                                                                                                                   ; lpm_mult              ; work         ;
;                   |mult_v2t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult2|mult_v2t:auto_generated                                                                                                           ; mult_v2t              ; work         ;
;             |rd_addr_enable:U5|                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5                                                                                                                                                ; rd_addr_enable        ; work         ;
;             |read_enable:U2|                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rd_control:U1|read_enable:U2                                                                                                                                                   ; read_enable           ; work         ;
;          |rom_weight:U0|                                   ; 90 (0)              ; 88 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rom_weight:U0                                                                                                                                                                  ; rom_weight            ; work         ;
;             |rom_read:rom_read_inst|                       ; 1 (0)               ; 1 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst                                                                                                                                           ; rom_read              ; work         ;
;                |altsyncram:altsyncram_component|           ; 1 (0)               ; 1 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component                                                                                                           ; altsyncram            ; work         ;
;                   |altsyncram_3bs3:auto_generated|         ; 1 (1)               ; 1 (1)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_3bs3:auto_generated                                                                            ; altsyncram_3bs3       ; work         ;
;             |w_buffer:U1|                                  ; 53 (53)             ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rom_weight:U0|w_buffer:U1                                                                                                                                                      ; w_buffer              ; work         ;
;             |weight_addr_ctrl:U0|                          ; 36 (36)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|rom_weight:U0|weight_addr_ctrl:U0                                                                                                                                              ; weight_addr_ctrl      ; work         ;
;          |wr_control:U4|                                   ; 202 (202)           ; 100 (100)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|rd_data:U0|wr_control:U4                                                                                                                                                                  ; wr_control            ; work         ;
;       |top_control:U1|                                     ; 92 (92)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cnn:U2|top_control:U1                                                                                                                                                                            ; top_control           ; work         ;
;    |ov7725_rgb565_lcd:U0|                                  ; 1045 (1)            ; 539 (0)                   ; 32768       ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0                                                                                                                                                                             ; ov7725_rgb565_lcd     ; work         ;
;       |cmos_data_top:u_cmos_data_top|                      ; 54 (16)             ; 65 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top                                                                                                                                               ; cmos_data_top         ; work         ;
;          |cmos_capture_data:u_cmos_capture_data|           ; 19 (19)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data                                                                                                         ; cmos_capture_data     ; work         ;
;          |cmos_tailor:u_cmos_tailor|                       ; 19 (19)             ; 32 (32)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor                                                                                                                     ; cmos_tailor           ; work         ;
;             |lpm_mult:Mult0|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lpm_mult:Mult0                                                                                                      ; lpm_mult              ; work         ;
;                |mult_sct:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lpm_mult:Mult0|mult_sct:auto_generated                                                                              ; mult_sct              ; work         ;
;       |i2c_dri:u_i2c_dri|                                  ; 110 (110)           ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri                                                                                                                                                           ; i2c_dri               ; work         ;
;       |i2c_ov7725_rgb565_cfg:u_i2c_cfg|                    ; 142 (142)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|i2c_ov7725_rgb565_cfg:u_i2c_cfg                                                                                                                                             ; i2c_ov7725_rgb565_cfg ; work         ;
;       |lcd_rgb_top:u_lcd_rgb_top|                          ; 222 (1)             ; 56 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top                                                                                                                                                   ; lcd_rgb_top           ; work         ;
;          |clk_div:u_clk_div|                               ; 19 (19)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div                                                                                                                                 ; clk_div               ; work         ;
;          |lcd_display:u_lcd_display|                       ; 65 (65)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display                                                                                                                         ; lcd_display           ; work         ;
;          |lcd_driver:u_lcd_driver|                         ; 127 (127)           ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver                                                                                                                           ; lcd_driver            ; work         ;
;          |rd_id:u_rd_id|                                   ; 10 (10)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id                                                                                                                                     ; rd_id                 ; work         ;
;       |pll_clk:u_pll_clk|                                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk                                                                                                                                                           ; pll_clk               ; work         ;
;          |altpll:altpll_component|                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                   ; altpll                ; work         ;
;             |pll_clk_altpll:auto_generated|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                     ; pll_clk_altpll        ; work         ;
;       |sdram_top:u_sdram_top|                              ; 516 (0)             ; 338 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top                                                                                                                                                       ; sdram_top             ; work         ;
;          |sdram_controller:u_sdram_controller|             ; 170 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                   ; sdram_controller      ; work         ;
;             |sdram_cmd:u_sdram_cmd|                        ; 66 (66)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                             ; sdram_cmd             ; work         ;
;             |sdram_ctrl:u_sdram_ctrl|                      ; 102 (102)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                           ; sdram_ctrl            ; work         ;
;             |sdram_datas:u_sdram_datas|                    ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_datas:u_sdram_datas                                                                                         ; sdram_datas           ; work         ;
;          |sdram_fifo_ctrl:u_sdram_fifo_ctrl|               ; 346 (115)           ; 236 (40)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                     ; sdram_fifo_ctrl       ; work         ;
;             |rdfifo:u_rdfifo|                              ; 117 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; rdfifo                ; work         ;
;                |dcfifo:dcfifo_component|                   ; 117 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                   |dcfifo_5mj1:auto_generated|             ; 117 (19)            ; 98 (37)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated                                                  ; dcfifo_5mj1           ; work         ;
;                      |a_gray2bin_7ib:wrptr_g_gray2bin|     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                      |a_gray2bin_7ib:ws_dgrp_gray2bin|     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|         ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc     ; work         ;
;                      |a_graycounter_677:rdptr_g1p|         ; 25 (25)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677     ; work         ;
;                      |alt_synch_pipe_0e8:ws_dgrp|          ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; alt_synch_pipe_0e8    ; work         ;
;                         |dffpipe_re9:dffpipe4|             ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4  ; dffpipe_re9           ; work         ;
;                      |altsyncram_8271:fifo_ram|            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271       ; work         ;
;                      |cmpr_c66:rdempty_eq_comp_lsb|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                     ; cmpr_c66              ; work         ;
;                      |cmpr_c66:wrfull_eq_comp1_lsb|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                     ; cmpr_c66              ; work         ;
;                      |dffpipe_pe9:ws_brp|                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp                               ; dffpipe_pe9           ; work         ;
;                      |dffpipe_pe9:ws_bwp|                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp                               ; dffpipe_pe9           ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28               ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28               ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28               ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28               ; work         ;
;             |wrfifo:u_wrfifo|                              ; 114 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; wrfifo                ; work         ;
;                |dcfifo:dcfifo_component|                   ; 114 (0)             ; 98 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;                   |dcfifo_ilj1:auto_generated|             ; 114 (17)            ; 98 (37)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated                                                  ; dcfifo_ilj1           ; work         ;
;                      |a_gray2bin_7ib:rdptr_g_gray2bin|     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                      |a_gray2bin_7ib:rs_dgwp_gray2bin|     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; a_gray2bin_7ib        ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|         ; 22 (22)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc     ; work         ;
;                      |a_graycounter_677:rdptr_g1p|         ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677     ; work         ;
;                      |alt_synch_pipe_vd8:rs_dgwp|          ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; alt_synch_pipe_vd8    ; work         ;
;                         |dffpipe_qe9:dffpipe11|            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ; dffpipe_qe9           ; work         ;
;                      |altsyncram_8271:fifo_ram|            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram                         ; altsyncram_8271       ; work         ;
;                      |cmpr_c66:wrfull_eq_comp_lsb|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                      ; cmpr_c66              ; work         ;
;                      |dffpipe_pe9:rs_brp|                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp                               ; dffpipe_pe9           ; work         ;
;                      |dffpipe_pe9:rs_bwp|                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp                               ; dffpipe_pe9           ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28               ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28               ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28               ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28               ; work         ;
;    |seg:U3|                                                ; 55 (55)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg:U3                                                                                                                                                                                           ; seg                   ; work         ;
;    |to_gray:U1|                                            ; 92 (92)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|to_gray:U1                                                                                                                                                                                       ; to_gray               ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; ram_test.hex ;
; cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; ram_test.hex ;
; cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; ram_test.hex ;
; cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 785          ; 8            ; 785          ; 8            ; 6280  ; None         ;
; cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_3bs3:auto_generated|ALTSYNCRAM                                                    ; AUTO ; ROM              ; 4096         ; 2            ; --           ; --           ; 8192  ; rom.hex      ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+-------------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |top|ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk                 ; pll_clk.vhd       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst ; rom_read.vhd      ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst       ; ram_input_b.vhd   ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst       ; ram_input_c.vhd   ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst       ; ram_input_d.vhd   ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_input:ram_input_inst           ; ram_input.vhd     ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst   ; ram_output1_b.vhd ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst   ; ram_output1_c.vhd ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst   ; ram_output1_d.vhd ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst       ; ram_output1.vhd   ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst   ; ram_output2_b.vhd ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst   ; ram_output2_c.vhd ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst   ; ram_output2_d.vhd ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |top|cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst       ; ram_output2.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                    ;
+-------------------------------------------------------+-------------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                                   ; Free of Timing Hazards ;
+-------------------------------------------------------+-------------------------------------------------------+------------------------+
; cnn:U2|rd_data:U0|full_connect:U5|cnt[3]              ; GND                                                   ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|cnt[1]              ; cnn:U2|rd_data:U0|full_connect:U5|cnt[3]              ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|cnt[0]              ; cnn:U2|rd_data:U0|full_connect:U5|cnt[3]              ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|cnt[2]              ; GND                                                   ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[7] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[6] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[5] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[4] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[3] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[2] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[1] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[0] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a16[0] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a13[0] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[0] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[7] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[6] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[5] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[4] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[3] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[2] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[1] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a12[0] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[7]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[6]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[5]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[4]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[3]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[2]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[1]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a9[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[0] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a5[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a6[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[7] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[6] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[5] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[4] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[3] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[2] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a14[1] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[7] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[6] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[5] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[4] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[3] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[2] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a15[1] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[7] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[6] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[5] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[4] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[3] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[2] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a10[1] ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[7]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[7]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[6]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[6]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[5]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[5]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[4]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[4]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[3]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[3]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[2]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[2]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a7[1]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a8[1]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[7]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[6]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[5]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[4]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[3]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[2]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a4[1]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a3[0]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[7]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[7]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[6]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[6]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[5]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[5]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[4]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[4]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[3]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[3]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[2]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[2]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a1[1]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a2[1]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux100 ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a5[7]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a5[6]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a5[5]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|a5[4]  ; cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux67  ; yes                    ;
; Number of user-specified and inferred latches = 180   ;                                                       ;                        ;
+-------------------------------------------------------+-------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                  ; Reason for Removal                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; to_gray:U1|gray[14..17]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[0..4,9]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_total[1,4,5,7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_sync[2,4..10]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_sync[1]                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_back[0,3,5..10]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[5,7,10]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[4]                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[0..2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_total[7,10]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_total[1,3,4]                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[4..6,8..10]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[1,6..10]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[0,5,10,11,15]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a_signal[0,5,10,11,15]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cmos_frame_data[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cmos_frame_valid                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|cmos_frame_data[1..15]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|pool_row[0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|pool_column[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; to_gray:U1|gray[0..13]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10] ; Lost fanout                                                                                                                              ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10] ; Lost fanout                                                                                                                              ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10] ; Lost fanout                                                                                                                              ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10] ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_0_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_1_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_2_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_3_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_4_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_5_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_6_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_7_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_8_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_9_0[0..7,16,17]                                                                                                                                             ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_10_0[0..6,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_11_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_12_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_13_0[0..3,5..7,16,17]                                                                                                                                       ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_14_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_15_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_16_0[0,2..7,16,17]                                                                                                                                          ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_17_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_18_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_19_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_20_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_21_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_22_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_23_0[0,1,3..7,16,17]                                                                                                                                        ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_24_0[0..5,7,16,17]                                                                                                                                          ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_25_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_26_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_27_0[0..7,16,17]                                                                                                                                            ; Lost fanout                                                                                                                              ;
; to_gray:U1|sr_data_10_0[7]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_23_0[9,11,13,15]                                                                                                                                            ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_11_0[11,13,15]                                                                                                                                              ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_24_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_11_0[9]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_24_0[11]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_0_0[13]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_24_0[9]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_5_0[13,15]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_25_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_6_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_25_0[9,11]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_5_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_12_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_5_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_12_0[11]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_26_0[15]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_0_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_26_0[13]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_12_0[9]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_26_0[9,11]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_2_0[15]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_27_0[9,11,13,15]                                                                                                                                            ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_2_0[13]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_13_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_0_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_13_0[4]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_15_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_7_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_16_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_17_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_8_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_18_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_2_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_14_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_3_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_19_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_1_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_9_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_20_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_21_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_4_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_10_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_22_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_27_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_13_0[8,12]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_6_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_14_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_15_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_7_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_16_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_3_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_17_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_8_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_18_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_19_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_20_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_9_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_4_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_21_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_1_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_10_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_22_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_23_0[8,12]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_11_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_24_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_11_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_24_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[14]                                                                                                   ;
; to_gray:U1|sr_data_23_0[2]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_11_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_24_0[8,12]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_5_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_25_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_5_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_25_0[8,10,12]                                                                                                                                               ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_5_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_12_0[12,14]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_27_0[10,14]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_13_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_2_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_13_0[9]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_2_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_6_0[15]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_5_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_12_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_26_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_6_0[13]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_2_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_6_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_14_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_6_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_14_0[9,11]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_15_0[9,11,13,15]                                                                                                                                            ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_26_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_7_0[11,13,15]                                                                                                                                               ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_16_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_7_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_12_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_26_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_16_0[9]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_3_0[15]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[12]                                                                                                   ;
; to_gray:U1|sr_data_2_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[10]                                                                                                   ;
; to_gray:U1|sr_data_24_0[6]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_27_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_13_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_6_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_2_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_14_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_6_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_14_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_15_0[10,14]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_7_0[10,14]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_16_0[8,11,12]                                                                                                                                               ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_3_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_17_0[10,14]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_3_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_8_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_18_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_8_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_18_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_1_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_19_0[10,14]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_9_0[14]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_13_0[11]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_9_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_20_0[8,12]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_1_0[10]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_21_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_4_0[12]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_21_0[10]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_10_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_4_0[8]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_22_0[12]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_10_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_22_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_23_0[10,14]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_11_0[14]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_0_0[8]                                                                                                    ;
; to_gray:U1|sr_data_16_0[1]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_3_0[13]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_17_0[9,11,13,15]                                                                                                                                            ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_3_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_8_0[13,15]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_3_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_8_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_18_0[15]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_26_0[8]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_18_0[13]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_8_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_18_0[9,11]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_19_0[9,11,13,15]                                                                                                                                            ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_1_0[13]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_9_0[11,13,15]                                                                                                                                               ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_20_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_9_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_20_0[11]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_1_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_20_0[9]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_4_0[13,15]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_21_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_1_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_21_0[9,11]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_4_0[11]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_10_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_4_0[9]                                                                                                                                                      ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_10_0[11]                                                                                                                                                    ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_22_0[13,15]                                                                                                                                                 ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_10_0[9]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; to_gray:U1|sr_data_22_0[9,11]                                                                                                                                                  ; Merged with to_gray:U1|sr_data_1_0[15]                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_total[0,5,6,9]                                                                                        ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[3,6,9]                                                                                           ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_back[2,4]                                                                                             ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_sync[0]                                                                                               ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_total[6,8,10]                                                                                         ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[10]                                                                                              ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[2,7]                                                                                             ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[2,4]                                                                                             ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[5..8]                                                                                            ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[8]                                                                                               ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[1]                                                                                               ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_total[0,2,3,9]                                                                                        ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_sync[3]                                                                                               ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_back[1]                                                                                               ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_total[2,8]                                                                                            ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_sync[0,3,5]                                                                                           ; Merged with ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_back[3]                                             ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr_signal[0..7]                                                                        ; Merged with ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr_signal[8]                         ;
; to_gray:U1|sr_data_0_0[8,10,12,14]                                                                                                                                             ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; to_gray:U1|sr_data_1_0[15]                                                                                                                                                     ; Merged with to_gray:U1|sr_data_0_0[15]                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state_signal[4]                                                    ; Merged with ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state_signal[3]  ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr_signal[1..8]                                                                        ; Merged with ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr_signal[0]                         ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                        ; Merged with ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                      ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                        ; Merged with ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                      ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|addr_t[8,9,11..15]                                                                                                                      ; Merged with ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|addr_t[10]                                                                            ;
; cnn:U2|rd_data:U0|wr_control:U4|wr_en_bin                                                                                                                                      ; Merged with cnn:U2|rd_data:U0|wr_control:U4|wr_en_ain                                                                                    ;
; cnn:U2|rd_data:U0|wr_control:U4|wr_en_cin                                                                                                                                      ; Merged with cnn:U2|rd_data:U0|wr_control:U4|wr_en_ain                                                                                    ;
; cnn:U2|rd_data:U0|wr_control:U4|wr_en_din                                                                                                                                      ; Merged with cnn:U2|rd_data:U0|wr_control:U4|wr_en_ain                                                                                    ;
; cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|rden_b_store                                                   ; Merged with cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|rden_b_store     ;
; cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                                   ; Merged with cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|rden_b_store     ;
; cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                                   ; Merged with cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|rden_b_store     ;
; cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                               ; Merged with cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store ;
; cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                               ; Merged with cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store ;
; cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                               ; Merged with cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store ;
; cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                               ; Merged with cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|rden_b_store ;
; cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                               ; Merged with cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|rden_b_store ;
; cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated|rden_b_store                                               ; Merged with cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated|rden_b_store ;
; cnn:U2|rd_data:U0|gray_in:U2|data_out[1..7]                                                                                                                                    ; Merged with cnn:U2|rd_data:U0|gray_in:U2|data_out[0]                                                                                     ;
; to_gray:U1|gray_out[2..8]                                                                                                                                                      ; Merged with to_gray:U1|gray_out[1]                                                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[195][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[195][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[194][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[194][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[193][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[193][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[192][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[192][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[191][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[191][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[190][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[190][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[189][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[189][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[188][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[188][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[187][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[187][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[186][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[186][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[185][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[185][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[184][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[184][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[183][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[183][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[182][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[182][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[181][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[181][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[180][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[180][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[179][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[179][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[178][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[178][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[177][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[177][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[176][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[176][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[175][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[175][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[174][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[174][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[173][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[173][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[172][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[172][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[171][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[171][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[170][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[170][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[169][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[169][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[168][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[168][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[167][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[167][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[166][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[166][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[165][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[165][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[164][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[164][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[163][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[163][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[162][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[162][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[161][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[161][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[160][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[160][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[159][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[159][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[158][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[158][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[157][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[157][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[156][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[156][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[155][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[155][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[154][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[154][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[153][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[153][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[152][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[152][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[151][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[151][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[150][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[150][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[149][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[149][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[148][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[148][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[147][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[147][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[146][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[146][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[145][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[145][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[144][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[144][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[143][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[143][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[142][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[142][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[141][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[141][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[140][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[140][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[139][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[139][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[138][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[138][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[137][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[137][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[136][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[136][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[135][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[135][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[134][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[134][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[133][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[133][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[132][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[132][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[131][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[131][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[130][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[130][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[129][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[129][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[128][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[128][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[127][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[127][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[126][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[126][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[125][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[125][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[124][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[124][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[123][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[123][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[122][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[122][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[121][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[121][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[120][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[120][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[119][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[119][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[118][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[118][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[117][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[117][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[116][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[116][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[115][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[115][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[114][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[114][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[113][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[113][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[112][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[112][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[111][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[111][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[110][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[110][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[109][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[109][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[108][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[108][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[107][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[107][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[106][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[106][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[105][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[105][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[104][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[104][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[103][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[103][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[102][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[102][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[101][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[101][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[100][8]                                                                                                                        ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[100][7]                                                                      ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[99][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[99][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[98][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[98][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[97][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[97][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[96][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[96][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[95][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[95][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[94][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[94][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[93][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[93][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[92][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[92][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[91][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[91][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[90][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[90][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[89][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[89][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[88][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[88][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[87][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[87][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[86][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[86][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[85][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[85][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[84][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[84][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[83][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[83][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[82][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[82][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[81][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[81][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[80][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[80][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[79][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[79][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[78][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[78][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[77][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[77][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[76][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[76][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[75][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[75][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[74][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[74][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[73][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[73][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[72][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[72][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[71][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[71][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[70][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[70][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[69][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[69][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[68][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[68][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[67][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[67][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[66][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[66][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[65][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[65][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[64][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[64][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[63][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[63][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[62][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[62][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[61][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[61][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[60][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[60][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[59][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[59][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[58][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[58][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[57][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[57][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[56][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[56][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[55][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[55][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[54][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[54][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[53][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[53][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[52][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[52][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[51][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[51][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[50][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[50][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[49][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[49][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[48][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[48][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[47][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[47][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[46][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[46][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[45][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[45][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[44][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[44][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[43][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[43][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[42][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[42][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[41][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[41][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[40][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[40][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[39][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[39][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[38][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[38][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[37][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[37][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[36][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[36][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[35][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[35][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[34][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[34][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[33][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[33][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[32][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[32][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[31][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[31][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[30][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[30][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[29][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[29][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[28][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[28][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[27][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[27][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[26][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[26][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[25][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[25][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[24][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[24][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[23][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[23][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[22][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[22][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[21][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[21][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[20][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[20][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[19][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[19][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[18][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[18][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[17][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[17][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[16][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[16][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[15][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[15][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[14][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[14][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[13][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[13][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[12][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[12][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[11][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[11][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[10][8]                                                                                                                         ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[10][7]                                                                       ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[9][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[9][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[8][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[8][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[7][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[7][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[6][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[6][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[5][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[5][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[4][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[4][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[3][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[3][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[2][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[2][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[1][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[1][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[0][8]                                                                                                                          ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp[0][7]                                                                        ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp1[8]                                                                                                                            ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|y_tmp1[7]                                                                          ;
; to_gray:U1|sr_data_0_0[15]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr_signal[8]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr_signal[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state_signal[3]                                                    ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|addr_t[10]                                                                                                                              ; Merged with ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|wr_flag                                                                               ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|wr_flag                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                   ;
; to_gray:U1|gray_out[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|gray_in:U2|data_out[0]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                   ;
; seg:U3|seg_duan[7]                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|cur_state[2,5,6]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[31]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[31]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[31]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[31]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[31]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[31]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[30]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[30]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[30]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[30]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[30]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[30]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[29]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[29]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[29]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[29]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[29]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[29]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[28]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[28]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[28]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[28]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[28]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[28]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[27]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[27]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[27]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[27]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[27]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[27]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[26]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[26]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[26]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[26]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[26]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[26]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[25]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[25]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[25]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[25]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[25]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[25]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[24]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[24]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[24]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[24]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[24]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[24]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[23]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[23]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[23]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[23]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[23]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[23]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[22]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[22]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[22]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[22]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[22]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[22]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[21]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[21]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[21]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[21]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[21]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[21]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[20]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[20]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[20]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[20]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[20]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[20]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[19]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[19]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[19]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[19]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[19]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[19]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[18]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[18]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[18]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[18]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[18]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[18]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[17]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[17]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[17]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[17]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[17]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[17]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[16]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[16]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[16]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[16]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[16]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[16]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[15]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[15]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[15]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[15]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[15]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[15]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[14]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[14]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[14]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[14]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[14]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[14]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[13]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[13]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[13]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[13]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[13]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[13]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[12]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[12]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[12]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[12]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[12]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[12]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[11]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[11]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[11]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[11]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[11]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[11]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[10]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[10]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[10]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[10]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[10]                                                                                                             ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[10]                                                           ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[9]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[9]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[9]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[9]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[9]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[9]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[8]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[8]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[8]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[8]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[8]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[8]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[7]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[7]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[7]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[7]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[7]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[7]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[6]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[6]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[6]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[6]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[6]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[6]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[3]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[3]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[3]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[3]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[3]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[3]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[2]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[2]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[2]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[2]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[2]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[2]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[5]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[5]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[5]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[5]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[5]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[5]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[4]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[4]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[4]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[4]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[4]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[4]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[1]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[1]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[1]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[1]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[1]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[1]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[0]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[0]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[0]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[0]                                                            ;
; cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[0]                                                                                                              ; Merged with cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[0]                                                            ;
; cnn:U2|rd_data:U0|rom_weight:U0|weight_addr_ctrl:U0|stay                                                                                                                       ; Merged with cnn:U2|rd_data:U0|rom_weight:U0|weight_addr_ctrl:U0|clk_en                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[0..4,9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[0..2,5,7,10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel_signal[0..4]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel_signal[0..2,10]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                   ;
; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel_signal[5,7]                                                                               ; Merged with ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel_signal[9]                               ;
; cnn:U2|rd_data:U0|wr_control:U4|data_d[7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|data_c[7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|data_a[7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|data_b[7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|wr_data_d[7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|wr_data_c[7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|wr_data_a[7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|wr_data_b[7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                   ;
; Total Number of Removed Registers = 1032                                                                                                                                       ;                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[10]       ; Stuck at GND              ; to_gray:U1|sr_data_0_0[17], to_gray:U1|sr_data_0_0[16], to_gray:U1|sr_data_0_0[7],                ;
;                                                                                         ; due to stuck port data_in ; to_gray:U1|sr_data_0_0[6], to_gray:U1|sr_data_0_0[5], to_gray:U1|sr_data_0_0[4],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_0_0[3], to_gray:U1|sr_data_0_0[2], to_gray:U1|sr_data_0_0[1],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_0_0[0], to_gray:U1|sr_data_2_0[17], to_gray:U1|sr_data_2_0[16],                ;
;                                                                                         ;                           ; to_gray:U1|sr_data_2_0[7], to_gray:U1|sr_data_2_0[6], to_gray:U1|sr_data_2_0[5],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_2_0[4], to_gray:U1|sr_data_2_0[3], to_gray:U1|sr_data_2_0[2],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_2_0[1], to_gray:U1|sr_data_2_0[0], to_gray:U1|sr_data_4_0[17],                 ;
;                                                                                         ;                           ; to_gray:U1|sr_data_4_0[16], to_gray:U1|sr_data_4_0[7], to_gray:U1|sr_data_4_0[6],                 ;
;                                                                                         ;                           ; to_gray:U1|sr_data_4_0[5], to_gray:U1|sr_data_4_0[4], to_gray:U1|sr_data_4_0[3],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_4_0[2], to_gray:U1|sr_data_4_0[1], to_gray:U1|sr_data_4_0[0],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_6_0[7], to_gray:U1|sr_data_6_0[6], to_gray:U1|sr_data_6_0[5],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_6_0[4], to_gray:U1|sr_data_6_0[3], to_gray:U1|sr_data_6_0[2],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_6_0[1], to_gray:U1|sr_data_6_0[0], to_gray:U1|sr_data_8_0[7],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_8_0[6], to_gray:U1|sr_data_8_0[5], to_gray:U1|sr_data_8_0[4],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_8_0[3], to_gray:U1|sr_data_8_0[2], to_gray:U1|sr_data_8_0[1],                  ;
;                                                                                         ;                           ; to_gray:U1|sr_data_8_0[0], to_gray:U1|sr_data_10_0[6], to_gray:U1|sr_data_10_0[5],                ;
;                                                                                         ;                           ; to_gray:U1|sr_data_10_0[4], to_gray:U1|sr_data_10_0[3], to_gray:U1|sr_data_10_0[2],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_10_0[1], to_gray:U1|sr_data_10_0[0], to_gray:U1|sr_data_12_0[7],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_12_0[6], to_gray:U1|sr_data_12_0[5], to_gray:U1|sr_data_12_0[4],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_12_0[3], to_gray:U1|sr_data_12_0[2], to_gray:U1|sr_data_12_0[1],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_12_0[0], to_gray:U1|sr_data_14_0[7], to_gray:U1|sr_data_14_0[6],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_14_0[5], to_gray:U1|sr_data_14_0[4], to_gray:U1|sr_data_14_0[3],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_14_0[2], to_gray:U1|sr_data_14_0[1], to_gray:U1|sr_data_14_0[0],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_16_0[7], to_gray:U1|sr_data_16_0[6], to_gray:U1|sr_data_16_0[5],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_16_0[4], to_gray:U1|sr_data_16_0[3], to_gray:U1|sr_data_16_0[2],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_16_0[0], to_gray:U1|sr_data_18_0[7], to_gray:U1|sr_data_18_0[6],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_18_0[5], to_gray:U1|sr_data_18_0[4], to_gray:U1|sr_data_18_0[3],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_18_0[2], to_gray:U1|sr_data_18_0[1], to_gray:U1|sr_data_18_0[0],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_20_0[7], to_gray:U1|sr_data_20_0[6], to_gray:U1|sr_data_20_0[5],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_20_0[4], to_gray:U1|sr_data_20_0[3], to_gray:U1|sr_data_20_0[2],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_20_0[1], to_gray:U1|sr_data_20_0[0], to_gray:U1|sr_data_22_0[7],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_22_0[6], to_gray:U1|sr_data_22_0[5], to_gray:U1|sr_data_22_0[4],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_22_0[3], to_gray:U1|sr_data_22_0[2], to_gray:U1|sr_data_22_0[1],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_22_0[0], to_gray:U1|sr_data_24_0[7], to_gray:U1|sr_data_24_0[5],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_24_0[4], to_gray:U1|sr_data_24_0[3], to_gray:U1|sr_data_24_0[2],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_24_0[1], to_gray:U1|sr_data_24_0[0], to_gray:U1|sr_data_26_0[7],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_26_0[6], to_gray:U1|sr_data_26_0[5], to_gray:U1|sr_data_26_0[4],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_26_0[3], to_gray:U1|sr_data_26_0[2], to_gray:U1|sr_data_26_0[1],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_26_0[0],                                                                       ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[10]         ;
; to_gray:U1|gray[17]                                                                     ; Stuck at GND              ; to_gray:U1|sr_data_5_0[16], to_gray:U1|sr_data_6_0[17], to_gray:U1|sr_data_6_0[16],               ;
;                                                                                         ; due to stuck port data_in ; to_gray:U1|sr_data_7_0[17], to_gray:U1|sr_data_7_0[16], to_gray:U1|sr_data_8_0[17],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_8_0[16], to_gray:U1|sr_data_9_0[17], to_gray:U1|sr_data_9_0[16],               ;
;                                                                                         ;                           ; to_gray:U1|sr_data_10_0[17], to_gray:U1|sr_data_10_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_11_0[17], to_gray:U1|sr_data_11_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_12_0[17], to_gray:U1|sr_data_12_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_13_0[17], to_gray:U1|sr_data_13_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_14_0[17], to_gray:U1|sr_data_14_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_15_0[17], to_gray:U1|sr_data_15_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_16_0[17], to_gray:U1|sr_data_16_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_17_0[17], to_gray:U1|sr_data_17_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_18_0[17], to_gray:U1|sr_data_18_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_19_0[17], to_gray:U1|sr_data_19_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_20_0[17], to_gray:U1|sr_data_20_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_21_0[17], to_gray:U1|sr_data_21_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_22_0[17], to_gray:U1|sr_data_22_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_23_0[17], to_gray:U1|sr_data_23_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_24_0[17], to_gray:U1|sr_data_24_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_25_0[17], to_gray:U1|sr_data_25_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_26_0[17], to_gray:U1|sr_data_26_0[16],                                         ;
;                                                                                         ;                           ; to_gray:U1|sr_data_27_0[17], to_gray:U1|sr_data_27_0[16], to_gray:U1|sr_data_0_0[15]              ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_sync[10]       ; Stuck at GND              ; to_gray:U1|gray[13], to_gray:U1|gray[12], to_gray:U1|gray[11], to_gray:U1|gray[10],               ;
;                                                                                         ; due to stuck port data_in ; to_gray:U1|gray[9], to_gray:U1|gray[8], to_gray:U1|gray[7], to_gray:U1|gray[6],                   ;
;                                                                                         ;                           ; to_gray:U1|gray[5], to_gray:U1|gray[4], to_gray:U1|gray[3], to_gray:U1|gray[2],                   ;
;                                                                                         ;                           ; to_gray:U1|gray[1], to_gray:U1|gray[0]                                                            ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[15]                 ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a_signal[15], ;
;                                                                                         ; due to stuck port data_in ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel_signal[0],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel_signal[1],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel_signal[2],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel_signal[3],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_pixel_signal[4],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel_signal[0],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel_signal[1],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel_signal[2],   ;
;                                                                                         ;                           ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_pixel_signal[10]   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[9]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[9]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[4]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[4]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[3]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[3]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[2]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[2]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[1]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[1]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|h_disp[0]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|h_disp_a[0]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[7]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[7]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[5]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[5]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[2]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[2]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[1]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[1]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|v_disp[0]        ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|v_disp_a[0]          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[0]                  ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a_signal[0]   ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[11]                 ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a_signal[11]  ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[10]                 ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a_signal[10]  ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id|lcd_id[5]                  ; Stuck at GND              ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lcd_id_a_signal[5]   ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|wr_flag                                          ; Stuck at GND              ; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|cur_state[5]                                               ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; to_gray:U1|gray_out[1]                                                                  ; Stuck at GND              ; cnn:U2|rd_data:U0|gray_in:U2|data_out[0]                                                          ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; Stuck at GND              ; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2           ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|data_d[7]                                               ; Stuck at GND              ; cnn:U2|rd_data:U0|wr_control:U4|wr_data_d[7]                                                      ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|data_c[7]                                               ; Stuck at GND              ; cnn:U2|rd_data:U0|wr_control:U4|wr_data_c[7]                                                      ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|data_a[7]                                               ; Stuck at GND              ; cnn:U2|rd_data:U0|wr_control:U4|wr_data_a[7]                                                      ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
; cnn:U2|rd_data:U0|wr_control:U4|data_b[7]                                               ; Stuck at GND              ; cnn:U2|rd_data:U0|wr_control:U4|wr_data_b[7]                                                      ;
;                                                                                         ; due to stuck port data_in ;                                                                                                   ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3564  ;
; Number of registers using Synchronous Clear  ; 204   ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 2467  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2767  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|scl                                                                                                                                             ; 5       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|cmd_r[3]                                                                          ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|cmd_r[2]                                                                          ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|cmd_r[1]                                                                          ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|cmd_r[0]                                                                          ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                       ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                       ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                    ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                    ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                    ; 1       ;
; seg:U3|seg_duan[0]                                                                                                                                                                     ; 1       ;
; seg:U3|seg_duan[1]                                                                                                                                                                     ; 1       ;
; seg:U3|seg_duan[2]                                                                                                                                                                     ; 1       ;
; seg:U3|seg_duan[3]                                                                                                                                                                     ; 1       ;
; seg:U3|seg_duan[4]                                                                                                                                                                     ; 1       ;
; seg:U3|seg_duan[5]                                                                                                                                                                     ; 1       ;
; seg:U3|seg_duan[6]                                                                                                                                                                     ; 1       ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|cur_state[0]                                                                                                                                    ; 20      ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|sda_out                                                                                                                                         ; 12      ;
; ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|sda_dir                                                                                                                                         ; 3       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 8       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0 ; 9       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 7       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0 ; 8       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4    ; 4       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 4       ;
; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7    ; 3       ;
; cnn:U2|top_control:U1|delay2                                                                                                                                                           ; 72      ;
; cnn:U2|top_control:U1|delay1                                                                                                                                                           ; 1       ;
; cnn:U2|top_control:U1|delay                                                                                                                                                            ; 1       ;
; cnn:U2|top_control:U1|onetofour                                                                                                                                                        ; 4       ;
; Total number of inverted registers = 46                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|data_wr_t[5]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|y_max[7]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|y_max[6]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|y_max[7]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|y_max[5]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|wr_control:U4|current_channel[2]                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|gray_in:U2|address[3]                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|cnn:U2|top_control:U1|delay_count[1]                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|times[0]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|stay                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|\process_2:i[28]                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|j[18]                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|rom_weight:U0|w_buffer:U1|times[2]                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|i2c_ov7725_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|to_gray:U1|j[4]                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr_signal[9]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|rd_control:U1|conv_position:U0|conv_position[1]                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|pixel_read_address[2]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|rd_control:U1|conv_position:U0|row[4]                                                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr_signal[22]                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|wr_control:U4|rel_addr[5]                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|cnn:U2|top_control:U1|cnt_pool_reload[0]                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state_signal[2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|y_tmp_max[1]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|y_tmp_max[0]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|y_tmp_max[4]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|y_tmp_max[2]                                                     ;
; 9:1                ; 11 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|rel_addr[4]                                                                 ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[26]                                                          ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[16]                                                          ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[20]                                                          ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[17]                                                          ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|wr_control:U4|data_c[6]                                                                                   ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|wr_control:U4|data_d[3]                                                                                   ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|wr_control:U4|data_b[5]                                                                                   ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |top|cnn:U2|rd_data:U0|wr_control:U4|data_a[2]                                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |top|cnn:U2|top_control:U1|cnt_gobal_pool_reload[1]                                                                              ;
; 15:1               ; 10 bits   ; 100 LEs       ; 10 LEs               ; 90 LEs                 ; Yes        ; |top|cnn:U2|top_control:U1|count[1]                                                                                              ;
; 255:1              ; 7 bits    ; 1190 LEs      ; 7 LEs                ; 1183 LEs               ; Yes        ; |top|ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri|cnt[6]                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver|lcd_rgb[13]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|pool_column[2]                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|cmd_r[1]               ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |top|seg:U3|seg_duan[4]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2|cnt[31]                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3|cnt[0]                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1|cnt[0]                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[31]                                                          ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]            ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |top|ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |top|ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_frame_data[9]                                                       ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux12                                                                        ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux60                                                                        ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux69                                                                        ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1|Mux106                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|data_out[6]                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|wr_control:U4|Mux107                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|Add11                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|Add11                                                                       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|Mux5                                                                      ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |top|cnn:U2|ram_pixel:U2|data_enable:U|Mux30                                                                                     ;
; 20:1               ; 7 bits    ; 91 LEs        ; 35 LEs               ; 56 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5|Mux33                                                                    ;
; 20:1               ; 7 bits    ; 91 LEs        ; 35 LEs               ; 56 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5|Mux38                                                                    ;
; 20:1               ; 7 bits    ; 91 LEs        ; 35 LEs               ; 56 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5|Mux23                                                                    ;
; 20:1               ; 7 bits    ; 91 LEs        ; 35 LEs               ; 56 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5|Mux13                                                                    ;
; 20:1               ; 7 bits    ; 91 LEs        ; 28 LEs               ; 63 LEs                 ; No         ; |top|cnn:U2|rd_data:U0|wr_control:U4|data_1[0]                                                                                   ;
; 196:1              ; 7 bits    ; 910 LEs       ; 910 LEs              ; 0 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|Mux2                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|cnn:U2|top_control:U1|Mux2                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3|Mux1                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                               ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_8271:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                         ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                          ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_3bs3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                            ;
+-------------------------------+---------------------------+-------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                         ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                                         ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                         ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                         ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                         ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                         ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                         ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                         ;
; LOCK_HIGH                     ; 1                         ; Untyped                                         ;
; LOCK_LOW                      ; 1                         ; Untyped                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                         ;
; SKIP_VCO                      ; OFF                       ; Untyped                                         ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                         ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                         ;
; BANDWIDTH                     ; 0                         ; Untyped                                         ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                         ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                         ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                         ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                         ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                         ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                         ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                         ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                         ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                         ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                         ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer                                  ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer                                  ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer                                  ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                         ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                         ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                         ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                         ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                         ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                         ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                         ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer                                  ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer                                  ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                                  ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                                         ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                         ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                         ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                         ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                         ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                         ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                         ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                         ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                         ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                         ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                         ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                         ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                         ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                         ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                         ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer                                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                  ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                         ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                         ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                         ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                         ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                         ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                         ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                         ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                         ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                         ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                         ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                         ;
; VCO_MIN                       ; 0                         ; Untyped                                         ;
; VCO_MAX                       ; 0                         ; Untyped                                         ;
; VCO_CENTER                    ; 0                         ; Untyped                                         ;
; PFD_MIN                       ; 0                         ; Untyped                                         ;
; PFD_MAX                       ; 0                         ; Untyped                                         ;
; M_INITIAL                     ; 0                         ; Untyped                                         ;
; M                             ; 0                         ; Untyped                                         ;
; N                             ; 1                         ; Untyped                                         ;
; M2                            ; 1                         ; Untyped                                         ;
; N2                            ; 1                         ; Untyped                                         ;
; SS                            ; 1                         ; Untyped                                         ;
; C0_HIGH                       ; 0                         ; Untyped                                         ;
; C1_HIGH                       ; 0                         ; Untyped                                         ;
; C2_HIGH                       ; 0                         ; Untyped                                         ;
; C3_HIGH                       ; 0                         ; Untyped                                         ;
; C4_HIGH                       ; 0                         ; Untyped                                         ;
; C5_HIGH                       ; 0                         ; Untyped                                         ;
; C6_HIGH                       ; 0                         ; Untyped                                         ;
; C7_HIGH                       ; 0                         ; Untyped                                         ;
; C8_HIGH                       ; 0                         ; Untyped                                         ;
; C9_HIGH                       ; 0                         ; Untyped                                         ;
; C0_LOW                        ; 0                         ; Untyped                                         ;
; C1_LOW                        ; 0                         ; Untyped                                         ;
; C2_LOW                        ; 0                         ; Untyped                                         ;
; C3_LOW                        ; 0                         ; Untyped                                         ;
; C4_LOW                        ; 0                         ; Untyped                                         ;
; C5_LOW                        ; 0                         ; Untyped                                         ;
; C6_LOW                        ; 0                         ; Untyped                                         ;
; C7_LOW                        ; 0                         ; Untyped                                         ;
; C8_LOW                        ; 0                         ; Untyped                                         ;
; C9_LOW                        ; 0                         ; Untyped                                         ;
; C0_INITIAL                    ; 0                         ; Untyped                                         ;
; C1_INITIAL                    ; 0                         ; Untyped                                         ;
; C2_INITIAL                    ; 0                         ; Untyped                                         ;
; C3_INITIAL                    ; 0                         ; Untyped                                         ;
; C4_INITIAL                    ; 0                         ; Untyped                                         ;
; C5_INITIAL                    ; 0                         ; Untyped                                         ;
; C6_INITIAL                    ; 0                         ; Untyped                                         ;
; C7_INITIAL                    ; 0                         ; Untyped                                         ;
; C8_INITIAL                    ; 0                         ; Untyped                                         ;
; C9_INITIAL                    ; 0                         ; Untyped                                         ;
; C0_MODE                       ; BYPASS                    ; Untyped                                         ;
; C1_MODE                       ; BYPASS                    ; Untyped                                         ;
; C2_MODE                       ; BYPASS                    ; Untyped                                         ;
; C3_MODE                       ; BYPASS                    ; Untyped                                         ;
; C4_MODE                       ; BYPASS                    ; Untyped                                         ;
; C5_MODE                       ; BYPASS                    ; Untyped                                         ;
; C6_MODE                       ; BYPASS                    ; Untyped                                         ;
; C7_MODE                       ; BYPASS                    ; Untyped                                         ;
; C8_MODE                       ; BYPASS                    ; Untyped                                         ;
; C9_MODE                       ; BYPASS                    ; Untyped                                         ;
; C0_PH                         ; 0                         ; Untyped                                         ;
; C1_PH                         ; 0                         ; Untyped                                         ;
; C2_PH                         ; 0                         ; Untyped                                         ;
; C3_PH                         ; 0                         ; Untyped                                         ;
; C4_PH                         ; 0                         ; Untyped                                         ;
; C5_PH                         ; 0                         ; Untyped                                         ;
; C6_PH                         ; 0                         ; Untyped                                         ;
; C7_PH                         ; 0                         ; Untyped                                         ;
; C8_PH                         ; 0                         ; Untyped                                         ;
; C9_PH                         ; 0                         ; Untyped                                         ;
; L0_HIGH                       ; 1                         ; Untyped                                         ;
; L1_HIGH                       ; 1                         ; Untyped                                         ;
; G0_HIGH                       ; 1                         ; Untyped                                         ;
; G1_HIGH                       ; 1                         ; Untyped                                         ;
; G2_HIGH                       ; 1                         ; Untyped                                         ;
; G3_HIGH                       ; 1                         ; Untyped                                         ;
; E0_HIGH                       ; 1                         ; Untyped                                         ;
; E1_HIGH                       ; 1                         ; Untyped                                         ;
; E2_HIGH                       ; 1                         ; Untyped                                         ;
; E3_HIGH                       ; 1                         ; Untyped                                         ;
; L0_LOW                        ; 1                         ; Untyped                                         ;
; L1_LOW                        ; 1                         ; Untyped                                         ;
; G0_LOW                        ; 1                         ; Untyped                                         ;
; G1_LOW                        ; 1                         ; Untyped                                         ;
; G2_LOW                        ; 1                         ; Untyped                                         ;
; G3_LOW                        ; 1                         ; Untyped                                         ;
; E0_LOW                        ; 1                         ; Untyped                                         ;
; E1_LOW                        ; 1                         ; Untyped                                         ;
; E2_LOW                        ; 1                         ; Untyped                                         ;
; E3_LOW                        ; 1                         ; Untyped                                         ;
; L0_INITIAL                    ; 1                         ; Untyped                                         ;
; L1_INITIAL                    ; 1                         ; Untyped                                         ;
; G0_INITIAL                    ; 1                         ; Untyped                                         ;
; G1_INITIAL                    ; 1                         ; Untyped                                         ;
; G2_INITIAL                    ; 1                         ; Untyped                                         ;
; G3_INITIAL                    ; 1                         ; Untyped                                         ;
; E0_INITIAL                    ; 1                         ; Untyped                                         ;
; E1_INITIAL                    ; 1                         ; Untyped                                         ;
; E2_INITIAL                    ; 1                         ; Untyped                                         ;
; E3_INITIAL                    ; 1                         ; Untyped                                         ;
; L0_MODE                       ; BYPASS                    ; Untyped                                         ;
; L1_MODE                       ; BYPASS                    ; Untyped                                         ;
; G0_MODE                       ; BYPASS                    ; Untyped                                         ;
; G1_MODE                       ; BYPASS                    ; Untyped                                         ;
; G2_MODE                       ; BYPASS                    ; Untyped                                         ;
; G3_MODE                       ; BYPASS                    ; Untyped                                         ;
; E0_MODE                       ; BYPASS                    ; Untyped                                         ;
; E1_MODE                       ; BYPASS                    ; Untyped                                         ;
; E2_MODE                       ; BYPASS                    ; Untyped                                         ;
; E3_MODE                       ; BYPASS                    ; Untyped                                         ;
; L0_PH                         ; 0                         ; Untyped                                         ;
; L1_PH                         ; 0                         ; Untyped                                         ;
; G0_PH                         ; 0                         ; Untyped                                         ;
; G1_PH                         ; 0                         ; Untyped                                         ;
; G2_PH                         ; 0                         ; Untyped                                         ;
; G3_PH                         ; 0                         ; Untyped                                         ;
; E0_PH                         ; 0                         ; Untyped                                         ;
; E1_PH                         ; 0                         ; Untyped                                         ;
; E2_PH                         ; 0                         ; Untyped                                         ;
; E3_PH                         ; 0                         ; Untyped                                         ;
; M_PH                          ; 0                         ; Untyped                                         ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                         ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                         ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                         ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                         ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                         ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                         ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                         ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                         ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                         ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                         ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                         ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                         ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                         ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                         ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                         ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                         ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                         ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                         ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                         ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                         ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                         ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                         ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                         ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                         ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                         ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                         ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                         ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                                         ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                         ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                         ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                         ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                         ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                         ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                         ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                         ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                         ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                         ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                         ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                         ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                  ;
+-------------------------------+---------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                           ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_ilj1  ; Untyped                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                           ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_5mj1  ; Untyped                                                                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; rom.hex              ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_3bs3      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; ram_test.hex         ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_njr3      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ram_test.hex         ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_njr3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ram_test.hex         ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_njr3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 785                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 785                  ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_hap3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                         ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                                                      ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                                                      ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                      ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                      ;
; CBXI_PARAMETER                                 ; mult_sct     ; Untyped                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                      ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u2|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u6|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u3|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+---------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                        ;
+------------------------------------------------+--------------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                     ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                     ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                     ;
; LATENCY                                        ; 0            ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                     ;
+------------------------------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|full_connect:U5|multi:u8|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                    ;
; LPM_WIDTHB                                     ; 1            ; Untyped                                    ;
; LPM_WIDTHP                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHR                                     ; 9            ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 6            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_v2t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 6            ; Untyped                                      ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_v2t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 6            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_v2t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 6            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 12           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_v2t     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                       ;
+------------------------------------------------+--------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                    ;
+------------------------------------------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                   ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; Value                                                          ;
+-------------------------------+----------------------------------------------------------------+
; Number of entity instances    ; 1                                                              ;
; Entity Instance               ; ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                         ;
;     -- PLL_TYPE               ; AUTO                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                              ;
+-------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                    ;
; Entity Instance            ; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                           ;
;     -- LPM_WIDTH           ; 16                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
; Entity Instance            ; ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                           ;
;     -- LPM_WIDTH           ; 16                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                     ;
; Entity Instance                           ; cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                      ;
;     -- NUMWORDS_A                         ; 785                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                      ;
;     -- NUMWORDS_B                         ; 785                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                      ;
+---------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                       ;
+---------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances            ; 56                                                                                          ;
; Entity Instance                       ; ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                                                          ;
;     -- LPM_WIDTHB                     ; 11                                                                                          ;
;     -- LPM_WIDTHP                     ; 22                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult12                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult4                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult13                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u2|lpm_mult:Mult10                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u6|lpm_mult:Mult15                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult3                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult5                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u3|lpm_mult:Mult11                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult6                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult0                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult7                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult9                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult1                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|full_connect:U5|multi:u8|lpm_mult:Mult2                                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 1                                                                                           ;
;     -- LPM_WIDTHP                     ; 9                                                                                           ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult2                              ;
;     -- LPM_WIDTHA                     ; 6                                                                                           ;
;     -- LPM_WIDTHB                     ; 6                                                                                           ;
;     -- LPM_WIDTHP                     ; 12                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|lpm_mult:Mult0                                 ;
;     -- LPM_WIDTHA                     ; 6                                                                                           ;
;     -- LPM_WIDTHB                     ; 6                                                                                           ;
;     -- LPM_WIDTHP                     ; 12                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult1                              ;
;     -- LPM_WIDTHA                     ; 6                                                                                           ;
;     -- LPM_WIDTHB                     ; 6                                                                                           ;
;     -- LPM_WIDTHP                     ; 12                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult0                              ;
;     -- LPM_WIDTHA                     ; 6                                                                                           ;
;     -- LPM_WIDTHB                     ; 6                                                                                           ;
;     -- LPM_WIDTHP                     ; 12                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
; Entity Instance                       ; cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                           ;
;     -- LPM_WIDTHB                     ; 3                                                                                           ;
;     -- LPM_WIDTHP                     ; 11                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                          ;
+---------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1     ; Input ; Info     ; Stuck at VCC                               ;
; w2     ; Input ; Info     ; Stuck at VCC                               ;
; w3     ; Input ; Info     ; Stuck at GND                               ;
; w4     ; Input ; Info     ; Stuck at VCC                               ;
; w5     ; Input ; Info     ; Stuck at VCC                               ;
; w6     ; Input ; Info     ; Stuck at VCC                               ;
; w7     ; Input ; Info     ; Stuck at VCC                               ;
; w8     ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10    ; Input ; Info     ; Stuck at VCC                               ;
; w11    ; Input ; Info     ; Stuck at GND                               ;
; w12[1] ; Input ; Info     ; Stuck at GND                               ;
; w12[0] ; Input ; Info     ; Stuck at VCC                               ;
; w13    ; Input ; Info     ; Stuck at VCC                               ;
; w14    ; Input ; Info     ; Stuck at VCC                               ;
; w15    ; Input ; Info     ; Stuck at VCC                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u8" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2[1]  ; Input ; Info     ; Stuck at GND                               ;
; w2[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w3     ; Input ; Info     ; Stuck at VCC                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5[1]  ; Input ; Info     ; Stuck at GND                               ;
; w5[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w6     ; Input ; Info     ; Stuck at VCC                               ;
; w7[1]  ; Input ; Info     ; Stuck at GND                               ;
; w7[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11    ; Input ; Info     ; Stuck at GND                               ;
; w12[1] ; Input ; Info     ; Stuck at GND                               ;
; w12[0] ; Input ; Info     ; Stuck at VCC                               ;
; w13    ; Input ; Info     ; Stuck at VCC                               ;
; w14[1] ; Input ; Info     ; Stuck at GND                               ;
; w14[0] ; Input ; Info     ; Stuck at VCC                               ;
; w15[1] ; Input ; Info     ; Stuck at GND                               ;
; w15[0] ; Input ; Info     ; Stuck at VCC                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u7" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2[1]  ; Input ; Info     ; Stuck at GND                               ;
; w2[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w3     ; Input ; Info     ; Stuck at VCC                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5[1]  ; Input ; Info     ; Stuck at GND                               ;
; w5[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w6[1]  ; Input ; Info     ; Stuck at GND                               ;
; w6[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w7     ; Input ; Info     ; Stuck at GND                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11    ; Input ; Info     ; Stuck at VCC                               ;
; w12[1] ; Input ; Info     ; Stuck at GND                               ;
; w12[0] ; Input ; Info     ; Stuck at VCC                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14[1] ; Input ; Info     ; Stuck at GND                               ;
; w14[0] ; Input ; Info     ; Stuck at VCC                               ;
; w15    ; Input ; Info     ; Stuck at GND                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u6" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2[1]  ; Input ; Info     ; Stuck at GND                               ;
; w2[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w3     ; Input ; Info     ; Stuck at VCC                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5[1]  ; Input ; Info     ; Stuck at GND                               ;
; w5[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w6[1]  ; Input ; Info     ; Stuck at GND                               ;
; w6[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w7     ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11[1] ; Input ; Info     ; Stuck at GND                               ;
; w11[0] ; Input ; Info     ; Stuck at VCC                               ;
; w12[1] ; Input ; Info     ; Stuck at GND                               ;
; w12[0] ; Input ; Info     ; Stuck at VCC                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14[1] ; Input ; Info     ; Stuck at GND                               ;
; w14[0] ; Input ; Info     ; Stuck at VCC                               ;
; w15[1] ; Input ; Info     ; Stuck at GND                               ;
; w15[0] ; Input ; Info     ; Stuck at VCC                               ;
; w16    ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u5" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2     ; Input ; Info     ; Stuck at VCC                               ;
; w3[1]  ; Input ; Info     ; Stuck at GND                               ;
; w3[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5[1]  ; Input ; Info     ; Stuck at GND                               ;
; w5[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w6     ; Input ; Info     ; Stuck at VCC                               ;
; w7[1]  ; Input ; Info     ; Stuck at GND                               ;
; w7[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11[1] ; Input ; Info     ; Stuck at GND                               ;
; w11[0] ; Input ; Info     ; Stuck at VCC                               ;
; w12    ; Input ; Info     ; Stuck at GND                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14[1] ; Input ; Info     ; Stuck at GND                               ;
; w14[0] ; Input ; Info     ; Stuck at VCC                               ;
; w15[1] ; Input ; Info     ; Stuck at GND                               ;
; w15[0] ; Input ; Info     ; Stuck at VCC                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u4" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2     ; Input ; Info     ; Stuck at VCC                               ;
; w3[1]  ; Input ; Info     ; Stuck at GND                               ;
; w3[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5[1]  ; Input ; Info     ; Stuck at GND                               ;
; w5[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w6[1]  ; Input ; Info     ; Stuck at GND                               ;
; w6[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w7[1]  ; Input ; Info     ; Stuck at GND                               ;
; w7[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11    ; Input ; Info     ; Stuck at VCC                               ;
; w12[1] ; Input ; Info     ; Stuck at GND                               ;
; w12[0] ; Input ; Info     ; Stuck at VCC                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14[1] ; Input ; Info     ; Stuck at GND                               ;
; w14[0] ; Input ; Info     ; Stuck at VCC                               ;
; w15[1] ; Input ; Info     ; Stuck at GND                               ;
; w15[0] ; Input ; Info     ; Stuck at VCC                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u3" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2     ; Input ; Info     ; Stuck at GND                               ;
; w3[1]  ; Input ; Info     ; Stuck at GND                               ;
; w3[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5     ; Input ; Info     ; Stuck at VCC                               ;
; w6[1]  ; Input ; Info     ; Stuck at GND                               ;
; w6[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w7[1]  ; Input ; Info     ; Stuck at GND                               ;
; w7[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11[1] ; Input ; Info     ; Stuck at GND                               ;
; w11[0] ; Input ; Info     ; Stuck at VCC                               ;
; w12    ; Input ; Info     ; Stuck at VCC                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14    ; Input ; Info     ; Stuck at GND                               ;
; w15    ; Input ; Info     ; Stuck at VCC                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u2" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2[1]  ; Input ; Info     ; Stuck at GND                               ;
; w2[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w3     ; Input ; Info     ; Stuck at VCC                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5[1]  ; Input ; Info     ; Stuck at GND                               ;
; w5[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w6[1]  ; Input ; Info     ; Stuck at GND                               ;
; w6[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w7     ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11    ; Input ; Info     ; Stuck at VCC                               ;
; w12[1] ; Input ; Info     ; Stuck at GND                               ;
; w12[0] ; Input ; Info     ; Stuck at VCC                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14    ; Input ; Info     ; Stuck at VCC                               ;
; w15[1] ; Input ; Info     ; Stuck at GND                               ;
; w15[0] ; Input ; Info     ; Stuck at VCC                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u1" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1[1]  ; Input ; Info     ; Stuck at GND                               ;
; w1[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w2[1]  ; Input ; Info     ; Stuck at GND                               ;
; w2[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w3     ; Input ; Info     ; Stuck at GND                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5[1]  ; Input ; Info     ; Stuck at GND                               ;
; w5[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w6     ; Input ; Info     ; Stuck at GND                               ;
; w7[1]  ; Input ; Info     ; Stuck at GND                               ;
; w7[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11[1] ; Input ; Info     ; Stuck at GND                               ;
; w11[0] ; Input ; Info     ; Stuck at VCC                               ;
; w12    ; Input ; Info     ; Stuck at VCC                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14[1] ; Input ; Info     ; Stuck at GND                               ;
; w14[0] ; Input ; Info     ; Stuck at VCC                               ;
; w15    ; Input ; Info     ; Stuck at GND                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|full_connect:U5|multi:u0" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; w1     ; Input ; Info     ; Stuck at VCC                               ;
; w2[1]  ; Input ; Info     ; Stuck at GND                               ;
; w2[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w3     ; Input ; Info     ; Stuck at GND                               ;
; w4[1]  ; Input ; Info     ; Stuck at GND                               ;
; w4[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w5     ; Input ; Info     ; Stuck at GND                               ;
; w6[1]  ; Input ; Info     ; Stuck at GND                               ;
; w6[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w7[1]  ; Input ; Info     ; Stuck at GND                               ;
; w7[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w8[1]  ; Input ; Info     ; Stuck at GND                               ;
; w8[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w9[1]  ; Input ; Info     ; Stuck at GND                               ;
; w9[0]  ; Input ; Info     ; Stuck at VCC                               ;
; w10[1] ; Input ; Info     ; Stuck at GND                               ;
; w10[0] ; Input ; Info     ; Stuck at VCC                               ;
; w11[1] ; Input ; Info     ; Stuck at GND                               ;
; w11[0] ; Input ; Info     ; Stuck at VCC                               ;
; w12    ; Input ; Info     ; Stuck at VCC                               ;
; w13[1] ; Input ; Info     ; Stuck at GND                               ;
; w13[0] ; Input ; Info     ; Stuck at VCC                               ;
; w14[1] ; Input ; Info     ; Stuck at GND                               ;
; w14[0] ; Input ; Info     ; Stuck at VCC                               ;
; w15    ; Input ; Info     ; Stuck at VCC                               ;
; w16[1] ; Input ; Info     ; Stuck at GND                               ;
; w16[0] ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u3"                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u2"                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u1"                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cnn:U2"                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cnn_finish ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "to_gray:U1"                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; j    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver"                                         ;
+----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity         ; Details                                                                                             ;
+----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; data_req ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
; h_disp   ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
; v_disp   ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
+----------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top"                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rb        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top" ;
+-------------------+-------+----------+---------------------------------+
; Port              ; Type  ; Severity ; Details                         ;
+-------------------+-------+----------+---------------------------------+
; wr_min_addr       ; Input ; Info     ; Stuck at GND                    ;
; wr_len[8..0]      ; Input ; Info     ; Stuck at GND                    ;
; wr_len[9]         ; Input ; Info     ; Stuck at VCC                    ;
; rd_min_addr       ; Input ; Info     ; Stuck at GND                    ;
; rd_len[8..0]      ; Input ; Info     ; Stuck at GND                    ;
; rd_len[9]         ; Input ; Info     ; Stuck at VCC                    ;
; sdram_read_valid  ; Input ; Info     ; Stuck at VCC                    ;
; sdram_pingpang_en ; Input ; Info     ; Stuck at VCC                    ;
+-------------------+-------+----------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top"                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; h_pixel                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_pixel                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_addr_max[27..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_frame_vsync       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_frame_href        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri"                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; bit_ctrl        ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_rh_wl       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_addr[15..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_data_r      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_ack         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 92                          ;
; cycloneiii_ff         ; 3564                        ;
;     CLR               ; 431                         ;
;     CLR SCLR          ; 50                          ;
;     CLR SCLR SLD      ; 4                           ;
;     ENA               ; 715                         ;
;     ENA CLR           ; 1888                        ;
;     ENA CLR SCLR      ; 74                          ;
;     ENA CLR SLD       ; 20                          ;
;     ENA SCLR          ; 70                          ;
;     SCLR              ; 6                           ;
;     plain             ; 306                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 6878                        ;
;     arith             ; 2449                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 510                         ;
;         3 data inputs ; 1936                        ;
;     normal            ; 4429                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 558                         ;
;         3 data inputs ; 1292                        ;
;         4 data inputs ; 2437                        ;
; cycloneiii_mac_mult   ; 5                           ;
; cycloneiii_mac_out    ; 5                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 130                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Feb 17 23:45:53 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnn -c cnn
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top/top.vhd
    Info (12022): Found design unit 1: top-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 46
    Info (12023): Found entity 1: top File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file seg.vhd
    Info (12022): Found design unit 1: seg-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/seg.vhd Line: 14
    Info (12023): Found entity 1: seg File: C:/Users/Wang Kang Li/Desktop/model/cnn/seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/wrfifo.vhd
    Info (12022): Found design unit 1: wrfifo-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd Line: 57
    Info (12023): Found entity 1: wrfifo File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_top.vhd
    Info (12022): Found design unit 1: sdram_top-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd Line: 44
    Info (12023): Found entity 1: sdram_top File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd
    Info (12022): Found design unit 1: sdram_fifo_ctrl-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd Line: 42
    Info (12023): Found entity 1: sdram_fifo_ctrl File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_datas.vhd
    Info (12022): Found design unit 1: sdram_datas-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_datas.vhd Line: 18
    Info (12023): Found entity 1: sdram_datas File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_datas.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_ctrl.vhd
    Info (12022): Found design unit 1: sdram_ctrl-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 23
    Info (12023): Found entity 1: sdram_ctrl File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd Line: 34
    Info (12023): Found entity 1: sdram_controller File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/sdram_cmd.vhd
    Info (12022): Found design unit 1: sdram_cmd-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_cmd.vhd Line: 30
    Info (12023): Found entity 1: sdram_cmd File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_cmd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/rdfifo.vhd
    Info (12022): Found design unit 1: rdfifo-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd Line: 57
    Info (12023): Found entity 1: rdfifo File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/rd_id.vhd
    Info (12022): Found design unit 1: rd_id-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rd_id.vhd Line: 13
    Info (12023): Found entity 1: rd_id File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rd_id.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd
    Info (12022): Found design unit 1: ov7725_rgb565_lcd-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 46
    Info (12023): Found entity 1: ov7725_rgb565_lcd File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/lcd_rgb_top.vhd
    Info (12022): Found design unit 1: lcd_rgb_top-stru File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd Line: 28
    Info (12023): Found entity 1: lcd_rgb_top File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/lcd_driver.vhd
    Info (12022): Found design unit 1: lcd_driver-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_driver.vhd Line: 30
    Info (12023): Found entity 1: lcd_driver File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_driver.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/lcd_display.vhd
    Info (12022): Found design unit 1: lcd_display-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_display.vhd Line: 22
    Info (12023): Found entity 1: lcd_display File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_display.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd
    Info (12022): Found design unit 1: i2c_ov7725_rgb565_cfg-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd Line: 16
    Info (12023): Found entity 1: i2c_ov7725_rgb565_cfg File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_ov7725_rgb565_cfg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/i2c_dri.vhd
    Info (12022): Found design unit 1: i2c_dri-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd Line: 23
    Info (12023): Found entity 1: i2c_dri File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/cmos_tailor.vhd
    Info (12022): Found design unit 1: cmos_tailor-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_tailor.vhd Line: 28
    Info (12023): Found entity 1: cmos_tailor File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_tailor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/cmos_data_top.vhd
    Info (12022): Found design unit 1: cmos_data_top-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd Line: 28
    Info (12023): Found entity 1: cmos_data_top File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/cmos_capture_data.vhd
    Info (12022): Found design unit 1: cmos_capture_data-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_capture_data.vhd Line: 22
    Info (12023): Found entity 1: cmos_capture_data File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_capture_data.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cmos_lcd_pll_sdram/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/clk_div.vhd Line: 14
    Info (12023): Found entity 1: clk_div File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/clk_div.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/wr_control.vhd
    Info (12022): Found design unit 1: wr_control-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 23
    Info (12023): Found entity 1: wr_control File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/top_control.vhd
    Info (12022): Found design unit 1: top_control-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 23
    Info (12023): Found entity 1: top_control File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/to_gray.vhd
    Info (12022): Found design unit 1: to_gray-stru File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/to_gray.vhd Line: 26
    Info (12023): Found entity 1: to_gray File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/to_gray.vhd Line: 5
Info (12021): Found 6 design units, including 3 entities, in source file rtl_cnn/rom_weight.vhd
    Info (12022): Found design unit 1: rom_weight-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 21
    Info (12022): Found design unit 2: weight_addr_ctrl-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 94
    Info (12022): Found design unit 3: w_buffer-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 145
    Info (12023): Found entity 1: rom_weight File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 8
    Info (12023): Found entity 2: weight_addr_ctrl File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 83
    Info (12023): Found entity 3: w_buffer File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 132
Info (12021): Found 4 design units, including 2 entities, in source file rtl_cnn/ram_pixel.vhd
    Info (12022): Found design unit 1: ram_pixel-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 25
    Info (12022): Found design unit 2: data_enable-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 388
    Info (12023): Found entity 1: ram_pixel File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 10
    Info (12023): Found entity 2: data_enable File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 367
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/gray_in.vhd
    Info (12022): Found design unit 1: gray_in-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/gray_in.vhd Line: 22
    Info (12023): Found entity 1: gray_in File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/gray_in.vhd Line: 8
Info (12021): Found 6 design units, including 3 entities, in source file rtl_cnn/full_connect.vhd
    Info (12022): Found design unit 1: full_connect-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 17
    Info (12022): Found design unit 2: multi-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 364
    Info (12022): Found design unit 3: full_sipo-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 399
    Info (12023): Found entity 1: full_connect File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 6
    Info (12023): Found entity 2: multi File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 354
    Info (12023): Found entity 3: full_sipo File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 386
Info (12021): Found 16 design units, including 8 entities, in source file rtl_cnn/conv_maxpool.vhd
    Info (12022): Found design unit 1: conv_maxpool-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 38
    Info (12022): Found design unit 2: read_data_sipo-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 221
    Info (12022): Found design unit 3: Parallel_Conv-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 301
    Info (12022): Found design unit 4: pool2d-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 541
    Info (12022): Found design unit 5: maxpool_one-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 601
    Info (12022): Found design unit 6: ftoe-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 715
    Info (12022): Found design unit 7: sig_select-dataflow File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 843
    Info (12022): Found design unit 8: result_select-dataflow File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 874
    Info (12023): Found entity 1: conv_maxpool File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 10
    Info (12023): Found entity 2: read_data_sipo File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 205
    Info (12023): Found entity 3: Parallel_Conv File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 278
    Info (12023): Found entity 4: pool2d File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 520
    Info (12023): Found entity 5: maxpool_one File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 586
    Info (12023): Found entity 6: ftoe File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 702
    Info (12023): Found entity 7: sig_select File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 831
    Info (12023): Found entity 8: result_select File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 860
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/conv.vhd
    Info (12022): Found design unit 1: conv-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv.vhd Line: 17
    Info (12023): Found entity 1: conv File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/cnnst.vhd
    Info (12022): Found design unit 1: cnnst-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnnst.vhd Line: 20
    Info (12023): Found entity 1: cnnst File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnnst.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/cnn.vhd
    Info (12022): Found design unit 1: cnn-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd Line: 18
    Info (12023): Found entity 1: cnn File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rtl_cnn/addr_init.vhd
    Info (12022): Found design unit 1: addr_init-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/addr_init.vhd Line: 21
    Info (12023): Found entity 1: addr_init File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/addr_init.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram_input.vhd
    Info (12022): Found design unit 1: ram_input-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd Line: 56
    Info (12023): Found entity 1: ram_input File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_input_b.vhd
    Info (12022): Found design unit 1: ram_input_b-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_b.vhd Line: 56
    Info (12023): Found entity 1: ram_input_b File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_b.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_input_c.vhd
    Info (12022): Found design unit 1: ram_input_c-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd Line: 56
    Info (12023): Found entity 1: ram_input_c File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_input_d.vhd
    Info (12022): Found design unit 1: ram_input_d-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_d.vhd Line: 56
    Info (12023): Found entity 1: ram_input_d File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_d.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output1.vhd
    Info (12022): Found design unit 1: ram_output1-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1.vhd Line: 56
    Info (12023): Found entity 1: ram_output1 File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output1_b.vhd
    Info (12022): Found design unit 1: ram_output1_b-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_b.vhd Line: 56
    Info (12023): Found entity 1: ram_output1_b File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_b.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output1_c.vhd
    Info (12022): Found design unit 1: ram_output1_c-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_c.vhd Line: 56
    Info (12023): Found entity 1: ram_output1_c File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_c.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output1_d.vhd
    Info (12022): Found design unit 1: ram_output1_d-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_d.vhd Line: 56
    Info (12023): Found entity 1: ram_output1_d File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output1_d.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output2.vhd
    Info (12022): Found design unit 1: ram_output2-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2.vhd Line: 56
    Info (12023): Found entity 1: ram_output2 File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output2_b.vhd
    Info (12022): Found design unit 1: ram_output2_b-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_b.vhd Line: 56
    Info (12023): Found entity 1: ram_output2_b File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_b.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output2_c.vhd
    Info (12022): Found design unit 1: ram_output2_c-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_c.vhd Line: 56
    Info (12023): Found entity 1: ram_output2_c File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_c.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram_output2_d.vhd
    Info (12022): Found design unit 1: ram_output2_d-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_d.vhd Line: 56
    Info (12023): Found entity 1: ram_output2_d File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_output2_d.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file rom_read.vhd
    Info (12022): Found design unit 1: rom_read-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd Line: 53
    Info (12023): Found entity 1: rom_read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll_clk.vhd
    Info (12022): Found design unit 1: pll_clk-SYN File: C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd Line: 55
    Info (12023): Found entity 1: pll_clk File: C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd Line: 42
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(48): object "cnn_finish" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at top.vhd(51): object "i" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at top.vhd(51): object "j" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 51
Info (12128): Elaborating entity "ov7725_rgb565_lcd" for hierarchy "ov7725_rgb565_lcd:U0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 143
Warning (10541): VHDL Signal Declaration warning at ov7725_rgb565_lcd.vhd(39): used implicit default value for signal "rb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(203): object "cmos_frame_vsync" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 203
Warning (10036): Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(204): object "cmos_frame_href" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 204
Warning (10036): Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(211): object "h_pixel" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(212): object "v_pixel" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at ov7725_rgb565_lcd.vhd(216): object "rd_vsync" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 216
Info (12128): Elaborating entity "pll_clk" for hierarchy "ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 267
Info (12128): Elaborating entity "altpll" for hierarchy "ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd Line: 156
Info (12130): Elaborated megafunction instantiation "ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd Line: 156
Info (12133): Instantiated megafunction "ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter: File: C:/Users/Wang Kang Li/Desktop/model/cnn/pll_clk.vhd Line: 156
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/pll_clk_altpll.v Line: 30
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "ov7725_rgb565_lcd:U0|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "i2c_ov7725_rgb565_cfg" for hierarchy "ov7725_rgb565_lcd:U0|i2c_ov7725_rgb565_cfg:u_i2c_cfg" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 278
Info (12128): Elaborating entity "i2c_dri" for hierarchy "ov7725_rgb565_lcd:U0|i2c_dri:u_i2c_dri" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 289
Info (12128): Elaborating entity "cmos_data_top" for hierarchy "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 314
Info (12128): Elaborating entity "cmos_tailor" for hierarchy "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd Line: 84
Warning (10541): VHDL Signal Declaration warning at cmos_tailor.vhd(44): used implicit default value for signal "cam_border_pos_r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_tailor.vhd Line: 44
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_capture_data:u_cmos_capture_data" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/cmos_data_top.vhd Line: 105
Info (12128): Elaborating entity "sdram_top" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 336
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd Line: 147
Info (12128): Elaborating entity "wrfifo" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd Line: 266
Info (12128): Elaborating entity "dcfifo" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd Line: 96
Info (12133): Instantiated megafunction "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/wrfifo.vhd Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ilj1.tdf
    Info (12023): Found entity 1: dcfifo_ilj1 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_ilj1" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf
    Info (12023): Found entity 1: altsyncram_8271 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_8271.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8271" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_8271:fifo_ram" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_vd8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_vd8.tdf Line: 34
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:ws_dgrp" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/cmpr_c66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_ilj1.tdf Line: 90
Info (12128): Elaborating entity "rdfifo" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_fifo_ctrl.vhd Line: 284
Info (12128): Elaborating entity "dcfifo" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd Line: 96
Info (12133): Instantiated megafunction "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rdfifo.vhd Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5mj1.tdf
    Info (12023): Found entity 1: dcfifo_5mj1 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_5mj1" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_e98.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_e98:rs_dgwp" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_0e8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dcfifo_5mj1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4" File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/alt_synch_pipe_0e8.tdf Line: 34
Info (12128): Elaborating entity "sdram_controller" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_top.vhd Line: 185
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd Line: 121
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(335): signal "sig12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 335
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(339): signal "sig13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 339
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(343): signal "sig14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 343
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(351): signal "sig15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 351
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(353): signal "sig16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 353
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(355): signal "sig17" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 355
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(357): signal "sig18" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 357
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(359): signal "sig19" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 359
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(361): signal "sig20" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 361
Warning (10492): VHDL Process Statement warning at sdram_ctrl.vhd(363): signal "sig21" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_ctrl.vhd Line: 363
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd Line: 141
Info (12128): Elaborating entity "sdram_datas" for hierarchy "ov7725_rgb565_lcd:U0|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_datas:u_sdram_datas" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/sdram_controller.vhd Line: 166
Info (12128): Elaborating entity "lcd_rgb_top" for hierarchy "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/ov7725_rgb565_lcd.vhd Line: 375
Info (12128): Elaborating entity "clk_div" for hierarchy "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|clk_div:u_clk_div" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd Line: 156
Info (12128): Elaborating entity "rd_id" for hierarchy "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|rd_id:u_rd_id" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd Line: 166
Warning (10492): VHDL Process Statement warning at rd_id.vhd(20): signal "lcd_rgb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/rd_id.vhd Line: 20
Info (12128): Elaborating entity "lcd_driver" for hierarchy "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_driver:u_lcd_driver" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd Line: 176
Info (12128): Elaborating entity "lcd_display" for hierarchy "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display" File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/lcd_rgb_top.vhd Line: 201
Info (12128): Elaborating entity "to_gray" for hierarchy "to_gray:U1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 147
Info (12128): Elaborating entity "cnn" for hierarchy "cnn:U2" File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 149
Warning (12125): Using design file rd_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: rd_data-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 38
    Info (12023): Found entity 1: rd_data File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 8
Info (12128): Elaborating entity "rd_data" for hierarchy "cnn:U2|rd_data:U0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd Line: 95
Info (12128): Elaborating entity "rom_weight" for hierarchy "cnn:U2|rd_data:U0|rom_weight:U0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 156
Info (12128): Elaborating entity "weight_addr_ctrl" for hierarchy "cnn:U2|rd_data:U0|rom_weight:U0|weight_addr_ctrl:U0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 60
Info (12128): Elaborating entity "w_buffer" for hierarchy "cnn:U2|rd_data:U0|rom_weight:U0|w_buffer:U1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 62
Info (12128): Elaborating entity "rom_read" for hierarchy "cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/rom_weight.vhd Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd Line: 60
Info (12133): Instantiated megafunction "cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Wang Kang Li/Desktop/model/cnn/rom_read.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rom.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3bs3.tdf
    Info (12023): Found entity 1: altsyncram_3bs3 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_3bs3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3bs3" for hierarchy "cnn:U2|rd_data:U0|rom_weight:U0|rom_read:rom_read_inst|altsyncram:altsyncram_component|altsyncram_3bs3:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file rd_control.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: rd_control-structure File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 29
    Info (12022): Found design unit 2: conv_position-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 184
    Info (12022): Found design unit 3: conv_ctrl-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 316
    Info (12022): Found design unit 4: gobal_maxpool_ctrl-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 387
    Info (12022): Found design unit 5: maxpool_ctrl-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 457
    Info (12022): Found design unit 6: rd_addr_enable-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 572
    Info (12022): Found design unit 7: read_enable-behav File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 608
    Info (12023): Found entity 1: rd_control File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 10
    Info (12023): Found entity 2: conv_position File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 170
    Info (12023): Found entity 3: conv_ctrl File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 300
    Info (12023): Found entity 4: gobal_maxpool_ctrl File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 374
    Info (12023): Found entity 5: maxpool_ctrl File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 444
    Info (12023): Found entity 6: rd_addr_enable File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 561
    Info (12023): Found entity 7: read_enable File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 595
Info (12128): Elaborating entity "rd_control" for hierarchy "cnn:U2|rd_data:U0|rd_control:U1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 158
Info (12128): Elaborating entity "conv_position" for hierarchy "cnn:U2|rd_data:U0|rd_control:U1|conv_position:U0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at rd_control.vhd(190): object "stop_delay" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 190
Warning (10492): VHDL Process Statement warning at rd_control.vhd(196): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 196
Warning (10492): VHDL Process Statement warning at rd_control.vhd(226): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 226
Warning (10492): VHDL Process Statement warning at rd_control.vhd(244): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 244
Warning (10492): VHDL Process Statement warning at rd_control.vhd(264): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 264
Info (12128): Elaborating entity "conv_ctrl" for hierarchy "cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 124
Warning (10492): VHDL Process Statement warning at rd_control.vhd(326): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 326
Info (12128): Elaborating entity "read_enable" for hierarchy "cnn:U2|rd_data:U0|rd_control:U1|read_enable:U2" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 126
Info (12128): Elaborating entity "maxpool_ctrl" for hierarchy "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 128
Warning (10492): VHDL Process Statement warning at rd_control.vhd(469): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 469
Warning (10492): VHDL Process Statement warning at rd_control.vhd(488): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 488
Warning (10492): VHDL Process Statement warning at rd_control.vhd(504): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 504
Warning (10492): VHDL Process Statement warning at rd_control.vhd(539): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 539
Info (12128): Elaborating entity "gobal_maxpool_ctrl" for hierarchy "cnn:U2|rd_data:U0|rd_control:U1|gobal_maxpool_ctrl:U4" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 130
Warning (10492): VHDL Process Statement warning at rd_control.vhd(396): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 396
Warning (10492): VHDL Process Statement warning at rd_control.vhd(423): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 423
Info (12128): Elaborating entity "rd_addr_enable" for hierarchy "cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 132
Warning (10631): VHDL Process Statement warning at rd_control.vhd(574): inferring latch(es) for signal or variable "rd_addr", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[0]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[1]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[2]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[3]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[4]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[5]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[6]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[7]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[8]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (10041): Inferred latch for "rd_addr[9]" at rd_control.vhd(574) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
Info (12128): Elaborating entity "gray_in" for hierarchy "cnn:U2|rd_data:U0|gray_in:U2" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 161
Warning (10492): VHDL Process Statement warning at gray_in.vhd(27): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/gray_in.vhd Line: 27
Info (12128): Elaborating entity "conv_maxpool" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 163
Warning (10492): VHDL Process Statement warning at conv_maxpool.vhd(180): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 180
Info (12128): Elaborating entity "read_data_sipo" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|read_data_sipo:U0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 150
Info (12128): Elaborating entity "Parallel_Conv" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 155
Warning (10492): VHDL Process Statement warning at conv_maxpool.vhd(428): signal "layer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 428
Warning (10492): VHDL Process Statement warning at conv_maxpool.vhd(446): signal "layer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 446
Warning (10492): VHDL Process Statement warning at conv_maxpool.vhd(464): signal "layer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 464
Warning (10492): VHDL Process Statement warning at conv_maxpool.vhd(482): signal "layer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 482
Info (12128): Elaborating entity "conv" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 368
Info (12128): Elaborating entity "pool2d" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 161
Warning (10036): Verilog HDL or VHDL warning at conv_maxpool.vhd(557): object "finish2" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 557
Warning (10036): Verilog HDL or VHDL warning at conv_maxpool.vhd(558): object "finish3" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 558
Warning (10036): Verilog HDL or VHDL warning at conv_maxpool.vhd(559): object "finish4" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 559
Info (12128): Elaborating entity "maxpool_one" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 563
Warning (10036): Verilog HDL or VHDL warning at conv_maxpool.vhd(605): object "start" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 605
Info (12128): Elaborating entity "ftoe" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|ftoe:U3" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 165
Warning (10036): Verilog HDL or VHDL warning at conv_maxpool.vhd(737): object "tmp" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 737
Info (12128): Elaborating entity "sig_select" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|sig_select:U4" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 168
Info (12128): Elaborating entity "result_select" for hierarchy "cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 171
Info (12128): Elaborating entity "wr_control" for hierarchy "cnn:U2|rd_data:U0|wr_control:U4" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 166
Warning (10492): VHDL Process Statement warning at wr_control.vhd(51): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 51
Warning (10492): VHDL Process Statement warning at wr_control.vhd(64): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 64
Warning (10492): VHDL Process Statement warning at wr_control.vhd(125): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 125
Warning (10492): VHDL Process Statement warning at wr_control.vhd(140): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 140
Warning (10492): VHDL Process Statement warning at wr_control.vhd(160): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 160
Warning (10492): VHDL Process Statement warning at wr_control.vhd(173): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 173
Warning (10492): VHDL Process Statement warning at wr_control.vhd(212): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 212
Warning (10492): VHDL Process Statement warning at wr_control.vhd(232): signal "current_channel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 232
Warning (10492): VHDL Process Statement warning at wr_control.vhd(238): signal "current_channel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 238
Warning (10492): VHDL Process Statement warning at wr_control.vhd(244): signal "current_channel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/wr_control.vhd Line: 244
Info (12128): Elaborating entity "full_connect" for hierarchy "cnn:U2|rd_data:U0|full_connect:U5" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_data.vhd Line: 170
Warning (10492): VHDL Process Statement warning at full_connect.vhd(288): signal "oo1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 288
Warning (10492): VHDL Process Statement warning at full_connect.vhd(288): signal "oo2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 288
Warning (10492): VHDL Process Statement warning at full_connect.vhd(289): signal "o0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 289
Warning (10492): VHDL Process Statement warning at full_connect.vhd(289): signal "o1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 289
Warning (10492): VHDL Process Statement warning at full_connect.vhd(295): signal "o2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 295
Warning (10492): VHDL Process Statement warning at full_connect.vhd(295): signal "o3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 295
Warning (10492): VHDL Process Statement warning at full_connect.vhd(302): signal "oo3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 302
Warning (10492): VHDL Process Statement warning at full_connect.vhd(302): signal "oo4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 302
Warning (10492): VHDL Process Statement warning at full_connect.vhd(303): signal "o4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 303
Warning (10492): VHDL Process Statement warning at full_connect.vhd(303): signal "o5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 303
Warning (10492): VHDL Process Statement warning at full_connect.vhd(309): signal "o6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 309
Warning (10492): VHDL Process Statement warning at full_connect.vhd(309): signal "o7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 309
Warning (10492): VHDL Process Statement warning at full_connect.vhd(316): signal "o8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 316
Warning (10492): VHDL Process Statement warning at full_connect.vhd(316): signal "o9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 316
Warning (10631): VHDL Process Statement warning at full_connect.vhd(285): inferring latch(es) for signal or variable "cnt", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 285
Info (10041): Inferred latch for "cnt[0]" at full_connect.vhd(285) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 285
Info (10041): Inferred latch for "cnt[1]" at full_connect.vhd(285) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 285
Info (10041): Inferred latch for "cnt[2]" at full_connect.vhd(285) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 285
Info (10041): Inferred latch for "cnt[3]" at full_connect.vhd(285) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 285
Info (12128): Elaborating entity "full_sipo" for hierarchy "cnn:U2|rd_data:U0|full_connect:U5|full_sipo:c1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 162
Warning (10492): VHDL Process Statement warning at full_connect.vhd(426): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 426
Warning (10492): VHDL Process Statement warning at full_connect.vhd(426): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 426
Warning (10492): VHDL Process Statement warning at full_connect.vhd(426): signal "data3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 426
Warning (10492): VHDL Process Statement warning at full_connect.vhd(426): signal "data4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 426
Warning (10492): VHDL Process Statement warning at full_connect.vhd(427): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 427
Warning (10492): VHDL Process Statement warning at full_connect.vhd(427): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 427
Warning (10492): VHDL Process Statement warning at full_connect.vhd(427): signal "data3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 427
Warning (10492): VHDL Process Statement warning at full_connect.vhd(427): signal "data4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 427
Warning (10492): VHDL Process Statement warning at full_connect.vhd(428): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 428
Warning (10492): VHDL Process Statement warning at full_connect.vhd(428): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 428
Warning (10492): VHDL Process Statement warning at full_connect.vhd(428): signal "data3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 428
Warning (10492): VHDL Process Statement warning at full_connect.vhd(428): signal "data4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 428
Warning (10492): VHDL Process Statement warning at full_connect.vhd(429): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 429
Warning (10492): VHDL Process Statement warning at full_connect.vhd(429): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 429
Warning (10492): VHDL Process Statement warning at full_connect.vhd(429): signal "data3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 429
Warning (10492): VHDL Process Statement warning at full_connect.vhd(429): signal "data4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 429
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a1", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a2", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a3", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a4", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a5", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a6", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a7", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a8", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a9", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a10", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a11", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a12", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a13", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a14", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a15", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Warning (10631): VHDL Process Statement warning at full_connect.vhd(423): inferring latch(es) for signal or variable "a16", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a16[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a15[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a14[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a13[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a12[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a11[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a10[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a9[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a8[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a7[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a6[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a5[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a4[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a3[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a2[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[0]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[1]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[2]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[3]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[4]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[5]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[6]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (10041): Inferred latch for "a1[7]" at full_connect.vhd(423) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 423
Info (12128): Elaborating entity "multi" for hierarchy "cnn:U2|rd_data:U0|full_connect:U5|multi:u0" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 167
Info (12128): Elaborating entity "top_control" for hierarchy "cnn:U2|top_control:U1" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at top_control.vhd(28): object "weight_en" assigned a value but never read File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 28
Warning (10492): VHDL Process Statement warning at top_control.vhd(38): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 38
Warning (10492): VHDL Process Statement warning at top_control.vhd(50): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (10492): VHDL Process Statement warning at top_control.vhd(63): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 63
Warning (10492): VHDL Process Statement warning at top_control.vhd(75): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 75
Warning (10492): VHDL Process Statement warning at top_control.vhd(89): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 89
Warning (10492): VHDL Process Statement warning at top_control.vhd(101): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 101
Warning (10492): VHDL Process Statement warning at top_control.vhd(117): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 117
Warning (10492): VHDL Process Statement warning at top_control.vhd(167): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 167
Warning (10631): VHDL Process Statement warning at top_control.vhd(164): inferring latch(es) for signal or variable "w_addr_init", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 164
Warning (10492): VHDL Process Statement warning at top_control.vhd(196): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 196
Warning (10492): VHDL Process Statement warning at top_control.vhd(238): signal "rst_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 238
Warning (10631): VHDL Process Statement warning at top_control.vhd(250): inferring latch(es) for signal or variable "pix_start_addr", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[0]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[1]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[2]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[3]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[4]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[5]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[6]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[7]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[8]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "pix_start_addr[9]" at top_control.vhd(250) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Info (10041): Inferred latch for "w_addr_init[0]" at top_control.vhd(164) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 164
Info (10041): Inferred latch for "w_addr_init[1]" at top_control.vhd(164) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 164
Info (12128): Elaborating entity "ram_pixel" for hierarchy "cnn:U2|ram_pixel:U2" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/cnn.vhd Line: 101
Info (12128): Elaborating entity "data_enable" for hierarchy "cnn:U2|ram_pixel:U2|data_enable:U" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 215
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(394): signal "group2_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 394
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(394): signal "group2_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 394
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(394): signal "group2_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 394
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(394): signal "group2_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 394
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(395): signal "group3_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 395
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(395): signal "group3_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 395
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(395): signal "group3_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 395
Warning (10492): VHDL Process Statement warning at ram_pixel.vhd(395): signal "group3_d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 395
Warning (10631): VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable "q_out_a", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Warning (10631): VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable "q_out_b", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Warning (10631): VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable "q_out_c", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Warning (10631): VHDL Process Statement warning at ram_pixel.vhd(390): inferring latch(es) for signal or variable "q_out_d", which holds its previous value in one or more paths through the process File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[0]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[1]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[2]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[3]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[4]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[5]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[6]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_d[7]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[0]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[1]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[2]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[3]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[4]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[5]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[6]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_c[7]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[0]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[1]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[2]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[3]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[4]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[5]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[6]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_b[7]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[0]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[1]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[2]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[3]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[4]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[5]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[6]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (10041): Inferred latch for "q_out_a[7]" at ram_pixel.vhd(390) File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
Info (12128): Elaborating entity "ram_input" for hierarchy "cnn:U2|ram_pixel:U2|ram_input:ram_input_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 220
Info (12128): Elaborating entity "altsyncram" for hierarchy "cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd Line: 63
Info (12133): Instantiated megafunction "cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram_test.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "785"
    Info (12134): Parameter "numwords_b" = "785"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_njr3.tdf
    Info (12023): Found entity 1: altsyncram_njr3 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_njr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_njr3" for hierarchy "cnn:U2|ram_pixel:U2|ram_input:ram_input_inst|altsyncram:altsyncram_component|altsyncram_njr3:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram_input_b" for hierarchy "cnn:U2|ram_pixel:U2|ram_input_b:ram_input_b_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 231
Info (12128): Elaborating entity "ram_input_c" for hierarchy "cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 242
Info (12128): Elaborating entity "altsyncram" for hierarchy "cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component" File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd Line: 63
Info (12133): Instantiated megafunction "cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Wang Kang Li/Desktop/model/cnn/ram_input_c.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "785"
    Info (12134): Parameter "numwords_b" = "785"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hap3.tdf
    Info (12023): Found entity 1: altsyncram_hap3 File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/altsyncram_hap3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hap3" for hierarchy "cnn:U2|ram_pixel:U2|ram_input_c:ram_input_c_inst|altsyncram:altsyncram_component|altsyncram_hap3:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram_input_d" for hierarchy "cnn:U2|ram_pixel:U2|ram_input_d:ram_input_d_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 253
Info (12128): Elaborating entity "ram_output1" for hierarchy "cnn:U2|ram_pixel:U2|ram_output1:ram_output1_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 265
Info (12128): Elaborating entity "ram_output1_b" for hierarchy "cnn:U2|ram_pixel:U2|ram_output1_b:ram_output1_b_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 276
Info (12128): Elaborating entity "ram_output1_c" for hierarchy "cnn:U2|ram_pixel:U2|ram_output1_c:ram_output1_c_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 287
Info (12128): Elaborating entity "ram_output1_d" for hierarchy "cnn:U2|ram_pixel:U2|ram_output1_d:ram_output1_d_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 298
Info (12128): Elaborating entity "ram_output2" for hierarchy "cnn:U2|ram_pixel:U2|ram_output2:ram_output2_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 310
Info (12128): Elaborating entity "ram_output2_b" for hierarchy "cnn:U2|ram_pixel:U2|ram_output2_b:ram_output2_b_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 321
Info (12128): Elaborating entity "ram_output2_c" for hierarchy "cnn:U2|ram_pixel:U2|ram_output2_c:ram_output2_c_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 332
Info (12128): Elaborating entity "ram_output2_d" for hierarchy "cnn:U2|ram_pixel:U2|ram_output2_d:ram_output2_d_inst" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 343
Info (12128): Elaborating entity "seg" for hierarchy "seg:U3" File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 151
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cnn:U2|rd_data:U0|conv_maxpool:U3|result_select:U5|Mux1 File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 887
    Warning (19017): Found clock multiplexer cnn:U2|rd_data:U0|conv_maxpool:U3|sig_select:U4|finish_select File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 839
Info (278001): Inferred 56 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult14" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult12" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult4" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult13" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u2|Mult10" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u6|Mult15" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult3" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult5" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u3|Mult11" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult6" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult8" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult8" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult7" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult9" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|Mult1" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|full_connect:U5|multi:u8|Mult2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult8" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult8" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult6" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult7" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult6" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult7" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult4" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult5" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult4" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult5" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult6" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult7" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult6" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult7" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult3" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|Mult1" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|Mult2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult3" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|Mult1" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult4" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult5" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult4" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult5" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|Mult1" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult3" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|Mult1" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult3" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|Mult1" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12130): Elaborated megafunction instantiation "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "ov7725_rgb565_lcd:U0|cmos_data_top:u_cmos_data_top|cmos_tailor:u_cmos_tailor|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sct.tdf
    Info (12023): Found entity 1: mult_sct File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/mult_sct.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14" with the following parameter: File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14|multcore:mult_core", which is child of megafunction instantiation "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14|multcore:mult_core|lpm_add_sub:adder", which is child of megafunction instantiation "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 439
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf
    Info (12023): Found entity 1: add_sub_88h File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_88h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14|altshift:external_latency_ffs", which is child of megafunction instantiation "cnn:U2|rd_data:U0|full_connect:U5|multi:u9|lpm_mult:Mult14" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" with the following parameter: File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 298
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 310
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 407
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5of.tdf
    Info (12023): Found entity 1: add_sub_5of File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_5of.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u5h.tdf
    Info (12023): Found entity 1: add_sub_u5h File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/add_sub_u5h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00031", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 958
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00033", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 970
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00035", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 1014
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mul_lfrg:$00037", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 1025
Info (12131): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|altshift:external_latency_ffs", which is child of megafunction instantiation "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult2" with the following parameter: File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v2t.tdf
    Info (12023): Found entity 1: mult_v2t File: C:/Users/Wang Kang Li/Desktop/model/cnn/db/mult_v2t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "cnn:U2|rd_data:U0|rd_control:U1|conv_ctrl:U1|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult1" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult1" with the following parameter: File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "cnn:U2|rd_data:U0|rd_control:U1|maxpool_ctrl:U3|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "cnn:U2|top_control:U1|pix_start_addr[6]" merged with LATCH primitive "cnn:U2|top_control:U1|pix_start_addr[2]" File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
Warning (13012): Latch cnn:U2|rd_data:U0|full_connect:U5|cnt[1] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 285
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|rd_data:U0|full_connect:U5|process_7~synth
Warning (13012): Latch cnn:U2|rd_data:U0|full_connect:U5|cnt[0] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/full_connect.vhd Line: 285
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|rd_data:U0|full_connect:U5|process_7~synth
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[7] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[6] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[5] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[4] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[3] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[2] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[1] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_d[0] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[0] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[7] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[6] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[5] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[4] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[3] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[2] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_c[1] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[0] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[7] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[6] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[5] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[4] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[3] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[2] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_a[1] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[0] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[7] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[6] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[5] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[4] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[3] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[2] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|ram_pixel:U2|data_enable:U|q_out_b[1] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/ram_pixel.vhd Line: 390
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[0] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[1] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[2] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[3] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[4] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[5] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[6] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[7] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[8] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|rd_data:U0|rd_control:U1|rd_addr_enable:U5|rd_addr[9] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rd_control.vhd Line: 574
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|top_control:U1|pix_start_addr[2] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|top_control:U1|pix_start_addr[3] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|top_control:U1|pix_start_addr[7] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|top_control:U1|pix_start_addr[8] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[3] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Warning (13012): Latch cnn:U2|top_control:U1|pix_start_addr[9] has unsafe behavior File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 250
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cnn:U2|top_control:U1|layer[2] File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 50
Info (13000): Registers with preset signals will power-up high File: C:/Users/Wang Kang Li/Desktop/model/cnn/cmos_lcd_pll_sdram/i2c_dri.vhd Line: 17
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 14
    Warning (13410): Pin "cam_sgm_ctrl" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 15
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 26
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 26
    Warning (13410): Pin "lcd_hs" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 30
    Warning (13410): Pin "lcd_vs" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 31
    Warning (13410): Pin "lcd_bl" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 34
    Warning (13410): Pin "lcd_rst" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 35
    Warning (13410): Pin "seg_w[0]" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 39
    Warning (13410): Pin "seg_w[1]" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 39
    Warning (13410): Pin "seg_w[2]" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 39
    Warning (13410): Pin "seg_w[3]" is stuck at GND File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 39
    Warning (13410): Pin "seg_w[4]" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 39
    Warning (13410): Pin "seg_w[5]" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 39
    Warning (13410): Pin "seg_d[7]" is stuck at VCC File: C:/Users/Wang Kang Li/Desktop/model/cnn/top/top.vhd Line: 40
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[31] will power up to Low File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 633
    Critical Warning (18010): Register cnn:U2|rd_data:U0|conv_maxpool:U3|pool2d:U2|maxpool_one:u0|cnt[0] will power up to Low File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/conv_maxpool.vhd Line: 633
    Critical Warning (18010): Register cnn:U2|top_control:U1|delay2 will power up to High File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 238
    Critical Warning (18010): Register cnn:U2|top_control:U1|delay1 will power up to High File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 25
    Critical Warning (18010): Register cnn:U2|top_control:U1|delay will power up to High File: C:/Users/Wang Kang Li/Desktop/model/cnn/rtl_cnn/top_control.vhd Line: 25
Info (17049): 279 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|Add4~0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1111
    Info (17048): Logic cell "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|Add2~0" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1111
    Info (17048): Logic cell "ov7725_rgb565_lcd:U0|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display|Add2~2" File: c:/intelfpga/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 1111
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
    Info (17048): Logic cell "cnn:U2|rd_data:U0|conv_maxpool:U3|Parallel_Conv:U1|conv:c4|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|add_sub_5of:auto_generated|op_1~8"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9677 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 9448 logic cells
    Info (21064): Implemented 130 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 254 warnings
    Info: Peak virtual memory: 4935 megabytes
    Info: Processing ended: Fri Feb 17 23:47:00 2023
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:18


