{"Chia-Chen Chou": [0, ["CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.63", "micro", 2014]], "Aamer Jaleel": [0, ["CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.63", "micro", 2014]], "Moinuddin K. Qureshi": [0, ["CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache", ["Chia-Chen Chou", "Aamer Jaleel", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.63", "micro", 2014], ["Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures", ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.57", "micro", 2014]], "Jaewoong Sim": [0.9996712952852249, ["Transparent Hardware Management of Stacked DRAM as Part of Memory", ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "https://doi.org/10.1109/MICRO.2014.56", "micro", 2014]], "Alaa R. Alameldeen": [0, ["Transparent Hardware Management of Stacked DRAM as Part of Memory", ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "https://doi.org/10.1109/MICRO.2014.56", "micro", 2014]], "Zeshan Chishti": [0, ["Transparent Hardware Management of Stacked DRAM as Part of Memory", ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "https://doi.org/10.1109/MICRO.2014.56", "micro", 2014]], "Chris Wilkerson": [0, ["Transparent Hardware Management of Stacked DRAM as Part of Memory", ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "https://doi.org/10.1109/MICRO.2014.56", "micro", 2014]], "Hyesoon Kim": [0.997093603014946, ["Transparent Hardware Management of Stacked DRAM as Part of Memory", ["Jaewoong Sim", "Alaa R. Alameldeen", "Zeshan Chishti", "Chris Wilkerson", "Hyesoon Kim"], "https://doi.org/10.1109/MICRO.2014.56", "micro", 2014], ["GPUMech: GPU Performance Modeling Technique Based on Interval Analysis", ["Jen-Cheng Huang", "Joo Hwan Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2014.59", "micro", 2014]], "Djordje Jevdjic": [0, ["Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache", ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2014.51", "micro", 2014]], "Gabriel H. Loh": [0, ["Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache", ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2014.51", "micro", 2014], ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014], ["NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", ["Natalie D. Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2014.61", "micro", 2014]], "Cansu Kaynak": [0, ["Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache", ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2014.51", "micro", 2014]], "Babak Falsafi": [0, ["Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache", ["Djordje Jevdjic", "Gabriel H. Loh", "Cansu Kaynak", "Babak Falsafi"], "https://doi.org/10.1109/MICRO.2014.51", "micro", 2014], ["BuMP: Bulk Memory Access Prediction and Streaming", ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2014.44", "micro", 2014]], "Nagendra Dwarakanath Gulur": [0, ["Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", ["Nagendra Dwarakanath Gulur", "Mahesh Mehendale", "R. Manikantan", "R. Govindarajan"], "https://doi.org/10.1109/MICRO.2014.36", "micro", 2014]], "Mahesh Mehendale": [0, ["Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", ["Nagendra Dwarakanath Gulur", "Mahesh Mehendale", "R. Manikantan", "R. Govindarajan"], "https://doi.org/10.1109/MICRO.2014.36", "micro", 2014]], "R. Manikantan": [0, ["Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", ["Nagendra Dwarakanath Gulur", "Mahesh Mehendale", "R. Manikantan", "R. Govindarajan"], "https://doi.org/10.1109/MICRO.2014.36", "micro", 2014]], "R. Govindarajan": [0, ["Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth", ["Nagendra Dwarakanath Gulur", "Mahesh Mehendale", "R. Manikantan", "R. Govindarajan"], "https://doi.org/10.1109/MICRO.2014.36", "micro", 2014]], "Prashant J. Nair": [0, ["Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures", ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.57", "micro", 2014]], "David A. Roberts": [0, ["Citadel: Efficiently Protecting Stacked Memory from Large Granularity Failures", ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2014.57", "micro", 2014]], "HyoukJoong Lee": [0.9835956990718842, ["Locality-Aware Mapping of Nested Parallel Patterns on GPUs", ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "https://doi.org/10.1109/MICRO.2014.23", "micro", 2014]], "Kevin J. Brown": [0, ["Locality-Aware Mapping of Nested Parallel Patterns on GPUs", ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "https://doi.org/10.1109/MICRO.2014.23", "micro", 2014]], "Arvind K. Sujeeth": [0, ["Locality-Aware Mapping of Nested Parallel Patterns on GPUs", ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "https://doi.org/10.1109/MICRO.2014.23", "micro", 2014]], "Tiark Rompf": [0, ["Locality-Aware Mapping of Nested Parallel Patterns on GPUs", ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "https://doi.org/10.1109/MICRO.2014.23", "micro", 2014]], "Kunle Olukotun": [0, ["Locality-Aware Mapping of Nested Parallel Patterns on GPUs", ["HyoukJoong Lee", "Kevin J. Brown", "Arvind K. Sujeeth", "Tiark Rompf", "Kunle Olukotun"], "https://doi.org/10.1109/MICRO.2014.23", "micro", 2014]], "Ji Yun Kim": [0.6092840880155563, ["Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists", ["Ji Yun Kim", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.24", "micro", 2014]], "Christopher Batten": [0, ["Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists", ["Ji Yun Kim", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.24", "micro", 2014], ["PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research", ["Derek Lockhart", "Gary Zibrat", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.50", "micro", 2014], ["Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks", ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.52", "micro", 2014], ["Architectural Specialization for Inter-Iteration Loop Dependence Patterns", ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.31", "micro", 2014]], "Guoyang Chen": [0, ["PORPLE: An Extensible Optimizer for Portable Data Placement on GPU", ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "https://doi.org/10.1109/MICRO.2014.20", "micro", 2014]], "Bo Wu": [0.0001360086680506356, ["PORPLE: An Extensible Optimizer for Portable Data Placement on GPU", ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "https://doi.org/10.1109/MICRO.2014.20", "micro", 2014]], "Dong Li": [0, ["PORPLE: An Extensible Optimizer for Portable Data Placement on GPU", ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "https://doi.org/10.1109/MICRO.2014.20", "micro", 2014]], "Xipeng Shen": [0, ["PORPLE: An Extensible Optimizer for Portable Data Placement on GPU", ["Guoyang Chen", "Bo Wu", "Dong Li", "Xipeng Shen"], "https://doi.org/10.1109/MICRO.2014.20", "micro", 2014]], "Yunsup Lee": [0.9917759001255035, ["Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2014.48", "micro", 2014]], "Vinod Grover": [0, ["Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2014.48", "micro", 2014]], "Ronny Krashinsky": [0, ["Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2014.48", "micro", 2014]], "Mark Stephenson": [0, ["Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2014.48", "micro", 2014]], "Stephen W. Keckler": [0, ["Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2014.48", "micro", 2014], ["Arbitrary Modulus Indexing", ["Jeffrey R. Diamond", "Donald S. Fussell", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2014.13", "micro", 2014]], "Krste Asanovic": [0, ["Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures", ["Yunsup Lee", "Vinod Grover", "Ronny Krashinsky", "Mark Stephenson", "Stephen W. Keckler", "Krste Asanovic"], "https://doi.org/10.1109/MICRO.2014.48", "micro", 2014]], "Onur Kayiran": [0, ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014]], "Nachiappan Chidambaram Nachiappan": [0, ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014], ["Short-Circuiting Memory Traffic in Handheld Platforms", ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.60", "micro", 2014]], "Adwait Jog": [0, ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014]], "Rachata Ausavarungnirun": [0, ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014]], "Mahmut T. Kandemir": [0, ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014], ["Short-Circuiting Memory Traffic in Handheld Platforms", ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.60", "micro", 2014], ["Compiler Support for Optimizing Memory Bank-Level Parallelism", ["Wei Ding", "Diana Guttman", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2014.34", "micro", 2014]], "Onur Mutlu": [0, ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014], ["FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems", ["Jishen Zhao", "Onur Mutlu", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2014.47", "micro", 2014]], "Chita R. Das": [0, ["Managing GPU Concurrency in Heterogeneous Architectures", ["Onur Kayiran", "Nachiappan Chidambaram Nachiappan", "Adwait Jog", "Rachata Ausavarungnirun", "Mahmut T. Kandemir", "Gabriel H. Loh", "Onur Mutlu", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.62", "micro", 2014], ["Short-Circuiting Memory Traffic in Handheld Platforms", ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.60", "micro", 2014]], "Joshua San Miguel": [0, ["Load Value Approximation", ["Joshua San Miguel", "Mario Badr", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2014.22", "micro", 2014], ["Wormhole: Wisely Predicting Multidimensional Branches", ["Jorge Albericio", "Joshua San Miguel", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2014.40", "micro", 2014]], "Mario Badr": [0, ["Load Value Approximation", ["Joshua San Miguel", "Mario Badr", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2014.22", "micro", 2014]], "Natalie D. Enright Jerger": [0, ["Load Value Approximation", ["Joshua San Miguel", "Mario Badr", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2014.22", "micro", 2014], ["NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", ["Natalie D. Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2014.61", "micro", 2014], ["Dodec: Random-Link, Low-Radix On-Chip Networks", ["Haofan Yang", "Jyoti Tripathi", "Natalie D. Enright Jerger", "Dan Gibson"], "https://doi.org/10.1109/MICRO.2014.19", "micro", 2014], ["Wormhole: Wisely Predicting Multidimensional Branches", ["Jorge Albericio", "Joshua San Miguel", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2014.40", "micro", 2014]], "Jeffrey R. Diamond": [0, ["Arbitrary Modulus Indexing", ["Jeffrey R. Diamond", "Donald S. Fussell", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2014.13", "micro", 2014]], "Donald S. Fussell": [0, ["Arbitrary Modulus Indexing", ["Jeffrey R. Diamond", "Donald S. Fussell", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2014.13", "micro", 2014]], "Jishen Zhao": [0, ["FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems", ["Jishen Zhao", "Onur Mutlu", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2014.47", "micro", 2014]], "Yuan Xie": [0, ["FIRM: Fair and High-Performance Memory Control for Persistent Memory Systems", ["Jishen Zhao", "Onur Mutlu", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2014.47", "micro", 2014]], "Praveen Yedlapalli": [0, ["Short-Circuiting Memory Traffic in Handheld Platforms", ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.60", "micro", 2014]], "Niranjan Soundararajan": [0, ["Short-Circuiting Memory Traffic in Handheld Platforms", ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.60", "micro", 2014]], "Anand Sivasubramaniam": [0, ["Short-Circuiting Memory Traffic in Handheld Platforms", ["Praveen Yedlapalli", "Nachiappan Chidambaram Nachiappan", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2014.60", "micro", 2014]], "Jayneel Gandhi": [0, ["Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks", ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/MICRO.2014.37", "micro", 2014]], "Arkaprava Basu": [0, ["Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks", ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/MICRO.2014.37", "micro", 2014]], "Mark D. Hill": [0, ["Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks", ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/MICRO.2014.37", "micro", 2014]], "Michael M. Swift": [0, ["Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks", ["Jayneel Gandhi", "Arkaprava Basu", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/MICRO.2014.37", "micro", 2014]], "Dmitry Evtyushkin": [0, ["Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/MICRO.2014.25", "micro", 2014]], "Jesse Elwell": [0, ["Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/MICRO.2014.25", "micro", 2014]], "Meltem Ozsoy": [0, ["Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/MICRO.2014.25", "micro", 2014]], "Dmitry V. Ponomarev": [0, ["Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/MICRO.2014.25", "micro", 2014]], "Nael B. Abu-Ghazaleh": [0, ["Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/MICRO.2014.25", "micro", 2014]], "Ryan Riley": [0, ["Iso-X: A Flexible Architecture for Hardware-Managed Isolated Execution", ["Dmitry Evtyushkin", "Jesse Elwell", "Meltem Ozsoy", "Dmitry V. Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "https://doi.org/10.1109/MICRO.2014.25", "micro", 2014]], "Fangfei Liu": [0, ["Random Fill Cache Architecture", ["Fangfei Liu", "Ruby B. Lee"], "https://doi.org/10.1109/MICRO.2014.28", "micro", 2014]], "Ruby B. Lee": [5.768341138079336e-09, ["Random Fill Cache Architecture", ["Fangfei Liu", "Ruby B. Lee"], "https://doi.org/10.1109/MICRO.2014.28", "micro", 2014]], "Jie Chen": [0, ["CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware", ["Jie Chen", "Guru Venkataramani"], "https://doi.org/10.1109/MICRO.2014.42", "micro", 2014]], "Guru Venkataramani": [0, ["CC-Hunter: Uncovering Covert Timing Channels on Shared Processor Hardware", ["Jie Chen", "Guru Venkataramani"], "https://doi.org/10.1109/MICRO.2014.42", "micro", 2014]], "Erdem Aktas": [0, ["Continuous, Low Overhead, Run-Time Validation of Program Executions", ["Erdem Aktas", "Furat Afram", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2014.18", "micro", 2014]], "Furat Afram": [0, ["Continuous, Low Overhead, Run-Time Validation of Program Executions", ["Erdem Aktas", "Furat Afram", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2014.18", "micro", 2014]], "Kanad Ghose": [0, ["Continuous, Low Overhead, Run-Time Validation of Program Executions", ["Erdem Aktas", "Furat Afram", "Kanad Ghose"], "https://doi.org/10.1109/MICRO.2014.18", "micro", 2014]], "Robert Locke Callan": [0, ["A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2014.39", "micro", 2014]], "Alenka G. Zajic": [0, ["A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2014.39", "micro", 2014]], "Milos Prvulovic": [0, ["A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events", ["Robert Locke Callan", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2014.39", "micro", 2014]], "Jaewon Lee": [0.8390696942806244, ["RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks", ["Jaewon Lee", "Hanhwi Jang", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2014.26", "micro", 2014]], "Hanhwi Jang": [0.9954794496297836, ["RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks", ["Jaewon Lee", "Hanhwi Jang", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2014.26", "micro", 2014]], "Jangwoo Kim": [1, ["RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-Event Stacks", ["Jaewon Lee", "Hanhwi Jang", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2014.26", "micro", 2014]], "Jen-Cheng Huang": [0, ["GPUMech: GPU Performance Modeling Technique Based on Interval Analysis", ["Jen-Cheng Huang", "Joo Hwan Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2014.59", "micro", 2014]], "Joo Hwan Lee": [0.9988297075033188, ["GPUMech: GPU Performance Modeling Technique Based on Interval Analysis", ["Jen-Cheng Huang", "Joo Hwan Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2014.59", "micro", 2014]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["GPUMech: GPU Performance Modeling Technique Based on Interval Analysis", ["Jen-Cheng Huang", "Joo Hwan Lee", "Hyesoon Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2014.59", "micro", 2014]], "Derek Lockhart": [0, ["PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research", ["Derek Lockhart", "Gary Zibrat", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.50", "micro", 2014]], "Gary Zibrat": [0, ["PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research", ["Derek Lockhart", "Gary Zibrat", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.50", "micro", 2014]], "Mark Wilkening": [0, ["Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults", ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2014.15", "micro", 2014]], "Vilas Sridharan": [0, ["Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults", ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2014.15", "micro", 2014]], "Si Li": [0, ["Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults", ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2014.15", "micro", 2014]], "Fritz Previlon": [0, ["Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults", ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2014.15", "micro", 2014]], "Sudhanva Gurumurthi": [0, ["Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults", ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2014.15", "micro", 2014]], "David R. Kaeli": [0, ["Calculating Architectural Vulnerability Factors for Spatial Multi-Bit Transient Faults", ["Mark Wilkening", "Vilas Sridharan", "Si Li", "Fritz Previlon", "Sudhanva Gurumurthi", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.2014.15", "micro", 2014]], "Anys Bacha": [0, ["Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2014.54", "micro", 2014]], "Radu Teodorescu": [0, ["Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1109/MICRO.2014.54", "micro", 2014]], "Daya Shanker Khudia": [0, ["Harnessing Soft Computations for Low-Budget Fault Tolerance", ["Daya Shanker Khudia", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2014.33", "micro", 2014]], "Scott A. Mahlke": [0, ["Harnessing Soft Computations for Low-Budget Fault Tolerance", ["Daya Shanker Khudia", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2014.33", "micro", 2014], ["Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution", ["Ankit Sethia", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2014.16", "micro", 2014]], "Somayeh Sardashti": [0, ["Skewed Compressed Caches", ["Somayeh Sardashti", "Andre Seznec", "David A. Wood"], "https://doi.org/10.1109/MICRO.2014.41", "micro", 2014]], "Andre Seznec": [0, ["Skewed Compressed Caches", ["Somayeh Sardashti", "Andre Seznec", "David A. Wood"], "https://doi.org/10.1109/MICRO.2014.41", "micro", 2014]], "David A. Wood": [0, ["Skewed Compressed Caches", ["Somayeh Sardashti", "Andre Seznec", "David A. Wood"], "https://doi.org/10.1109/MICRO.2014.41", "micro", 2014]], "Xuhao Chen": [0, ["Adaptive Cache Management for Energy-Efficient GPU Computing", ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2014.11", "micro", 2014]], "Li-Wen Chang": [1.0536662784943474e-05, ["Adaptive Cache Management for Energy-Efficient GPU Computing", ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2014.11", "micro", 2014]], "Christopher I. Rodrigues": [0, ["Adaptive Cache Management for Energy-Efficient GPU Computing", ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2014.11", "micro", 2014]], "Jie Lv": [0, ["Adaptive Cache Management for Energy-Efficient GPU Computing", ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2014.11", "micro", 2014]], "Zhiying Wang": [1.967516774503686e-10, ["Adaptive Cache Management for Energy-Efficient GPU Computing", ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2014.11", "micro", 2014], ["PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "https://doi.org/10.1109/MICRO.2014.17", "micro", 2014]], "Wen-mei W. Hwu": [0, ["Adaptive Cache Management for Energy-Efficient GPU Computing", ["Xuhao Chen", "Li-Wen Chang", "Christopher I. Rodrigues", "Jie Lv", "Zhiying Wang", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.2014.11", "micro", 2014]], "Ruisheng Wang": [3.729499375992873e-08, ["Futility Scaling: High-Associativity Cache Partitioning", ["Ruisheng Wang", "Lizhong Chen"], "https://doi.org/10.1109/MICRO.2014.46", "micro", 2014]], "Lizhong Chen": [0, ["Futility Scaling: High-Associativity Cache Partitioning", ["Ruisheng Wang", "Lizhong Chen"], "https://doi.org/10.1109/MICRO.2014.46", "micro", 2014]], "Ramon Bertran": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Alper Buyuktosunoglu": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Pradip Bose": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Timothy J. Slegel": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Gerard Salem": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Sean M. Carey": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Richard F. Rizzolo": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Thomas Strach": [0, ["Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities", ["Ramon Bertran", "Alper Buyuktosunoglu", "Pradip Bose", "Timothy J. Slegel", "Gerard Salem", "Sean M. Carey", "Richard F. Rizzolo", "Thomas Strach"], "https://doi.org/10.1109/MICRO.2014.12", "micro", 2014]], "Waclaw Godycki": [0, ["Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks", ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.52", "micro", 2014]], "Christopher Torng": [0, ["Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks", ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.52", "micro", 2014]], "Ivan Bukreyev": [0, ["Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks", ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.52", "micro", 2014]], "Alyssa B. Apsel": [0, ["Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks", ["Waclaw Godycki", "Christopher Torng", "Ivan Bukreyev", "Alyssa B. Apsel", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.52", "micro", 2014]], "Jeongseob Ahn": [0.9999986588954926, ["Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems", ["Jeongseob Ahn", "Chang Hyun Park", "Jaehyuk Huh"], "https://doi.org/10.1109/MICRO.2014.49", "micro", 2014]], "Chang Hyun Park": [0.9979241043329239, ["Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems", ["Jeongseob Ahn", "Chang Hyun Park", "Jaehyuk Huh"], "https://doi.org/10.1109/MICRO.2014.49", "micro", 2014]], "Jaehyuk Huh": [1, ["Micro-Sliced Virtual Processors to Hide the Effect of Discontinuous CPU Availability for Consolidated Systems", ["Jeongseob Ahn", "Chang Hyun Park", "Jaehyuk Huh"], "https://doi.org/10.1109/MICRO.2014.49", "micro", 2014]], "Yunqi Zhang": [0, ["SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers", ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/MICRO.2014.53", "micro", 2014], ["Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers", ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2014.21", "micro", 2014]], "Michael A. Laurenzano": [0, ["SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers", ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/MICRO.2014.53", "micro", 2014], ["Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers", ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2014.21", "micro", 2014]], "Jason Mars": [0, ["SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers", ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/MICRO.2014.53", "micro", 2014], ["Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers", ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2014.21", "micro", 2014]], "Lingjia Tang": [0, ["SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers", ["Yunqi Zhang", "Michael A. Laurenzano", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/MICRO.2014.53", "micro", 2014], ["Protean Code: Achieving Near-Free Online Code Transformations for Warehouse Scale Computers", ["Michael A. Laurenzano", "Yunqi Zhang", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/MICRO.2014.21", "micro", 2014]], "Ryota Shioya": [0, ["A Front-End Execution Architecture for High Energy Efficiency", ["Ryota Shioya", "Masahiro Goshima", "Hideki Ando"], "https://doi.org/10.1109/MICRO.2014.35", "micro", 2014]], "Masahiro Goshima": [0, ["A Front-End Execution Architecture for High Energy Efficiency", ["Ryota Shioya", "Masahiro Goshima", "Hideki Ando"], "https://doi.org/10.1109/MICRO.2014.35", "micro", 2014]], "Hideki Ando": [0, ["A Front-End Execution Architecture for High Energy Efficiency", ["Ryota Shioya", "Masahiro Goshima", "Hideki Ando"], "https://doi.org/10.1109/MICRO.2014.35", "micro", 2014]], "Michael McKeown": [0, ["Execution Drafting: Energy Efficiency through Computation Deduplication", ["Michael McKeown", "Jonathan Balkind", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2014.43", "micro", 2014]], "Jonathan Balkind": [0, ["Execution Drafting: Energy Efficiency through Computation Deduplication", ["Michael McKeown", "Jonathan Balkind", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2014.43", "micro", 2014]], "David Wentzlaff": [0, ["Execution Drafting: Energy Efficiency through Computation Deduplication", ["Michael McKeown", "Jonathan Balkind", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2014.43", "micro", 2014]], "Bo Su": [0, ["PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "https://doi.org/10.1109/MICRO.2014.17", "micro", 2014]], "Junli Gu": [0.14284659549593925, ["PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "https://doi.org/10.1109/MICRO.2014.17", "micro", 2014]], "Li Shen": [0, ["PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "https://doi.org/10.1109/MICRO.2014.17", "micro", 2014]], "Wei Huang": [0, ["PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "https://doi.org/10.1109/MICRO.2014.17", "micro", 2014]], "Joseph L. Greathouse": [0, ["PPEP: Online Performance, Power, and Energy Prediction Framework and DVFS Space Exploration", ["Bo Su", "Junli Gu", "Li Shen", "Wei Huang", "Joseph L. Greathouse", "Zhiying Wang"], "https://doi.org/10.1109/MICRO.2014.17", "micro", 2014]], "Ajaykumar Kannan": [0, ["NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", ["Natalie D. Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2014.61", "micro", 2014]], "Zimo Li": [0, ["NoC Architectures for Silicon Interposer Systems: Why Pay for more Wires when you Can Get them (from your interposer) for Free?", ["Natalie D. Enright Jerger", "Ajaykumar Kannan", "Zimo Li", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2014.61", "micro", 2014]], "Supreet Jeloka": [0, ["Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration", ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1109/MICRO.2014.45", "micro", 2014]], "Reetuparna Das": [0, ["Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration", ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1109/MICRO.2014.45", "micro", 2014]], "Ronald G. Dreslinski": [0, ["Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration", ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1109/MICRO.2014.45", "micro", 2014]], "Trevor N. Mudge": [0, ["Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration", ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1109/MICRO.2014.45", "micro", 2014]], "David T. Blaauw": [0, ["Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration", ["Supreet Jeloka", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "David T. Blaauw"], "https://doi.org/10.1109/MICRO.2014.45", "micro", 2014]], "Gwangsun Kim": [0.9631667882204056, ["Multi-GPU System Design with Memory Networks", ["Gwangsun Kim", "Minseok Lee", "Jiyun Jeong", "John Kim"], "https://doi.org/10.1109/MICRO.2014.55", "micro", 2014]], "Minseok Lee": [0.9736576676368713, ["Multi-GPU System Design with Memory Networks", ["Gwangsun Kim", "Minseok Lee", "Jiyun Jeong", "John Kim"], "https://doi.org/10.1109/MICRO.2014.55", "micro", 2014]], "Jiyun Jeong": [0.6092840880155563, ["Multi-GPU System Design with Memory Networks", ["Gwangsun Kim", "Minseok Lee", "Jiyun Jeong", "John Kim"], "https://doi.org/10.1109/MICRO.2014.55", "micro", 2014]], "John Kim": [1, ["Multi-GPU System Design with Memory Networks", ["Gwangsun Kim", "Minseok Lee", "Jiyun Jeong", "John Kim"], "https://doi.org/10.1109/MICRO.2014.55", "micro", 2014]], "Haofan Yang": [7.210423609649297e-05, ["Dodec: Random-Link, Low-Radix On-Chip Networks", ["Haofan Yang", "Jyoti Tripathi", "Natalie D. Enright Jerger", "Dan Gibson"], "https://doi.org/10.1109/MICRO.2014.19", "micro", 2014]], "Jyoti Tripathi": [0, ["Dodec: Random-Link, Low-Radix On-Chip Networks", ["Haofan Yang", "Jyoti Tripathi", "Natalie D. Enright Jerger", "Dan Gibson"], "https://doi.org/10.1109/MICRO.2014.19", "micro", 2014]], "Dan Gibson": [0, ["Dodec: Random-Link, Low-Radix On-Chip Networks", ["Haofan Yang", "Jyoti Tripathi", "Natalie D. Enright Jerger", "Dan Gibson"], "https://doi.org/10.1109/MICRO.2014.19", "micro", 2014]], "Jorge Albericio": [0, ["Wormhole: Wisely Predicting Multidimensional Branches", ["Jorge Albericio", "Joshua San Miguel", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2014.40", "micro", 2014]], "Andreas Moshovos": [0, ["Wormhole: Wisely Predicting Multidimensional Branches", ["Jorge Albericio", "Joshua San Miguel", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2014.40", "micro", 2014]], "Dibakar Gope": [0, ["Bias-Free Branch Predictor", ["Dibakar Gope", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2014.32", "micro", 2014]], "Mikko H. Lipasti": [0, ["Bias-Free Branch Predictor", ["Dibakar Gope", "Mikko H. Lipasti"], "https://doi.org/10.1109/MICRO.2014.32", "micro", 2014]], "Adi Fuchs": [0, ["Loop-Aware Memory Prefetching Using Code Block Working Sets", ["Adi Fuchs", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2014.27", "micro", 2014]], "Shie Mannor": [0, ["Loop-Aware Memory Prefetching Using Code Block Working Sets", ["Adi Fuchs", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2014.27", "micro", 2014]], "Uri C. Weiser": [0, ["Loop-Aware Memory Prefetching Using Code Block Working Sets", ["Adi Fuchs", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2014.27", "micro", 2014]], "Yoav Etsion": [0, ["Loop-Aware Memory Prefetching Using Code Block Working Sets", ["Adi Fuchs", "Shie Mannor", "Uri C. Weiser", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2014.27", "micro", 2014]], "Stavros Volos": [0, ["BuMP: Bulk Memory Access Prediction and Streaming", ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2014.44", "micro", 2014]], "Javier Picorel": [0, ["BuMP: Bulk Memory Access Prediction and Streaming", ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2014.44", "micro", 2014]], "Boris Grot": [0, ["BuMP: Bulk Memory Access Prediction and Streaming", ["Stavros Volos", "Javier Picorel", "Babak Falsafi", "Boris Grot"], "https://doi.org/10.1109/MICRO.2014.44", "micro", 2014]], "Wei Ding": [0, ["Compiler Support for Optimizing Memory Bank-Level Parallelism", ["Wei Ding", "Diana Guttman", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2014.34", "micro", 2014]], "Diana Guttman": [0, ["Compiler Support for Optimizing Memory Bank-Level Parallelism", ["Wei Ding", "Diana Guttman", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2014.34", "micro", 2014]], "Shreesha Srinath": [0, ["Architectural Specialization for Inter-Iteration Loop Dependence Patterns", ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.31", "micro", 2014]], "Berkin Ilbeyi": [0, ["Architectural Specialization for Inter-Iteration Loop Dependence Patterns", ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.31", "micro", 2014]], "Mingxing Tan": [0, ["Architectural Specialization for Inter-Iteration Loop Dependence Patterns", ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.31", "micro", 2014]], "Gai Liu": [0, ["Architectural Specialization for Inter-Iteration Loop Dependence Patterns", ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.31", "micro", 2014]], "Zhiru Zhang": [0, ["Architectural Specialization for Inter-Iteration Loop Dependence Patterns", ["Shreesha Srinath", "Berkin Ilbeyi", "Mingxing Tan", "Gai Liu", "Zhiru Zhang", "Christopher Batten"], "https://doi.org/10.1109/MICRO.2014.31", "micro", 2014]], "Qing Yi": [0.00010747280612122267, ["Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations", ["Qing Yi", "Qian Wang", "Huimin Cui"], "https://doi.org/10.1109/MICRO.2014.14", "micro", 2014]], "Qian Wang": [0.0018993759294971824, ["Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations", ["Qing Yi", "Qian Wang", "Huimin Cui"], "https://doi.org/10.1109/MICRO.2014.14", "micro", 2014]], "Huimin Cui": [0, ["Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations", ["Qing Yi", "Qian Wang", "Huimin Cui"], "https://doi.org/10.1109/MICRO.2014.14", "micro", 2014]], "Yunji Chen": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Tao Luo": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Shaoli Liu": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Shijin Zhang": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Liqiang He": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Jia Wang": [0.05329904705286026, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Ling Li": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Tianshi Chen": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Zhiwei Xu": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Ninghui Sun": [0.00014232843750505708, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "Olivier Temam": [0, ["DaDianNao: A Machine-Learning Supercomputer", ["Yunji Chen", "Tao Luo", "Shaoli Liu", "Shijin Zhang", "Liqiang He", "Jia Wang", "Ling Li", "Tianshi Chen", "Zhiwei Xu", "Ninghui Sun", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2014.58", "micro", 2014]], "David Kadjo": [0, ["B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2014.29", "micro", 2014]], "Jinchun Kim": [0.4621204733848572, ["B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2014.29", "micro", 2014]], "Prabal Sharma": [0, ["B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2014.29", "micro", 2014]], "Reena Panda": [0, ["B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2014.29", "micro", 2014]], "Paul Gratz": [0, ["B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2014.29", "micro", 2014]], "Daniel A. Jimenez": [0, ["B-Fetch: Branch Prediction Directed Prefetching for Chip-Multiprocessors", ["David Kadjo", "Jinchun Kim", "Prabal Sharma", "Reena Panda", "Paul Gratz", "Daniel A. Jimenez"], "https://doi.org/10.1109/MICRO.2014.29", "micro", 2014]], "Daniel Lustig": [0, ["Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models", ["Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2014.38", "micro", 2014]], "Michael Pellauer": [0, ["Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models", ["Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2014.38", "micro", 2014]], "Margaret Martonosi": [0, ["Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models", ["Daniel Lustig", "Michael Pellauer", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2014.38", "micro", 2014]], "Ankit Sethia": [0, ["Equalizer: Dynamic Tuning of GPU Resources for Efficient Execution", ["Ankit Sethia", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.2014.16", "micro", 2014]], "Linhai Song": [1.5986262042133603e-05, ["COMP: Compiler Optimizations for Manycore Processors", ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "https://doi.org/10.1109/MICRO.2014.30", "micro", 2014]], "Min Feng": [0, ["COMP: Compiler Optimizations for Manycore Processors", ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "https://doi.org/10.1109/MICRO.2014.30", "micro", 2014]], "Nishkam Ravi": [0, ["COMP: Compiler Optimizations for Manycore Processors", ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "https://doi.org/10.1109/MICRO.2014.30", "micro", 2014]], "Yi Yang": [0.0003460402149357833, ["COMP: Compiler Optimizations for Manycore Processors", ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "https://doi.org/10.1109/MICRO.2014.30", "micro", 2014]], "Srimat T. Chakradhar": [0, ["COMP: Compiler Optimizations for Manycore Processors", ["Linhai Song", "Min Feng", "Nishkam Ravi", "Yi Yang", "Srimat T. Chakradhar"], "https://doi.org/10.1109/MICRO.2014.30", "micro", 2014]]}