

================================================================
== Vitis HLS Report for 'add_single_ap_fixed_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config11_s'
================================================================
* Date:           Tue Sep 19 13:54:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.070 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  2.060 us|  2.060 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |      513|      513|         3|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       51|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       23|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       23|      114|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln813_fu_86_p2                |         +|   0|  0|  15|           8|           8|
    |ii_7_fu_75_p2                     |         +|   0|  0|  17|          10|           1|
    |ap_condition_107                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_69_p2                |      icmp|   0|  0|  11|          10|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  51|          32|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii_6    |   9|          2|   10|         20|
    |ii_fu_38                 |   9|          2|   10|         20|
    |layer11_out9_blk_n       |   9|          2|    1|          2|
    |layer8_out7_blk_n        |   9|          2|    1|          2|
    |layer9_out8_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln813_reg_103                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ii_fu_38                          |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  23|   0|   23|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  add_single<ap_fixed,ap_fixed<8,1,4,0,0>,ap_fixed<8,1,5,3,0>,config11>|  return value|
|layer8_out7_dout             |   in|    8|     ap_fifo|                                                            layer8_out7|       pointer|
|layer8_out7_num_data_valid   |   in|    2|     ap_fifo|                                                            layer8_out7|       pointer|
|layer8_out7_fifo_cap         |   in|    2|     ap_fifo|                                                            layer8_out7|       pointer|
|layer8_out7_empty_n          |   in|    1|     ap_fifo|                                                            layer8_out7|       pointer|
|layer8_out7_read             |  out|    1|     ap_fifo|                                                            layer8_out7|       pointer|
|layer9_out8_dout             |   in|    8|     ap_fifo|                                                            layer9_out8|       pointer|
|layer9_out8_num_data_valid   |   in|    2|     ap_fifo|                                                            layer9_out8|       pointer|
|layer9_out8_fifo_cap         |   in|    2|     ap_fifo|                                                            layer9_out8|       pointer|
|layer9_out8_empty_n          |   in|    1|     ap_fifo|                                                            layer9_out8|       pointer|
|layer9_out8_read             |  out|    1|     ap_fifo|                                                            layer9_out8|       pointer|
|layer11_out9_din             |  out|    8|     ap_fifo|                                                           layer11_out9|       pointer|
|layer11_out9_num_data_valid  |   in|    2|     ap_fifo|                                                           layer11_out9|       pointer|
|layer11_out9_fifo_cap        |   in|    2|     ap_fifo|                                                           layer11_out9|       pointer|
|layer11_out9_full_n          |   in|    1|     ap_fifo|                                                           layer11_out9|       pointer|
|layer11_out9_write           |  out|    1|     ap_fifo|                                                           layer11_out9|       pointer|
+-----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

