Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 19 14:46:45 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dvi_pass_top_timing_summary_routed.rpt -pb dvi_pass_top_timing_summary_routed.pb -rpx dvi_pass_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dvi_pass_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (552)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1135)
5. checking no_input_delay (10)
6. checking no_output_delay (5)
7. checking multiple_clock (157)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (552)
--------------------------
 There are 552 register/latch pins with no clock driven by root clock pin: tmds_rx_clk_p_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1135)
---------------------------------------------------
 There are 1129 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (157)
--------------------------------
 There are 157 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.914        0.000                      0                  342        0.057        0.000                      0                  342        0.264        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M_1  {0.000 4.000}        8.000           125.000         
sysclk_i                        {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M_1        0.914        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk_i                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M          0.914        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        0.914        0.000                      0                  339        0.057        0.000                      0                  339  
clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          0.914        0.000                      0                  339        0.057        0.000                      0                  339  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M          2.627        0.000                      0                    3        0.491        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          2.627        0.000                      0                    3        0.426        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        2.627        0.000                      0                    3        0.426        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M_1        2.627        0.000                      0                    3        0.491        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.318ns (33.495%)  route 2.617ns (66.505%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.466     1.438    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.562 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.562    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.031     2.567    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.318ns (33.712%)  route 2.592ns (66.288%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.441     1.412    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124     1.536 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.029     2.565    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  1.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.481    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.409 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.475    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.481    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.339    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[4]
    SLICE_X107Y78        LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[4]
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
                         clock pessimism             -0.216    -0.541    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.092    -0.449    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.482    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.495    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=7, routed)           0.122    -0.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y77        LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.215    -0.541    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.120    -0.421    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.346    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.098    -0.248 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.120    -0.433    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.628    -0.551    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y80        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.277    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.217    -0.539    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.464    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.759%)  route 0.137ns (49.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.627    -0.552    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X110Y79        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.137    -0.275    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X110Y77        FDRE (Hold_fdre_C_D)         0.070    -0.470    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y78    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y78    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y78    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M_1
  To Clock:  clkfbout_clk_wiz_125M_200M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_i
  To Clock:  sysclk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.318ns (33.495%)  route 2.617ns (66.505%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.466     1.438    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.562 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.562    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.031     2.567    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.318ns (33.712%)  route 2.592ns (66.288%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.441     1.412    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124     1.536 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.029     2.565    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  1.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.481    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.409 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.475    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.481    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.339    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[4]
    SLICE_X107Y78        LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[4]
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
                         clock pessimism             -0.216    -0.541    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.092    -0.449    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.482    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.495    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=7, routed)           0.122    -0.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y77        LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.215    -0.541    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.120    -0.421    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.346    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.098    -0.248 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.120    -0.433    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.628    -0.551    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y80        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.277    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.217    -0.539    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.464    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.759%)  route 0.137ns (49.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.627    -0.552    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X110Y79        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.137    -0.275    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X110Y77        FDRE (Hold_fdre_C_D)         0.070    -0.470    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y66    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y78    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y78    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y78    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M
  To Clock:  clkfbout_clk_wiz_125M_200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.318ns (33.495%)  route 2.617ns (66.505%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.466     1.438    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.562 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.562    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.031     2.567    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.318ns (33.712%)  route 2.592ns (66.288%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.441     1.412    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124     1.536 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.029     2.565    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  1.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.409 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.410    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.416    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.339    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[4]
    SLICE_X107Y78        LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[4]
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
                         clock pessimism             -0.216    -0.541    
                         clock uncertainty            0.065    -0.476    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.092    -0.384    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.417    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.430    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=7, routed)           0.122    -0.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y77        LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.215    -0.541    
                         clock uncertainty            0.065    -0.476    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.120    -0.356    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.346    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.098    -0.248 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.120    -0.368    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.628    -0.551    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y80        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.277    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.217    -0.539    
                         clock uncertainty            0.065    -0.474    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.399    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.759%)  route 0.137ns (49.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.627    -0.552    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X110Y79        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.137    -0.275    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X110Y77        FDRE (Hold_fdre_C_D)         0.070    -0.405    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.952ns (25.070%)  route 2.845ns (74.930%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.676     2.989    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y66        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.382     2.607    
                         clock uncertainty           -0.065     2.542    
    SLICE_X106Y66        FDRE (Setup_fdre_C_CE)      -0.205     2.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.337    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.952ns (25.069%)  route 2.846ns (74.931%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 2.990 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.850    -2.374    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y70        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.456    -1.918 f  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.741    -1.178    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124    -1.054 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.433    -0.620    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I4_O)        0.124    -0.496 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.433    -0.064    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     0.060 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.578     0.638    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y69        LUT6 (Prop_lut6_I0_O)        0.124     0.762 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.661     1.423    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/sel
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     2.990    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X106Y65        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.382     2.608    
                         clock uncertainty           -0.065     2.543    
    SLICE_X106Y65        FDRE (Setup_fdre_C_CE)      -0.205     2.338    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.318ns (33.495%)  route 2.617ns (66.505%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.466     1.438    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT5 (Prop_lut5_I3_O)        0.124     1.562 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.562    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.031     2.567    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.567    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.318ns (33.712%)  route 2.592ns (66.288%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.851    -2.373    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.419    -1.954 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=13, routed)          0.964    -0.990    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X110Y77        LUT2 (Prop_lut2_I1_O)        0.325    -0.665 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.692     0.026    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I0_O)        0.326     0.352 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.495     0.847    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X110Y77        LUT4 (Prop_lut4_I2_O)        0.124     0.971 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.441     1.412    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X110Y76        LUT3 (Prop_lut3_I1_O)        0.124     1.536 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.536    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y76        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.029     2.565    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.565    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  1.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.416    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.409 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.354    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X109Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.410    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X110Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X110Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.416    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.339    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[4]
    SLICE_X107Y78        LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr__0[4]
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X107Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]/C
                         clock pessimism             -0.216    -0.541    
                         clock uncertainty            0.065    -0.476    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.092    -0.384    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.164    -0.378 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.909    -0.310    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.233    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X112Y99        FDPE (Hold_fdpe_C_D)         0.060    -0.417    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.430    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.554    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=7, routed)           0.122    -0.291    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y77        LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.215    -0.541    
                         clock uncertainty            0.065    -0.476    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.120    -0.356    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.346    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.098    -0.248 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.120    -0.368    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.628    -0.551    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y80        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.133    -0.277    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y78        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.217    -0.539    
                         clock uncertainty            0.065    -0.474    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.075    -0.399    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.759%)  route 0.137ns (49.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.627    -0.552    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X110Y79        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.137    -0.275    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y77        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X110Y77        FDRE (Hold_fdre_C_D)         0.070    -0.405    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.532     2.007    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.490     2.049    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.847    -2.377    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.663    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.539    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.663    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.539    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.663    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.532     2.007    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.490     2.049    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.847    -2.377    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.598    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.539    
                         clock uncertainty            0.065    -0.474    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.598    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.539    
                         clock uncertainty            0.065    -0.474    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.598    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.532     2.007    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.490     2.049    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.847    -2.377    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.598    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.539    
                         clock uncertainty            0.065    -0.474    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.598    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.539    
                         clock uncertainty            0.065    -0.474    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.598    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.532     2.007    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.627    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.478ns (27.496%)  route 1.260ns (72.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.866    -2.358    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.478    -1.880 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.260    -0.620    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.674     2.987    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.604    
                         clock uncertainty           -0.065     2.539    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.490     2.049    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.049    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.847    -2.377    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669     2.982    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y76        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y75        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y75        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.663    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.539    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.663    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.148ns (22.208%)  route 0.518ns (77.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.637    -0.542    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y99        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDPE (Prop_fdpe_C_Q)         0.148    -0.394 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.518     0.124    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.896    -0.323    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.539    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.663    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.787    





