{"name":"rlvgl-chips-stm","vers":"0.1.0","deps":[{"name":"serde","req":"^1","features":["derive"],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"zstd","req":"^0.12","features":[],"optional":false,"default_features":true,"target":null,"kind":"build"},{"name":"zstd","req":"^0.12","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"}],"cksum":"3c2b654c193a19aa630e4f116f9608f51068f2f6ecdce4222bfdd574be241267","features":{},"yanked":false}
