<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência à estrutura SSI_Type</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structSSI__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Atributos Públicos</a> &#124;
<a href="structSSI__Type-members.html">Mostrar lista completa dos membros</a>  </div>
  <div class="headertitle"><div class="title">Referência à estrutura SSI_Type<div class="ingroups"><a class="el" href="group__Raspberry.html">Pi</a> &raquo; <a class="el" href="group__RP2040.html">RP2040</a> &#124; <a class="el" href="group__Raspberry.html">Pi</a> &raquo; <a class="el" href="group__RP2350.html">RP2350</a> &raquo; <a class="el" href="group__Device__Peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>DW_apb_ssi has the following features: APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation.  
 <a href="structSSI__Type.html#details">Mais...</a></p>

<p><code>#include &lt;<a class="el" href="RP2040_8h_source.html">RP2040.h</a>&gt;</code></p>
<div class="dynheader">
Diagrama de colaboração para SSI_Type:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="structSSI__Type__coll__graph.svg" width="116" height="276"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Atributos Públicos</h2></td></tr>
<tr class="memitem:a61d2b0bead597d083f2e772b3e5edd32" id="r_a61d2b0bead597d083f2e772b3e5edd32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a61d2b0bead597d083f2e772b3e5edd32">BAUDR</a></td></tr>
<tr class="memdesc:a61d2b0bead597d083f2e772b3e5edd32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud rate <br  />
  <br /></td></tr>
<tr class="separator:a61d2b0bead597d083f2e772b3e5edd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145d5e9225184f6b5d7d4c3768e9d6ec" id="r_a145d5e9225184f6b5d7d4c3768e9d6ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a145d5e9225184f6b5d7d4c3768e9d6ec">CTRLR0</a></td></tr>
<tr class="memdesc:a145d5e9225184f6b5d7d4c3768e9d6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; SSI Structure <br  />
  <br /></td></tr>
<tr class="separator:a145d5e9225184f6b5d7d4c3768e9d6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb45910a192d0221768b0d111d5a85c" id="r_a5cb45910a192d0221768b0d111d5a85c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a5cb45910a192d0221768b0d111d5a85c">CTRLR1</a></td></tr>
<tr class="memdesc:a5cb45910a192d0221768b0d111d5a85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Control register 1 <br  />
  <br /></td></tr>
<tr class="separator:a5cb45910a192d0221768b0d111d5a85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9111ae03a2bcdcc78cf8db69f02ae15f" id="r_a9111ae03a2bcdcc78cf8db69f02ae15f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a9111ae03a2bcdcc78cf8db69f02ae15f">DMACR</a></td></tr>
<tr class="memdesc:a9111ae03a2bcdcc78cf8db69f02ae15f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA control <br  />
  <br /></td></tr>
<tr class="separator:a9111ae03a2bcdcc78cf8db69f02ae15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e5bfc661f58201e802150c5d3bd55a" id="r_a10e5bfc661f58201e802150c5d3bd55a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a10e5bfc661f58201e802150c5d3bd55a">DMARDLR</a></td></tr>
<tr class="memdesc:a10e5bfc661f58201e802150c5d3bd55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA RX data level <br  />
  <br /></td></tr>
<tr class="separator:a10e5bfc661f58201e802150c5d3bd55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73bb2f2f1065c0c9278f23e4aa58fc5f" id="r_a73bb2f2f1065c0c9278f23e4aa58fc5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a73bb2f2f1065c0c9278f23e4aa58fc5f">DMATDLR</a></td></tr>
<tr class="memdesc:a73bb2f2f1065c0c9278f23e4aa58fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA TX data level <br  />
  <br /></td></tr>
<tr class="separator:a73bb2f2f1065c0c9278f23e4aa58fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53557f6ba4499cb88538588fd9125aa" id="r_af53557f6ba4499cb88538588fd9125aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#af53557f6ba4499cb88538588fd9125aa">DR0</a></td></tr>
<tr class="memdesc:af53557f6ba4499cb88538588fd9125aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Register 0 (of 36) <br  />
  <br /></td></tr>
<tr class="separator:af53557f6ba4499cb88538588fd9125aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56ffc4677682da326d2b3904e9f773a" id="r_ab56ffc4677682da326d2b3904e9f773a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#ab56ffc4677682da326d2b3904e9f773a">ICR</a></td></tr>
<tr class="memdesc:ab56ffc4677682da326d2b3904e9f773a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt clear <br  />
  <br /></td></tr>
<tr class="separator:ab56ffc4677682da326d2b3904e9f773a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b92449eee297a45f8e7c155bf6c89f" id="r_a20b92449eee297a45f8e7c155bf6c89f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a20b92449eee297a45f8e7c155bf6c89f">IDR</a></td></tr>
<tr class="memdesc:a20b92449eee297a45f8e7c155bf6c89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identification register <br  />
  <br /></td></tr>
<tr class="separator:a20b92449eee297a45f8e7c155bf6c89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c7250c2e97d51efc9b8cfeef2732cc" id="r_ad1c7250c2e97d51efc9b8cfeef2732cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#ad1c7250c2e97d51efc9b8cfeef2732cc">IMR</a></td></tr>
<tr class="memdesc:ad1c7250c2e97d51efc9b8cfeef2732cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask <br  />
  <br /></td></tr>
<tr class="separator:ad1c7250c2e97d51efc9b8cfeef2732cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbd1c2010343911f090836f5ed12472" id="r_a3bbd1c2010343911f090836f5ed12472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a3bbd1c2010343911f090836f5ed12472">ISR</a></td></tr>
<tr class="memdesc:a3bbd1c2010343911f090836f5ed12472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status <br  />
  <br /></td></tr>
<tr class="separator:a3bbd1c2010343911f090836f5ed12472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0378bcccc317386cec65043d57175a" id="r_a3c0378bcccc317386cec65043d57175a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a3c0378bcccc317386cec65043d57175a">MSTICR</a></td></tr>
<tr class="memdesc:a3c0378bcccc317386cec65043d57175a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-master interrupt clear <br  />
  <br /></td></tr>
<tr class="separator:a3c0378bcccc317386cec65043d57175a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab4314dd0bb57cf131294bb9ba8c9ee" id="r_acab4314dd0bb57cf131294bb9ba8c9ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#acab4314dd0bb57cf131294bb9ba8c9ee">MWCR</a></td></tr>
<tr class="memdesc:acab4314dd0bb57cf131294bb9ba8c9ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Microwire Control <br  />
  <br /></td></tr>
<tr class="separator:acab4314dd0bb57cf131294bb9ba8c9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c88f0fa6a74e1d0c289fa199989329a" id="r_a7c88f0fa6a74e1d0c289fa199989329a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a7c88f0fa6a74e1d0c289fa199989329a">RESERVED</a> [35]</td></tr>
<tr class="separator:a7c88f0fa6a74e1d0c289fa199989329a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e46f48f79ce9bd1b9b998f9fb9f9f59" id="r_a5e46f48f79ce9bd1b9b998f9fb9f9f59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a5e46f48f79ce9bd1b9b998f9fb9f9f59">RISR</a></td></tr>
<tr class="memdesc:a5e46f48f79ce9bd1b9b998f9fb9f9f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw interrupt status <br  />
  <br /></td></tr>
<tr class="separator:a5e46f48f79ce9bd1b9b998f9fb9f9f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7e0024214d9cf51c4dec46cfe2ffeb" id="r_aed7e0024214d9cf51c4dec46cfe2ffeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#aed7e0024214d9cf51c4dec46cfe2ffeb">RX_SAMPLE_DLY</a></td></tr>
<tr class="memdesc:aed7e0024214d9cf51c4dec46cfe2ffeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX sample delay <br  />
  <br /></td></tr>
<tr class="separator:aed7e0024214d9cf51c4dec46cfe2ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e2ae256c38b5e494680dd7a097dc6b" id="r_a28e2ae256c38b5e494680dd7a097dc6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a28e2ae256c38b5e494680dd7a097dc6b">RXFLR</a></td></tr>
<tr class="memdesc:a28e2ae256c38b5e494680dd7a097dc6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO level <br  />
  <br /></td></tr>
<tr class="separator:a28e2ae256c38b5e494680dd7a097dc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a840807b27a1c645ca978fe6541f1f7" id="r_a6a840807b27a1c645ca978fe6541f1f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a6a840807b27a1c645ca978fe6541f1f7">RXFTLR</a></td></tr>
<tr class="memdesc:a6a840807b27a1c645ca978fe6541f1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO threshold level <br  />
  <br /></td></tr>
<tr class="separator:a6a840807b27a1c645ca978fe6541f1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9702f09d70dbee342dde895480386f50" id="r_a9702f09d70dbee342dde895480386f50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a9702f09d70dbee342dde895480386f50">RXOICR</a></td></tr>
<tr class="memdesc:a9702f09d70dbee342dde895480386f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO overflow interrupt clear <br  />
  <br /></td></tr>
<tr class="separator:a9702f09d70dbee342dde895480386f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2316be9fec3533a6a3b37d2043ac31" id="r_aae2316be9fec3533a6a3b37d2043ac31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#aae2316be9fec3533a6a3b37d2043ac31">RXUICR</a></td></tr>
<tr class="memdesc:aae2316be9fec3533a6a3b37d2043ac31"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO underflow interrupt clear <br  />
  <br /></td></tr>
<tr class="separator:aae2316be9fec3533a6a3b37d2043ac31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765363c1693e2dcf6d768f549a141607" id="r_a765363c1693e2dcf6d768f549a141607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a765363c1693e2dcf6d768f549a141607">SER</a></td></tr>
<tr class="memdesc:a765363c1693e2dcf6d768f549a141607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave enable <br  />
  <br /></td></tr>
<tr class="separator:a765363c1693e2dcf6d768f549a141607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a711c01b1b92739f846baf1b3adbd5" id="r_ae5a711c01b1b92739f846baf1b3adbd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#ae5a711c01b1b92739f846baf1b3adbd5">SPI_CTRLR0</a></td></tr>
<tr class="memdesc:ae5a711c01b1b92739f846baf1b3adbd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control <br  />
  <br /></td></tr>
<tr class="separator:ae5a711c01b1b92739f846baf1b3adbd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb7feae0ef52840fd00afdebb254697" id="r_a9cb7feae0ef52840fd00afdebb254697"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a9cb7feae0ef52840fd00afdebb254697">SR</a></td></tr>
<tr class="memdesc:a9cb7feae0ef52840fd00afdebb254697"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register <br  />
  <br /></td></tr>
<tr class="separator:a9cb7feae0ef52840fd00afdebb254697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e591c5cf0e8061429048a8e6a59ae6" id="r_a91e591c5cf0e8061429048a8e6a59ae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a91e591c5cf0e8061429048a8e6a59ae6">SSI_VERSION_ID</a></td></tr>
<tr class="memdesc:a91e591c5cf0e8061429048a8e6a59ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version ID <br  />
  <br /></td></tr>
<tr class="separator:a91e591c5cf0e8061429048a8e6a59ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2335fe8ffea00bb8984251c730b8660" id="r_ab2335fe8ffea00bb8984251c730b8660"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#ab2335fe8ffea00bb8984251c730b8660">SSIENR</a></td></tr>
<tr class="memdesc:ab2335fe8ffea00bb8984251c730b8660"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Enable <br  />
  <br /></td></tr>
<tr class="separator:ab2335fe8ffea00bb8984251c730b8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e306f6f36368bf58c0aaa565d4aa8b" id="r_ab8e306f6f36368bf58c0aaa565d4aa8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#ab8e306f6f36368bf58c0aaa565d4aa8b">TXD_DRIVE_EDGE</a></td></tr>
<tr class="memdesc:ab8e306f6f36368bf58c0aaa565d4aa8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX drive edge <br  />
  <br /></td></tr>
<tr class="separator:ab8e306f6f36368bf58c0aaa565d4aa8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893ae99dbc4b6ec6da254396a9b8f600" id="r_a893ae99dbc4b6ec6da254396a9b8f600"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a893ae99dbc4b6ec6da254396a9b8f600">TXFLR</a></td></tr>
<tr class="memdesc:a893ae99dbc4b6ec6da254396a9b8f600"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO level <br  />
  <br /></td></tr>
<tr class="separator:a893ae99dbc4b6ec6da254396a9b8f600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c22e1ad04b0314b9448525d4e70f4f" id="r_a35c22e1ad04b0314b9448525d4e70f4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a35c22e1ad04b0314b9448525d4e70f4f">TXFTLR</a></td></tr>
<tr class="memdesc:a35c22e1ad04b0314b9448525d4e70f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO threshold level <br  />
  <br /></td></tr>
<tr class="separator:a35c22e1ad04b0314b9448525d4e70f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8567d698d398d6aa8481b792cc2991f9" id="r_a8567d698d398d6aa8481b792cc2991f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSSI__Type.html#a8567d698d398d6aa8481b792cc2991f9">TXOICR</a></td></tr>
<tr class="memdesc:a8567d698d398d6aa8481b792cc2991f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO overflow interrupt clear <br  />
  <br /></td></tr>
<tr class="separator:a8567d698d398d6aa8481b792cc2991f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Descrição detalhada</h2>
<div class="textblock"><p>DW_apb_ssi has the following features: APB interface – Allows for easy integration into a DesignWare Synthesizable Components for AMBA 2 implementation. </p>
<p>APB3 and APB4 protocol support. Scalable APB data bus width – Supports APB data bus widths of 8, 16, and 32 bits. Serial-master or serial-slave operation – Enables serial communication with serial-master or serial-slave peripheral devices. Programmable Dual/Quad/Octal SPI support in Master Mode. Dual Data Rate (DDR) and Read Data Strobe (RDS) Support - Enables the DW_apb_ssi master to perform operations with the device in DDR and RDS modes when working in Dual/Quad/Octal mode of operation. Data Mask Support - Enables the DW_apb_ssi to selectively update the bytes in the device. This feature is applicable only in enhanced SPI modes. eXecute-In-Place (XIP) support - Enables the DW_apb_ssi master to behave as a memory mapped I/O and fetches the data from the device based on the APB read request. This feature is applicable only in enhanced SPI modes. DMA Controller Interface – Enables the DW_apb_ssi to interface to a DMA controller over the bus using a handshaking interface for transfer requests. Independent masking of interrupts – Master collision, transmit FIFO overflow, transmit FIFO empty, receive FIFO full, receive FIFO underflow, and receive FIFO overflow interrupts can all be masked independently. Multi-master contention detection – Informs the processor of multiple serial-master accesses on the serial bus. Bypass of meta-stability flip-flops for synchronous clocks – When the APB clock (pclk) and the DW_apb_ssi serial clock (ssi_clk) are synchronous, meta-stable flip-flops are not used when transferring control signals across these clock domains. Programmable delay on the sample time of the received serial data bit (rxd); enables programmable control of routing delays resulting in higher serial data-bit rates. Programmable features:</p><ul>
<li>Serial interface operation – Choice of Motorola SPI, Texas Instruments Synchronous Serial Protocol or National Semiconductor Microwire.</li>
<li>Clock bit-rate – Dynamic control of the serial bit rate of the data transfer; used in only serial-master mode of operation.</li>
<li>Data Item size (4 to 32 bits) – Item size of each data transfer under the control of the programmer. Configured features:</li>
<li>FIFO depth – 16 words deep. The FIFO width is fixed at 32 bits.</li>
<li>1 slave select output.</li>
<li>Hardware slave-select – Dedicated hardware slave-select line.</li>
<li>Combined interrupt line - one combined interrupt line from the DW_apb_ssi to the interrupt controller.</li>
<li>Interrupt polarity – active high interrupt lines.</li>
<li>Serial clock polarity – low serial-clock polarity directly after reset.</li>
<li>Serial clock phase – capture on first edge of serial-clock directly after reset. (SSI) </li>
</ul>
</div><h2 class="groupheader">Documentação dos dados membro</h2>
<a id="a61d2b0bead597d083f2e772b3e5edd32" name="a61d2b0bead597d083f2e772b3e5edd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d2b0bead597d083f2e772b3e5edd32">&#9670;&#160;</a></span>BAUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::BAUDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baud rate <br  />
 </p>

</div>
</div>
<a id="a145d5e9225184f6b5d7d4c3768e9d6ec" name="a145d5e9225184f6b5d7d4c3768e9d6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145d5e9225184f6b5d7d4c3768e9d6ec">&#9670;&#160;</a></span>CTRLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::CTRLR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; SSI Structure <br  />
 </p>
<p>Control register 0 <br  />
 </p>

</div>
</div>
<a id="a5cb45910a192d0221768b0d111d5a85c" name="a5cb45910a192d0221768b0d111d5a85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb45910a192d0221768b0d111d5a85c">&#9670;&#160;</a></span>CTRLR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::CTRLR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master Control register 1 <br  />
 </p>

</div>
</div>
<a id="a9111ae03a2bcdcc78cf8db69f02ae15f" name="a9111ae03a2bcdcc78cf8db69f02ae15f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9111ae03a2bcdcc78cf8db69f02ae15f">&#9670;&#160;</a></span>DMACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA control <br  />
 </p>

</div>
</div>
<a id="a10e5bfc661f58201e802150c5d3bd55a" name="a10e5bfc661f58201e802150c5d3bd55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e5bfc661f58201e802150c5d3bd55a">&#9670;&#160;</a></span>DMARDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::DMARDLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA RX data level <br  />
 </p>

</div>
</div>
<a id="a73bb2f2f1065c0c9278f23e4aa58fc5f" name="a73bb2f2f1065c0c9278f23e4aa58fc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73bb2f2f1065c0c9278f23e4aa58fc5f">&#9670;&#160;</a></span>DMATDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::DMATDLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA TX data level <br  />
 </p>

</div>
</div>
<a id="af53557f6ba4499cb88538588fd9125aa" name="af53557f6ba4499cb88538588fd9125aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53557f6ba4499cb88538588fd9125aa">&#9670;&#160;</a></span>DR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::DR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Register 0 (of 36) <br  />
 </p>

</div>
</div>
<a id="ab56ffc4677682da326d2b3904e9f773a" name="ab56ffc4677682da326d2b3904e9f773a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56ffc4677682da326d2b3904e9f773a">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt clear <br  />
 </p>

</div>
</div>
<a id="a20b92449eee297a45f8e7c155bf6c89f" name="a20b92449eee297a45f8e7c155bf6c89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b92449eee297a45f8e7c155bf6c89f">&#9670;&#160;</a></span>IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Identification register <br  />
 </p>

</div>
</div>
<a id="ad1c7250c2e97d51efc9b8cfeef2732cc" name="ad1c7250c2e97d51efc9b8cfeef2732cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c7250c2e97d51efc9b8cfeef2732cc">&#9670;&#160;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt mask <br  />
 </p>

</div>
</div>
<a id="a3bbd1c2010343911f090836f5ed12472" name="a3bbd1c2010343911f090836f5ed12472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbd1c2010343911f090836f5ed12472">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status <br  />
 </p>

</div>
</div>
<a id="a3c0378bcccc317386cec65043d57175a" name="a3c0378bcccc317386cec65043d57175a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0378bcccc317386cec65043d57175a">&#9670;&#160;</a></span>MSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::MSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multi-master interrupt clear <br  />
 </p>

</div>
</div>
<a id="acab4314dd0bb57cf131294bb9ba8c9ee" name="acab4314dd0bb57cf131294bb9ba8c9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab4314dd0bb57cf131294bb9ba8c9ee">&#9670;&#160;</a></span>MWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::MWCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Microwire Control <br  />
 </p>

</div>
</div>
<a id="a7c88f0fa6a74e1d0c289fa199989329a" name="a7c88f0fa6a74e1d0c289fa199989329a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c88f0fa6a74e1d0c289fa199989329a">&#9670;&#160;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::RESERVED[35]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e46f48f79ce9bd1b9b998f9fb9f9f59" name="a5e46f48f79ce9bd1b9b998f9fb9f9f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e46f48f79ce9bd1b9b998f9fb9f9f59">&#9670;&#160;</a></span>RISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::RISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Raw interrupt status <br  />
 </p>

</div>
</div>
<a id="aed7e0024214d9cf51c4dec46cfe2ffeb" name="aed7e0024214d9cf51c4dec46cfe2ffeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7e0024214d9cf51c4dec46cfe2ffeb">&#9670;&#160;</a></span>RX_SAMPLE_DLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::RX_SAMPLE_DLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX sample delay <br  />
 </p>

</div>
</div>
<a id="a28e2ae256c38b5e494680dd7a097dc6b" name="a28e2ae256c38b5e494680dd7a097dc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e2ae256c38b5e494680dd7a097dc6b">&#9670;&#160;</a></span>RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO level <br  />
 </p>

</div>
</div>
<a id="a6a840807b27a1c645ca978fe6541f1f7" name="a6a840807b27a1c645ca978fe6541f1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a840807b27a1c645ca978fe6541f1f7">&#9670;&#160;</a></span>RXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::RXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO threshold level <br  />
 </p>

</div>
</div>
<a id="a9702f09d70dbee342dde895480386f50" name="a9702f09d70dbee342dde895480386f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9702f09d70dbee342dde895480386f50">&#9670;&#160;</a></span>RXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::RXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO overflow interrupt clear <br  />
 </p>

</div>
</div>
<a id="aae2316be9fec3533a6a3b37d2043ac31" name="aae2316be9fec3533a6a3b37d2043ac31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2316be9fec3533a6a3b37d2043ac31">&#9670;&#160;</a></span>RXUICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::RXUICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FIFO underflow interrupt clear <br  />
 </p>

</div>
</div>
<a id="a765363c1693e2dcf6d768f549a141607" name="a765363c1693e2dcf6d768f549a141607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765363c1693e2dcf6d768f549a141607">&#9670;&#160;</a></span>SER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::SER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave enable <br  />
 </p>

</div>
</div>
<a id="ae5a711c01b1b92739f846baf1b3adbd5" name="ae5a711c01b1b92739f846baf1b3adbd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a711c01b1b92739f846baf1b3adbd5">&#9670;&#160;</a></span>SPI_CTRLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::SPI_CTRLR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI control <br  />
 </p>

</div>
</div>
<a id="a9cb7feae0ef52840fd00afdebb254697" name="a9cb7feae0ef52840fd00afdebb254697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb7feae0ef52840fd00afdebb254697">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status register <br  />
 </p>

</div>
</div>
<a id="a91e591c5cf0e8061429048a8e6a59ae6" name="a91e591c5cf0e8061429048a8e6a59ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e591c5cf0e8061429048a8e6a59ae6">&#9670;&#160;</a></span>SSI_VERSION_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::SSI_VERSION_ID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version ID <br  />
 </p>

</div>
</div>
<a id="ab2335fe8ffea00bb8984251c730b8660" name="ab2335fe8ffea00bb8984251c730b8660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2335fe8ffea00bb8984251c730b8660">&#9670;&#160;</a></span>SSIENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::SSIENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSI Enable <br  />
 </p>

</div>
</div>
<a id="ab8e306f6f36368bf58c0aaa565d4aa8b" name="ab8e306f6f36368bf58c0aaa565d4aa8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e306f6f36368bf58c0aaa565d4aa8b">&#9670;&#160;</a></span>TXD_DRIVE_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::TXD_DRIVE_EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX drive edge <br  />
 </p>

</div>
</div>
<a id="a893ae99dbc4b6ec6da254396a9b8f600" name="a893ae99dbc4b6ec6da254396a9b8f600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a893ae99dbc4b6ec6da254396a9b8f600">&#9670;&#160;</a></span>TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO level <br  />
 </p>

</div>
</div>
<a id="a35c22e1ad04b0314b9448525d4e70f4f" name="a35c22e1ad04b0314b9448525d4e70f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c22e1ad04b0314b9448525d4e70f4f">&#9670;&#160;</a></span>TXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::TXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO threshold level <br  />
 </p>

</div>
</div>
<a id="a8567d698d398d6aa8481b792cc2991f9" name="a8567d698d398d6aa8481b792cc2991f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8567d698d398d6aa8481b792cc2991f9">&#9670;&#160;</a></span>TXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__RP2040.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SSI_Type::TXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FIFO overflow interrupt clear <br  />
 </p>

</div>
</div>
<hr/>A documentação para esta estrutura foi gerada a partir do seguinte ficheiro:<ul>
<li><a class="el" href="RP2040_8h_source.html">RP2040.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSSI__Type.html">SSI_Type</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
