{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726237833913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726237833914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 19:30:33 2024 " "Processing started: Fri Sep 13 19:30:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726237833914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237833914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALU -c CALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALU -c CALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237833914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726237834455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726237834456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cSquare csquare CALU.v(63) " "Verilog HDL Declaration information at CALU.v(63): object \"cSquare\" differs only in case from object \"csquare\" in the same scope" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726237845652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dSquare dsquare CALU.v(63) " "Verilog HDL Declaration information at CALU.v(63): object \"dSquare\" differs only in case from object \"dsquare\" in the same scope" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726237845652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CALU.v 1 1 " "Found 1 design units, including 1 entities, in source file CALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALU " "Found entity 1: CALU" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_look_ahead_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_look_ahead_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_16bit " "Found entity 1: carry_look_ahead_16bit" {  } { { "carry_look_ahead_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/carry_look_ahead_16bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_look_ahead_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_look_ahead_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_4bit " "Found entity 1: carry_look_ahead_4bit" {  } { { "carry_look_ahead_4bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/carry_look_ahead_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/carry_look_ahead_16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/carry_look_ahead_16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead_16bit_tb " "Found entity 1: carry_look_ahead_16bit_tb" {  } { { "Testbenches/carry_look_ahead_16bit_tb.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/carry_look_ahead_16bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singed_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file singed_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 singed_multiplier " "Found entity 1: singed_multiplier" {  } { { "singed_multiplier.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/singed_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/signed_multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/signed_multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_multiplier_tb " "Found entity 1: signed_multiplier_tb" {  } { { "Testbenches/signed_multiplier_tb.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/signed_multiplier_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Signed_Divider.v 1 1 " "Found 1 design units, including 1 entities, in source file Signed_Divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signed_Divider " "Found entity 1: Signed_Divider" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_signed_restoring_division_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_signed_restoring_division_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signed_Divider_tb " "Found entity 1: Signed_Divider_tb" {  } { { "Testbenches/tb_signed_restoring_division_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_signed_restoring_division_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845668 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Testbenches/sqrt_16bit.v " "Can't analyze file -- file Testbenches/sqrt_16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726237845670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_sqrt_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_sqrt_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sqrt_16bit " "Found entity 1: tb_sqrt_16bit" {  } { { "Testbenches/tb_sqrt_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_sqrt_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt_16bit.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/sqrt_16bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "magnitude.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_magnitude " "Found entity 1: tb_magnitude" {  } { { "Testbenches/tb_magnitude.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_magnitude.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_16bit_with_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor_16bit_with_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_16bit " "Found entity 1: adder_subtractor_16bit" {  } { { "adder_subtractor_16bit_with_overflow.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/adder_subtractor_16bit_with_overflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbenches/tb_adder_subtractor_16bit_with_overflow.v 1 1 " "Found 1 design units, including 1 entities, in source file Testbenches/tb_adder_subtractor_16bit_with_overflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_adder_subtractor_16bit_with_overflow " "Found entity 1: tb_adder_subtractor_16bit_with_overflow" {  } { { "Testbenches/tb_adder_subtractor_16bit_with_overflow.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Testbenches/tb_adder_subtractor_16bit_with_overflow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_sign " "Found entity 1: negate_sign" {  } { { "negate_sign.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/negate_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_negate_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_negate_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_negate_sign " "Found entity 1: tb_negate_sign" {  } { { "tb_negate_sign.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/tb_negate_sign.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726237845685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CALU " "Elaborating entity \"CALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726237845831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(154) " "Verilog HDL assignment warning at CALU.v(154): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845837 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(155) " "Verilog HDL assignment warning at CALU.v(155): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845837 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(169) " "Verilog HDL assignment warning at CALU.v(169): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845837 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(170) " "Verilog HDL assignment warning at CALU.v(170): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845837 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(185) " "Verilog HDL assignment warning at CALU.v(185): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845838 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(186) " "Verilog HDL assignment warning at CALU.v(186): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845838 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(200) " "Verilog HDL assignment warning at CALU.v(200): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845838 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(201) " "Verilog HDL assignment warning at CALU.v(201): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845838 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(216) " "Verilog HDL assignment warning at CALU.v(216): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845838 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(217) " "Verilog HDL assignment warning at CALU.v(217): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845839 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(231) " "Verilog HDL assignment warning at CALU.v(231): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845839 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(232) " "Verilog HDL assignment warning at CALU.v(232): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845839 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(246) " "Verilog HDL assignment warning at CALU.v(246): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845839 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(247) " "Verilog HDL assignment warning at CALU.v(247): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845839 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(262) " "Verilog HDL assignment warning at CALU.v(262): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845840 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(263) " "Verilog HDL assignment warning at CALU.v(263): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845840 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(278) " "Verilog HDL assignment warning at CALU.v(278): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845840 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(279) " "Verilog HDL assignment warning at CALU.v(279): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845840 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(293) " "Verilog HDL assignment warning at CALU.v(293): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845841 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(294) " "Verilog HDL assignment warning at CALU.v(294): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845841 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(308) " "Verilog HDL assignment warning at CALU.v(308): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845842 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(309) " "Verilog HDL assignment warning at CALU.v(309): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845842 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(324) " "Verilog HDL assignment warning at CALU.v(324): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845842 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(325) " "Verilog HDL assignment warning at CALU.v(325): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845842 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(340) " "Verilog HDL assignment warning at CALU.v(340): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845843 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(341) " "Verilog HDL assignment warning at CALU.v(341): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845843 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(358) " "Verilog HDL assignment warning at CALU.v(358): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845843 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(359) " "Verilog HDL assignment warning at CALU.v(359): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845843 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(374) " "Verilog HDL assignment warning at CALU.v(374): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845844 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(375) " "Verilog HDL assignment warning at CALU.v(375): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845844 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(390) " "Verilog HDL assignment warning at CALU.v(390): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845845 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(391) " "Verilog HDL assignment warning at CALU.v(391): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845845 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(407) " "Verilog HDL assignment warning at CALU.v(407): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845845 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CALU.v(408) " "Verilog HDL assignment warning at CALU.v(408): truncated value with size 32 to match size of target (1)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845845 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zout CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"Zout\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845850 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"CR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845851 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"CI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845851 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DVFR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"DVFR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845851 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DVFI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"DVFI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845851 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZER CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZER\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845851 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZEI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZEI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845852 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845852 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"ZI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845852 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"OR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845852 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"OI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845853 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NR CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"NR\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845853 "|CALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NI CALU.v(146) " "Verilog HDL Always Construct warning at CALU.v(146): inferring latch(es) for variable \"NI\", which holds its previous value in one or more paths through the always construct" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726237845853 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NI CALU.v(161) " "Inferred latch for \"NI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845864 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NR CALU.v(161) " "Inferred latch for \"NR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845864 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OI CALU.v(161) " "Inferred latch for \"OI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845864 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OR CALU.v(161) " "Inferred latch for \"OR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845864 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZI CALU.v(161) " "Inferred latch for \"ZI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845865 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZR CALU.v(161) " "Inferred latch for \"ZR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845865 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZEI CALU.v(161) " "Inferred latch for \"ZEI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845865 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZER CALU.v(161) " "Inferred latch for \"ZER\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845865 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DVFI CALU.v(161) " "Inferred latch for \"DVFI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845866 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DVFR CALU.v(161) " "Inferred latch for \"DVFR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845866 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CI CALU.v(161) " "Inferred latch for \"CI\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845866 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CR CALU.v(161) " "Inferred latch for \"CR\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845866 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[0\] CALU.v(161) " "Inferred latch for \"Zout\[0\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845866 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[1\] CALU.v(161) " "Inferred latch for \"Zout\[1\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845867 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[2\] CALU.v(161) " "Inferred latch for \"Zout\[2\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845867 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[3\] CALU.v(161) " "Inferred latch for \"Zout\[3\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845867 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[4\] CALU.v(161) " "Inferred latch for \"Zout\[4\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845867 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[5\] CALU.v(161) " "Inferred latch for \"Zout\[5\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845867 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[6\] CALU.v(161) " "Inferred latch for \"Zout\[6\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845868 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[7\] CALU.v(161) " "Inferred latch for \"Zout\[7\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845868 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[8\] CALU.v(161) " "Inferred latch for \"Zout\[8\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845868 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[9\] CALU.v(161) " "Inferred latch for \"Zout\[9\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845868 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[10\] CALU.v(161) " "Inferred latch for \"Zout\[10\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845869 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[11\] CALU.v(161) " "Inferred latch for \"Zout\[11\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845869 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[12\] CALU.v(161) " "Inferred latch for \"Zout\[12\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845869 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[13\] CALU.v(161) " "Inferred latch for \"Zout\[13\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845869 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[14\] CALU.v(161) " "Inferred latch for \"Zout\[14\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845870 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[15\] CALU.v(161) " "Inferred latch for \"Zout\[15\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845870 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[16\] CALU.v(161) " "Inferred latch for \"Zout\[16\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845870 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[17\] CALU.v(161) " "Inferred latch for \"Zout\[17\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845870 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[18\] CALU.v(161) " "Inferred latch for \"Zout\[18\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845870 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[19\] CALU.v(161) " "Inferred latch for \"Zout\[19\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845871 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[20\] CALU.v(161) " "Inferred latch for \"Zout\[20\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845871 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[21\] CALU.v(161) " "Inferred latch for \"Zout\[21\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845871 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[22\] CALU.v(161) " "Inferred latch for \"Zout\[22\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845872 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[23\] CALU.v(161) " "Inferred latch for \"Zout\[23\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845872 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[24\] CALU.v(161) " "Inferred latch for \"Zout\[24\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845872 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[25\] CALU.v(161) " "Inferred latch for \"Zout\[25\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845872 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[26\] CALU.v(161) " "Inferred latch for \"Zout\[26\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845872 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[27\] CALU.v(161) " "Inferred latch for \"Zout\[27\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845873 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[28\] CALU.v(161) " "Inferred latch for \"Zout\[28\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845873 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[29\] CALU.v(161) " "Inferred latch for \"Zout\[29\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845873 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[30\] CALU.v(161) " "Inferred latch for \"Zout\[30\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845873 "|CALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zout\[31\] CALU.v(161) " "Inferred latch for \"Zout\[31\]\" at CALU.v(161)" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237845874 "|CALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_16bit adder_subtractor_16bit:ADD_SUB0 " "Elaborating entity \"adder_subtractor_16bit\" for hierarchy \"adder_subtractor_16bit:ADD_SUB0\"" {  } { { "CALU.v" "ADD_SUB0" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singed_multiplier singed_multiplier:ac " "Elaborating entity \"singed_multiplier\" for hierarchy \"singed_multiplier:ac\"" {  } { { "CALU.v" "ac" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_16bit carry_look_ahead_16bit:realPrtmul " "Elaborating entity \"carry_look_ahead_16bit\" for hierarchy \"carry_look_ahead_16bit:realPrtmul\"" {  } { { "CALU.v" "realPrtmul" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead_4bit carry_look_ahead_16bit:realPrtmul\|carry_look_ahead_4bit:cla1 " "Elaborating entity \"carry_look_ahead_4bit\" for hierarchy \"carry_look_ahead_16bit:realPrtmul\|carry_look_ahead_4bit:cla1\"" {  } { { "carry_look_ahead_16bit.v" "cla1" { Text "/home/muslim/HDD/Comlpex_ALU/carry_look_ahead_16bit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signed_Divider Signed_Divider:divReal " "Elaborating entity \"Signed_Divider\" for hierarchy \"Signed_Divider:divReal\"" {  } { { "CALU.v" "divReal" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(24) " "Verilog HDL assignment warning at Signed_Divider.v(24): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845931 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(27) " "Verilog HDL assignment warning at Signed_Divider.v(27): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845931 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(44) " "Verilog HDL assignment warning at Signed_Divider.v(44): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845931 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(45) " "Verilog HDL assignment warning at Signed_Divider.v(45): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845931 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(47) " "Verilog HDL assignment warning at Signed_Divider.v(47): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845931 "|CALU|Signed_Divider:divReal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Signed_Divider.v(51) " "Verilog HDL assignment warning at Signed_Divider.v(51): truncated value with size 32 to match size of target (16)" {  } { { "Signed_Divider.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/Signed_Divider.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726237845931 "|CALU|Signed_Divider:divReal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude magnitude:Zmag " "Elaborating entity \"magnitude\" for hierarchy \"magnitude:Zmag\"" {  } { { "CALU.v" "Zmag" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt magnitude:Zmag\|sqrt:sq1 " "Elaborating entity \"sqrt\" for hierarchy \"magnitude:Zmag\|sqrt:sq1\"" {  } { { "magnitude.v" "sq1" { Text "/home/muslim/HDD/Comlpex_ALU/magnitude.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_sign negate_sign:ns " "Elaborating entity \"negate_sign\" for hierarchy \"negate_sign:ns\"" {  } { { "CALU.v" "ns" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237845946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[0\]\$latch " "LATCH primitive \"Zout\[0\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[1\]\$latch " "LATCH primitive \"Zout\[1\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[2\]\$latch " "LATCH primitive \"Zout\[2\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[3\]\$latch " "LATCH primitive \"Zout\[3\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[4\]\$latch " "LATCH primitive \"Zout\[4\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[5\]\$latch " "LATCH primitive \"Zout\[5\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[6\]\$latch " "LATCH primitive \"Zout\[6\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[7\]\$latch " "LATCH primitive \"Zout\[7\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[8\]\$latch " "LATCH primitive \"Zout\[8\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[9\]\$latch " "LATCH primitive \"Zout\[9\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847562 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[10\]\$latch " "LATCH primitive \"Zout\[10\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[11\]\$latch " "LATCH primitive \"Zout\[11\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[12\]\$latch " "LATCH primitive \"Zout\[12\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[13\]\$latch " "LATCH primitive \"Zout\[13\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[14\]\$latch " "LATCH primitive \"Zout\[14\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[15\]\$latch " "LATCH primitive \"Zout\[15\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[16\]\$latch " "LATCH primitive \"Zout\[16\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[17\]\$latch " "LATCH primitive \"Zout\[17\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[18\]\$latch " "LATCH primitive \"Zout\[18\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[19\]\$latch " "LATCH primitive \"Zout\[19\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[20\]\$latch " "LATCH primitive \"Zout\[20\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[21\]\$latch " "LATCH primitive \"Zout\[21\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[22\]\$latch " "LATCH primitive \"Zout\[22\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[23\]\$latch " "LATCH primitive \"Zout\[23\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[24\]\$latch " "LATCH primitive \"Zout\[24\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[25\]\$latch " "LATCH primitive \"Zout\[25\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[26\]\$latch " "LATCH primitive \"Zout\[26\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[27\]\$latch " "LATCH primitive \"Zout\[27\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[28\]\$latch " "LATCH primitive \"Zout\[28\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[29\]\$latch " "LATCH primitive \"Zout\[29\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[30\]\$latch " "LATCH primitive \"Zout\[30\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847563 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Zout\[31\]\$latch " "LATCH primitive \"Zout\[31\]\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CR\$latch " "LATCH primitive \"CR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CI\$latch " "LATCH primitive \"CI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZR\$latch " "LATCH primitive \"ZR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ZI\$latch " "LATCH primitive \"ZI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OR\$latch " "LATCH primitive \"OR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OI\$latch " "LATCH primitive \"OI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NR\$latch " "LATCH primitive \"NR\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "NI\$latch " "LATCH primitive \"NI\$latch\" is permanently enabled" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726237847564 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726237848060 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ZEI\$latch ZER\$latch " "Duplicate LATCH primitive \"ZEI\$latch\" merged with LATCH primitive \"ZER\$latch\"" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1726237848106 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1726237848106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DVFR\$latch " "Latch DVFR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726237848108 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Opcode\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Opcode\[3\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726237848108 ""}  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726237848108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DVFI\$latch " "Latch DVFI\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726237848108 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Opcode\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Opcode\[3\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726237848108 ""}  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726237848108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ZER\$latch " "Latch ZER\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Opcode\[0\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726237848109 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Opcode\[3\] " "Ports ENA and CLR on the latch are fed by the same signal Opcode\[3\]" {  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726237848109 ""}  } { { "CALU.v" "" { Text "/home/muslim/HDD/Comlpex_ALU/CALU.v" 161 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726237848109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726237849262 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/muslim/HDD/Comlpex_ALU/output_files/CALU.map.smsg " "Generated suppressed messages file /home/muslim/HDD/Comlpex_ALU/output_files/CALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237850476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726237850876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726237850876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2427 " "Implemented 2427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726237851163 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726237851163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2307 " "Implemented 2307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726237851163 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1726237851163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726237851163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726237851190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 19:30:51 2024 " "Processing ended: Fri Sep 13 19:30:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726237851190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726237851190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726237851190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726237851190 ""}
