

Implementation tool: Xilinx Vivado v.2018.3
Project:             HLS
Solution:            arbitrary_clock_gen_1
Device target:       xc7z020clg400-1
Report date:         Sun Jul 21 12:34:14 CDT 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            356
FF:             104
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.242
Timing met
