
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036952                       # Number of seconds simulated
sim_ticks                                 36952458753                       # Number of ticks simulated
final_tick                               566516838690                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295286                       # Simulator instruction rate (inst/s)
host_op_rate                                   372819                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2466873                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927988                       # Number of bytes of host memory used
host_seconds                                 14979.47                       # Real time elapsed on the host
sim_insts                                  4423227999                       # Number of instructions simulated
sim_ops                                    5584638787                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2354304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       685696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       569088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1249024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4865152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2197632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2197632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18393                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4446                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9758                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38009                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17169                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17169                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63711701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18556167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15400545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33800836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131659764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48495                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58886                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45031                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59471875                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59471875                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59471875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63711701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18556167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15400545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33800836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191131639                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88615010                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31006251                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25434587                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017313                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13015812                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12089317                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157777                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87025                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32031621                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170357084                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31006251                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15247094                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36601383                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815361                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8116888                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15665877                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803544                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85515618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48914235     57.20%     57.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3652477      4.27%     61.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198145      3.74%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3435094      4.02%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3005693      3.51%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1570373      1.84%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025384      1.20%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2717977      3.18%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17996240     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85515618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349898                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922440                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33692250                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7697650                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34819011                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547427                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8759271                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078273                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6574                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202071252                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8759271                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35366226                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3926616                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1056863                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33658155                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2748479                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195212119                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11461                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1720817                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750325                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          121                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271151344                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910271734                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910271734                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102892080                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34003                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17955                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7289692                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19246543                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10031795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240707                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3142971                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184009386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147801656                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286005                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61107452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186780811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1915                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85515618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728359                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906365                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31281787     36.58%     36.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17883137     20.91%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11955890     13.98%     71.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7632667      8.93%     80.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7542545      8.82%     89.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433474      5.18%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3387035      3.96%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743686      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655397      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85515618                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083824     70.03%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203795     13.17%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259905     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121591903     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017466      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15735249     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8441016      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147801656                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.667908                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547566                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010471                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382952497                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245151825                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143655672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149349222                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261309                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7034414                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          502                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1046                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2290122                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8759271                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3153436                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162291                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184043345                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       300150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19246543                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10031795                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116252                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6709                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1046                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130663                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363623                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145214064                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14783773                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587588                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982109                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586384                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198336                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638707                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143800377                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143655672                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93719508                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261831296                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621121                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357939                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61625251                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042447                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76756347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31439790     40.96%     40.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455883     26.65%     67.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385497     10.92%     78.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292218      5.59%     84.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3681115      4.80%     88.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806431      2.35%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996477      2.60%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008576      1.31%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690360      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76756347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690360                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257113158                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376861768                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3099392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886150                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886150                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.128477                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.128477                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655642652                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197058162                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189478412                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88615010                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32360067                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26379603                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2160233                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13714637                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12652920                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3491000                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96030                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32373456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177716834                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32360067                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16143920                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39483634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11475843                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5460361                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15983157                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1049146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86606428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47122794     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2612369      3.02%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4884170      5.64%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4864912      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3019468      3.49%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2406424      2.78%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1502654      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1411649      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18781988     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86606428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365176                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.005494                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33756472                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5399793                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37928759                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       232680                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9288717                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5476996                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     213224525                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9288717                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36208764                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1036158                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1006329                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35661836                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3404618                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     205588435                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           48                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1418379                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1041155                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    288690024                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    959100077                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    959100077                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178647166                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110042798                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36687                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17590                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9471785                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19015652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9708588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122055                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3528832                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         193848582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        154455633                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303341                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65494820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    200327850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     86606428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783420                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896338                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29569145     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18806197     21.71%     55.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12562681     14.51%     70.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8151278      9.41%     79.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8576895      9.90%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4152270      4.79%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3277582      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       747222      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       763158      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86606428                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963380     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        182500     13.76%     86.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       180830     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    129199619     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2075477      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17590      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14946361      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8216586      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154455633                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.742996                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1326710                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    397147744                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    259378940                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150924574                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     155782343                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       483744                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7369690                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2331013                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9288717                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         529871                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92042                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    193883765                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       387245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19015652                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9708588                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17590                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1351617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1199457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2551074                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152414208                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14261234                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2041424                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22286942                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21613290                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8025708                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.719959                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150972110                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150924574                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96201455                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        276052653                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.703149                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348490                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104043570                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128107903                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65776398                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2186378                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77317711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656902                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149414                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29238224     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21702153     28.07%     65.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9016152     11.66%     77.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4495197      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4487609      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1819282      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1827708      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       976327      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3755059      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77317711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104043570                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128107903                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19023533                       # Number of memory references committed
system.switch_cpus1.commit.loads             11645958                       # Number of loads committed
system.switch_cpus1.commit.membars              17590                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18491050                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115415290                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2642184                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3755059                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267446953                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          397063411                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2008582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104043570                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128107903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104043570                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851711                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851711                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174108                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174108                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684666987                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      209662234                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195874876                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35180                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88615010                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33049671                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26964580                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2207081                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14045842                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13029637                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3422483                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97117                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34261893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179542154                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33049671                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16452120                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38925695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11508082                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5852633                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16683200                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       854193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88322984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.513774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.331701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49397289     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3194228      3.62%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4774475      5.41%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3320584      3.76%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2319970      2.63%     71.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2266906      2.57%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1379151      1.56%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2933308      3.32%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18737073     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88322984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372958                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026092                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35231973                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6093331                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37173213                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       541991                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9282470                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5566951                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215062128                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9282470                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37201457                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         511637                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2734422                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35705860                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2887133                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     208680835                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1205493                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       981876                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    292722016                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    971423609                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    971423609                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180240375                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       112481558                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37577                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17973                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8557116                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19130440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9796448                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116715                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3307212                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194476038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35877                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155382512                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       308552                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64804010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    198310450                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88322984                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759253                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.913476                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32037899     36.27%     36.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17393533     19.69%     55.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12882821     14.59%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8419825      9.53%     80.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8406902      9.52%     89.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4076455      4.62%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3609034      4.09%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       672345      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       824170      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88322984                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         847403     71.33%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167846     14.13%     85.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172709     14.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129986606     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1961985      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17904      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15274184      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8141833      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155382512                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753456                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1187958                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007645                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    400584513                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259316338                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151084076                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156570470                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       486472                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7418762                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6487                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          413                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2349017                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9282470                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         264546                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50377                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194511917                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       674434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19130440                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9796448                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17973                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          413                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1346462                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1199208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2545670                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152527619                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14274261                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2854888                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22222098                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21676768                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7947837                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721239                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151148695                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151084076                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97897595                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        278148484                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704949                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351962                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104796342                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129176036                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65336044                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35808                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2224776                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79040514                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634302                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30691413     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22418616     28.36%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8465181     10.71%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4743955      6.00%     83.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4033384      5.10%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1804015      2.28%     91.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1728447      2.19%     93.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1173124      1.48%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3982379      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79040514                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104796342                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129176036                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19159101                       # Number of memory references committed
system.switch_cpus2.commit.loads             11711670                       # Number of loads committed
system.switch_cpus2.commit.membars              17904                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18742089                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116291583                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2671675                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3982379                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           269570215                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          398312627                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 292026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104796342                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129176036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104796342                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182603                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182603                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       685034196                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      210191886                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197641461                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35808                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88615010                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31639729                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25749719                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2113928                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13479552                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12472222                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3259881                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93509                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34978535                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172797564                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31639729                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15732103                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36314659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10845709                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6032991                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17098857                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       849496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86021892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.474214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49707233     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1963387      2.28%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2553870      2.97%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3847093      4.47%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3737372      4.34%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2841717      3.30%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1687197      1.96%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2529310      2.94%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17154713     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86021892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357047                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.949981                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36132732                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5913248                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35007598                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272879                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8695434                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5357383                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     206748924                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1349                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8695434                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38047880                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1037395                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2088061                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33320369                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2832747                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200732930                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          771                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1224408                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       888816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          114                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    279703802                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    934845758                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    934845758                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173957167                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105746606                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42549                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24053                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8000536                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18607963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9861008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191085                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3602393                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186568494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150273269                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       278666                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60637808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184527779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6514                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86021892                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.746919                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894321                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30115852     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18844196     21.91%     56.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12270796     14.26%     71.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8241403      9.58%     80.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7713773      8.97%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4133288      4.80%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3033309      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       912314      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       756961      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86021892                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         739433     69.46%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152008     14.28%     83.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173043     16.26%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125063338     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2123257      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16981      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14836845      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8232848      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150273269                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.695799                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1064491                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007084                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    387911582                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247247640                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146065847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151337760                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       508842                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7129002                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          909                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2503594                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          400                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8695434                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         610971                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99263                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    186608973                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1281625                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18607963                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9861008                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23494                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          909                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1294040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1190205                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2484245                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147407931                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13967382                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2865333                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22024949                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20650316                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8057567                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.663465                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146104685                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146065847                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93859355                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        263569252                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648319                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356109                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101877141                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125211220                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61397992                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2148779                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77326458                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619255                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147200                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30049325     38.86%     38.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22127220     28.62%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8124400     10.51%     77.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4656238      6.02%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3900724      5.04%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1977569      2.56%     91.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1868472      2.42%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       815167      1.05%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3807343      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77326458                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101877141                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125211220                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18836366                       # Number of memory references committed
system.switch_cpus3.commit.loads             11478956                       # Number of loads committed
system.switch_cpus3.commit.membars              16980                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17958352                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112860751                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2554805                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3807343                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260128327                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          381918402                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2593118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101877141                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125211220                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101877141                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869822                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869822                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.149660                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.149660                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663333336                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201769162                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190925316                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33960                       # number of misc regfile writes
system.l20.replacements                         18404                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684308                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26596                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.729734                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.295092                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.027939                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5432.734182                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2746.942787                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001013                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000492                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.663176                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335320                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77620                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77620                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17884                       # number of Writeback hits
system.l20.Writeback_hits::total                17884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77620                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77620                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77620                       # number of overall hits
system.l20.overall_hits::total                  77620                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18393                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18404                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18393                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18404                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18393                       # number of overall misses
system.l20.overall_misses::total                18404                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1088885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3106667508                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3107756393                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1088885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3106667508                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3107756393                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1088885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3106667508                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3107756393                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96013                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96024                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96013                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96024                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96013                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96024                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191568                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191660                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191568                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191660                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191568                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191660                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168904.882727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168863.094599                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168904.882727                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168863.094599                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168904.882727                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168863.094599                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4268                       # number of writebacks
system.l20.writebacks::total                     4268                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18393                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18404                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18393                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18404                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18393                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18404                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       964255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2897164384                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2898128639                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       964255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2897164384                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2898128639                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       964255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2897164384                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2898128639                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191568                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191660                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191568                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191660                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191568                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191660                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157514.510085                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157472.758042                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157514.510085                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157472.758042                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157514.510085                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157472.758042                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5372                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          361550                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13564                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.655116                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          267.779438                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.837322                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2571.907330                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5340.475910                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032688                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001445                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.313954                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.651914                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35168                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35168                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10688                       # number of Writeback hits
system.l21.Writeback_hits::total                10688                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35168                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35168                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35168                       # number of overall hits
system.l21.overall_hits::total                  35168                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5357                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5371                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5357                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5371                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5357                       # number of overall misses
system.l21.overall_misses::total                 5371                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2769407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    884031800                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      886801207                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2769407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    884031800                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       886801207                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2769407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    884031800                       # number of overall miss cycles
system.l21.overall_miss_latency::total      886801207                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40525                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40539                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10688                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10688                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40525                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40539                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40525                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40539                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132490                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132190                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132490                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132190                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132490                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 197814.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 165023.669965                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 165109.142990                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 197814.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 165023.669965                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 165109.142990                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 197814.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 165023.669965                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 165109.142990                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3571                       # number of writebacks
system.l21.writebacks::total                     3571                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5357                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5371                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5357                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5371                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5357                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5371                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2603287                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    821725943                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    824329230                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2603287                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    821725943                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    824329230                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2603287                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    821725943                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    824329230                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132490                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132190                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132490                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132190                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132490                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 185949.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153392.933172                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 153477.793707                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 185949.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153392.933172                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 153477.793707                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 185949.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153392.933172                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 153477.793707                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4463                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          317677                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12655                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.102884                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          383.314720                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.997207                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2152.717418                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5640.970655                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046791                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001831                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.262783                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.688595                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30107                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30107                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9833                       # number of Writeback hits
system.l22.Writeback_hits::total                 9833                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30107                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30107                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30107                       # number of overall hits
system.l22.overall_hits::total                  30107                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4446                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4463                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4446                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4463                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4446                       # number of overall misses
system.l22.overall_misses::total                 4463                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3905104                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    723308955                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      727214059                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3905104                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    723308955                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       727214059                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3905104                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    723308955                       # number of overall miss cycles
system.l22.overall_miss_latency::total      727214059                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34553                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34570                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9833                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9833                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34553                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34570                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34553                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34570                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.128672                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129100                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.128672                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129100                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.128672                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129100                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       229712                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162687.574224                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 162942.876765                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       229712                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162687.574224                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 162942.876765                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       229712                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162687.574224                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 162942.876765                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2925                       # number of writebacks
system.l22.writebacks::total                     2925                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4446                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4463                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4446                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4463                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4446                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4463                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3711261                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    672630342                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    676341603                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3711261                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    672630342                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    676341603                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3711261                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    672630342                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    676341603                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128672                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129100                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.128672                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129100                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.128672                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129100                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 218309.470588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151288.875843                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151544.163791                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 218309.470588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151288.875843                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151544.163791                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 218309.470588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151288.875843                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151544.163791                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9772                       # number of replacements
system.l23.tagsinuse                      8191.976112                       # Cycle average of tags in use
system.l23.total_refs                          560380                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17964                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.194611                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          359.974554                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.814433                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4032.209955                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3791.977170                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043942                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000954                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492213                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.462888                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43389                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43389                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25670                       # number of Writeback hits
system.l23.Writeback_hits::total                25670                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43389                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43389                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43389                       # number of overall hits
system.l23.overall_hits::total                  43389                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9753                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9766                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9758                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9771                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9758                       # number of overall misses
system.l23.overall_misses::total                 9771                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3349672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1429367666                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1432717338                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       536602                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       536602                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3349672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1429904268                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1433253940                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3349672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1429904268                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1433253940                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53142                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53155                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25670                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25670                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53147                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53160                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53147                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53160                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183527                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183727                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183604                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183804                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183604                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183804                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146556.717523                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146704.621954                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 107320.400000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 107320.400000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146536.612830                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146684.468325                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146536.612830                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146684.468325                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6405                       # number of writebacks
system.l23.writebacks::total                     6405                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9753                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9766                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9758                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9771                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9758                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9771                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1318058109                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1321259833                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       479368                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       479368                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1318537477                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1321739201                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1318537477                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1321739201                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183527                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183727                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183604                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183804                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183604                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183804                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135143.864349                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135291.811694                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 95873.600000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 95873.600000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135123.742263                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135271.640671                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135123.742263                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135271.640671                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996372                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015673527                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843327.635209                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996372                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15665866                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15665866                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15665866                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15665866                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15665866                       # number of overall hits
system.cpu0.icache.overall_hits::total       15665866                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1140255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1140255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15665877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15665877                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15665877                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15665877                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15665877                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15665877                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96013                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191882898                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96269                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1993.195089                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482911                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517089                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915949                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084051                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11618576                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11618576                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17073                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17073                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19327981                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19327981                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19327981                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19327981                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359558                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359558                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359678                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359678                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359678                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359678                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17892415665                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17892415665                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8771964                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8771964                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17901187629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17901187629                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17901187629                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17901187629                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11978134                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11978134                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19687659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19687659                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19687659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19687659                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030018                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030018                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018269                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018269                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018269                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018269                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49762.251612                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49762.251612                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 73099.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73099.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49770.037725                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49770.037725                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49770.037725                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49770.037725                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17884                       # number of writebacks
system.cpu0.dcache.writebacks::total            17884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263545                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263545                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263665                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263665                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263665                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263665                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96013                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96013                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96013                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96013                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96013                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96013                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3765492588                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3765492588                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3765492588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3765492588                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3765492588                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3765492588                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39218.570277                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39218.570277                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39218.570277                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39218.570277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39218.570277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39218.570277                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997680                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018943013                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200740.848812                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997680                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15983139                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15983139                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15983139                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15983139                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15983139                       # number of overall hits
system.cpu1.icache.overall_hits::total       15983139                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3815509                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3815509                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3815509                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3815509                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3815509                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3815509                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15983157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15983157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15983157                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15983157                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15983157                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15983157                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211972.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211972.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211972.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211972.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211972.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211972.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2816566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2816566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2816566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2816566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2816566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2816566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201183.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 201183.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40525                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170358918                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40781                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4177.409039                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.897537                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.102463                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905850                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094150                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10881000                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10881000                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7342974                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7342974                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17590                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17590                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17590                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18223974                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18223974                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18223974                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18223974                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       104715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       104715                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       104715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        104715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       104715                       # number of overall misses
system.cpu1.dcache.overall_misses::total       104715                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5780293351                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5780293351                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5780293351                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5780293351                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5780293351                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5780293351                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10985715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10985715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7342974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7342974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17590                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17590                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18328689                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18328689                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18328689                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18328689                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005713                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005713                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005713                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005713                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55200.242095                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55200.242095                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55200.242095                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55200.242095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55200.242095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55200.242095                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10688                       # number of writebacks
system.cpu1.dcache.writebacks::total            10688                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64190                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64190                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64190                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64190                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40525                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40525                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40525                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40525                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40525                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40525                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1115827402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1115827402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1115827402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1115827402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1115827402                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1115827402                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27534.297397                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27534.297397                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27534.297397                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27534.297397                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27534.297397                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27534.297397                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.040984                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023033746                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209576.125270                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.040984                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025707                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740450                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16683181                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16683181                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16683181                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16683181                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16683181                       # number of overall hits
system.cpu2.icache.overall_hits::total       16683181                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4272938                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4272938                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4272938                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4272938                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4272938                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4272938                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16683200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16683200                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16683200                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16683200                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16683200                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16683200                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 224891.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 224891.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 224891.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 224891.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 224891.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 224891.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3922425                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3922425                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3922425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3922425                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3922425                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3922425                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 230730.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 230730.882353                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 230730.882353                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 230730.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 230730.882353                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 230730.882353                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34553                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165455061                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34809                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4753.226493                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.062123                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.937877                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902586                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097414                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10866894                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10866894                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7411623                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7411623                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17938                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17938                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17904                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17904                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18278517                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18278517                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18278517                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18278517                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69558                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69558                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69558                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69558                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69558                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69558                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2760689135                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2760689135                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2760689135                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2760689135                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2760689135                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2760689135                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10936452                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10936452                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7411623                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7411623                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18348075                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18348075                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18348075                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18348075                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006360                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39689.024052                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39689.024052                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39689.024052                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39689.024052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39689.024052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39689.024052                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9833                       # number of writebacks
system.cpu2.dcache.writebacks::total             9833                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35005                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35005                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35005                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35005                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35005                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35005                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34553                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34553                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34553                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34553                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34553                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34553                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    959505579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    959505579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    959505579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    959505579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    959505579                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    959505579                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27769.096142                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27769.096142                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27769.096142                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27769.096142                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27769.096142                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27769.096142                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996878                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020322260                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057101.330645                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996878                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17098839                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17098839                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17098839                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17098839                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17098839                       # number of overall hits
system.cpu3.icache.overall_hits::total       17098839                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4692779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4692779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17098857                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17098857                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17098857                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17098857                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17098857                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17098857                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53147                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174449926                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53403                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3266.669026                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232664                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767336                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911065                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088935                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10627599                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10627599                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7318229                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7318229                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17957                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17957                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16980                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16980                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17945828                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17945828                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17945828                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17945828                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134288                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134288                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4190                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4190                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138478                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138478                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138478                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138478                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7546494828                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7546494828                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    521980267                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    521980267                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8068475095                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8068475095                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8068475095                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8068475095                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10761887                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10761887                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7322419                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7322419                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16980                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16980                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18084306                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18084306                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18084306                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18084306                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012478                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012478                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000572                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000572                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007657                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007657                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007657                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007657                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56196.345377                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56196.345377                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124577.629356                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124577.629356                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58265.393023                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58265.393023                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58265.393023                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58265.393023                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1798650                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        85650                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25670                       # number of writebacks
system.cpu3.dcache.writebacks::total            25670                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81146                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81146                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4185                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4185                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85331                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85331                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85331                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85331                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53142                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53142                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53147                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53147                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53147                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53147                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1793893950                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1793893950                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       541602                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       541602                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1794435552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1794435552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1794435552                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1794435552                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33756.613413                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33756.613413                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 108320.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108320.400000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33763.628276                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33763.628276                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33763.628276                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33763.628276                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
