

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Thu Aug  1 16:44:38 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       WRp_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.091|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  418186|  418186|  418186|  418186|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Filter2_Loop_W_Row_Loop  |  418184|  418184|        81|         72|          1|  5808|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 72, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 1
  Pipeline-0 : II = 72, D = 81, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 83 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 2 
83 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_5), !map !7"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_4), !map !14"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_3), !map !20"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_2), !map !26"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_1), !map !32"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_0), !map !38"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out), !map !44"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 91 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:10]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 16.0>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i13 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [conv/conv.cpp:10]   --->   Operation 93 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln37_1, %ifFalse ]" [conv/conv.cpp:37]   --->   Operation 94 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i10 [ 0, %0 ], [ %select_ln13, %ifFalse ]" [conv/conv.cpp:13]   --->   Operation 95 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln37_5, %ifFalse ]" [conv/conv.cpp:37]   --->   Operation 96 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln16, %ifFalse ]" [conv/conv.cpp:16]   --->   Operation 97 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln28_2, %ifFalse ]" [conv/conv.cpp:28]   --->   Operation 98 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]"   --->   Operation 99 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_3_2_5, %ifFalse ]" [conv/conv.cpp:28]   --->   Operation 100 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:28]   --->   Operation 101 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i4 %c_0, 2" [conv/conv.cpp:28]   --->   Operation 102 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (2.09ns)   --->   "%icmp_ln10 = icmp eq i13 %indvar_flatten47, -2384" [conv/conv.cpp:10]   --->   Operation 103 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.67ns)   --->   "%add_ln10 = add i13 %indvar_flatten47, 1" [conv/conv.cpp:10]   --->   Operation 104 'add' 'add_ln10' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %W_Row_Loop" [conv/conv.cpp:10]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:10]   --->   Operation 106 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.77ns)   --->   "%icmp_ln13 = icmp eq i10 %indvar_flatten14, -496" [conv/conv.cpp:13]   --->   Operation 107 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln13, i4 0, i4 %c_0" [conv/conv.cpp:37]   --->   Operation 108 'select' 'select_ln37' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.02ns)   --->   "%select_ln37_1 = select i1 %icmp_ln13, i4 %r, i4 %r_0" [conv/conv.cpp:37]   --->   Operation 109 'select' 'select_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_8)   --->   "%select_ln37_2 = select i1 %icmp_ln13, i4 1, i4 %c" [conv/conv.cpp:37]   --->   Operation 110 'select' 'select_ln37_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_9)   --->   "%select_ln37_3 = select i1 %icmp_ln13, i4 2, i4 %add_ln28_2" [conv/conv.cpp:37]   --->   Operation 111 'select' 'select_ln37_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns)   --->   "%xor_ln37 = xor i1 %icmp_ln13, true" [conv/conv.cpp:37]   --->   Operation 112 'xor' 'xor_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:20]   --->   Operation 113 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_2)   --->   "%and_ln37 = and i1 %icmp_ln20, %xor_ln37" [conv/conv.cpp:37]   --->   Operation 114 'and' 'and_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.48ns)   --->   "%icmp_ln16 = icmp eq i7 %indvar_flatten, 48" [conv/conv.cpp:16]   --->   Operation 115 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln37_1 = and i1 %icmp_ln16, %xor_ln37" [conv/conv.cpp:37]   --->   Operation 116 'and' 'and_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (1.73ns)   --->   "%add_ln28_3 = add i4 %select_ln37, 1" [conv/conv.cpp:28]   --->   Operation 117 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.97ns)   --->   "%or_ln37 = or i1 %and_ln37_1, %icmp_ln13" [conv/conv.cpp:37]   --->   Operation 118 'or' 'or_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.21ns)   --->   "%select_ln37_4 = select i1 %or_ln37, i5 0, i5 %f_0" [conv/conv.cpp:37]   --->   Operation 119 'select' 'select_ln37_4' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.02ns)   --->   "%select_ln37_5 = select i1 %and_ln37_1, i4 %add_ln28_3, i4 %select_ln37" [conv/conv.cpp:37]   --->   Operation 120 'select' 'select_ln37_5' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %select_ln37_5 to i8" [conv/conv.cpp:37]   --->   Operation 121 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.73ns)   --->   "%add_ln28_4 = add i4 %select_ln37, 2" [conv/conv.cpp:28]   --->   Operation 122 'add' 'add_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_8)   --->   "%select_ln37_6 = select i1 %and_ln37_1, i4 %add_ln28_4, i4 %select_ln37_2" [conv/conv.cpp:37]   --->   Operation 123 'select' 'select_ln37_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_8)   --->   "%zext_ln37_2 = zext i4 %select_ln37_6 to i8" [conv/conv.cpp:37]   --->   Operation 124 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.73ns)   --->   "%add_ln28_5 = add i4 %select_ln37, 3" [conv/conv.cpp:28]   --->   Operation 125 'add' 'add_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_9)   --->   "%select_ln37_7 = select i1 %and_ln37_1, i4 %add_ln28_5, i4 %select_ln37_3" [conv/conv.cpp:37]   --->   Operation 126 'select' 'select_ln37_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_9)   --->   "%zext_ln37_3 = zext i4 %select_ln37_7 to i8" [conv/conv.cpp:37]   --->   Operation 127 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_2)   --->   "%xor_ln37_1 = xor i1 %icmp_ln16, true" [conv/conv.cpp:37]   --->   Operation 128 'xor' 'xor_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_2)   --->   "%or_ln37_1 = or i1 %icmp_ln13, %xor_ln37_1" [conv/conv.cpp:37]   --->   Operation 129 'or' 'or_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_2 = and i1 %and_ln37, %or_ln37_1" [conv/conv.cpp:37]   --->   Operation 130 'and' 'and_ln37_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (1.78ns)   --->   "%f = add i5 %select_ln37_4, 1" [conv/conv.cpp:16]   --->   Operation 131 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln28_1)   --->   "%or_ln28 = or i1 %and_ln37_2, %and_ln37_1" [conv/conv.cpp:28]   --->   Operation 132 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln28_1 = or i1 %or_ln28, %icmp_ln13" [conv/conv.cpp:28]   --->   Operation 133 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.99ns)   --->   "%select_ln28 = select i1 %or_ln28_1, i2 0, i2 %wr_0" [conv/conv.cpp:28]   --->   Operation 134 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.21ns)   --->   "%select_ln28_2 = select i1 %and_ln37_2, i5 %f, i5 %select_ln37_4" [conv/conv.cpp:28]   --->   Operation 135 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %select_ln28_2 to i7" [conv/conv.cpp:28]   --->   Operation 136 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %select_ln28 to i4" [conv/conv.cpp:20]   --->   Operation 137 'zext' 'zext_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln28, i4 0)" [conv/conv.cpp:28]   --->   Operation 138 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i6 %tmp_3 to i7" [conv/conv.cpp:28]   --->   Operation 139 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.82ns)   --->   "%add_ln28_6 = add i7 %zext_ln28, %zext_ln28_3" [conv/conv.cpp:28]   --->   Operation 140 'add' 'add_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i7 %add_ln28_6 to i64" [conv/conv.cpp:28]   --->   Operation 141 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%conv_weights_0_0_add = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 142 'getelementptr' 'conv_weights_0_0_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%conv_weights_0_1_add = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 143 'getelementptr' 'conv_weights_0_1_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%conv_weights_0_2_add = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 144 'getelementptr' 'conv_weights_0_2_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%conv_weights_0_3_add = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 145 'getelementptr' 'conv_weights_0_3_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv_weights_0_4_add = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 146 'getelementptr' 'conv_weights_0_4_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%conv_weights_0_5_add = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 147 'getelementptr' 'conv_weights_0_5_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%conv_weights_1_0_add = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 148 'getelementptr' 'conv_weights_1_0_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv_weights_1_1_add = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 149 'getelementptr' 'conv_weights_1_1_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%conv_weights_1_2_add = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 150 'getelementptr' 'conv_weights_1_2_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%conv_weights_1_3_add = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 151 'getelementptr' 'conv_weights_1_3_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv_weights_1_4_add = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 152 'getelementptr' 'conv_weights_1_4_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%conv_weights_1_5_add = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 153 'getelementptr' 'conv_weights_1_5_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%conv_weights_2_0_add = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 154 'getelementptr' 'conv_weights_2_0_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%conv_weights_2_1_add = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 155 'getelementptr' 'conv_weights_2_1_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%conv_weights_2_2_add = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 156 'getelementptr' 'conv_weights_2_2_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%conv_weights_2_3_add = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 157 'getelementptr' 'conv_weights_2_3_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%conv_weights_2_4_add = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 158 'getelementptr' 'conv_weights_2_4_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%conv_weights_2_5_add = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln28_4" [conv/conv.cpp:28]   --->   Operation 159 'getelementptr' 'conv_weights_2_5_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %select_ln37_1, %zext_ln20" [conv/conv.cpp:28]   --->   Operation 160 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i4 %add_ln28 to i8" [conv/conv.cpp:28]   --->   Operation 161 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (3.49ns)   --->   "%mul_ln28 = mul i8 %zext_ln28_5, 13" [conv/conv.cpp:28]   --->   Operation 162 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.91ns)   --->   "%add_ln28_7 = add i8 %zext_ln37_1, %mul_ln28" [conv/conv.cpp:28]   --->   Operation 163 'add' 'add_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i8 %add_ln28_7 to i64" [conv/conv.cpp:28]   --->   Operation 164 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 165 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln28_8 = add i8 %zext_ln37_2, %mul_ln28" [conv/conv.cpp:28]   --->   Operation 166 'add' 'add_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %add_ln28_8 to i64" [conv/conv.cpp:28]   --->   Operation 167 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 168 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln28_9 = add i8 %zext_ln37_3, %mul_ln28" [conv/conv.cpp:28]   --->   Operation 169 'add' 'add_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 170 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 171 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 172 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 173 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 174 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 175 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 176 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%input_4_addr_1 = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 177 'getelementptr' 'input_4_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln28_6" [conv/conv.cpp:28]   --->   Operation 178 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%input_5_addr_1 = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln28_7" [conv/conv.cpp:28]   --->   Operation 179 'getelementptr' 'input_5_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:28]   --->   Operation 180 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 181 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:28]   --->   Operation 181 'load' 'input_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 182 [2/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:28]   --->   Operation 182 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 183 [2/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:28]   --->   Operation 183 'load' 'input_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 184 [2/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:28]   --->   Operation 184 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 185 [2/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:28]   --->   Operation 185 'load' 'input_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 186 [2/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:28]   --->   Operation 186 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 187 [2/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:28]   --->   Operation 187 'load' 'input_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 188 [2/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:28]   --->   Operation 188 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 189 [2/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:28]   --->   Operation 189 'load' 'input_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 190 [2/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:28]   --->   Operation 190 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 191 [2/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:28]   --->   Operation 191 'load' 'input_5_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 192 [2/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:28]   --->   Operation 192 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 193 [2/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 193 'load' 'input_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 194 [2/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:28]   --->   Operation 194 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 195 [2/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 195 'load' 'input_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 196 [2/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:28]   --->   Operation 196 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 197 [2/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 197 'load' 'input_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 198 [2/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:28]   --->   Operation 198 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 199 [2/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 199 'load' 'input_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 200 [2/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:28]   --->   Operation 200 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 201 [2/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 201 'load' 'input_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 202 [2/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:28]   --->   Operation 202 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 203 [2/2] (3.25ns)   --->   "%input_5_load_1 = load float* %input_5_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 203 'load' 'input_5_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_2 : Operation 204 [2/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:28]   --->   Operation 204 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 205 [2/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:28]   --->   Operation 205 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 206 [2/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:28]   --->   Operation 206 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 207 [2/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:28]   --->   Operation 207 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 208 [2/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:28]   --->   Operation 208 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 209 [2/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:28]   --->   Operation 209 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 210 [1/1] (1.87ns)   --->   "%add_ln16 = add i7 %indvar_flatten, 1" [conv/conv.cpp:16]   --->   Operation 210 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i8 %add_ln28_9 to i64" [conv/conv.cpp:28]   --->   Operation 211 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 212 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 213 'getelementptr' 'input_1_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 214 'getelementptr' 'input_2_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%input_3_addr_2 = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 215 'getelementptr' 'input_3_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%input_4_addr_2 = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 216 'getelementptr' 'input_4_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%input_5_addr_2 = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln28_8" [conv/conv.cpp:28]   --->   Operation 217 'getelementptr' 'input_5_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 218 [1/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:28]   --->   Operation 218 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 219 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:28]   --->   Operation 219 'load' 'input_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 220 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_0_load" [conv/conv.cpp:28]   --->   Operation 220 'fmul' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:28]   --->   Operation 221 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 222 [1/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:28]   --->   Operation 222 'load' 'input_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 223 [1/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:28]   --->   Operation 223 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 224 [1/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:28]   --->   Operation 224 'load' 'input_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 225 [1/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:28]   --->   Operation 225 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 226 [1/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:28]   --->   Operation 226 'load' 'input_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 227 [1/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:28]   --->   Operation 227 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 228 [1/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:28]   --->   Operation 228 'load' 'input_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 229 [1/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:28]   --->   Operation 229 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 230 [1/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:28]   --->   Operation 230 'load' 'input_5_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 231 [1/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:28]   --->   Operation 231 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 232 [1/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 232 'load' 'input_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 233 [1/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:28]   --->   Operation 233 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 234 [1/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 234 'load' 'input_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 235 [1/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:28]   --->   Operation 235 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 236 [1/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 236 'load' 'input_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 237 [1/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:28]   --->   Operation 237 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 238 [1/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 238 'load' 'input_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 239 [1/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:28]   --->   Operation 239 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 240 [1/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 240 'load' 'input_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 241 [1/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:28]   --->   Operation 241 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 242 [1/2] (3.25ns)   --->   "%input_5_load_1 = load float* %input_5_addr_1, align 4" [conv/conv.cpp:28]   --->   Operation 242 'load' 'input_5_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 243 [1/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:28]   --->   Operation 243 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 244 [2/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 244 'load' 'input_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 245 [1/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:28]   --->   Operation 245 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 246 [2/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 246 'load' 'input_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 247 [1/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:28]   --->   Operation 247 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 248 [2/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 248 'load' 'input_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 249 [1/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:28]   --->   Operation 249 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 250 [2/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 250 'load' 'input_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 251 [1/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:28]   --->   Operation 251 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 252 [2/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 252 'load' 'input_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_3 : Operation 253 [1/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:28]   --->   Operation 253 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 254 [2/2] (3.25ns)   --->   "%input_5_load_2 = load float* %input_5_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 254 'load' 'input_5_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 255 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_0_load" [conv/conv.cpp:28]   --->   Operation 255 'fmul' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_1_load" [conv/conv.cpp:28]   --->   Operation 256 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 257 'load' 'input_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 258 [1/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 258 'load' 'input_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 259 [1/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 259 'load' 'input_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 260 [1/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 260 'load' 'input_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 261 [1/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 261 'load' 'input_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 262 [1/2] (3.25ns)   --->   "%input_5_load_2 = load float* %input_5_addr_2, align 4" [conv/conv.cpp:28]   --->   Operation 262 'load' 'input_5_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 263 [1/1] (1.73ns)   --->   "%add_ln13 = add i10 %indvar_flatten14, 1" [conv/conv.cpp:13]   --->   Operation 263 'add' 'add_ln13' <Predicate = (!icmp_ln10 & !icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 264 [1/1] (0.69ns)   --->   "%select_ln28_1 = select i1 %or_ln28_1, float 0.000000e+00, float %w_sum_0" [conv/conv.cpp:28]   --->   Operation 264 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln28_1, %tmp_s" [conv/conv.cpp:28]   --->   Operation 265 'fadd' 'w_sum_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_weights_0_1_loa, %input_1_load" [conv/conv.cpp:28]   --->   Operation 266 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_2_load" [conv/conv.cpp:28]   --->   Operation 267 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 268 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln28_1, %tmp_s" [conv/conv.cpp:28]   --->   Operation 268 'fadd' 'w_sum_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_weights_0_2_loa, %input_2_load" [conv/conv.cpp:28]   --->   Operation 269 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [2/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_3_load" [conv/conv.cpp:28]   --->   Operation 270 'fmul' 'tmp_1_0_3' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 271 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln28_1, %tmp_s" [conv/conv.cpp:28]   --->   Operation 271 'fadd' 'w_sum_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/2] (12.3ns)   --->   "%tmp_1_0_3 = fmul float %conv_weights_0_3_loa, %input_3_load" [conv/conv.cpp:28]   --->   Operation 272 'fmul' 'tmp_1_0_3' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [2/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_4_load" [conv/conv.cpp:28]   --->   Operation 273 'fmul' 'tmp_1_0_4' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 274 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %select_ln28_1, %tmp_s" [conv/conv.cpp:28]   --->   Operation 274 'fadd' 'w_sum_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/2] (12.3ns)   --->   "%tmp_1_0_4 = fmul float %conv_weights_0_4_loa, %input_4_load" [conv/conv.cpp:28]   --->   Operation 275 'fmul' 'tmp_1_0_4' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [2/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_5_load" [conv/conv.cpp:28]   --->   Operation 276 'fmul' 'tmp_1_0_5' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 277 [4/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:28]   --->   Operation 277 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/2] (12.3ns)   --->   "%tmp_1_0_5 = fmul float %conv_weights_0_5_loa, %input_5_load" [conv/conv.cpp:28]   --->   Operation 278 'fmul' 'tmp_1_0_5' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_0_load_1" [conv/conv.cpp:28]   --->   Operation 279 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 280 [3/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:28]   --->   Operation 280 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_0_loa, %input_0_load_1" [conv/conv.cpp:28]   --->   Operation 281 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_1_load_1" [conv/conv.cpp:28]   --->   Operation 282 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 283 [2/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:28]   --->   Operation 283 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_weights_1_1_loa, %input_1_load_1" [conv/conv.cpp:28]   --->   Operation 284 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_2_load_1" [conv/conv.cpp:28]   --->   Operation 285 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 286 [1/4] (10.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv.cpp:28]   --->   Operation 286 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_weights_1_2_loa, %input_2_load_1" [conv/conv.cpp:28]   --->   Operation 287 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [2/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_3_load_1" [conv/conv.cpp:28]   --->   Operation 288 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 289 [4/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:28]   --->   Operation 289 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [1/2] (12.3ns)   --->   "%tmp_1_1_3 = fmul float %conv_weights_1_3_loa, %input_3_load_1" [conv/conv.cpp:28]   --->   Operation 290 'fmul' 'tmp_1_1_3' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [2/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_4_load_1" [conv/conv.cpp:28]   --->   Operation 291 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 292 [3/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:28]   --->   Operation 292 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [1/2] (12.3ns)   --->   "%tmp_1_1_4 = fmul float %conv_weights_1_4_loa, %input_4_load_1" [conv/conv.cpp:28]   --->   Operation 293 'fmul' 'tmp_1_1_4' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [2/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_5_load_1" [conv/conv.cpp:28]   --->   Operation 294 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 295 [2/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:28]   --->   Operation 295 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/2] (12.3ns)   --->   "%tmp_1_1_5 = fmul float %conv_weights_1_5_loa, %input_5_load_1" [conv/conv.cpp:28]   --->   Operation 296 'fmul' 'tmp_1_1_5' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_0_load_2" [conv/conv.cpp:28]   --->   Operation 297 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 298 [1/4] (10.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv.cpp:28]   --->   Operation 298 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_0_loa, %input_0_load_2" [conv/conv.cpp:28]   --->   Operation 299 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_1_load_2" [conv/conv.cpp:28]   --->   Operation 300 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 301 [4/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:28]   --->   Operation 301 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_weights_2_1_loa, %input_1_load_2" [conv/conv.cpp:28]   --->   Operation 302 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_2_load_2" [conv/conv.cpp:28]   --->   Operation 303 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 304 [3/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:28]   --->   Operation 304 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_weights_2_2_loa, %input_2_load_2" [conv/conv.cpp:28]   --->   Operation 305 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [2/2] (12.3ns)   --->   "%tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_3_load_2" [conv/conv.cpp:28]   --->   Operation 306 'fmul' 'tmp_1_2_3' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 307 [2/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:28]   --->   Operation 307 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 308 [1/2] (12.3ns)   --->   "%tmp_1_2_3 = fmul float %conv_weights_2_3_loa, %input_3_load_2" [conv/conv.cpp:28]   --->   Operation 308 'fmul' 'tmp_1_2_3' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [2/2] (12.3ns)   --->   "%tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_4_load_2" [conv/conv.cpp:28]   --->   Operation 309 'fmul' 'tmp_1_2_4' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 310 [1/4] (10.5ns)   --->   "%w_sum_3_0_3 = fadd float %w_sum_3_0_2, %tmp_1_0_3" [conv/conv.cpp:28]   --->   Operation 310 'fadd' 'w_sum_3_0_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/2] (12.3ns)   --->   "%tmp_1_2_4 = fmul float %conv_weights_2_4_loa, %input_4_load_2" [conv/conv.cpp:28]   --->   Operation 311 'fmul' 'tmp_1_2_4' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [2/2] (12.3ns)   --->   "%tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_5_load_2" [conv/conv.cpp:28]   --->   Operation 312 'fmul' 'tmp_1_2_5' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 313 [4/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:28]   --->   Operation 313 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/2] (12.3ns)   --->   "%tmp_1_2_5 = fmul float %conv_weights_2_5_loa, %input_5_load_2" [conv/conv.cpp:28]   --->   Operation 314 'fmul' 'tmp_1_2_5' <Predicate = (!icmp_ln10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 315 [3/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:28]   --->   Operation 315 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 316 [2/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:28]   --->   Operation 316 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 317 [1/4] (10.5ns)   --->   "%w_sum_3_0_4 = fadd float %w_sum_3_0_3, %tmp_1_0_4" [conv/conv.cpp:28]   --->   Operation 317 'fadd' 'w_sum_3_0_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 318 [4/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:28]   --->   Operation 318 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 319 [3/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:28]   --->   Operation 319 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 320 [2/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:28]   --->   Operation 320 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 321 [1/4] (10.5ns)   --->   "%w_sum_3_0_5 = fadd float %w_sum_3_0_4, %tmp_1_0_5" [conv/conv.cpp:28]   --->   Operation 321 'fadd' 'w_sum_3_0_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 322 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 322 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 323 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 323 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 324 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 324 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 325 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_5, %tmp_1_1" [conv/conv.cpp:28]   --->   Operation 325 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 326 [4/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:28]   --->   Operation 326 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 327 [3/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:28]   --->   Operation 327 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 328 [2/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:28]   --->   Operation 328 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 329 [1/4] (10.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv.cpp:28]   --->   Operation 329 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 330 [4/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:28]   --->   Operation 330 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 331 [3/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:28]   --->   Operation 331 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 332 [2/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:28]   --->   Operation 332 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 333 [1/4] (10.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv.cpp:28]   --->   Operation 333 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 334 [4/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:28]   --->   Operation 334 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 335 [3/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:28]   --->   Operation 335 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 336 [2/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:28]   --->   Operation 336 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 337 [1/4] (10.5ns)   --->   "%w_sum_3_1_3 = fadd float %w_sum_3_1_2, %tmp_1_1_3" [conv/conv.cpp:28]   --->   Operation 337 'fadd' 'w_sum_3_1_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 338 [4/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:28]   --->   Operation 338 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 339 [3/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:28]   --->   Operation 339 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 340 [2/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:28]   --->   Operation 340 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 341 [1/4] (10.5ns)   --->   "%w_sum_3_1_4 = fadd float %w_sum_3_1_3, %tmp_1_1_4" [conv/conv.cpp:28]   --->   Operation 341 'fadd' 'w_sum_3_1_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 342 [4/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:28]   --->   Operation 342 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 343 [3/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:28]   --->   Operation 343 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 10.5>
ST_51 : Operation 344 [2/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:28]   --->   Operation 344 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 345 [1/4] (10.5ns)   --->   "%w_sum_3_1_5 = fadd float %w_sum_3_1_4, %tmp_1_1_5" [conv/conv.cpp:28]   --->   Operation 345 'fadd' 'w_sum_3_1_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 346 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 346 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 347 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 347 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 10.5>
ST_55 : Operation 348 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 348 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 349 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_5, %tmp_1_2" [conv/conv.cpp:28]   --->   Operation 349 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 350 [4/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:28]   --->   Operation 350 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 351 [3/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:28]   --->   Operation 351 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 10.5>
ST_59 : Operation 352 [2/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:28]   --->   Operation 352 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 10.5>
ST_60 : Operation 353 [1/4] (10.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv.cpp:28]   --->   Operation 353 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 354 [4/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:28]   --->   Operation 354 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 355 [3/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:28]   --->   Operation 355 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 10.5>
ST_63 : Operation 356 [2/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:28]   --->   Operation 356 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 10.5>
ST_64 : Operation 357 [1/4] (10.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv.cpp:28]   --->   Operation 357 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 358 [4/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:28]   --->   Operation 358 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 359 [3/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:28]   --->   Operation 359 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 10.5>
ST_67 : Operation 360 [2/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:28]   --->   Operation 360 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 10.5>
ST_68 : Operation 361 [1/4] (10.5ns)   --->   "%w_sum_3_2_3 = fadd float %w_sum_3_2_2, %tmp_1_2_3" [conv/conv.cpp:28]   --->   Operation 361 'fadd' 'w_sum_3_2_3' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 362 [4/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:28]   --->   Operation 362 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 363 [3/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:28]   --->   Operation 363 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 10.5>
ST_71 : Operation 364 [2/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:28]   --->   Operation 364 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 10.5>
ST_72 : Operation 365 [1/4] (10.5ns)   --->   "%w_sum_3_2_4 = fadd float %w_sum_3_2_3, %tmp_1_2_4" [conv/conv.cpp:28]   --->   Operation 365 'fadd' 'w_sum_3_2_4' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 366 [4/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:28]   --->   Operation 366 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 367 [1/1] (1.56ns)   --->   "%wr = add i2 %select_ln28, 1" [conv/conv.cpp:20]   --->   Operation 367 'add' 'wr' <Predicate = (!icmp_ln10)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 368 [1/1] (0.99ns)   --->   "%select_ln16 = select i1 %or_ln37, i7 1, i7 %add_ln16" [conv/conv.cpp:16]   --->   Operation 368 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 369 [1/1] (0.68ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i10 1, i10 %add_ln13" [conv/conv.cpp:13]   --->   Operation 369 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 370 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 370 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %select_ln37_1 to i8" [conv/conv.cpp:37]   --->   Operation 371 'zext' 'zext_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_74 : Operation 372 [1/1] (3.36ns) (grouped into DSP with root node add_ln37)   --->   "%mul_ln37 = mul i8 %zext_ln37, 11" [conv/conv.cpp:37]   --->   Operation 372 'mul' 'mul_ln37' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 373 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln37 = add i8 %zext_ln37_1, %mul_ln37" [conv/conv.cpp:37]   --->   Operation 373 'add' 'add_ln37' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln37, i4 0)" [conv/conv.cpp:28]   --->   Operation 374 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_74 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %select_ln28_2 to i12" [conv/conv.cpp:28]   --->   Operation 375 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_74 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %select_ln28_2 to i64" [conv/conv.cpp:28]   --->   Operation 376 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_74 : Operation 377 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %zext_ln28_1, %tmp_2_cast" [conv/conv.cpp:37]   --->   Operation 377 'add' 'add_ln37_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i12 %add_ln37_1 to i64" [conv/conv.cpp:37]   --->   Operation 378 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_74 : Operation 379 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln37_4" [conv/conv.cpp:37]   --->   Operation 379 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_74 : Operation 380 [3/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:28]   --->   Operation 380 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 381 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %wr, -1" [conv/conv.cpp:20]   --->   Operation 381 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 382 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [conv/conv.cpp:20]   --->   Operation 382 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_74 : Operation 383 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln28_2" [conv/conv.cpp:33]   --->   Operation 383 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_74 : Operation 384 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:33]   --->   Operation 384 'load' 'conv_bias_load' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 75 <SV = 74> <Delay = 10.5>
ST_75 : Operation 385 [2/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:28]   --->   Operation 385 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 386 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:33]   --->   Operation 386 'load' 'conv_bias_load' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 76 <SV = 75> <Delay = 10.5>
ST_76 : Operation 387 [1/4] (10.5ns)   --->   "%w_sum_3_2_5 = fadd float %w_sum_3_2_4, %tmp_1_2_5" [conv/conv.cpp:28]   --->   Operation 387 'fadd' 'w_sum_3_2_5' <Predicate = (!icmp_ln10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 0.00>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 388 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 388 'fadd' 'w_sum' <Predicate = (icmp_ln20_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 10.5>
ST_79 : Operation 389 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 389 'fadd' 'w_sum' <Predicate = (icmp_ln20_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 10.5>
ST_80 : Operation 390 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 390 'fadd' 'w_sum' <Predicate = (icmp_ln20_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 15.9>
ST_81 : Operation 391 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_5, %conv_bias_load" [conv/conv.cpp:33]   --->   Operation 391 'fadd' 'w_sum' <Predicate = (icmp_ln20_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 392 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 392 'fcmp' 'tmp_5' <Predicate = (icmp_ln20_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 9.66>
ST_82 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter2_Loo)"   --->   Operation 393 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 394 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5808, i64 5808, i64 5808)"   --->   Operation 394 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 395 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter2_Loop_W_Row_L)"   --->   Operation 396 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:21]   --->   Operation 397 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:21]   --->   Operation 398 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:22]   --->   Operation 399 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 400 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4) nounwind" [conv/conv.cpp:31]   --->   Operation 400 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_82 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast float %w_sum to i32" [conv/conv.cpp:36]   --->   Operation 401 'bitcast' 'bitcast_ln36' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_82 : Operation 402 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln36, i32 23, i32 30)" [conv/conv.cpp:36]   --->   Operation 402 'partselect' 'tmp' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_82 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %bitcast_ln36 to i23" [conv/conv.cpp:36]   --->   Operation 403 'trunc' 'trunc_ln36' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_82 : Operation 404 [1/1] (1.55ns)   --->   "%icmp_ln36 = icmp ne i8 %tmp, -1" [conv/conv.cpp:36]   --->   Operation 404 'icmp' 'icmp_ln36' <Predicate = (icmp_ln20_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 405 [1/1] (2.44ns)   --->   "%icmp_ln36_1 = icmp eq i23 %trunc_ln36, 0" [conv/conv.cpp:36]   --->   Operation 405 'icmp' 'icmp_ln36_1' <Predicate = (icmp_ln20_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln36 = or i1 %icmp_ln36_1, %icmp_ln36" [conv/conv.cpp:36]   --->   Operation 406 'or' 'or_ln36' <Predicate = (icmp_ln20_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 407 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 407 'fcmp' 'tmp_5' <Predicate = (icmp_ln20_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln36 = and i1 %or_ln36, %tmp_5" [conv/conv.cpp:36]   --->   Operation 408 'and' 'and_ln36' <Predicate = (icmp_ln20_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 409 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln36, float %w_sum, float 0.000000e+00" [conv/conv.cpp:36]   --->   Operation 409 'select' 'w_sum_1' <Predicate = (icmp_ln20_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 410 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:37]   --->   Operation 410 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_82 : Operation 411 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 411 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 83 <SV = 2> <Delay = 0.00>
ST_83 : Operation 412 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:43]   --->   Operation 412 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten47', conv/conv.cpp:10) with incoming values : ('add_ln10', conv/conv.cpp:10) [37]  (1.77 ns)

 <State 2>: 16.1ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten14', conv/conv.cpp:13) with incoming values : ('select_ln13', conv/conv.cpp:13) [39]  (0 ns)
	'icmp' operation ('icmp_ln13', conv/conv.cpp:13) [54]  (1.77 ns)
	'xor' operation ('xor_ln37', conv/conv.cpp:37) [61]  (0.978 ns)
	'and' operation ('and_ln37_1', conv/conv.cpp:37) [65]  (0.978 ns)
	'or' operation ('or_ln28', conv/conv.cpp:28) [85]  (0 ns)
	'or' operation ('or_ln28_1', conv/conv.cpp:28) [86]  (0.978 ns)
	'select' operation ('select_ln28', conv/conv.cpp:28) [87]  (0.993 ns)
	'add' operation ('add_ln28', conv/conv.cpp:28) [122]  (1.74 ns)
	'mul' operation ('mul_ln28', conv/conv.cpp:28) [124]  (3.49 ns)
	'add' operation ('add_ln28_7', conv/conv.cpp:28) [125]  (1.92 ns)
	'getelementptr' operation ('input_0_addr', conv/conv.cpp:28) [127]  (0 ns)
	'load' operation ('input_0_load', conv/conv.cpp:28) on array 'input_0' [150]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_0_loa', conv/conv.cpp:28) on array 'conv_weights_0_0' [149]  (3.25 ns)
	'fmul' operation ('tmp_s', conv/conv.cpp:28) [151]  (12.4 ns)

 <State 4>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv/conv.cpp:28) [151]  (12.4 ns)

 <State 5>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_1', conv/conv.cpp:28) [155]  (12.4 ns)

 <State 6>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_2', conv/conv.cpp:28) [159]  (12.4 ns)

 <State 7>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_3', conv/conv.cpp:28) [163]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_4', conv/conv.cpp:28) [167]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_0_5', conv/conv.cpp:28) [171]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:28) [175]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_1', conv/conv.cpp:28) [179]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_2', conv/conv.cpp:28) [183]  (12.4 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_3', conv/conv.cpp:28) [187]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_4', conv/conv.cpp:28) [191]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1_5', conv/conv.cpp:28) [195]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv.cpp:28) [199]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_1', conv/conv.cpp:28) [203]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_2', conv/conv.cpp:28) [207]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_3', conv/conv.cpp:28) [211]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_4', conv/conv.cpp:28) [215]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2_5', conv/conv.cpp:28) [219]  (12.4 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:28) [168]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:28) [168]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_4', conv/conv.cpp:28) [168]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:28) [172]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:28) [172]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:28) [172]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_5', conv/conv.cpp:28) [172]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:28) [176]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:28) [176]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:28) [176]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:28) [176]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:28) [180]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:28) [180]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:28) [180]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv.cpp:28) [180]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:28) [184]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:28) [184]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:28) [184]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv.cpp:28) [184]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:28) [188]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:28) [188]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:28) [188]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_3', conv/conv.cpp:28) [188]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:28) [192]  (10.5 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:28) [192]  (10.5 ns)

 <State 47>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:28) [192]  (10.5 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_4', conv/conv.cpp:28) [192]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:28) [196]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:28) [196]  (10.5 ns)

 <State 51>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:28) [196]  (10.5 ns)

 <State 52>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_5', conv/conv.cpp:28) [196]  (10.5 ns)

 <State 53>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:28) [200]  (10.5 ns)

 <State 54>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:28) [200]  (10.5 ns)

 <State 55>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:28) [200]  (10.5 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:28) [200]  (10.5 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:28) [204]  (10.5 ns)

 <State 58>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:28) [204]  (10.5 ns)

 <State 59>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:28) [204]  (10.5 ns)

 <State 60>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv.cpp:28) [204]  (10.5 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:28) [208]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:28) [208]  (10.5 ns)

 <State 63>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:28) [208]  (10.5 ns)

 <State 64>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv.cpp:28) [208]  (10.5 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:28) [212]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:28) [212]  (10.5 ns)

 <State 67>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:28) [212]  (10.5 ns)

 <State 68>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_3', conv/conv.cpp:28) [212]  (10.5 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:28) [216]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:28) [216]  (10.5 ns)

 <State 71>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:28) [216]  (10.5 ns)

 <State 72>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_4', conv/conv.cpp:28) [216]  (10.5 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:28) [220]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:28) [220]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:28) [220]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_5', conv/conv.cpp:28) [220]  (10.5 ns)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:33) [228]  (10.5 ns)

 <State 79>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:33) [228]  (10.5 ns)

 <State 80>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:33) [228]  (10.5 ns)

 <State 81>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv/conv.cpp:33) [228]  (10.5 ns)
	'fcmp' operation ('tmp_5', conv/conv.cpp:36) [235]  (5.43 ns)

 <State 82>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', conv/conv.cpp:36) [235]  (5.43 ns)
	'and' operation ('and_ln36', conv/conv.cpp:36) [236]  (0 ns)
	'select' operation ('w_sum', conv/conv.cpp:36) [237]  (0.978 ns)
	'store' operation ('store_ln37', conv/conv.cpp:37) of variable 'w_sum', conv/conv.cpp:36 on array 'conv_out' [238]  (3.25 ns)

 <State 83>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
