simSeconds 0.053937144224
simTicks 53937137667.12599
finalTick 403135929710054.2
simFreq 1000000000000.0
hostSeconds 270.14830294
hostTickRate 207924934.081385
hostMemory 52615235.09052
simInsts 110000017.01189001
simOps 122137818.190033
hostInstRate 417939.26704400004
hostOpRate 464624.947298
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 420874.14623099996
system.l2.demandHits::switch_cpus.data 201313.636967
system.l2.demandHits::total 622187.783198
system.l2.overallHits::switch_cpus.inst 420874.14623099996
system.l2.overallHits::switch_cpus.data 201313.636967
system.l2.overallHits::total 622187.783198
system.l2.demandMisses::cpu.inst 3.0356680000000007
system.l2.demandMisses::cpu.data 3.588336999999999
system.l2.demandMisses::switch_cpus.inst 3377.05569
system.l2.demandMisses::switch_cpus.data 54615.667341
system.l2.demandMisses::total 57992.72303100001
system.l2.overallMisses::cpu.inst 3.0356680000000007
system.l2.overallMisses::cpu.data 3.588336999999999
system.l2.overallMisses::switch_cpus.inst 3377.05569
system.l2.overallMisses::switch_cpus.data 54615.667341
system.l2.overallMisses::total 57992.72303100001
system.l2.demandMissLatency::switch_cpus.inst 270633258.52349997
system.l2.demandMissLatency::switch_cpus.data 4554071587.555
system.l2.demandMissLatency::total 4824704846.078501
system.l2.overallMissLatency::switch_cpus.inst 270633258.52349997
system.l2.overallMissLatency::switch_cpus.data 4554071587.555
system.l2.overallMissLatency::total 4824704846.078501
system.l2.demandAccesses::cpu.inst 3.0356680000000007
system.l2.demandAccesses::cpu.data 3.588336999999999
system.l2.demandAccesses::switch_cpus.inst 424251.20192100015
system.l2.demandAccesses::switch_cpus.data 255929.30430800002
system.l2.demandAccesses::total 680180.506229
system.l2.overallAccesses::cpu.inst 3.0356680000000007
system.l2.overallAccesses::cpu.data 3.588336999999999
system.l2.overallAccesses::switch_cpus.inst 424251.20192100015
system.l2.overallAccesses::switch_cpus.data 255929.30430800002
system.l2.overallAccesses::total 680180.506229
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 1.0
system.l2.demandMissRate::switch_cpus.inst 0.010504289145
system.l2.demandMissRate::switch_cpus.data 0.221932147973
system.l2.demandMissRate::total 0.103778844864
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 1.0
system.l2.overallMissRate::switch_cpus.inst 0.010504289145
system.l2.overallMissRate::switch_cpus.data 0.221932147973
system.l2.overallMissRate::total 0.103778844864
system.l2.demandAvgMissLatency::switch_cpus.inst 80943.70025999143
system.l2.demandAvgMissLatency::switch_cpus.data 83206.62751936131
system.l2.demandAvgMissLatency::total 83041.51957131053
system.l2.overallAvgMissLatency::switch_cpus.inst 80943.70025999143
system.l2.overallAvgMissLatency::switch_cpus.data 83206.62751936131
system.l2.overallAvgMissLatency::total 83041.51957131053
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 3377.05569
system.l2.demandMshrMisses::switch_cpus.data 54615.667341
system.l2.demandMshrMisses::total 57992.72303100001
system.l2.overallMshrMisses::switch_cpus.inst 3377.05569
system.l2.overallMshrMisses::switch_cpus.data 54615.667341
system.l2.overallMshrMisses::total 57992.72303100001
system.l2.demandMshrMissLatency::switch_cpus.inst 236862701.6235
system.l2.demandMshrMissLatency::switch_cpus.data 4007914868.7130466
system.l2.demandMshrMissLatency::total 4244777570.336547
system.l2.overallMshrMissLatency::switch_cpus.inst 236862701.6235
system.l2.overallMshrMissLatency::switch_cpus.data 4007914868.7130466
system.l2.overallMshrMissLatency::total 4244777570.336547
system.l2.demandMshrMissRate::switch_cpus.inst 0.010504289145
system.l2.demandMshrMissRate::switch_cpus.data 0.221932147973
system.l2.demandMshrMissRate::total 0.103778844864
system.l2.overallMshrMissRate::switch_cpus.inst 0.010504289145
system.l2.overallMshrMissRate::switch_cpus.data 0.221932147973
system.l2.overallMshrMissRate::total 0.103778844864
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70943.70025999141
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73206.6268253932
system.l2.demandAvgMshrMissLatency::total 73041.51890960551
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70943.70025999141
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73206.6268253932
system.l2.overallAvgMshrMissLatency::total 73041.51890960551
system.l2.replacements 35367.586635
system.l2.ReadCleanReq.hits::switch_cpus.inst 420874.14623099996
system.l2.ReadCleanReq.hits::total 420874.14623099996
system.l2.ReadCleanReq.misses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 3377.05569
system.l2.ReadCleanReq.misses::total 3377.05569
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 270633258.52349997
system.l2.ReadCleanReq.missLatency::total 270633258.52349997
system.l2.ReadCleanReq.accesses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 424251.20192100015
system.l2.ReadCleanReq.accesses::total 424251.20192100015
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.010504289145
system.l2.ReadCleanReq.missRate::total 0.010504289145
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80943.70025999143
system.l2.ReadCleanReq.avgMissLatency::total 80943.70025999143
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 3377.05569
system.l2.ReadCleanReq.mshrMisses::total 3377.05569
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 236862701.6235
system.l2.ReadCleanReq.mshrMissLatency::total 236862701.6235
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.010504289145
system.l2.ReadCleanReq.mshrMissRate::total 0.010504289145
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70943.70025999141
system.l2.ReadCleanReq.avgMshrMissLatency::total 70943.70025999141
system.l2.ReadExReq.hits::switch_cpus.data 24389.370196999997
system.l2.ReadExReq.hits::total 24389.370196999997
system.l2.ReadExReq.misses::cpu.data 1.474644
system.l2.ReadExReq.misses::switch_cpus.data 3689.437344
system.l2.ReadExReq.misses::total 3689.437344
system.l2.ReadExReq.missLatency::switch_cpus.data 309554804.339
system.l2.ReadExReq.missLatency::total 309554804.339
system.l2.ReadExReq.accesses::cpu.data 1.474644
system.l2.ReadExReq.accesses::switch_cpus.data 28078.807541
system.l2.ReadExReq.accesses::total 28078.807541
system.l2.ReadExReq.missRate::cpu.data 0.6589170000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.121139169647
system.l2.ReadExReq.missRate::total 0.121139169647
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 85261.59072512195
system.l2.ReadExReq.avgMissLatency::total 85261.59072512195
system.l2.ReadExReq.mshrMisses::switch_cpus.data 3689.437344
system.l2.ReadExReq.mshrMisses::total 3689.437344
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 272660385.467046
system.l2.ReadExReq.mshrMissLatency::total 272660385.467046
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.121139169647
system.l2.ReadExReq.mshrMissRate::total 0.121139169647
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 75261.57782516823
system.l2.ReadExReq.avgMshrMissLatency::total 75261.57782516823
system.l2.ReadSharedReq.hits::switch_cpus.data 176924.26677000002
system.l2.ReadSharedReq.hits::total 176924.26677000002
system.l2.ReadSharedReq.misses::cpu.data 2.113693
system.l2.ReadSharedReq.misses::switch_cpus.data 50926.22999699999
system.l2.ReadSharedReq.misses::total 50926.22999699999
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4244516783.2160006
system.l2.ReadSharedReq.missLatency::total 4244516783.2160006
system.l2.ReadSharedReq.accesses::cpu.data 2.113693
system.l2.ReadSharedReq.accesses::switch_cpus.data 227850.496767
system.l2.ReadSharedReq.accesses::total 227850.496767
system.l2.ReadSharedReq.missRate::cpu.data 0.8018810000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.234422046049
system.l2.ReadSharedReq.missRate::total 0.234422046049
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83161.62511634217
system.l2.ReadSharedReq.avgMissLatency::total 83161.62511634217
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 50926.22999699999
system.l2.ReadSharedReq.mshrMisses::total 50926.22999699999
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3735254483.246
system.l2.ReadSharedReq.mshrMissLatency::total 3735254483.246
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.234422046049
system.l2.ReadSharedReq.mshrMissRate::total 0.234422046049
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73161.62511634217
system.l2.ReadSharedReq.avgMshrMissLatency::total 73161.62511634217
system.l2.WritebackClean.hits::writebacks 424207.41013800004
system.l2.WritebackClean.hits::total 424207.41013800004
system.l2.WritebackClean.accesses::writebacks 424207.41013800004
system.l2.WritebackClean.accesses::total 424207.41013800004
system.l2.WritebackDirty.hits::writebacks 109624.973623
system.l2.WritebackDirty.hits::total 109624.973623
system.l2.WritebackDirty.accesses::writebacks 109624.973623
system.l2.WritebackDirty.accesses::total 109624.973623
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.l2.tags.tagsInUse 20913.826955788765
system.l2.tags.totalRefs 1494793.88504
system.l2.tags.sampledRefs 63801.775547000005
system.l2.tags.avgRefs 21.364517117094998
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.8782797631700006
system.l2.tags.occupancies::cpu.data 3.2033743788349995
system.l2.tags.occupancies::switch_cpus.inst 2432.3920822127134
system.l2.tags.occupancies::switch_cpus.data 18461.173500646728
system.l2.tags.avgOccs::cpu.inst 8.805567100000001e-05
system.l2.tags.avgOccs::cpu.data 9.784615400000002e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.07423053476199999
system.l2.tags.avgOccs::switch_cpus.data 0.5633901318510001
system.l2.tags.avgOccs::total 0.6382392987690001
system.l2.tags.occupanciesTaskId::1024 28418.888661
system.l2.tags.ageTaskId_1024::1 97.12848300000003
system.l2.tags.ageTaskId_1024::2 567.6672620000002
system.l2.tags.ageTaskId_1024::3 6859.801906000001
system.l2.tags.ratioOccsTaskId::1024 0.8672756069399998
system.l2.tags.tagAccesses 10940986.375346001
system.l2.tags.dataAccesses 10940986.375346001
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 3377.05569
system.mem_ctrls.avgPriority_switch_cpus.data::samples 54595.77660600001
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.006829615128233751
system.mem_ctrls.numReadWriteTurnArounds 446.36213000000004
system.mem_ctrls.numWriteReadTurnArounds 446.36213000000004
system.mem_ctrls.numStayReadState 135179.716373
system.mem_ctrls.numStayWriteState 6914.477193
system.mem_ctrls.readReqs 57992.72303100001
system.mem_ctrls.writeReqs 7370.373217000001
system.mem_ctrls.readBursts 57992.72303100001
system.mem_ctrls.writeBursts 7370.373217000001
system.mem_ctrls.servicedByWrQ 19.890735
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0600061300000003
system.mem_ctrls.avgWrQLen 15.312305949999999
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 57992.72303100001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 7370.373217000001
system.mem_ctrls.rdQLenPdf::0 50287.25735
system.mem_ctrls.rdQLenPdf::1 6864.261054999999
system.mem_ctrls.rdQLenPdf::2 757.155293
system.mem_ctrls.rdQLenPdf::3 63.503969000000005
system.mem_ctrls.rdQLenPdf::4 0.654629
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.7098570000000001
system.mem_ctrls.wrQLenPdf::1 0.7538750000000001
system.mem_ctrls.wrQLenPdf::2 0.7538750000000001
system.mem_ctrls.wrQLenPdf::3 0.7538750000000001
system.mem_ctrls.wrQLenPdf::4 0.7538750000000001
system.mem_ctrls.wrQLenPdf::5 0.863807
system.mem_ctrls.wrQLenPdf::6 0.863807
system.mem_ctrls.wrQLenPdf::7 0.764559
system.mem_ctrls.wrQLenPdf::8 0.764559
system.mem_ctrls.wrQLenPdf::9 0.764559
system.mem_ctrls.wrQLenPdf::10 0.86343
system.mem_ctrls.wrQLenPdf::11 0.86343
system.mem_ctrls.wrQLenPdf::12 0.86343
system.mem_ctrls.wrQLenPdf::13 0.86343
system.mem_ctrls.wrQLenPdf::14 0.86343
system.mem_ctrls.wrQLenPdf::15 98.500737
system.mem_ctrls.wrQLenPdf::16 104.88606600000003
system.mem_ctrls.wrQLenPdf::17 431.8588250000001
system.mem_ctrls.wrQLenPdf::18 446.26982
system.mem_ctrls.wrQLenPdf::19 447.8962
system.mem_ctrls.wrQLenPdf::20 447.259501
system.mem_ctrls.wrQLenPdf::21 447.307806
system.mem_ctrls.wrQLenPdf::22 447.739342
system.mem_ctrls.wrQLenPdf::23 447.53385399999996
system.mem_ctrls.wrQLenPdf::24 447.43761600000005
system.mem_ctrls.wrQLenPdf::25 447.738606
system.mem_ctrls.wrQLenPdf::26 447.9537310000001
system.mem_ctrls.wrQLenPdf::27 448.2494430000001
system.mem_ctrls.wrQLenPdf::28 449.607009
system.mem_ctrls.wrQLenPdf::29 454.5041680000001
system.mem_ctrls.wrQLenPdf::30 449.09285300000005
system.mem_ctrls.wrQLenPdf::31 447.8587330000001
system.mem_ctrls.wrQLenPdf::32 446.4400890000001
system.mem_ctrls.wrQLenPdf::33 0.172913
system.mem_ctrls.wrQLenPdf::34 0.002107
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1273.00704
system.mem_ctrls.bytesReadSys 3711534.2739840006
system.mem_ctrls.bytesWrittenSys 471703.8858880001
system.mem_ctrls.avgRdBWSys 64518707.78536087
system.mem_ctrls.avgWrBWSys 7989223.795465216
system.mem_ctrls.totGap 53945184918.42502
system.mem_ctrls.avgGap 1514027.3455544703
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 216131.56416
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3494129.7027840004
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3734797.330248608
system.mem_ctrls.requestorReadRate::switch_cpus.data 60761344.847406775
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 3377.05569
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 54615.667341
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 97995647.90699999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1758947094.6975002
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29814.58282885
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32025.13839781
system.mem_ctrls.dram.bytesRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesRead::cpu.data 229.65356799999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 216131.56416
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3495402.709824
system.mem_ctrls.dram.bytesRead::total 3711534.2739840006
system.mem_ctrls.dram.bytesInstRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 216131.56416
system.mem_ctrls.dram.bytesInstRead::total 216131.56416
system.mem_ctrls.dram.numReads::cpu.inst 3.0356680000000007
system.mem_ctrls.dram.numReads::cpu.data 3.588336999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 3377.05569
system.mem_ctrls.dram.numReads::switch_cpus.data 54615.667341
system.mem_ctrls.dram.numReads::total 57992.72303100001
system.mem_ctrls.dram.bwRead::cpu.inst 38685.36281100001
system.mem_ctrls.dram.bwRead::cpu.data 45061.25709700001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 3734797.307544
system.mem_ctrls.dram.bwRead::switch_cpus.data 60783910.27498
system.mem_ctrls.dram.bwRead::total 64518707.779512994
system.mem_ctrls.dram.bwInstRead::cpu.inst 38685.36281100001
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 3734797.307544
system.mem_ctrls.dram.bwInstRead::total 3734797.307544
system.mem_ctrls.dram.bwTotal::cpu.inst 38685.36281100001
system.mem_ctrls.dram.bwTotal::cpu.data 45061.25709700001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 3734797.307544
system.mem_ctrls.dram.bwTotal::switch_cpus.data 60783910.27498
system.mem_ctrls.dram.bwTotal::total 72507931.77109501
system.mem_ctrls.dram.readBursts 57972.832296
system.mem_ctrls.dram.writeBursts 7350.463983000001
system.mem_ctrls.dram.perBankRdBursts::0 3861.6122809999997
system.mem_ctrls.dram.perBankRdBursts::1 3499.65046
system.mem_ctrls.dram.perBankRdBursts::2 3280.7647620000002
system.mem_ctrls.dram.perBankRdBursts::3 3259.639377
system.mem_ctrls.dram.perBankRdBursts::4 3514.2330850000003
system.mem_ctrls.dram.perBankRdBursts::5 3518.078059000001
system.mem_ctrls.dram.perBankRdBursts::6 3761.7420490000004
system.mem_ctrls.dram.perBankRdBursts::7 3593.7363280000004
system.mem_ctrls.dram.perBankRdBursts::8 3435.7976380000005
system.mem_ctrls.dram.perBankRdBursts::9 3568.808145
system.mem_ctrls.dram.perBankRdBursts::10 3650.05351
system.mem_ctrls.dram.perBankRdBursts::11 4068.35878
system.mem_ctrls.dram.perBankRdBursts::12 3728.7293400000003
system.mem_ctrls.dram.perBankRdBursts::13 3778.635381
system.mem_ctrls.dram.perBankRdBursts::14 3714.1393219999995
system.mem_ctrls.dram.perBankRdBursts::15 3738.8537789999996
system.mem_ctrls.dram.perBankWrBursts::0 465.299184
system.mem_ctrls.dram.perBankWrBursts::1 380.408306
system.mem_ctrls.dram.perBankWrBursts::2 388.08822899999996
system.mem_ctrls.dram.perBankWrBursts::3 367.64619999999996
system.mem_ctrls.dram.perBankWrBursts::4 414.275736
system.mem_ctrls.dram.perBankWrBursts::5 389.86369200000007
system.mem_ctrls.dram.perBankWrBursts::6 519.3276910000001
system.mem_ctrls.dram.perBankWrBursts::7 544.452499
system.mem_ctrls.dram.perBankWrBursts::8 425.54466799999994
system.mem_ctrls.dram.perBankWrBursts::9 492.18786800000004
system.mem_ctrls.dram.perBankWrBursts::10 436.44537600000007
system.mem_ctrls.dram.perBankWrBursts::11 589.7727630000002
system.mem_ctrls.dram.perBankWrBursts::12 475.11144600000006
system.mem_ctrls.dram.perBankWrBursts::13 472.11966599999994
system.mem_ctrls.dram.perBankWrBursts::14 488.57654600000006
system.mem_ctrls.dram.perBankWrBursts::15 501.344113
system.mem_ctrls.dram.totQLat 769952137.0545001
system.mem_ctrls.dram.totBusLat 289864161.48
system.mem_ctrls.dram.totMemAccLat 1856942742.6045
system.mem_ctrls.dram.avgQLat 13123.922880830001
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 31873.922880830003
system.mem_ctrls.dram.readRowHits 34825.613596
system.mem_ctrls.dram.writeRowHits 1608.6836579999997
system.mem_ctrls.dram.readRowHitRate 60.58312303
system.mem_ctrls.dram.writeRowHitRate 16.17528719
system.mem_ctrls.dram.bytesPerActivate::samples 28890.483441999993
system.mem_ctrls.dram.bytesPerActivate::mean 151.271556231114
system.mem_ctrls.dram.bytesPerActivate::gmean 105.17297785852298
system.mem_ctrls.dram.bytesPerActivate::stdev 184.092797617608
system.mem_ctrls.dram.bytesPerActivate::0-127 17702.424432000003
system.mem_ctrls.dram.bytesPerActivate::128-255 7335.753806000001
system.mem_ctrls.dram.bytesPerActivate::256-383 1415.595761
system.mem_ctrls.dram.bytesPerActivate::384-511 708.6616460000001
system.mem_ctrls.dram.bytesPerActivate::512-639 501.69722200000007
system.mem_ctrls.dram.bytesPerActivate::640-767 392.684605
system.mem_ctrls.dram.bytesPerActivate::768-895 275.36670100000003
system.mem_ctrls.dram.bytesPerActivate::896-1023 167.319788
system.mem_ctrls.dram.bytesPerActivate::1024-1151 390.97948099999996
system.mem_ctrls.dram.bytesPerActivate::total 28890.483441999993
system.mem_ctrls.dram.dramBytesRead 3710261.266944
system.mem_ctrls.dram.dramBytesWritten 470429.69491200004
system.mem_ctrls.dram.avgRdBW 64.49614226345902
system.mem_ctrls.dram.avgWrBW 7.965746765244001
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.5651514000000001
system.mem_ctrls.dram.busUtilRead 0.50337858
system.mem_ctrls.dram.busUtilWrite 0.06066748
system.mem_ctrls.dram.pageHitRate 57.32118441000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.mem_ctrls.dram.rank0.actEnergy 99660330.21588
system.mem_ctrls.dram.rank0.preEnergy 52972711.17006001
system.mem_ctrls.dram.rank0.readEnergy 201986718.70314002
system.mem_ctrls.dram.rank0.writeEnergy 18110067.22314
system.mem_ctrls.dram.rank0.refreshEnergy 4257714978.372961
system.mem_ctrls.dram.rank0.actBackEnergy 5456923003.4844
system.mem_ctrls.dram.rank0.preBackEnergy 16116557360.20704
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26203925169.37662
system.mem_ctrls.dram.rank0.averagePower 484.449862627576
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 41847081455.21876
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1801063865.6399999
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 10288992346.26725
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 106607122.82262003
system.mem_ctrls.dram.rank1.preEnergy 56666673.49233
system.mem_ctrls.dram.rank1.readEnergy 211939303.8903
system.mem_ctrls.dram.rank1.writeEnergy 20259354.76812
system.mem_ctrls.dram.rank1.refreshEnergy 4257714978.372961
system.mem_ctrls.dram.rank1.actBackEnergy 5461977603.7362
system.mem_ctrls.dram.rank1.preBackEnergy 16112300854.73184
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26227465891.814373
system.mem_ctrls.dram.rank1.averagePower 484.89095106442005
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 41836067082.035255
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1801063865.6399999
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 10300006719.45075
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.membus.transDist::ReadResp 54303.285686999996
system.membus.transDist::ReadExReq 3689.437344
system.membus.transDist::ReadExResp 3689.437344
system.membus.transDist::ReadSharedReq 54303.285686999996
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 151353.85941700003
system.membus.pktCount::total 151353.85941700003
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4183238.1598719996
system.membus.pktSize::total 4183238.1598719996
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 58007.41307100001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 58007.41307100001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 58007.41307100001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.membus.reqLayer0.occupancy 135832779.07299998
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 311329491.59674996
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 93361.13638600001
system.membus.snoop_filter.hitSingleRequests 35353.723314999996
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 107874278.662847
system.switch_cpus.cpi 1.078494076036
system.switch_cpus.ipc 0.941897296619
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 115112332.72938602
system.switch_cpus.instsIssued 113816995.63931802
system.switch_cpus.squashedInstsIssued 1348.2271160000003
system.switch_cpus.squashedInstsExamined 4043114.0782359997
system.switch_cpus.squashedOperandsExamined 2821044.887781
system.switch_cpus.numIssuedDist::samples 105641075.106029
system.switch_cpus.numIssuedDist::mean 1.088499891442
system.switch_cpus.numIssuedDist::stdev 1.1079704283400003
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 42232656.529355004
system.switch_cpus.numIssuedDist::1 28838624.503088
system.switch_cpus.numIssuedDist::2 21429008.845339995
system.switch_cpus.numIssuedDist::3 11137895.844465999
system.switch_cpus.numIssuedDist::4 1513055.525849
system.switch_cpus.numIssuedDist::5 359074.65877
system.switch_cpus.numIssuedDist::6 76109.8179
system.switch_cpus.numIssuedDist::7 34783.442582
system.switch_cpus.numIssuedDist::8 19865.938679000003
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.0
system.switch_cpus.numIssuedDist::total 105641075.106029
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 14560.907587999998
system.switch_cpus.statFuBusy::MemWrite 2836.058615
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 579.477959
system.switch_cpus.statIssuedInstType_0::IntAlu 71104295.126679
system.switch_cpus.statIssuedInstType_0::IntMult 59450.008143
system.switch_cpus.statIssuedInstType_0::IntDiv 8799.073456
system.switch_cpus.statIssuedInstType_0::FloatAdd 12.955688
system.switch_cpus.statIssuedInstType_0::FloatCmp 253.573962
system.switch_cpus.statIssuedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.statIssuedInstType_0::FloatMult 15.152528
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.362158
system.switch_cpus.statIssuedInstType_0::FloatMisc 904.197272
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 634.854543
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 8948.863499000001
system.switch_cpus.statIssuedInstType_0::SimdCmp 15371.119479
system.switch_cpus.statIssuedInstType_0::SimdCvt 8.68714
system.switch_cpus.statIssuedInstType_0::SimdMisc 15412.001922000001
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 176.35658900000007
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23908744.960445005
system.switch_cpus.statIssuedInstType_0::MemWrite 18693190.277742002
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 113816995.63931802
system.switch_cpus.issueRate 1.068920721849
system.switch_cpus.fuBusy 17396.966203
system.switch_cpus.fuBusyRate 0.000150813446
system.switch_cpus.intInstQueueReads 332829482.76781905
system.switch_cpus.intInstQueueWrites 118901243.34709498
system.switch_cpus.intInstQueueWakeupAccesses 113062243.170388
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 464329.0316840001
system.switch_cpus.vecInstQueueWrites 256076.05545
system.switch_cpus.vecInstQueueWakeupAccesses 226046.76438
system.switch_cpus.intAluAccesses 113601548.22632498
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 232264.90123699998
system.switch_cpus.numSquashedInsts 328986.434989
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 326352.24863799993
system.switch_cpus.idleCycles 2233203.556818
system.switch_cpus.MemDepUnit__0.insertedLoads 24255813.227227002
system.switch_cpus.MemDepUnit__0.insertedStores 18859078.862354994
system.switch_cpus.MemDepUnit__0.conflictingLoads 7353366.8339949995
system.switch_cpus.MemDepUnit__0.conflictingStores 806.426024
system.switch_cpus.MemDepUnit__0.MDPLookups 22927166.850432005
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 1328646.3767950004
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 6268616.759107
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 597097.6573250002
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 672334.1949540001
system.switch_cpus.branchPred.lookups_0::CallDirect 569472.9744899999
system.switch_cpus.branchPred.lookups_0::CallIndirect 151890.14923600003
system.switch_cpus.branchPred.lookups_0::DirectCond 13475816.933788
system.switch_cpus.branchPred.lookups_0::DirectUncond 3397746.395438
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 763240.0119100001
system.switch_cpus.branchPred.lookups_0::total 19030500.659816
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 37609.313119
system.switch_cpus.branchPred.squashes_0::CallDirect 60830.69091799999
system.switch_cpus.branchPred.squashes_0::CallIndirect 25807.616960000003
system.switch_cpus.branchPred.squashes_0::DirectCond 876564.710177
system.switch_cpus.branchPred.squashes_0::DirectUncond 90969.336271
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8660.311505
system.switch_cpus.branchPred.squashes_0::total 1100441.9789500001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 144.38698900000003
system.switch_cpus.branchPred.corrected_0::CallDirect 15074.09102
system.switch_cpus.branchPred.corrected_0::CallIndirect 32835.183051
system.switch_cpus.branchPred.corrected_0::DirectCond 308692.268455
system.switch_cpus.branchPred.corrected_0::DirectUncond 20311.625330000003
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 26501.022396999997
system.switch_cpus.branchPred.corrected_0::total 403558.577242
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 634724.7850710001
system.switch_cpus.branchPred.committed_0::CallDirect 508642.570779
system.switch_cpus.branchPred.committed_0::CallIndirect 126082.534383
system.switch_cpus.branchPred.committed_0::DirectCond 12599252.268006999
system.switch_cpus.branchPred.committed_0::DirectUncond 3306776.780913
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 754579.733889
system.switch_cpus.branchPred.committed_0::total 17930058.673042003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 94.08696400000001
system.switch_cpus.branchPred.mispredicted_0::CallDirect 9171.836419000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 32479.305775000004
system.switch_cpus.branchPred.mispredicted_0::DirectCond 298151.33170199994
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 15521.873945000003
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 26411.629673000003
system.switch_cpus.branchPred.mispredicted_0::total 381830.064478
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8007062.525218001
system.switch_cpus.branchPred.targetProvider_0::BTB 9462003.337776
system.switch_cpus.branchPred.targetProvider_0::RAS 672334.1949540001
system.switch_cpus.branchPred.targetProvider_0::Indirect 889100.6018680001
system.switch_cpus.branchPred.targetProvider_0::total 19030500.659816
system.switch_cpus.branchPred.targetWrong_0::NoBranch 227327.91890100003
system.switch_cpus.branchPred.targetWrong_0::Return 127590.118381
system.switch_cpus.branchPred.targetWrong_0::CallDirect 144.38698900000003
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 48496.15297100001
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 403558.577242
system.switch_cpus.branchPred.condPredicted 13475816.933788
system.switch_cpus.branchPred.condPredictedTaken 5689645.180322999
system.switch_cpus.branchPred.condIncorrect 403558.577242
system.switch_cpus.branchPred.predTakenBTBMiss 89649.97297400002
system.switch_cpus.branchPred.NotTakenMispredicted 275968.458861
system.switch_cpus.branchPred.TakenMispredicted 127590.118381
system.switch_cpus.branchPred.BTBLookups 19030500.659816
system.switch_cpus.branchPred.BTBUpdates 216487.86642400007
system.switch_cpus.branchPred.BTBHits 12624782.21735
system.switch_cpus.branchPred.BTBHitRatio 0.663778332334
system.switch_cpus.branchPred.BTBMispredicted 98617.37109100001
system.switch_cpus.branchPred.indirectLookups 915130.161146
system.switch_cpus.branchPred.indirectHits 889100.6018680001
system.switch_cpus.branchPred.indirectMisses 26029.559278
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 672334.1949540001
system.switch_cpus.branchPred.btb.lookups::CallDirect 569472.9744899999
system.switch_cpus.branchPred.btb.lookups::CallIndirect 151890.14923600003
system.switch_cpus.branchPred.btb.lookups::DirectCond 13475816.933788
system.switch_cpus.branchPred.btb.lookups::DirectUncond 3397746.395438
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 763240.0119100001
system.switch_cpus.branchPred.btb.lookups::total 19030500.659816
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 672334.1949540001
system.switch_cpus.branchPred.btb.misses::CallDirect 19601.125350000002
system.switch_cpus.branchPred.btb.misses::CallIndirect 151890.14923600003
system.switch_cpus.branchPred.btb.misses::DirectCond 4769217.873502
system.switch_cpus.branchPred.btb.misses::DirectUncond 29435.087514000006
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 763240.0119100001
system.switch_cpus.branchPred.btb.misses::total 6405718.442465999
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 15074.09102
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 181102.15007400003
system.switch_cpus.branchPred.btb.updates::DirectUncond 20311.625330000003
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 216487.86642400007
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 15074.09102
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 181102.15007400003
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 20311.625330000003
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 216487.86642400007
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.switch_cpus.branchPred.indirectBranchPred.lookups 915130.161146
system.switch_cpus.branchPred.indirectBranchPred.hits 889100.6018680001
system.switch_cpus.branchPred.indirectBranchPred.misses 26029.559278
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59336.20544800001
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 974466.366594
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 758972.4368449999
system.switch_cpus.branchPred.ras.pops 758972.5028319999
system.switch_cpus.branchPred.ras.squashes 124247.62099699999
system.switch_cpus.branchPred.ras.used 634724.7850710001
system.switch_cpus.branchPred.ras.correct 634630.698107
system.switch_cpus.branchPred.ras.incorrect 94.08696400000001
system.switch_cpus.commit.commitSquashedInsts 4061057.1396589996
system.switch_cpus.commit.branchMispredicts 368191.178055
system.switch_cpus.commit.numCommittedDist::samples 104124353.05581099
system.switch_cpus.commit.numCommittedDist::mean 1.0780869527230001
system.switch_cpus.commit.numCommittedDist::stdev 1.1359456204950003
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 44600390.096756
system.switch_cpus.commit.numCommittedDist::1 27805190.670433
system.switch_cpus.commit.numCommittedDist::2 11869875.776648
system.switch_cpus.commit.numCommittedDist::3 19848896.511974
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 104124353.05581099
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 453.542
system.switch_cpus.commit.functionCalls 634725.1051620002
system.switch_cpus.commit.committedInstType_0::No_OpClass 558.6928480000003
system.switch_cpus.commit.committedInstType_0::IntAlu 69493649.836803
system.switch_cpus.commit.committedInstType_0::IntMult 58555.403343000005
system.switch_cpus.commit.committedInstType_0::IntDiv 8762.419831
system.switch_cpus.commit.committedInstType_0::FloatAdd 11.325063
system.switch_cpus.commit.committedInstType_0::FloatCmp 242.20781800000006
system.switch_cpus.commit.committedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.commit.committedInstType_0::FloatMult 11.406327
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 7.607229000000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 826.8107640000002
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 634.854543
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 8593.752238000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 14255.586
system.switch_cpus.commit.committedInstType_0::SimdCvt 8.68714
system.switch_cpus.commit.committedInstType_0::SimdMisc 15097.886628
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 150.324295
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 23266654.522869
system.switch_cpus.commit.committedInstType_0::MemWrite 18223419.845798004
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 111091631.75965099
system.switch_cpus.commit.commitEligibleSamples 19848896.511974
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 163.39073300000004
system.switch_cpus.commitStats0.numInsts 100020540.72185402
system.switch_cpus.commitStats0.numOps 111091631.75965099
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78133999
system.switch_cpus.commitStats0.numOpsNotNOP 111071090.81913699
system.switch_cpus.commitStats0.cpi 1.078494076036
system.switch_cpus.commitStats0.ipc 0.941897296619
system.switch_cpus.commitStats0.numMemRefs 41490074.368667
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 99947047.961127
system.switch_cpus.commitStats0.numLoadInsts 23266654.522869
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 18222966.303798
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 217602.515916
system.switch_cpus.commitStats0.committedInstType::No_OpClass 558.6928480000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 69493649.836803
system.switch_cpus.commitStats0.committedInstType::IntMult 58555.403343000005
system.switch_cpus.commitStats0.committedInstType::IntDiv 8762.419831
system.switch_cpus.commitStats0.committedInstType::FloatAdd 11.325063
system.switch_cpus.commitStats0.committedInstType::FloatCmp 242.20781800000006
system.switch_cpus.commitStats0.committedInstType::FloatCvt 190.59011400000003
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.406327
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 7.607229000000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 826.8107640000002
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 634.854543
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 8593.752238000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 14255.586
system.switch_cpus.commitStats0.committedInstType::SimdCvt 8.68714
system.switch_cpus.commitStats0.committedInstType::SimdMisc 15097.886628
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 150.324295
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 23266654.522869
system.switch_cpus.commitStats0.committedInstType::MemWrite 18223419.845798004
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 111091631.75965099
system.switch_cpus.commitStats0.committedControl::IsControl 17930058.854683
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16414671.801339999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1515387.0533430001
system.switch_cpus.commitStats0.committedControl::IsCondControl 12599252.32113
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5330806.533553
system.switch_cpus.commitStats0.committedControl::IsCall 634725.1051620002
system.switch_cpus.commitStats0.committedControl::IsReturn 634724.7850710001
system.switch_cpus.decode.idleCycles 40812452.16086599
system.switch_cpus.decode.blockedCycles 8393026.302756
system.switch_cpus.decode.runCycles 55540231.89889501
system.switch_cpus.decode.unblockCycles 526934.0850790001
system.switch_cpus.decode.squashCycles 368430.65843300003
system.switch_cpus.decode.branchResolved 9429569.886074001
system.switch_cpus.decode.branchMispred 36247.82610699999
system.switch_cpus.decode.decodedInsts 116273307.11641902
system.switch_cpus.decode.squashedInsts 29220.815077000003
system.switch_cpus.executeStats0.numInsts 113488009.425848
system.switch_cpus.executeStats0.numNop 22039.292208999996
system.switch_cpus.executeStats0.numBranches 18255838.510803
system.switch_cpus.executeStats0.numLoadInsts 23745466.304142
system.switch_cpus.executeStats0.numStoreInsts 18665417.578291003
system.switch_cpus.executeStats0.instRate 1.0660119491230002
system.switch_cpus.executeStats0.numCCRegReads 32840520.726516005
system.switch_cpus.executeStats0.numCCRegWrites 31896027.383210994
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 117563223.350217
system.switch_cpus.executeStats0.numIntRegWrites 69934362.677258
system.switch_cpus.executeStats0.numMemRefs 42410883.882433005
system.switch_cpus.executeStats0.numMiscRegReads 11300503.492734002
system.switch_cpus.executeStats0.numMiscRegWrites 1349.0739590000003
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 38628.143874999994
system.switch_cpus.executeStats0.numVecPredRegWrites 13679.276183
system.switch_cpus.executeStats0.numVecRegReads 146825.46479800006
system.switch_cpus.executeStats0.numVecRegWrites 94568.08708999999
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11023438.134598
system.switch_cpus.fetch.cycles 62410039.426130004
system.switch_cpus.fetch.squashCycles 807632.749566
system.switch_cpus.fetch.miscStallCycles 27.069761999999997
system.switch_cpus.fetch.pendingTrapStallCycles 776.6288300000001
system.switch_cpus.fetch.cacheLines 35263343.344904006
system.switch_cpus.fetch.icacheSquashes 176172.747534
system.switch_cpus.fetch.nisnDist::samples 105641075.106029
system.switch_cpus.fetch.nisnDist::mean 1.120661185916
system.switch_cpus.fetch.nisnDist::stdev 1.2301495259330002
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48324705.657909006
system.switch_cpus.fetch.nisnDist::1 23954701.472703
system.switch_cpus.fetch.nisnDist::2 6673983.2110749995
system.switch_cpus.fetch.nisnDist::3 26687684.764342003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 105641075.106029
system.switch_cpus.fetchStats0.numInsts 105481277.266544
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.990493672751
system.switch_cpus.fetchStats0.numBranches 19030500.659816
system.switch_cpus.fetchStats0.branchRate 0.17806600505100004
system.switch_cpus.fetchStats0.icacheStallCycles 42826394.15452099
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 368430.65843300003
system.switch_cpus.iew.blockCycles 1660986.262869
system.switch_cpus.iew.unblockCycles 2204600.1497000004
system.switch_cpus.iew.dispatchedInsts 115136244.61651798
system.switch_cpus.iew.dispSquashedInsts 83325.91446
system.switch_cpus.iew.dispLoadInsts 24255813.227227002
system.switch_cpus.iew.dispStoreInsts 18859078.862354994
system.switch_cpus.iew.dispNonSpecInsts 1872.594923
system.switch_cpus.iew.iqFullEvents 4802.218090000001
system.switch_cpus.iew.lsqFullEvents 2195561.642223
system.switch_cpus.iew.predictedTakenIncorrect 180725.642442
system.switch_cpus.iew.predictedNotTakenIncorrect 205230.69380500005
system.switch_cpus.iew.branchMispredicts 385956.33624699997
system.switch_cpus.iew.instsToCommit 113365583.601733
system.switch_cpus.iew.writebackCount 113288289.934768
system.switch_cpus.iew.producerInst 48145889.84733602
system.switch_cpus.iew.consumerInst 77160781.71138401
system.switch_cpus.iew.wbRate 1.06422373087
system.switch_cpus.iew.wbFanout 0.62402143841
system.switch_cpus.lsq0.forwLoads 76431.287972
system.switch_cpus.lsq0.squashedLoads 989158.262828
system.switch_cpus.lsq0.ignoredResponses 69.38611000000002
system.switch_cpus.lsq0.memOrderViolation 330.22800100000006
system.switch_cpus.lsq0.squashedStores 635659.4287449999
system.switch_cpus.lsq0.rescheduledLoads 24585.978059
system.switch_cpus.lsq0.blockedByCache 292.52931900000004
system.switch_cpus.lsq0.loadToUse::samples 23266654.100522004
system.switch_cpus.lsq0.loadToUse::mean 3.928152701207
system.switch_cpus.lsq0.loadToUse::stdev 9.676057577182998
system.switch_cpus.lsq0.loadToUse::0-9 22951706.359408997
system.switch_cpus.lsq0.loadToUse::10-19 23108.434788000002
system.switch_cpus.lsq0.loadToUse::20-29 208759.74962100005
system.switch_cpus.lsq0.loadToUse::30-39 5514.079828
system.switch_cpus.lsq0.loadToUse::40-49 866.281224
system.switch_cpus.lsq0.loadToUse::50-59 1032.849215
system.switch_cpus.lsq0.loadToUse::60-69 3348.5237780000007
system.switch_cpus.lsq0.loadToUse::70-79 345.197603
system.switch_cpus.lsq0.loadToUse::80-89 496.1398950000001
system.switch_cpus.lsq0.loadToUse::90-99 612.4287240000001
system.switch_cpus.lsq0.loadToUse::100-109 675.3307759999999
system.switch_cpus.lsq0.loadToUse::110-119 864.0781770000001
system.switch_cpus.lsq0.loadToUse::120-129 1031.9223020000002
system.switch_cpus.lsq0.loadToUse::130-139 1494.919173
system.switch_cpus.lsq0.loadToUse::140-149 31372.015046999997
system.switch_cpus.lsq0.loadToUse::150-159 2298.7295610000006
system.switch_cpus.lsq0.loadToUse::160-169 1265.0377500000004
system.switch_cpus.lsq0.loadToUse::170-179 15543.932248
system.switch_cpus.lsq0.loadToUse::180-189 1546.460501
system.switch_cpus.lsq0.loadToUse::190-199 817.9378110000001
system.switch_cpus.lsq0.loadToUse::200-209 10792.061908000001
system.switch_cpus.lsq0.loadToUse::210-219 904.7447129999999
system.switch_cpus.lsq0.loadToUse::220-229 125.733242
system.switch_cpus.lsq0.loadToUse::260-269 49.954949000000006
system.switch_cpus.lsq0.loadToUse::270-279 38.19323800000001
system.switch_cpus.lsq0.loadToUse::280-289 35.427395999999995
system.switch_cpus.lsq0.loadToUse::290-299 85.867811
system.switch_cpus.lsq0.loadToUse::overflows 1830.0640500000004
system.switch_cpus.lsq0.loadToUse::min_value 1.1331069999999999
system.switch_cpus.lsq0.loadToUse::max_value 989.017881
system.switch_cpus.lsq0.loadToUse::total 23266654.100522004
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53937137667.12599
system.switch_cpus.rename.squashCycles 368430.65843300003
system.switch_cpus.rename.idleCycles 41235938.368172
system.switch_cpus.rename.blockCycles 4885813.545512001
system.switch_cpus.rename.serializeStallCycles 325504.36990100006
system.switch_cpus.rename.runCycles 55614984.75126101
system.switch_cpus.rename.unblockCycles 3210403.4127500006
system.switch_cpus.rename.renamedInsts 115908285.38786003
system.switch_cpus.rename.ROBFullEvents 121535.197895
system.switch_cpus.rename.IQFullEvents 26265.058359
system.switch_cpus.rename.LQFullEvents 309867.900366
system.switch_cpus.rename.SQFullEvents 2517987.6343670003
system.switch_cpus.rename.fullRegistersEvents 120324.848822
system.switch_cpus.rename.renamedOperands 115357325.661016
system.switch_cpus.rename.lookups 172852929.097315
system.switch_cpus.rename.intLookups 120245822.56038302
system.switch_cpus.rename.vecLookups 154730.957483
system.switch_cpus.rename.vecPredLookups 27569.060813
system.switch_cpus.rename.committedMaps 110283467.70799202
system.switch_cpus.rename.undoneMaps 5073856.194491001
system.switch_cpus.rename.serializing 12842.338654
system.switch_cpus.rename.tempSerializing 771.213652
system.switch_cpus.rename.skidInsts 811460.468736
system.switch_cpus.rob.reads 199428073.187067
system.switch_cpus.rob.writes 231824105.35360798
system.switch_cpus.rob.squashedLoads 1008528.727051
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 652301.391835
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78133999
system.switch_cpus.thread_0.numOps 111071090.81913699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 652102.5950760001
system.tol2bus.transDist::WritebackDirty 116995.34683999998
system.tol2bus.transDist::WritebackClean 424211.35340499994
system.tol2bus.transDist::CleanEvict 174324.19246899997
system.tol2bus.transDist::ReadExReq 28078.807541
system.tol2bus.transDist::ReadExResp 28078.807541
system.tol2bus.transDist::ReadCleanReq 424252.098309
system.tol2bus.transDist::ReadSharedReq 227850.496767
system.tol2bus.pktCount::total 2040586.9897889998
system.tol2bus.pktSize::total 77697077.328448
system.tol2bus.snoops 35368.48302300001
system.tol2bus.snoopTraffic 471761.25472
system.tol2bus.snoopFanout::samples 715579.876684
system.tol2bus.snoopFanout::mean 3.1938188e-05
system.tol2bus.snoopFanout::stdev 0.005107363238000001
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 715558.9448180001
system.tol2bus.snoopFanout::1 20.931866
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9641080000000001
system.tol2bus.snoopFanout::total 715579.876684
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53937137667.12599
system.tol2bus.reqLayer0.occupancy 1214024125.092
system.tol2bus.reqLayer0.utilization 0.0002107
system.tol2bus.respLayer0.occupancy 636494719.800602
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 384023672.46492094
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1360375.596128
system.tol2bus.snoop_filter.hitSingleRequests 680164.004725
system.tol2bus.snoop_filter.hitMultiRequests 7.067793999999999
system.tol2bus.snoop_filter.totSnoops 13.864072
system.tol2bus.snoop_filter.hitSingleSnoops 13.864072
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 7370.373217000001
system.l2.writebacks::total 7370.373217000001
system.l2.tags.occupancies::writebacks 14.179718664522
system.l2.tags.avgOccs::writebacks 0.000432660957
system.l2.tags.ageTaskId_1024::4 20903.05155
system.mem_ctrls.avgPriority_writebacks::samples 7370.373217000001
system.mem_ctrls.requestorWriteAccesses::writebacks 7370.373217000001
system.mem_ctrls.requestorWriteAvgLat::writebacks 93199702.99194829
system.mem_ctrls.dram.bytesWritten::writebacks 471703.8858880001
system.mem_ctrls.dram.bytesWritten::total 471703.8858880001
system.mem_ctrls.dram.numWrites::writebacks 7370.373217000001
system.mem_ctrls.dram.numWrites::total 7370.373217000001
system.mem_ctrls.dram.bwWrite::writebacks 7989223.630031998
system.mem_ctrls.dram.bwWrite::total 7989223.630031998
system.mem_ctrls.dram.bwTotal::writebacks 7989223.630031998
system.membus.transDist::WritebackDirty 7370.373217000001
system.membus.transDist::CleanEvict 27983.350097999995
system.switch_cpus.lsq0.loadToUse::230-239 31.090760000000007
system.switch_cpus.lsq0.loadToUse::240-249 24.653961000000002
system.l2.InvalidateReq.hits::switch_cpus.data 15.300251000000001
system.l2.InvalidateReq.hits::total 15.300251000000001
system.l2.InvalidateReq.misses::switch_cpus.data 15.349632
system.l2.InvalidateReq.misses::total 15.349632
system.l2.InvalidateReq.accesses::switch_cpus.data 29.990291
system.l2.InvalidateReq.accesses::total 29.990291
system.l2.InvalidateReq.missRate::switch_cpus.data 0.465621110249
system.l2.InvalidateReq.missRate::total 0.465621110249
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 15.349632
system.l2.InvalidateReq.mshrMisses::total 15.349632
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 292388.27799999993
system.l2.InvalidateReq.mshrMissLatency::total 292388.27799999993
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.465621110249
system.l2.InvalidateReq.mshrMissRate::total 0.465621110249
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 15941.900987477582
system.l2.InvalidateReq.avgMshrMissLatency::total 15941.900987477582
system.l2.UpgradeReq.hits::switch_cpus.data 0.897141
system.l2.UpgradeReq.hits::total 0.897141
system.l2.UpgradeReq.accesses::switch_cpus.data 0.897141
system.l2.UpgradeReq.accesses::total 0.897141
system.mem_ctrls.rdPerTurnAround::samples 446.36213000000004
system.mem_ctrls.rdPerTurnAround::mean 106.165023370542
system.mem_ctrls.rdPerTurnAround::gmean 67.86117565879701
system.mem_ctrls.rdPerTurnAround::stdev 578.1693084341
system.mem_ctrls.rdPerTurnAround::0-1023 442.85148300000003
system.mem_ctrls.rdPerTurnAround::1024-2047 1.101129
system.mem_ctrls.rdPerTurnAround::17408-18431 0.275997
system.mem_ctrls.rdPerTurnAround::total 446.36213000000004
system.mem_ctrls.wrPerTurnAround::samples 446.36213000000004
system.mem_ctrls.wrPerTurnAround::mean 12.133133141396
system.mem_ctrls.wrPerTurnAround::gmean 12.11719359046
system.mem_ctrls.wrPerTurnAround::stdev 0.636429354513
system.mem_ctrls.wrPerTurnAround::16 341.856875
system.mem_ctrls.wrPerTurnAround::17 5.640407000000001
system.mem_ctrls.wrPerTurnAround::18 93.994398
system.mem_ctrls.wrPerTurnAround::19 4.474812
system.mem_ctrls.wrPerTurnAround::total 446.36213000000004
system.mem_ctrls.requestorWriteBytes::writebacks 470429.69491200004
system.mem_ctrls.requestorWriteRate::writebacks 7965746.902601722
system.mem_ctrls.requestorWriteTotalLat::writebacks 811508978777.6654
system.membus.transDist::InvalidateReq 15.349632
system.switch_cpus.nonSpecInstsAdded 1872.594923
system.switch_cpus.squashedNonSpecRemoved 962.5127679999998
system.switch_cpus.commit.commitNonSpecStalls 910.082155
system.switch_cpus.fetch.icacheWaitRetryStallCycles 23.236199
system.switch_cpus.lsq0.loadToUse::250-259 36.28804600000001
system.tol2bus.transDist::UpgradeReq 0.897141
system.tol2bus.transDist::UpgradeResp 0.897141
system.tol2bus.transDist::InvalidateReq 29.990291
system.tol2bus.transDist::InvalidateResp 29.990291
system.l2.tags.ageTaskId_1024::0 11.55996
system.mem_ctrls.rdPerTurnAround::21504-22527 0.002107
system.mem_ctrls.wrPerTurnAround::20 0.378782
system.mem_ctrls.wrPerTurnAround::21 0.012642
system.mem_ctrls.wrPerTurnAround::24 0.002107
system.mem_ctrls.wrPerTurnAround::26 0.002107
system.mem_ctrls.rdPerTurnAround::18432-19455 0.230323
system.mem_ctrls.rdPerTurnAround::32-63 0.13013
system.mem_ctrls.rdPerTurnAround::64-95 0.56628
system.mem_ctrls.rdPerTurnAround::96-127 0.58773
system.mem_ctrls.rdPerTurnAround::128-159 0.25025000000000003
system.mem_ctrls.rdPerTurnAround::160-191 0.08866
system.mem_ctrls.rdPerTurnAround::192-223 0.02717
system.mem_ctrls.rdPerTurnAround::224-255 0.01573
system.mem_ctrls.rdPerTurnAround::256-287 0.00572
system.mem_ctrls.rdPerTurnAround::288-319 0.00572
system.mem_ctrls.rdPerTurnAround::320-351 0.00286
system.mem_ctrls.rdPerTurnAround::352-383 0.00429
system.mem_ctrls.rdPerTurnAround::448-479 0.00143
system.mem_ctrls.rdPerTurnAround::480-511 0.00143
system.mem_ctrls.rdPerTurnAround::576-607 0.00143
system.mem_ctrls.rdPerTurnAround::640-671 0.00143
system.mem_ctrls.rdPerTurnAround::16384-17407 0.227991
CPI 1.0787427889872492

Per-Address PND Load Violations:
