
Acelerometro ITwoC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e7e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000e  00800060  00000e7e  00000f12  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  0080006e  0080006e  00000f20  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000f20  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000f50  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  00000f8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000016cc  00000000  00000000  0000106c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000007ff  00000000  00000000  00002738  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000923  00000000  00000000  00002f37  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001c8  00000000  00000000  0000385c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000557  00000000  00000000  00003a24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000948  00000000  00000000  00003f7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  000048c3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__ctors_end>
   4:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
   8:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
   c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  10:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  14:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  18:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  1c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  20:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  24:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  28:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  2c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  30:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  34:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  38:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  3c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  40:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  44:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  48:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  4c:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>
  50:	0c 94 c4 00 	jmp	0x188	; 0x188 <__bad_interrupt>

00000054 <__trampolines_end>:
  54:	00 40       	sbci	r16, 0x00	; 0
  56:	7a 10       	cpse	r7, r10
  58:	f3 5a       	subi	r31, 0xA3	; 163
  5a:	00 a0       	ldd	r0, Z+32	; 0x20
  5c:	72 4e       	sbci	r23, 0xE2	; 226
  5e:	18 09       	sbc	r17, r8
  60:	00 10       	cpse	r0, r0
  62:	a5 d4       	rcall	.+2378   	; 0x9ae <dtoa_prf+0x6>
  64:	e8 00       	.word	0x00e8	; ????
  66:	00 e8       	ldi	r16, 0x80	; 128
  68:	76 48       	sbci	r23, 0x86	; 134
  6a:	17 00       	.word	0x0017	; ????
  6c:	00 e4       	ldi	r16, 0x40	; 64
  6e:	0b 54       	subi	r16, 0x4B	; 75
  70:	02 00       	.word	0x0002	; ????
  72:	00 ca       	rjmp	.-3072   	; 0xfffff474 <__eeprom_end+0xff7ef474>
  74:	9a 3b       	cpi	r25, 0xBA	; 186
  76:	00 00       	nop
  78:	00 e1       	ldi	r16, 0x10	; 16
  7a:	f5 05       	cpc	r31, r5
  7c:	00 00       	nop
  7e:	80 96       	adiw	r24, 0x20	; 32
  80:	98 00       	.word	0x0098	; ????
  82:	00 00       	nop
  84:	40 42       	sbci	r20, 0x20	; 32
  86:	0f 00       	.word	0x000f	; ????
  88:	00 00       	nop
  8a:	a0 86       	std	Z+8, r10	; 0x08
  8c:	01 00       	.word	0x0001	; ????
  8e:	00 00       	nop
  90:	10 27       	eor	r17, r16
  92:	00 00       	nop
  94:	00 00       	nop
  96:	e8 03       	fmulsu	r22, r16
  98:	00 00       	nop
  9a:	00 00       	nop
  9c:	64 00       	.word	0x0064	; ????
  9e:	00 00       	nop
  a0:	00 00       	nop
  a2:	0a 00       	.word	0x000a	; ????
  a4:	00 00       	nop
  a6:	00 00       	nop
  a8:	01 00       	.word	0x0001	; ????
  aa:	00 00       	nop
  ac:	00 00       	nop
  ae:	2c 76       	andi	r18, 0x6C	; 108
  b0:	d8 88       	ldd	r13, Y+16	; 0x10
  b2:	dc 67       	ori	r29, 0x7C	; 124
  b4:	4f 08       	sbc	r4, r15
  b6:	23 df       	rcall	.-442    	; 0xfffffefe <__eeprom_end+0xff7efefe>
  b8:	c1 df       	rcall	.-126    	; 0x3c <__FUSE_REGION_LENGTH__+0x3a>
  ba:	ae 59       	subi	r26, 0x9E	; 158
  bc:	e1 b1       	in	r30, 0x01	; 1
  be:	b7 96       	adiw	r30, 0x27	; 39
  c0:	e5 e3       	ldi	r30, 0x35	; 53
  c2:	e4 53       	subi	r30, 0x34	; 52
  c4:	c6 3a       	cpi	r28, 0xA6	; 166
  c6:	e6 51       	subi	r30, 0x16	; 22
  c8:	99 76       	andi	r25, 0x69	; 105
  ca:	96 e8       	ldi	r25, 0x86	; 134
  cc:	e6 c2       	rjmp	.+1484   	; 0x69a <LCD_init+0x8>
  ce:	84 26       	eor	r8, r20
  d0:	eb 89       	ldd	r30, Y+19	; 0x13
  d2:	8c 9b       	sbis	0x11, 4	; 17
  d4:	62 ed       	ldi	r22, 0xD2	; 210
  d6:	40 7c       	andi	r20, 0xC0	; 192
  d8:	6f fc       	.word	0xfc6f	; ????
  da:	ef bc       	out	0x2f, r14	; 47
  dc:	9c 9f       	mul	r25, r28
  de:	40 f2       	brcs	.-112    	; 0x70 <__trampolines_end+0x1c>
  e0:	ba a5       	ldd	r27, Y+42	; 0x2a
  e2:	6f a5       	ldd	r22, Y+47	; 0x2f
  e4:	f4 90       	lpm	r15, Z
  e6:	05 5a       	subi	r16, 0xA5	; 165
  e8:	2a f7       	brpl	.-54     	; 0xb4 <__trampolines_end+0x60>
  ea:	5c 93       	st	X, r21
  ec:	6b 6c       	ori	r22, 0xCB	; 203
  ee:	f9 67       	ori	r31, 0x79	; 121
  f0:	6d c1       	rjmp	.+730    	; 0x3cc <Read_RawValue+0xee>
  f2:	1b fc       	.word	0xfc1b	; ????
  f4:	e0 e4       	ldi	r30, 0x40	; 64
  f6:	0d 47       	sbci	r16, 0x7D	; 125
  f8:	fe f5       	brtc	.+126    	; 0x178 <.do_clear_bss_loop>
  fa:	20 e6       	ldi	r18, 0x60	; 96
  fc:	b5 00       	.word	0x00b5	; ????
  fe:	d0 ed       	ldi	r29, 0xD0	; 208
 100:	90 2e       	mov	r9, r16
 102:	03 00       	.word	0x0003	; ????
 104:	94 35       	cpi	r25, 0x54	; 84
 106:	77 05       	cpc	r23, r7
 108:	00 80       	ld	r0, Z
 10a:	84 1e       	adc	r8, r20
 10c:	08 00       	.word	0x0008	; ????
 10e:	00 20       	and	r0, r0
 110:	4e 0a       	sbc	r4, r30
 112:	00 00       	nop
 114:	00 c8       	rjmp	.-4096   	; 0xfffff116 <__eeprom_end+0xff7ef116>
 116:	0c 33       	cpi	r16, 0x3C	; 60
 118:	33 33       	cpi	r19, 0x33	; 51
 11a:	33 0f       	add	r19, r19
 11c:	98 6e       	ori	r25, 0xE8	; 232
 11e:	12 83       	std	Z+2, r17	; 0x02
 120:	11 41       	sbci	r17, 0x11	; 17
 122:	ef 8d       	ldd	r30, Y+31	; 0x1f
 124:	21 14       	cp	r2, r1
 126:	89 3b       	cpi	r24, 0xB9	; 185
 128:	e6 55       	subi	r30, 0x56	; 86
 12a:	16 cf       	rjmp	.-468    	; 0xffffff58 <__eeprom_end+0xff7eff58>
 12c:	fe e6       	ldi	r31, 0x6E	; 110
 12e:	db 18       	sub	r13, r11
 130:	d1 84       	ldd	r13, Z+9	; 0x09
 132:	4b 38       	cpi	r20, 0x8B	; 139
 134:	1b f7       	brvc	.-58     	; 0xfc <__trampolines_end+0xa8>
 136:	7c 1d       	adc	r23, r12
 138:	90 1d       	adc	r25, r0
 13a:	a4 bb       	out	0x14, r26	; 20
 13c:	e4 24       	eor	r14, r4
 13e:	20 32       	cpi	r18, 0x20	; 32
 140:	84 72       	andi	r24, 0x24	; 36
 142:	5e 22       	and	r5, r30
 144:	81 00       	.word	0x0081	; ????
 146:	c9 f1       	breq	.+114    	; 0x1ba <I2C_Repeated_Start+0x26>
 148:	24 ec       	ldi	r18, 0xC4	; 196
 14a:	a1 e5       	ldi	r26, 0x51	; 81
 14c:	3d 27       	eor	r19, r29

0000014e <__ctors_end>:
 14e:	11 24       	eor	r1, r1
 150:	1f be       	out	0x3f, r1	; 63
 152:	cf e5       	ldi	r28, 0x5F	; 95
 154:	d4 e0       	ldi	r29, 0x04	; 4
 156:	de bf       	out	0x3e, r29	; 62
 158:	cd bf       	out	0x3d, r28	; 61

0000015a <__do_copy_data>:
 15a:	10 e0       	ldi	r17, 0x00	; 0
 15c:	a0 e6       	ldi	r26, 0x60	; 96
 15e:	b0 e0       	ldi	r27, 0x00	; 0
 160:	ee e7       	ldi	r30, 0x7E	; 126
 162:	fe e0       	ldi	r31, 0x0E	; 14
 164:	02 c0       	rjmp	.+4      	; 0x16a <__do_copy_data+0x10>
 166:	05 90       	lpm	r0, Z+
 168:	0d 92       	st	X+, r0
 16a:	ae 36       	cpi	r26, 0x6E	; 110
 16c:	b1 07       	cpc	r27, r17
 16e:	d9 f7       	brne	.-10     	; 0x166 <__do_copy_data+0xc>

00000170 <__do_clear_bss>:
 170:	20 e0       	ldi	r18, 0x00	; 0
 172:	ae e6       	ldi	r26, 0x6E	; 110
 174:	b0 e0       	ldi	r27, 0x00	; 0
 176:	01 c0       	rjmp	.+2      	; 0x17a <.do_clear_bss_start>

00000178 <.do_clear_bss_loop>:
 178:	1d 92       	st	X+, r1

0000017a <.do_clear_bss_start>:
 17a:	aa 38       	cpi	r26, 0x8A	; 138
 17c:	b2 07       	cpc	r27, r18
 17e:	e1 f7       	brne	.-8      	; 0x178 <.do_clear_bss_loop>
 180:	0e 94 7f 03 	call	0x6fe	; 0x6fe <main>
 184:	0c 94 3d 07 	jmp	0xe7a	; 0xe7a <_exit>

00000188 <__bad_interrupt>:
 188:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000018c <I2C_Init>:
	return 1;												/* If yes then return 1 to indicate ack received i.e. ready to accept data byte */
	if (status == 0x20)										/* Check weather SLA+W transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
}
 18c:	11 b8       	out	0x01, r1	; 1
 18e:	8f ef       	ldi	r24, 0xFF	; 255
 190:	80 b9       	out	0x00, r24	; 0
 192:	08 95       	ret

00000194 <I2C_Repeated_Start>:

uint8_t I2C_Repeated_Start(char slave_read_address)			/* I2C repeated start function */
{
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
 194:	94 ea       	ldi	r25, 0xA4	; 164
 196:	96 bf       	out	0x36, r25	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
 198:	06 b6       	in	r0, 0x36	; 54
 19a:	07 fe       	sbrs	r0, 7
 19c:	fd cf       	rjmp	.-6      	; 0x198 <I2C_Repeated_Start+0x4>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 19e:	91 b1       	in	r25, 0x01	; 1
 1a0:	98 7f       	andi	r25, 0xF8	; 248
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
 1a2:	90 31       	cpi	r25, 0x10	; 16
 1a4:	71 f4       	brne	.+28     	; 0x1c2 <I2C_Repeated_Start+0x2e>
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
 1a6:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 1a8:	84 e8       	ldi	r24, 0x84	; 132
 1aa:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 1ac:	06 b6       	in	r0, 0x36	; 54
 1ae:	07 fe       	sbrs	r0, 7
 1b0:	fd cf       	rjmp	.-6      	; 0x1ac <I2C_Repeated_Start+0x18>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 1b2:	81 b1       	in	r24, 0x01	; 1
 1b4:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
 1b6:	80 34       	cpi	r24, 0x40	; 64
 1b8:	31 f0       	breq	.+12     	; 0x1c6 <I2C_Repeated_Start+0x32>
	return 1;												/* If yes then return 1 to indicate ack received */ 
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
 1ba:	80 32       	cpi	r24, 0x20	; 32
 1bc:	31 f4       	brne	.+12     	; 0x1ca <I2C_Repeated_Start+0x36>
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
 1be:	82 e0       	ldi	r24, 0x02	; 2
 1c0:	08 95       	ret
	uint8_t status;											/* Declare variable */
	TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);					/* Enable TWI, generate start condition and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (start condition) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status != 0x10)										/* Check weather repeated start condition transmitted successfully or not? */
	return 0;												/* If no then return 0 to indicate repeated start condition fail */
 1c2:	80 e0       	ldi	r24, 0x00	; 0
 1c4:	08 95       	ret
	TWDR = slave_read_address;								/* If yes then write SLA+R in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x40)										/* Check weather SLA+R transmitted & ack received or not? */
	return 1;												/* If yes then return 1 to indicate ack received */ 
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	08 95       	ret
	if (status == 0x20)										/* Check weather SLA+R transmitted & nack received or not? */
	return 2;												/* If yes then return 2 to indicate nack received i.e. device is busy */
	else
	return 3;												/* Else return 3 to indicate SLA+W failed */
 1ca:	83 e0       	ldi	r24, 0x03	; 3
}
 1cc:	08 95       	ret

000001ce <I2C_Stop>:

void I2C_Stop()												/* I2C stop function */
{
	TWCR=(1<<TWSTO)|(1<<TWINT)|(1<<TWEN);					/* Enable TWI, generate stop condition and clear interrupt flag */
 1ce:	84 e9       	ldi	r24, 0x94	; 148
 1d0:	86 bf       	out	0x36, r24	; 54
	while(TWCR & (1<<TWSTO));								/* Wait until stop condition execution */ 
 1d2:	06 b6       	in	r0, 0x36	; 54
 1d4:	04 fc       	sbrc	r0, 4
 1d6:	fd cf       	rjmp	.-6      	; 0x1d2 <I2C_Stop+0x4>
}
 1d8:	08 95       	ret

000001da <I2C_Start_Wait>:

void I2C_Start_Wait(char slave_write_address)				/* I2C start wait function */
{
 1da:	cf 93       	push	r28
 1dc:	c8 2f       	mov	r28, r24
	uint8_t status;											/* Declare variable */
	while (1)
	{
		TWCR = (1<<TWSTA)|(1<<TWEN)|(1<<TWINT);				/* Enable TWI, generate start condition and clear interrupt flag */
 1de:	84 ea       	ldi	r24, 0xA4	; 164
 1e0:	86 bf       	out	0x36, r24	; 54
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (start condition) */
 1e2:	06 b6       	in	r0, 0x36	; 54
 1e4:	07 fe       	sbrs	r0, 7
 1e6:	fd cf       	rjmp	.-6      	; 0x1e2 <I2C_Start_Wait+0x8>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 1e8:	81 b1       	in	r24, 0x01	; 1
 1ea:	88 7f       	andi	r24, 0xF8	; 248
		if (status != 0x08)									/* Check weather start condition transmitted successfully or not? */
 1ec:	88 30       	cpi	r24, 0x08	; 8
 1ee:	b9 f7       	brne	.-18     	; 0x1de <I2C_Start_Wait+0x4>
		continue;											/* If no then continue with start loop again */
		TWDR = slave_write_address;							/* If yes then write SLA+W in TWI data register */
 1f0:	c3 b9       	out	0x03, r28	; 3
		TWCR = (1<<TWEN)|(1<<TWINT);						/* Enable TWI and clear interrupt flag */
 1f2:	84 e8       	ldi	r24, 0x84	; 132
 1f4:	86 bf       	out	0x36, r24	; 54
		while (!(TWCR & (1<<TWINT)));						/* Wait until TWI finish its current job (Write operation) */
 1f6:	06 b6       	in	r0, 0x36	; 54
 1f8:	07 fe       	sbrs	r0, 7
 1fa:	fd cf       	rjmp	.-6      	; 0x1f6 <I2C_Start_Wait+0x1c>
		status = TWSR & 0xF8;								/* Read TWI status register with masking lower three bits */
 1fc:	81 b1       	in	r24, 0x01	; 1
 1fe:	88 7f       	andi	r24, 0xF8	; 248
		if (status != 0x18 )								/* Check weather SLA+W transmitted & ack received or not? */
 200:	88 31       	cpi	r24, 0x18	; 24
 202:	19 f0       	breq	.+6      	; 0x20a <__EEPROM_REGION_LENGTH__+0xa>
		{
			I2C_Stop();										/* If not then generate stop condition */
 204:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
			continue;										/* continue with start loop again */
 208:	ea cf       	rjmp	.-44     	; 0x1de <I2C_Start_Wait+0x4>
		}
		break;												/* If yes then break loop */
	}
}
 20a:	cf 91       	pop	r28
 20c:	08 95       	ret

0000020e <I2C_Write>:

uint8_t I2C_Write(char data)								/* I2C write function */
{
	uint8_t status;											/* Declare variable */
	TWDR = data;											/* Copy data in TWI data register */
 20e:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
 210:	84 e8       	ldi	r24, 0x84	; 132
 212:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
 214:	06 b6       	in	r0, 0x36	; 54
 216:	07 fe       	sbrs	r0, 7
 218:	fd cf       	rjmp	.-6      	; 0x214 <I2C_Write+0x6>
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
 21a:	81 b1       	in	r24, 0x01	; 1
 21c:	88 7f       	andi	r24, 0xF8	; 248
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
 21e:	88 32       	cpi	r24, 0x28	; 40
 220:	21 f0       	breq	.+8      	; 0x22a <I2C_Write+0x1c>
	return 0;												/* If yes then return 0 to indicate ack received */
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
 222:	80 33       	cpi	r24, 0x30	; 48
 224:	21 f4       	brne	.+8      	; 0x22e <I2C_Write+0x20>
	return 1;												/* If yes then return 1 to indicate nack received */
 226:	81 e0       	ldi	r24, 0x01	; 1
 228:	08 95       	ret
	TWDR = data;											/* Copy data in TWI data register */
	TWCR = (1<<TWEN)|(1<<TWINT);							/* Enable TWI and clear interrupt flag */
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (Write operation) */
	status = TWSR & 0xF8;									/* Read TWI status register with masking lower three bits */
	if (status == 0x28)										/* Check weather data transmitted & ack received or not? */
	return 0;												/* If yes then return 0 to indicate ack received */
 22a:	80 e0       	ldi	r24, 0x00	; 0
 22c:	08 95       	ret
	if (status == 0x30)										/* Check weather data transmitted & nack received or not? */
	return 1;												/* If yes then return 1 to indicate nack received */
	else
	return 2;												/* Else return 2 to indicate data transmission failed */
 22e:	82 e0       	ldi	r24, 0x02	; 2
}
 230:	08 95       	ret

00000232 <I2C_Read_Ack>:

char I2C_Read_Ack()										/* I2C read ack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);					/* Enable TWI, generation of ack and clear interrupt flag */
 232:	84 ec       	ldi	r24, 0xC4	; 196
 234:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 236:	06 b6       	in	r0, 0x36	; 54
 238:	07 fe       	sbrs	r0, 7
 23a:	fd cf       	rjmp	.-6      	; 0x236 <I2C_Read_Ack+0x4>
	return TWDR;											/* Return received data */
 23c:	83 b1       	in	r24, 0x03	; 3
}	
 23e:	08 95       	ret

00000240 <I2C_Read_Nack>:

char I2C_Read_Nack()										/* I2C read nack function */
{
	TWCR=(1<<TWEN)|(1<<TWINT);								/* Enable TWI and clear interrupt flag */
 240:	84 e8       	ldi	r24, 0x84	; 132
 242:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1<<TWINT)));							/* Wait until TWI finish its current job (read operation) */
 244:	06 b6       	in	r0, 0x36	; 54
 246:	07 fe       	sbrs	r0, 7
 248:	fd cf       	rjmp	.-6      	; 0x244 <I2C_Read_Nack+0x4>
	return TWDR;											/* Return received data */
 24a:	83 b1       	in	r24, 0x03	; 3
}	
 24c:	08 95       	ret

0000024e <MPU6050_Init>:
}


uint8_t cero_en_bit(volatile uint8_t *LUGAR, uint8_t BIT){
	return (!(*LUGAR&(1<<BIT)));
}
 24e:	8b e7       	ldi	r24, 0x7B	; 123
 250:	92 e9       	ldi	r25, 0x92	; 146
 252:	01 97       	sbiw	r24, 0x01	; 1
 254:	f1 f7       	brne	.-4      	; 0x252 <MPU6050_Init+0x4>
 256:	00 c0       	rjmp	.+0      	; 0x258 <MPU6050_Init+0xa>
 258:	00 00       	nop
 25a:	80 ed       	ldi	r24, 0xD0	; 208
 25c:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 260:	89 e1       	ldi	r24, 0x19	; 25
 262:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 266:	87 e0       	ldi	r24, 0x07	; 7
 268:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 26c:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 270:	80 ed       	ldi	r24, 0xD0	; 208
 272:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 276:	8b e6       	ldi	r24, 0x6B	; 107
 278:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 27c:	81 e0       	ldi	r24, 0x01	; 1
 27e:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 282:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 286:	80 ed       	ldi	r24, 0xD0	; 208
 288:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 28c:	8a e1       	ldi	r24, 0x1A	; 26
 28e:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 292:	80 e0       	ldi	r24, 0x00	; 0
 294:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 298:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 29c:	80 ed       	ldi	r24, 0xD0	; 208
 29e:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 2a2:	8b e1       	ldi	r24, 0x1B	; 27
 2a4:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2a8:	88 e1       	ldi	r24, 0x18	; 24
 2aa:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2ae:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 2b2:	80 ed       	ldi	r24, 0xD0	; 208
 2b4:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 2b8:	88 e3       	ldi	r24, 0x38	; 56
 2ba:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2be:	81 e0       	ldi	r24, 0x01	; 1
 2c0:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2c4:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 2c8:	08 95       	ret

000002ca <MPU_Start_Loc>:
 2ca:	80 ed       	ldi	r24, 0xD0	; 208
 2cc:	0e 94 ed 00 	call	0x1da	; 0x1da <I2C_Start_Wait>
 2d0:	8b e3       	ldi	r24, 0x3B	; 59
 2d2:	0e 94 07 01 	call	0x20e	; 0x20e <I2C_Write>
 2d6:	81 ed       	ldi	r24, 0xD1	; 209
 2d8:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_Repeated_Start>
 2dc:	08 95       	ret

000002de <Read_RawValue>:
 2de:	cf 93       	push	r28
 2e0:	df 93       	push	r29
 2e2:	0e 94 65 01 	call	0x2ca	; 0x2ca <MPU_Start_Loc>
 2e6:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 2ea:	c8 2f       	mov	r28, r24
 2ec:	d0 e0       	ldi	r29, 0x00	; 0
 2ee:	dc 2f       	mov	r29, r28
 2f0:	cc 27       	eor	r28, r28
 2f2:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 2f6:	be 01       	movw	r22, r28
 2f8:	68 2b       	or	r22, r24
 2fa:	07 2e       	mov	r0, r23
 2fc:	00 0c       	add	r0, r0
 2fe:	88 0b       	sbc	r24, r24
 300:	99 0b       	sbc	r25, r25
 302:	0e 94 bb 03 	call	0x776	; 0x776 <__floatsisf>
 306:	60 93 82 00 	sts	0x0082, r22	; 0x800082 <Acc_x>
 30a:	70 93 83 00 	sts	0x0083, r23	; 0x800083 <Acc_x+0x1>
 30e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <Acc_x+0x2>
 312:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <Acc_x+0x3>
 316:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 31a:	c8 2f       	mov	r28, r24
 31c:	d0 e0       	ldi	r29, 0x00	; 0
 31e:	dc 2f       	mov	r29, r28
 320:	cc 27       	eor	r28, r28
 322:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 326:	be 01       	movw	r22, r28
 328:	68 2b       	or	r22, r24
 32a:	07 2e       	mov	r0, r23
 32c:	00 0c       	add	r0, r0
 32e:	88 0b       	sbc	r24, r24
 330:	99 0b       	sbc	r25, r25
 332:	0e 94 bb 03 	call	0x776	; 0x776 <__floatsisf>
 336:	60 93 7a 00 	sts	0x007A, r22	; 0x80007a <Acc_y>
 33a:	70 93 7b 00 	sts	0x007B, r23	; 0x80007b <Acc_y+0x1>
 33e:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <Acc_y+0x2>
 342:	90 93 7d 00 	sts	0x007D, r25	; 0x80007d <Acc_y+0x3>
 346:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 34a:	c8 2f       	mov	r28, r24
 34c:	d0 e0       	ldi	r29, 0x00	; 0
 34e:	dc 2f       	mov	r29, r28
 350:	cc 27       	eor	r28, r28
 352:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 356:	be 01       	movw	r22, r28
 358:	68 2b       	or	r22, r24
 35a:	07 2e       	mov	r0, r23
 35c:	00 0c       	add	r0, r0
 35e:	88 0b       	sbc	r24, r24
 360:	99 0b       	sbc	r25, r25
 362:	0e 94 bb 03 	call	0x776	; 0x776 <__floatsisf>
 366:	60 93 6e 00 	sts	0x006E, r22	; 0x80006e <__data_end>
 36a:	70 93 6f 00 	sts	0x006F, r23	; 0x80006f <__data_end+0x1>
 36e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__data_end+0x2>
 372:	90 93 71 00 	sts	0x0071, r25	; 0x800071 <__data_end+0x3>
 376:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 37a:	c8 2f       	mov	r28, r24
 37c:	d0 e0       	ldi	r29, 0x00	; 0
 37e:	dc 2f       	mov	r29, r28
 380:	cc 27       	eor	r28, r28
 382:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 386:	be 01       	movw	r22, r28
 388:	68 2b       	or	r22, r24
 38a:	07 2e       	mov	r0, r23
 38c:	00 0c       	add	r0, r0
 38e:	88 0b       	sbc	r24, r24
 390:	99 0b       	sbc	r25, r25
 392:	0e 94 bb 03 	call	0x776	; 0x776 <__floatsisf>
 396:	60 93 76 00 	sts	0x0076, r22	; 0x800076 <Temperature>
 39a:	70 93 77 00 	sts	0x0077, r23	; 0x800077 <Temperature+0x1>
 39e:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <Temperature+0x2>
 3a2:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <Temperature+0x3>
 3a6:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3aa:	c8 2f       	mov	r28, r24
 3ac:	d0 e0       	ldi	r29, 0x00	; 0
 3ae:	dc 2f       	mov	r29, r28
 3b0:	cc 27       	eor	r28, r28
 3b2:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3b6:	be 01       	movw	r22, r28
 3b8:	68 2b       	or	r22, r24
 3ba:	07 2e       	mov	r0, r23
 3bc:	00 0c       	add	r0, r0
 3be:	88 0b       	sbc	r24, r24
 3c0:	99 0b       	sbc	r25, r25
 3c2:	0e 94 bb 03 	call	0x776	; 0x776 <__floatsisf>
 3c6:	60 93 72 00 	sts	0x0072, r22	; 0x800072 <Gyro_x>
 3ca:	70 93 73 00 	sts	0x0073, r23	; 0x800073 <Gyro_x+0x1>
 3ce:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <Gyro_x+0x2>
 3d2:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <Gyro_x+0x3>
 3d6:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3da:	c8 2f       	mov	r28, r24
 3dc:	d0 e0       	ldi	r29, 0x00	; 0
 3de:	dc 2f       	mov	r29, r28
 3e0:	cc 27       	eor	r28, r28
 3e2:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 3e6:	be 01       	movw	r22, r28
 3e8:	68 2b       	or	r22, r24
 3ea:	07 2e       	mov	r0, r23
 3ec:	00 0c       	add	r0, r0
 3ee:	88 0b       	sbc	r24, r24
 3f0:	99 0b       	sbc	r25, r25
 3f2:	0e 94 bb 03 	call	0x776	; 0x776 <__floatsisf>
 3f6:	60 93 86 00 	sts	0x0086, r22	; 0x800086 <Gyro_y>
 3fa:	70 93 87 00 	sts	0x0087, r23	; 0x800087 <Gyro_y+0x1>
 3fe:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <Gyro_y+0x2>
 402:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <Gyro_y+0x3>
 406:	0e 94 19 01 	call	0x232	; 0x232 <I2C_Read_Ack>
 40a:	c8 2f       	mov	r28, r24
 40c:	d0 e0       	ldi	r29, 0x00	; 0
 40e:	dc 2f       	mov	r29, r28
 410:	cc 27       	eor	r28, r28
 412:	0e 94 20 01 	call	0x240	; 0x240 <I2C_Read_Nack>
 416:	be 01       	movw	r22, r28
 418:	68 2b       	or	r22, r24
 41a:	07 2e       	mov	r0, r23
 41c:	00 0c       	add	r0, r0
 41e:	88 0b       	sbc	r24, r24
 420:	99 0b       	sbc	r25, r25
 422:	0e 94 bb 03 	call	0x776	; 0x776 <__floatsisf>
 426:	60 93 7e 00 	sts	0x007E, r22	; 0x80007e <Gyro_z>
 42a:	70 93 7f 00 	sts	0x007F, r23	; 0x80007f <Gyro_z+0x1>
 42e:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <Gyro_z+0x2>
 432:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <Gyro_z+0x3>
 436:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_Stop>
 43a:	df 91       	pop	r29
 43c:	cf 91       	pop	r28
 43e:	08 95       	ret

00000440 <uno_en_bit>:

uint8_t uno_en_bit(volatile uint8_t *LUGAR, uint8_t BIT){
	return (*LUGAR&(1<<BIT));
 440:	fc 01       	movw	r30, r24
 442:	20 81       	ld	r18, Z
 444:	81 e0       	ldi	r24, 0x01	; 1
 446:	90 e0       	ldi	r25, 0x00	; 0
 448:	02 c0       	rjmp	.+4      	; 0x44e <uno_en_bit+0xe>
 44a:	88 0f       	add	r24, r24
 44c:	99 1f       	adc	r25, r25
 44e:	6a 95       	dec	r22
 450:	e2 f7       	brpl	.-8      	; 0x44a <uno_en_bit+0xa>
}
 452:	82 23       	and	r24, r18
 454:	08 95       	ret

00000456 <saca_uno>:
void saca_uno(volatile uint8_t *LUGAR, uint8_t BIT){
	*LUGAR=*LUGAR|(1<<BIT);
 456:	fc 01       	movw	r30, r24
 458:	40 81       	ld	r20, Z
 45a:	21 e0       	ldi	r18, 0x01	; 1
 45c:	30 e0       	ldi	r19, 0x00	; 0
 45e:	02 c0       	rjmp	.+4      	; 0x464 <__stack+0x5>
 460:	22 0f       	add	r18, r18
 462:	33 1f       	adc	r19, r19
 464:	6a 95       	dec	r22
 466:	e2 f7       	brpl	.-8      	; 0x460 <__stack+0x1>
 468:	24 2b       	or	r18, r20
 46a:	20 83       	st	Z, r18
 46c:	08 95       	ret

0000046e <saca_cero>:
}

void saca_cero(volatile uint8_t *LUGAR, uint8_t BIT){
 46e:	fc 01       	movw	r30, r24
	*LUGAR=*LUGAR&~(1<<BIT);
 470:	90 81       	ld	r25, Z
 472:	21 e0       	ldi	r18, 0x01	; 1
 474:	30 e0       	ldi	r19, 0x00	; 0
 476:	02 c0       	rjmp	.+4      	; 0x47c <saca_cero+0xe>
 478:	22 0f       	add	r18, r18
 47a:	33 1f       	adc	r19, r19
 47c:	6a 95       	dec	r22
 47e:	e2 f7       	brpl	.-8      	; 0x478 <saca_cero+0xa>
 480:	20 95       	com	r18
 482:	29 23       	and	r18, r25
 484:	20 83       	st	Z, r18
 486:	08 95       	ret

00000488 <LCD_wr_inst_ini>:
	LCD_wait_flag();
	
}

void LCD_wr_inst_ini(uint8_t instruccion){
	PORTLCD=instruccion; //Saco el dato y le digo que escribiré un dato
 488:	82 bb       	out	0x12, r24	; 18
	saca_cero(&PORTLCD,RS);
 48a:	64 e0       	ldi	r22, 0x04	; 4
 48c:	82 e3       	ldi	r24, 0x32	; 50
 48e:	90 e0       	ldi	r25, 0x00	; 0
 490:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_cero(&PORTLCD,RW);
 494:	65 e0       	ldi	r22, 0x05	; 5
 496:	82 e3       	ldi	r24, 0x32	; 50
 498:	90 e0       	ldi	r25, 0x00	; 0
 49a:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_uno(&PORTLCD,E);
 49e:	66 e0       	ldi	r22, 0x06	; 6
 4a0:	82 e3       	ldi	r24, 0x32	; 50
 4a2:	90 e0       	ldi	r25, 0x00	; 0
 4a4:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4a8:	83 ec       	ldi	r24, 0xC3	; 195
 4aa:	99 e0       	ldi	r25, 0x09	; 9
 4ac:	01 97       	sbiw	r24, 0x01	; 1
 4ae:	f1 f7       	brne	.-4      	; 0x4ac <LCD_wr_inst_ini+0x24>
 4b0:	00 c0       	rjmp	.+0      	; 0x4b2 <LCD_wr_inst_ini+0x2a>
 4b2:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 4b4:	66 e0       	ldi	r22, 0x06	; 6
 4b6:	82 e3       	ldi	r24, 0x32	; 50
 4b8:	90 e0       	ldi	r25, 0x00	; 0
 4ba:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
 4be:	08 95       	ret

000004c0 <LCD_wait_flag>:
}


void LCD_wait_flag(void){
	//	_delay_ms(100);
	DDRLCD&=0b11110000; //Para poner el pin BF como entrada para leer la bandera lo demás salida
 4c0:	81 b3       	in	r24, 0x11	; 17
 4c2:	80 7f       	andi	r24, 0xF0	; 240
 4c4:	81 bb       	out	0x11, r24	; 17
	saca_cero(&PORTLCD,RS);// Instrucción
 4c6:	64 e0       	ldi	r22, 0x04	; 4
 4c8:	82 e3       	ldi	r24, 0x32	; 50
 4ca:	90 e0       	ldi	r25, 0x00	; 0
 4cc:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_uno(&PORTLCD,RW); // Leer
 4d0:	65 e0       	ldi	r22, 0x05	; 5
 4d2:	82 e3       	ldi	r24, 0x32	; 50
 4d4:	90 e0       	ldi	r25, 0x00	; 0
 4d6:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
	while(1){
		saca_uno(&PORTLCD,E); //pregunto por el primer nibble
 4da:	66 e0       	ldi	r22, 0x06	; 6
 4dc:	82 e3       	ldi	r24, 0x32	; 50
 4de:	90 e0       	ldi	r25, 0x00	; 0
 4e0:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
 4e4:	83 ec       	ldi	r24, 0xC3	; 195
 4e6:	99 e0       	ldi	r25, 0x09	; 9
 4e8:	01 97       	sbiw	r24, 0x01	; 1
 4ea:	f1 f7       	brne	.-4      	; 0x4e8 <LCD_wait_flag+0x28>
 4ec:	00 c0       	rjmp	.+0      	; 0x4ee <LCD_wait_flag+0x2e>
 4ee:	00 00       	nop
		_delay_ms(10);
		saca_cero(&PORTLCD,E);
 4f0:	66 e0       	ldi	r22, 0x06	; 6
 4f2:	82 e3       	ldi	r24, 0x32	; 50
 4f4:	90 e0       	ldi	r25, 0x00	; 0
 4f6:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
		if(uno_en_bit(&PINLCD,BF)) {break;} //uno_en_bit para protues, 0 para la vida real
 4fa:	63 e0       	ldi	r22, 0x03	; 3
 4fc:	80 e3       	ldi	r24, 0x30	; 48
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	0e 94 20 02 	call	0x440	; 0x440 <uno_en_bit>
 504:	81 11       	cpse	r24, r1
 506:	15 c0       	rjmp	.+42     	; 0x532 <LCD_wait_flag+0x72>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 508:	93 e0       	ldi	r25, 0x03	; 3
 50a:	9a 95       	dec	r25
 50c:	f1 f7       	brne	.-4      	; 0x50a <LCD_wait_flag+0x4a>
 50e:	00 00       	nop
		_delay_us(10);
		saca_uno(&PORTLCD,E); //pregunto por el segundo nibble
 510:	66 e0       	ldi	r22, 0x06	; 6
 512:	82 e3       	ldi	r24, 0x32	; 50
 514:	90 e0       	ldi	r25, 0x00	; 0
 516:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 51a:	83 ec       	ldi	r24, 0xC3	; 195
 51c:	99 e0       	ldi	r25, 0x09	; 9
 51e:	01 97       	sbiw	r24, 0x01	; 1
 520:	f1 f7       	brne	.-4      	; 0x51e <LCD_wait_flag+0x5e>
 522:	00 c0       	rjmp	.+0      	; 0x524 <LCD_wait_flag+0x64>
 524:	00 00       	nop
		_delay_ms(10);
		saca_cero(&PORTLCD,E);
 526:	66 e0       	ldi	r22, 0x06	; 6
 528:	82 e3       	ldi	r24, 0x32	; 50
 52a:	90 e0       	ldi	r25, 0x00	; 0
 52c:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	}
 530:	d4 cf       	rjmp	.-88     	; 0x4da <LCD_wait_flag+0x1a>
	saca_uno(&PORTLCD,E); //pregunto por el segundo nibble
 532:	66 e0       	ldi	r22, 0x06	; 6
 534:	82 e3       	ldi	r24, 0x32	; 50
 536:	90 e0       	ldi	r25, 0x00	; 0
 538:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
 53c:	83 ec       	ldi	r24, 0xC3	; 195
 53e:	99 e0       	ldi	r25, 0x09	; 9
 540:	01 97       	sbiw	r24, 0x01	; 1
 542:	f1 f7       	brne	.-4      	; 0x540 <LCD_wait_flag+0x80>
 544:	00 c0       	rjmp	.+0      	; 0x546 <LCD_wait_flag+0x86>
 546:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 548:	66 e0       	ldi	r22, 0x06	; 6
 54a:	82 e3       	ldi	r24, 0x32	; 50
 54c:	90 e0       	ldi	r25, 0x00	; 0
 54e:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	//entonces cuando tenga cero puede continuar con esto...
	saca_cero(&PORTLCD,RS);
 552:	64 e0       	ldi	r22, 0x04	; 4
 554:	82 e3       	ldi	r24, 0x32	; 50
 556:	90 e0       	ldi	r25, 0x00	; 0
 558:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_cero(&PORTLCD,RW);
 55c:	65 e0       	ldi	r22, 0x05	; 5
 55e:	82 e3       	ldi	r24, 0x32	; 50
 560:	90 e0       	ldi	r25, 0x00	; 0
 562:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	DDRLCD|=(15<<0)|(1<<RS)|(1<<RW)|(1<<E);
 566:	81 b3       	in	r24, 0x11	; 17
 568:	8f 67       	ori	r24, 0x7F	; 127
 56a:	81 bb       	out	0x11, r24	; 17
 56c:	08 95       	ret

0000056e <LCD_wr_char>:
	LCD_wr_instruction(LCD_Cmd_Clear); //limpia el display
	LCD_wr_instruction(LCD_Cmd_ModeDnS); //Entry mode set ID S
	LCD_wr_instruction(LCD_Cmd_OnsCsB); //Enciende el display
}

void LCD_wr_char(uint8_t data){
 56e:	cf 93       	push	r28
 570:	c8 2f       	mov	r28, r24
	//saco la parte más significativa del dato
	PORTLCD=data>>4; //Saco el dato y le digo que escribiré un dato
 572:	82 95       	swap	r24
 574:	8f 70       	andi	r24, 0x0F	; 15
 576:	82 bb       	out	0x12, r24	; 18
	saca_uno(&PORTLCD,RS);
 578:	64 e0       	ldi	r22, 0x04	; 4
 57a:	82 e3       	ldi	r24, 0x32	; 50
 57c:	90 e0       	ldi	r25, 0x00	; 0
 57e:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
	saca_cero(&PORTLCD,RW);
 582:	65 e0       	ldi	r22, 0x05	; 5
 584:	82 e3       	ldi	r24, 0x32	; 50
 586:	90 e0       	ldi	r25, 0x00	; 0
 588:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_uno(&PORTLCD,E);
 58c:	66 e0       	ldi	r22, 0x06	; 6
 58e:	82 e3       	ldi	r24, 0x32	; 50
 590:	90 e0       	ldi	r25, 0x00	; 0
 592:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
 596:	83 ec       	ldi	r24, 0xC3	; 195
 598:	99 e0       	ldi	r25, 0x09	; 9
 59a:	01 97       	sbiw	r24, 0x01	; 1
 59c:	f1 f7       	brne	.-4      	; 0x59a <LCD_wr_char+0x2c>
 59e:	00 c0       	rjmp	.+0      	; 0x5a0 <LCD_wr_char+0x32>
 5a0:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 5a2:	66 e0       	ldi	r22, 0x06	; 6
 5a4:	82 e3       	ldi	r24, 0x32	; 50
 5a6:	90 e0       	ldi	r25, 0x00	; 0
 5a8:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	//saco la parte menos significativa del dato
	PORTLCD=data&0b00001111; //Saco el dato y le digo que escribiré un dato
 5ac:	cf 70       	andi	r28, 0x0F	; 15
 5ae:	c2 bb       	out	0x12, r28	; 18
	saca_uno(&PORTLCD,RS);
 5b0:	64 e0       	ldi	r22, 0x04	; 4
 5b2:	82 e3       	ldi	r24, 0x32	; 50
 5b4:	90 e0       	ldi	r25, 0x00	; 0
 5b6:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
	saca_cero(&PORTLCD,RW);
 5ba:	65 e0       	ldi	r22, 0x05	; 5
 5bc:	82 e3       	ldi	r24, 0x32	; 50
 5be:	90 e0       	ldi	r25, 0x00	; 0
 5c0:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_uno(&PORTLCD,E);
 5c4:	66 e0       	ldi	r22, 0x06	; 6
 5c6:	82 e3       	ldi	r24, 0x32	; 50
 5c8:	90 e0       	ldi	r25, 0x00	; 0
 5ca:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
 5ce:	83 ec       	ldi	r24, 0xC3	; 195
 5d0:	99 e0       	ldi	r25, 0x09	; 9
 5d2:	01 97       	sbiw	r24, 0x01	; 1
 5d4:	f1 f7       	brne	.-4      	; 0x5d2 <LCD_wr_char+0x64>
 5d6:	00 c0       	rjmp	.+0      	; 0x5d8 <LCD_wr_char+0x6a>
 5d8:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 5da:	66 e0       	ldi	r22, 0x06	; 6
 5dc:	82 e3       	ldi	r24, 0x32	; 50
 5de:	90 e0       	ldi	r25, 0x00	; 0
 5e0:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_cero(&PORTLCD,RS);
 5e4:	64 e0       	ldi	r22, 0x04	; 4
 5e6:	82 e3       	ldi	r24, 0x32	; 50
 5e8:	90 e0       	ldi	r25, 0x00	; 0
 5ea:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	LCD_wait_flag();
 5ee:	0e 94 60 02 	call	0x4c0	; 0x4c0 <LCD_wait_flag>
	
}
 5f2:	cf 91       	pop	r28
 5f4:	08 95       	ret

000005f6 <LCD_wr_string>:
		LCD_wr_string(value);
		_delay_ms(250);
	}
}

void LCD_wr_string(volatile uint8_t *s){
 5f6:	cf 93       	push	r28
 5f8:	df 93       	push	r29
 5fa:	fc 01       	movw	r30, r24
	uint8_t c;
	while((c=*s++)){
 5fc:	03 c0       	rjmp	.+6      	; 0x604 <LCD_wr_string+0xe>
		LCD_wr_char(c);
 5fe:	0e 94 b7 02 	call	0x56e	; 0x56e <LCD_wr_char>
	}
}

void LCD_wr_string(volatile uint8_t *s){
	uint8_t c;
	while((c=*s++)){
 602:	fe 01       	movw	r30, r28
 604:	ef 01       	movw	r28, r30
 606:	21 96       	adiw	r28, 0x01	; 1
 608:	80 81       	ld	r24, Z
 60a:	81 11       	cpse	r24, r1
 60c:	f8 cf       	rjmp	.-16     	; 0x5fe <LCD_wr_string+0x8>
		LCD_wr_char(c);
	}
}
 60e:	df 91       	pop	r29
 610:	cf 91       	pop	r28
 612:	08 95       	ret

00000614 <LCD_wr_instruction>:
	saca_uno(&PORTLCD,E);
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
}

void LCD_wr_instruction(uint8_t instruccion){
 614:	cf 93       	push	r28
 616:	c8 2f       	mov	r28, r24
	//saco la parte más significativa de la instrucción
	PORTLCD=instruccion>>4; //Saco el dato y le digo que escribiré un dato
 618:	82 95       	swap	r24
 61a:	8f 70       	andi	r24, 0x0F	; 15
 61c:	82 bb       	out	0x12, r24	; 18
	saca_cero(&PORTLCD,RS);
 61e:	64 e0       	ldi	r22, 0x04	; 4
 620:	82 e3       	ldi	r24, 0x32	; 50
 622:	90 e0       	ldi	r25, 0x00	; 0
 624:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_cero(&PORTLCD,RW);
 628:	65 e0       	ldi	r22, 0x05	; 5
 62a:	82 e3       	ldi	r24, 0x32	; 50
 62c:	90 e0       	ldi	r25, 0x00	; 0
 62e:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_uno(&PORTLCD,E);
 632:	66 e0       	ldi	r22, 0x06	; 6
 634:	82 e3       	ldi	r24, 0x32	; 50
 636:	90 e0       	ldi	r25, 0x00	; 0
 638:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
 63c:	83 ec       	ldi	r24, 0xC3	; 195
 63e:	99 e0       	ldi	r25, 0x09	; 9
 640:	01 97       	sbiw	r24, 0x01	; 1
 642:	f1 f7       	brne	.-4      	; 0x640 <LCD_wr_instruction+0x2c>
 644:	00 c0       	rjmp	.+0      	; 0x646 <LCD_wr_instruction+0x32>
 646:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 648:	66 e0       	ldi	r22, 0x06	; 6
 64a:	82 e3       	ldi	r24, 0x32	; 50
 64c:	90 e0       	ldi	r25, 0x00	; 0
 64e:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	//saco la parte menos significativa de la instrucción
	PORTLCD=instruccion&0b00001111; //Saco el dato y le digo que escribiré un dato
 652:	cf 70       	andi	r28, 0x0F	; 15
 654:	c2 bb       	out	0x12, r28	; 18
	saca_cero(&PORTLCD,RS);
 656:	64 e0       	ldi	r22, 0x04	; 4
 658:	82 e3       	ldi	r24, 0x32	; 50
 65a:	90 e0       	ldi	r25, 0x00	; 0
 65c:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_cero(&PORTLCD,RW);
 660:	65 e0       	ldi	r22, 0x05	; 5
 662:	82 e3       	ldi	r24, 0x32	; 50
 664:	90 e0       	ldi	r25, 0x00	; 0
 666:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	saca_uno(&PORTLCD,E);
 66a:	66 e0       	ldi	r22, 0x06	; 6
 66c:	82 e3       	ldi	r24, 0x32	; 50
 66e:	90 e0       	ldi	r25, 0x00	; 0
 670:	0e 94 2b 02 	call	0x456	; 0x456 <saca_uno>
 674:	83 ec       	ldi	r24, 0xC3	; 195
 676:	99 e0       	ldi	r25, 0x09	; 9
 678:	01 97       	sbiw	r24, 0x01	; 1
 67a:	f1 f7       	brne	.-4      	; 0x678 <LCD_wr_instruction+0x64>
 67c:	00 c0       	rjmp	.+0      	; 0x67e <LCD_wr_instruction+0x6a>
 67e:	00 00       	nop
	_delay_ms(10);
	saca_cero(&PORTLCD,E);
 680:	66 e0       	ldi	r22, 0x06	; 6
 682:	82 e3       	ldi	r24, 0x32	; 50
 684:	90 e0       	ldi	r25, 0x00	; 0
 686:	0e 94 37 02 	call	0x46e	; 0x46e <saca_cero>
	LCD_wait_flag();
 68a:	0e 94 60 02 	call	0x4c0	; 0x4c0 <LCD_wait_flag>
}
 68e:	cf 91       	pop	r28
 690:	08 95       	ret

00000692 <LCD_init>:
		LCD_wr_char(c);
	}
}

void LCD_init(void){
	DDRLCD=(15<<0)|(1<<RS)|(1<<RW)|(1<<E); //DDRLCD=DDRLCD|(0B01111111)
 692:	8f e7       	ldi	r24, 0x7F	; 127
 694:	81 bb       	out	0x11, r24	; 17
 696:	85 ea       	ldi	r24, 0xA5	; 165
 698:	9e e0       	ldi	r25, 0x0E	; 14
 69a:	01 97       	sbiw	r24, 0x01	; 1
 69c:	f1 f7       	brne	.-4      	; 0x69a <LCD_init+0x8>
 69e:	00 c0       	rjmp	.+0      	; 0x6a0 <LCD_init+0xe>
 6a0:	00 00       	nop
	_delay_ms(15);
	LCD_wr_inst_ini(0b00000011);
 6a2:	83 e0       	ldi	r24, 0x03	; 3
 6a4:	0e 94 44 02 	call	0x488	; 0x488 <LCD_wr_inst_ini>
 6a8:	81 ee       	ldi	r24, 0xE1	; 225
 6aa:	94 e0       	ldi	r25, 0x04	; 4
 6ac:	01 97       	sbiw	r24, 0x01	; 1
 6ae:	f1 f7       	brne	.-4      	; 0x6ac <LCD_init+0x1a>
 6b0:	00 c0       	rjmp	.+0      	; 0x6b2 <LCD_init+0x20>
 6b2:	00 00       	nop
	_delay_ms(5);
	LCD_wr_inst_ini(0b00000011);
 6b4:	83 e0       	ldi	r24, 0x03	; 3
 6b6:	0e 94 44 02 	call	0x488	; 0x488 <LCD_wr_inst_ini>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6ba:	91 e2       	ldi	r25, 0x21	; 33
 6bc:	9a 95       	dec	r25
 6be:	f1 f7       	brne	.-4      	; 0x6bc <LCD_init+0x2a>
 6c0:	00 00       	nop
	_delay_us(100);
	LCD_wr_inst_ini(0b00000011);
 6c2:	83 e0       	ldi	r24, 0x03	; 3
 6c4:	0e 94 44 02 	call	0x488	; 0x488 <LCD_wr_inst_ini>
 6c8:	81 e2       	ldi	r24, 0x21	; 33
 6ca:	8a 95       	dec	r24
 6cc:	f1 f7       	brne	.-4      	; 0x6ca <LCD_init+0x38>
 6ce:	00 00       	nop
	_delay_us(100);
	LCD_wr_inst_ini(0b00000010);
 6d0:	82 e0       	ldi	r24, 0x02	; 2
 6d2:	0e 94 44 02 	call	0x488	; 0x488 <LCD_wr_inst_ini>
 6d6:	91 e2       	ldi	r25, 0x21	; 33
 6d8:	9a 95       	dec	r25
 6da:	f1 f7       	brne	.-4      	; 0x6d8 <LCD_init+0x46>
 6dc:	00 00       	nop
	_delay_us(100);
	LCD_wr_instruction(LCD_Cmd_Func2Lin); //4 Bits, número de líneas y tipo de letra
 6de:	88 e2       	ldi	r24, 0x28	; 40
 6e0:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_Off); //apaga el display
 6e4:	88 e0       	ldi	r24, 0x08	; 8
 6e6:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_Clear); //limpia el display
 6ea:	81 e0       	ldi	r24, 0x01	; 1
 6ec:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_ModeDnS); //Entry mode set ID S
 6f0:	86 e0       	ldi	r24, 0x06	; 6
 6f2:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
	LCD_wr_instruction(LCD_Cmd_OnsCsB); //Enciende el display
 6f6:	8c e0       	ldi	r24, 0x0C	; 12
 6f8:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
 6fc:	08 95       	ret

000006fe <main>:
	I2C_Stop();
}


int main(void)
{
 6fe:	cf 93       	push	r28
 700:	df 93       	push	r29
 702:	00 d0       	rcall	.+0      	; 0x704 <main+0x6>
 704:	1f 92       	push	r1
 706:	cd b7       	in	r28, 0x3d	; 61
 708:	de b7       	in	r29, 0x3e	; 62
	char buffer[20], float_[10];
	float Xa,Ya,Za,t;
	float Xg=0,Yg=0,Zg=0;
	LCD_init();
 70a:	0e 94 49 03 	call	0x692	; 0x692 <LCD_init>
	I2C_Init();											
 70e:	0e 94 c6 00 	call	0x18c	; 0x18c <I2C_Init>
	MPU6050_Init();
 712:	0e 94 27 01 	call	0x24e	; 0x24e <MPU6050_Init>

	LCD_wr_instruction(0b10000000);
 716:	80 e8       	ldi	r24, 0x80	; 128
 718:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
	LCD_wr_string("SENSANDO... ");
 71c:	80 e6       	ldi	r24, 0x60	; 96
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <LCD_wr_string>
	while (1)
	{
		Read_RawValue();
 724:	0e 94 6f 01 	call	0x2de	; 0x2de <Read_RawValue>

		Xa = Acc_x/16384.0;								
 728:	20 e0       	ldi	r18, 0x00	; 0
 72a:	30 e0       	ldi	r19, 0x00	; 0
 72c:	40 e8       	ldi	r20, 0x80	; 128
 72e:	58 e3       	ldi	r21, 0x38	; 56
 730:	60 91 82 00 	lds	r22, 0x0082	; 0x800082 <Acc_x>
 734:	70 91 83 00 	lds	r23, 0x0083	; 0x800083 <Acc_x+0x1>
 738:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <Acc_x+0x2>
 73c:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <Acc_x+0x3>
 740:	0e 94 f6 03 	call	0x7ec	; 0x7ec <__mulsf3>
		Zg = Gyro_z/16.4;

		t = (Temperature/340.00)+36.53;					
		
		char value[3];
		dtostrf(Xa, 1, 2, value);
 744:	8e 01       	movw	r16, r28
 746:	0f 5f       	subi	r16, 0xFF	; 255
 748:	1f 4f       	sbci	r17, 0xFF	; 255
 74a:	22 e0       	ldi	r18, 0x02	; 2
 74c:	41 e0       	ldi	r20, 0x01	; 1
 74e:	0e 94 b4 04 	call	0x968	; 0x968 <dtostrf>
		LCD_wr_instruction(LCD_Cmd_Clear);
 752:	81 e0       	ldi	r24, 0x01	; 1
 754:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
		LCD_wr_instruction(0b10000000);
 758:	80 e8       	ldi	r24, 0x80	; 128
 75a:	0e 94 0a 03 	call	0x614	; 0x614 <LCD_wr_instruction>
		LCD_wr_string(value);
 75e:	c8 01       	movw	r24, r16
 760:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <LCD_wr_string>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 764:	83 e2       	ldi	r24, 0x23	; 35
 766:	94 ef       	ldi	r25, 0xF4	; 244
 768:	01 97       	sbiw	r24, 0x01	; 1
 76a:	f1 f7       	brne	.-4      	; 0x768 <main+0x6a>
 76c:	00 c0       	rjmp	.+0      	; 0x76e <main+0x70>
 76e:	00 00       	nop
 770:	d9 cf       	rjmp	.-78     	; 0x724 <main+0x26>

00000772 <__floatunsisf>:
 772:	e8 94       	clt
 774:	09 c0       	rjmp	.+18     	; 0x788 <__floatsisf+0x12>

00000776 <__floatsisf>:
 776:	97 fb       	bst	r25, 7
 778:	3e f4       	brtc	.+14     	; 0x788 <__floatsisf+0x12>
 77a:	90 95       	com	r25
 77c:	80 95       	com	r24
 77e:	70 95       	com	r23
 780:	61 95       	neg	r22
 782:	7f 4f       	sbci	r23, 0xFF	; 255
 784:	8f 4f       	sbci	r24, 0xFF	; 255
 786:	9f 4f       	sbci	r25, 0xFF	; 255
 788:	99 23       	and	r25, r25
 78a:	a9 f0       	breq	.+42     	; 0x7b6 <__floatsisf+0x40>
 78c:	f9 2f       	mov	r31, r25
 78e:	96 e9       	ldi	r25, 0x96	; 150
 790:	bb 27       	eor	r27, r27
 792:	93 95       	inc	r25
 794:	f6 95       	lsr	r31
 796:	87 95       	ror	r24
 798:	77 95       	ror	r23
 79a:	67 95       	ror	r22
 79c:	b7 95       	ror	r27
 79e:	f1 11       	cpse	r31, r1
 7a0:	f8 cf       	rjmp	.-16     	; 0x792 <__floatsisf+0x1c>
 7a2:	fa f4       	brpl	.+62     	; 0x7e2 <__floatsisf+0x6c>
 7a4:	bb 0f       	add	r27, r27
 7a6:	11 f4       	brne	.+4      	; 0x7ac <__floatsisf+0x36>
 7a8:	60 ff       	sbrs	r22, 0
 7aa:	1b c0       	rjmp	.+54     	; 0x7e2 <__floatsisf+0x6c>
 7ac:	6f 5f       	subi	r22, 0xFF	; 255
 7ae:	7f 4f       	sbci	r23, 0xFF	; 255
 7b0:	8f 4f       	sbci	r24, 0xFF	; 255
 7b2:	9f 4f       	sbci	r25, 0xFF	; 255
 7b4:	16 c0       	rjmp	.+44     	; 0x7e2 <__floatsisf+0x6c>
 7b6:	88 23       	and	r24, r24
 7b8:	11 f0       	breq	.+4      	; 0x7be <__floatsisf+0x48>
 7ba:	96 e9       	ldi	r25, 0x96	; 150
 7bc:	11 c0       	rjmp	.+34     	; 0x7e0 <__floatsisf+0x6a>
 7be:	77 23       	and	r23, r23
 7c0:	21 f0       	breq	.+8      	; 0x7ca <__floatsisf+0x54>
 7c2:	9e e8       	ldi	r25, 0x8E	; 142
 7c4:	87 2f       	mov	r24, r23
 7c6:	76 2f       	mov	r23, r22
 7c8:	05 c0       	rjmp	.+10     	; 0x7d4 <__floatsisf+0x5e>
 7ca:	66 23       	and	r22, r22
 7cc:	71 f0       	breq	.+28     	; 0x7ea <__floatsisf+0x74>
 7ce:	96 e8       	ldi	r25, 0x86	; 134
 7d0:	86 2f       	mov	r24, r22
 7d2:	70 e0       	ldi	r23, 0x00	; 0
 7d4:	60 e0       	ldi	r22, 0x00	; 0
 7d6:	2a f0       	brmi	.+10     	; 0x7e2 <__floatsisf+0x6c>
 7d8:	9a 95       	dec	r25
 7da:	66 0f       	add	r22, r22
 7dc:	77 1f       	adc	r23, r23
 7de:	88 1f       	adc	r24, r24
 7e0:	da f7       	brpl	.-10     	; 0x7d8 <__floatsisf+0x62>
 7e2:	88 0f       	add	r24, r24
 7e4:	96 95       	lsr	r25
 7e6:	87 95       	ror	r24
 7e8:	97 f9       	bld	r25, 7
 7ea:	08 95       	ret

000007ec <__mulsf3>:
 7ec:	0e 94 09 04 	call	0x812	; 0x812 <__mulsf3x>
 7f0:	0c 94 7a 04 	jmp	0x8f4	; 0x8f4 <__fp_round>
 7f4:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <__fp_pscA>
 7f8:	38 f0       	brcs	.+14     	; 0x808 <__mulsf3+0x1c>
 7fa:	0e 94 73 04 	call	0x8e6	; 0x8e6 <__fp_pscB>
 7fe:	20 f0       	brcs	.+8      	; 0x808 <__mulsf3+0x1c>
 800:	95 23       	and	r25, r21
 802:	11 f0       	breq	.+4      	; 0x808 <__mulsf3+0x1c>
 804:	0c 94 63 04 	jmp	0x8c6	; 0x8c6 <__fp_inf>
 808:	0c 94 69 04 	jmp	0x8d2	; 0x8d2 <__fp_nan>
 80c:	11 24       	eor	r1, r1
 80e:	0c 94 ae 04 	jmp	0x95c	; 0x95c <__fp_szero>

00000812 <__mulsf3x>:
 812:	0e 94 8b 04 	call	0x916	; 0x916 <__fp_split3>
 816:	70 f3       	brcs	.-36     	; 0x7f4 <__mulsf3+0x8>

00000818 <__mulsf3_pse>:
 818:	95 9f       	mul	r25, r21
 81a:	c1 f3       	breq	.-16     	; 0x80c <__mulsf3+0x20>
 81c:	95 0f       	add	r25, r21
 81e:	50 e0       	ldi	r21, 0x00	; 0
 820:	55 1f       	adc	r21, r21
 822:	62 9f       	mul	r22, r18
 824:	f0 01       	movw	r30, r0
 826:	72 9f       	mul	r23, r18
 828:	bb 27       	eor	r27, r27
 82a:	f0 0d       	add	r31, r0
 82c:	b1 1d       	adc	r27, r1
 82e:	63 9f       	mul	r22, r19
 830:	aa 27       	eor	r26, r26
 832:	f0 0d       	add	r31, r0
 834:	b1 1d       	adc	r27, r1
 836:	aa 1f       	adc	r26, r26
 838:	64 9f       	mul	r22, r20
 83a:	66 27       	eor	r22, r22
 83c:	b0 0d       	add	r27, r0
 83e:	a1 1d       	adc	r26, r1
 840:	66 1f       	adc	r22, r22
 842:	82 9f       	mul	r24, r18
 844:	22 27       	eor	r18, r18
 846:	b0 0d       	add	r27, r0
 848:	a1 1d       	adc	r26, r1
 84a:	62 1f       	adc	r22, r18
 84c:	73 9f       	mul	r23, r19
 84e:	b0 0d       	add	r27, r0
 850:	a1 1d       	adc	r26, r1
 852:	62 1f       	adc	r22, r18
 854:	83 9f       	mul	r24, r19
 856:	a0 0d       	add	r26, r0
 858:	61 1d       	adc	r22, r1
 85a:	22 1f       	adc	r18, r18
 85c:	74 9f       	mul	r23, r20
 85e:	33 27       	eor	r19, r19
 860:	a0 0d       	add	r26, r0
 862:	61 1d       	adc	r22, r1
 864:	23 1f       	adc	r18, r19
 866:	84 9f       	mul	r24, r20
 868:	60 0d       	add	r22, r0
 86a:	21 1d       	adc	r18, r1
 86c:	82 2f       	mov	r24, r18
 86e:	76 2f       	mov	r23, r22
 870:	6a 2f       	mov	r22, r26
 872:	11 24       	eor	r1, r1
 874:	9f 57       	subi	r25, 0x7F	; 127
 876:	50 40       	sbci	r21, 0x00	; 0
 878:	9a f0       	brmi	.+38     	; 0x8a0 <__mulsf3_pse+0x88>
 87a:	f1 f0       	breq	.+60     	; 0x8b8 <__mulsf3_pse+0xa0>
 87c:	88 23       	and	r24, r24
 87e:	4a f0       	brmi	.+18     	; 0x892 <__mulsf3_pse+0x7a>
 880:	ee 0f       	add	r30, r30
 882:	ff 1f       	adc	r31, r31
 884:	bb 1f       	adc	r27, r27
 886:	66 1f       	adc	r22, r22
 888:	77 1f       	adc	r23, r23
 88a:	88 1f       	adc	r24, r24
 88c:	91 50       	subi	r25, 0x01	; 1
 88e:	50 40       	sbci	r21, 0x00	; 0
 890:	a9 f7       	brne	.-22     	; 0x87c <__mulsf3_pse+0x64>
 892:	9e 3f       	cpi	r25, 0xFE	; 254
 894:	51 05       	cpc	r21, r1
 896:	80 f0       	brcs	.+32     	; 0x8b8 <__mulsf3_pse+0xa0>
 898:	0c 94 63 04 	jmp	0x8c6	; 0x8c6 <__fp_inf>
 89c:	0c 94 ae 04 	jmp	0x95c	; 0x95c <__fp_szero>
 8a0:	5f 3f       	cpi	r21, 0xFF	; 255
 8a2:	e4 f3       	brlt	.-8      	; 0x89c <__mulsf3_pse+0x84>
 8a4:	98 3e       	cpi	r25, 0xE8	; 232
 8a6:	d4 f3       	brlt	.-12     	; 0x89c <__mulsf3_pse+0x84>
 8a8:	86 95       	lsr	r24
 8aa:	77 95       	ror	r23
 8ac:	67 95       	ror	r22
 8ae:	b7 95       	ror	r27
 8b0:	f7 95       	ror	r31
 8b2:	e7 95       	ror	r30
 8b4:	9f 5f       	subi	r25, 0xFF	; 255
 8b6:	c1 f7       	brne	.-16     	; 0x8a8 <__mulsf3_pse+0x90>
 8b8:	fe 2b       	or	r31, r30
 8ba:	88 0f       	add	r24, r24
 8bc:	91 1d       	adc	r25, r1
 8be:	96 95       	lsr	r25
 8c0:	87 95       	ror	r24
 8c2:	97 f9       	bld	r25, 7
 8c4:	08 95       	ret

000008c6 <__fp_inf>:
 8c6:	97 f9       	bld	r25, 7
 8c8:	9f 67       	ori	r25, 0x7F	; 127
 8ca:	80 e8       	ldi	r24, 0x80	; 128
 8cc:	70 e0       	ldi	r23, 0x00	; 0
 8ce:	60 e0       	ldi	r22, 0x00	; 0
 8d0:	08 95       	ret

000008d2 <__fp_nan>:
 8d2:	9f ef       	ldi	r25, 0xFF	; 255
 8d4:	80 ec       	ldi	r24, 0xC0	; 192
 8d6:	08 95       	ret

000008d8 <__fp_pscA>:
 8d8:	00 24       	eor	r0, r0
 8da:	0a 94       	dec	r0
 8dc:	16 16       	cp	r1, r22
 8de:	17 06       	cpc	r1, r23
 8e0:	18 06       	cpc	r1, r24
 8e2:	09 06       	cpc	r0, r25
 8e4:	08 95       	ret

000008e6 <__fp_pscB>:
 8e6:	00 24       	eor	r0, r0
 8e8:	0a 94       	dec	r0
 8ea:	12 16       	cp	r1, r18
 8ec:	13 06       	cpc	r1, r19
 8ee:	14 06       	cpc	r1, r20
 8f0:	05 06       	cpc	r0, r21
 8f2:	08 95       	ret

000008f4 <__fp_round>:
 8f4:	09 2e       	mov	r0, r25
 8f6:	03 94       	inc	r0
 8f8:	00 0c       	add	r0, r0
 8fa:	11 f4       	brne	.+4      	; 0x900 <__fp_round+0xc>
 8fc:	88 23       	and	r24, r24
 8fe:	52 f0       	brmi	.+20     	; 0x914 <__fp_round+0x20>
 900:	bb 0f       	add	r27, r27
 902:	40 f4       	brcc	.+16     	; 0x914 <__fp_round+0x20>
 904:	bf 2b       	or	r27, r31
 906:	11 f4       	brne	.+4      	; 0x90c <__fp_round+0x18>
 908:	60 ff       	sbrs	r22, 0
 90a:	04 c0       	rjmp	.+8      	; 0x914 <__fp_round+0x20>
 90c:	6f 5f       	subi	r22, 0xFF	; 255
 90e:	7f 4f       	sbci	r23, 0xFF	; 255
 910:	8f 4f       	sbci	r24, 0xFF	; 255
 912:	9f 4f       	sbci	r25, 0xFF	; 255
 914:	08 95       	ret

00000916 <__fp_split3>:
 916:	57 fd       	sbrc	r21, 7
 918:	90 58       	subi	r25, 0x80	; 128
 91a:	44 0f       	add	r20, r20
 91c:	55 1f       	adc	r21, r21
 91e:	59 f0       	breq	.+22     	; 0x936 <__fp_splitA+0x10>
 920:	5f 3f       	cpi	r21, 0xFF	; 255
 922:	71 f0       	breq	.+28     	; 0x940 <__fp_splitA+0x1a>
 924:	47 95       	ror	r20

00000926 <__fp_splitA>:
 926:	88 0f       	add	r24, r24
 928:	97 fb       	bst	r25, 7
 92a:	99 1f       	adc	r25, r25
 92c:	61 f0       	breq	.+24     	; 0x946 <__fp_splitA+0x20>
 92e:	9f 3f       	cpi	r25, 0xFF	; 255
 930:	79 f0       	breq	.+30     	; 0x950 <__fp_splitA+0x2a>
 932:	87 95       	ror	r24
 934:	08 95       	ret
 936:	12 16       	cp	r1, r18
 938:	13 06       	cpc	r1, r19
 93a:	14 06       	cpc	r1, r20
 93c:	55 1f       	adc	r21, r21
 93e:	f2 cf       	rjmp	.-28     	; 0x924 <__fp_split3+0xe>
 940:	46 95       	lsr	r20
 942:	f1 df       	rcall	.-30     	; 0x926 <__fp_splitA>
 944:	08 c0       	rjmp	.+16     	; 0x956 <__fp_splitA+0x30>
 946:	16 16       	cp	r1, r22
 948:	17 06       	cpc	r1, r23
 94a:	18 06       	cpc	r1, r24
 94c:	99 1f       	adc	r25, r25
 94e:	f1 cf       	rjmp	.-30     	; 0x932 <__fp_splitA+0xc>
 950:	86 95       	lsr	r24
 952:	71 05       	cpc	r23, r1
 954:	61 05       	cpc	r22, r1
 956:	08 94       	sec
 958:	08 95       	ret

0000095a <__fp_zero>:
 95a:	e8 94       	clt

0000095c <__fp_szero>:
 95c:	bb 27       	eor	r27, r27
 95e:	66 27       	eor	r22, r22
 960:	77 27       	eor	r23, r23
 962:	cb 01       	movw	r24, r22
 964:	97 f9       	bld	r25, 7
 966:	08 95       	ret

00000968 <dtostrf>:
 968:	ef 92       	push	r14
 96a:	0f 93       	push	r16
 96c:	1f 93       	push	r17
 96e:	cf 93       	push	r28
 970:	df 93       	push	r29
 972:	e8 01       	movw	r28, r16
 974:	47 fd       	sbrc	r20, 7
 976:	02 c0       	rjmp	.+4      	; 0x97c <dtostrf+0x14>
 978:	34 e0       	ldi	r19, 0x04	; 4
 97a:	01 c0       	rjmp	.+2      	; 0x97e <dtostrf+0x16>
 97c:	34 e1       	ldi	r19, 0x14	; 20
 97e:	04 2e       	mov	r0, r20
 980:	00 0c       	add	r0, r0
 982:	55 0b       	sbc	r21, r21
 984:	57 ff       	sbrs	r21, 7
 986:	03 c0       	rjmp	.+6      	; 0x98e <dtostrf+0x26>
 988:	51 95       	neg	r21
 98a:	41 95       	neg	r20
 98c:	51 09       	sbc	r21, r1
 98e:	e3 2e       	mov	r14, r19
 990:	02 2f       	mov	r16, r18
 992:	24 2f       	mov	r18, r20
 994:	ae 01       	movw	r20, r28
 996:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <dtoa_prf>
 99a:	ce 01       	movw	r24, r28
 99c:	df 91       	pop	r29
 99e:	cf 91       	pop	r28
 9a0:	1f 91       	pop	r17
 9a2:	0f 91       	pop	r16
 9a4:	ef 90       	pop	r14
 9a6:	08 95       	ret

000009a8 <dtoa_prf>:
 9a8:	a9 e0       	ldi	r26, 0x09	; 9
 9aa:	b0 e0       	ldi	r27, 0x00	; 0
 9ac:	ea ed       	ldi	r30, 0xDA	; 218
 9ae:	f4 e0       	ldi	r31, 0x04	; 4
 9b0:	0c 94 0c 07 	jmp	0xe18	; 0xe18 <__prologue_saves__+0xc>
 9b4:	6a 01       	movw	r12, r20
 9b6:	12 2f       	mov	r17, r18
 9b8:	b0 2e       	mov	r11, r16
 9ba:	2b e3       	ldi	r18, 0x3B	; 59
 9bc:	20 17       	cp	r18, r16
 9be:	20 f0       	brcs	.+8      	; 0x9c8 <dtoa_prf+0x20>
 9c0:	ff 24       	eor	r15, r15
 9c2:	f3 94       	inc	r15
 9c4:	f0 0e       	add	r15, r16
 9c6:	02 c0       	rjmp	.+4      	; 0x9cc <dtoa_prf+0x24>
 9c8:	2c e3       	ldi	r18, 0x3C	; 60
 9ca:	f2 2e       	mov	r15, r18
 9cc:	0f 2d       	mov	r16, r15
 9ce:	27 e0       	ldi	r18, 0x07	; 7
 9d0:	ae 01       	movw	r20, r28
 9d2:	4f 5f       	subi	r20, 0xFF	; 255
 9d4:	5f 4f       	sbci	r21, 0xFF	; 255
 9d6:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__ftoa_engine>
 9da:	bc 01       	movw	r22, r24
 9dc:	49 81       	ldd	r20, Y+1	; 0x01
 9de:	84 2f       	mov	r24, r20
 9e0:	89 70       	andi	r24, 0x09	; 9
 9e2:	81 30       	cpi	r24, 0x01	; 1
 9e4:	31 f0       	breq	.+12     	; 0x9f2 <dtoa_prf+0x4a>
 9e6:	e1 fc       	sbrc	r14, 1
 9e8:	06 c0       	rjmp	.+12     	; 0x9f6 <dtoa_prf+0x4e>
 9ea:	e0 fe       	sbrs	r14, 0
 9ec:	06 c0       	rjmp	.+12     	; 0x9fa <dtoa_prf+0x52>
 9ee:	90 e2       	ldi	r25, 0x20	; 32
 9f0:	05 c0       	rjmp	.+10     	; 0x9fc <dtoa_prf+0x54>
 9f2:	9d e2       	ldi	r25, 0x2D	; 45
 9f4:	03 c0       	rjmp	.+6      	; 0x9fc <dtoa_prf+0x54>
 9f6:	9b e2       	ldi	r25, 0x2B	; 43
 9f8:	01 c0       	rjmp	.+2      	; 0x9fc <dtoa_prf+0x54>
 9fa:	90 e0       	ldi	r25, 0x00	; 0
 9fc:	5e 2d       	mov	r21, r14
 9fe:	50 71       	andi	r21, 0x10	; 16
 a00:	43 ff       	sbrs	r20, 3
 a02:	3c c0       	rjmp	.+120    	; 0xa7c <dtoa_prf+0xd4>
 a04:	91 11       	cpse	r25, r1
 a06:	02 c0       	rjmp	.+4      	; 0xa0c <dtoa_prf+0x64>
 a08:	83 e0       	ldi	r24, 0x03	; 3
 a0a:	01 c0       	rjmp	.+2      	; 0xa0e <dtoa_prf+0x66>
 a0c:	84 e0       	ldi	r24, 0x04	; 4
 a0e:	81 17       	cp	r24, r17
 a10:	18 f4       	brcc	.+6      	; 0xa18 <dtoa_prf+0x70>
 a12:	21 2f       	mov	r18, r17
 a14:	28 1b       	sub	r18, r24
 a16:	01 c0       	rjmp	.+2      	; 0xa1a <dtoa_prf+0x72>
 a18:	20 e0       	ldi	r18, 0x00	; 0
 a1a:	51 11       	cpse	r21, r1
 a1c:	0b c0       	rjmp	.+22     	; 0xa34 <dtoa_prf+0x8c>
 a1e:	f6 01       	movw	r30, r12
 a20:	82 2f       	mov	r24, r18
 a22:	30 e2       	ldi	r19, 0x20	; 32
 a24:	88 23       	and	r24, r24
 a26:	19 f0       	breq	.+6      	; 0xa2e <dtoa_prf+0x86>
 a28:	31 93       	st	Z+, r19
 a2a:	81 50       	subi	r24, 0x01	; 1
 a2c:	fb cf       	rjmp	.-10     	; 0xa24 <dtoa_prf+0x7c>
 a2e:	c2 0e       	add	r12, r18
 a30:	d1 1c       	adc	r13, r1
 a32:	20 e0       	ldi	r18, 0x00	; 0
 a34:	99 23       	and	r25, r25
 a36:	29 f0       	breq	.+10     	; 0xa42 <dtoa_prf+0x9a>
 a38:	d6 01       	movw	r26, r12
 a3a:	9c 93       	st	X, r25
 a3c:	f6 01       	movw	r30, r12
 a3e:	31 96       	adiw	r30, 0x01	; 1
 a40:	6f 01       	movw	r12, r30
 a42:	c6 01       	movw	r24, r12
 a44:	03 96       	adiw	r24, 0x03	; 3
 a46:	e2 fe       	sbrs	r14, 2
 a48:	0a c0       	rjmp	.+20     	; 0xa5e <dtoa_prf+0xb6>
 a4a:	3e e4       	ldi	r19, 0x4E	; 78
 a4c:	d6 01       	movw	r26, r12
 a4e:	3c 93       	st	X, r19
 a50:	41 e4       	ldi	r20, 0x41	; 65
 a52:	11 96       	adiw	r26, 0x01	; 1
 a54:	4c 93       	st	X, r20
 a56:	11 97       	sbiw	r26, 0x01	; 1
 a58:	12 96       	adiw	r26, 0x02	; 2
 a5a:	3c 93       	st	X, r19
 a5c:	06 c0       	rjmp	.+12     	; 0xa6a <dtoa_prf+0xc2>
 a5e:	3e e6       	ldi	r19, 0x6E	; 110
 a60:	f6 01       	movw	r30, r12
 a62:	30 83       	st	Z, r19
 a64:	41 e6       	ldi	r20, 0x61	; 97
 a66:	41 83       	std	Z+1, r20	; 0x01
 a68:	32 83       	std	Z+2, r19	; 0x02
 a6a:	fc 01       	movw	r30, r24
 a6c:	32 2f       	mov	r19, r18
 a6e:	40 e2       	ldi	r20, 0x20	; 32
 a70:	33 23       	and	r19, r19
 a72:	09 f4       	brne	.+2      	; 0xa76 <dtoa_prf+0xce>
 a74:	42 c0       	rjmp	.+132    	; 0xafa <dtoa_prf+0x152>
 a76:	41 93       	st	Z+, r20
 a78:	31 50       	subi	r19, 0x01	; 1
 a7a:	fa cf       	rjmp	.-12     	; 0xa70 <dtoa_prf+0xc8>
 a7c:	42 ff       	sbrs	r20, 2
 a7e:	44 c0       	rjmp	.+136    	; 0xb08 <dtoa_prf+0x160>
 a80:	91 11       	cpse	r25, r1
 a82:	02 c0       	rjmp	.+4      	; 0xa88 <dtoa_prf+0xe0>
 a84:	83 e0       	ldi	r24, 0x03	; 3
 a86:	01 c0       	rjmp	.+2      	; 0xa8a <dtoa_prf+0xe2>
 a88:	84 e0       	ldi	r24, 0x04	; 4
 a8a:	81 17       	cp	r24, r17
 a8c:	18 f4       	brcc	.+6      	; 0xa94 <dtoa_prf+0xec>
 a8e:	21 2f       	mov	r18, r17
 a90:	28 1b       	sub	r18, r24
 a92:	01 c0       	rjmp	.+2      	; 0xa96 <dtoa_prf+0xee>
 a94:	20 e0       	ldi	r18, 0x00	; 0
 a96:	51 11       	cpse	r21, r1
 a98:	0b c0       	rjmp	.+22     	; 0xab0 <dtoa_prf+0x108>
 a9a:	f6 01       	movw	r30, r12
 a9c:	82 2f       	mov	r24, r18
 a9e:	30 e2       	ldi	r19, 0x20	; 32
 aa0:	88 23       	and	r24, r24
 aa2:	19 f0       	breq	.+6      	; 0xaaa <dtoa_prf+0x102>
 aa4:	31 93       	st	Z+, r19
 aa6:	81 50       	subi	r24, 0x01	; 1
 aa8:	fb cf       	rjmp	.-10     	; 0xaa0 <dtoa_prf+0xf8>
 aaa:	c2 0e       	add	r12, r18
 aac:	d1 1c       	adc	r13, r1
 aae:	20 e0       	ldi	r18, 0x00	; 0
 ab0:	99 23       	and	r25, r25
 ab2:	29 f0       	breq	.+10     	; 0xabe <dtoa_prf+0x116>
 ab4:	d6 01       	movw	r26, r12
 ab6:	9c 93       	st	X, r25
 ab8:	f6 01       	movw	r30, r12
 aba:	31 96       	adiw	r30, 0x01	; 1
 abc:	6f 01       	movw	r12, r30
 abe:	c6 01       	movw	r24, r12
 ac0:	03 96       	adiw	r24, 0x03	; 3
 ac2:	e2 fe       	sbrs	r14, 2
 ac4:	0b c0       	rjmp	.+22     	; 0xadc <dtoa_prf+0x134>
 ac6:	39 e4       	ldi	r19, 0x49	; 73
 ac8:	d6 01       	movw	r26, r12
 aca:	3c 93       	st	X, r19
 acc:	3e e4       	ldi	r19, 0x4E	; 78
 ace:	11 96       	adiw	r26, 0x01	; 1
 ad0:	3c 93       	st	X, r19
 ad2:	11 97       	sbiw	r26, 0x01	; 1
 ad4:	36 e4       	ldi	r19, 0x46	; 70
 ad6:	12 96       	adiw	r26, 0x02	; 2
 ad8:	3c 93       	st	X, r19
 ada:	07 c0       	rjmp	.+14     	; 0xaea <dtoa_prf+0x142>
 adc:	39 e6       	ldi	r19, 0x69	; 105
 ade:	f6 01       	movw	r30, r12
 ae0:	30 83       	st	Z, r19
 ae2:	3e e6       	ldi	r19, 0x6E	; 110
 ae4:	31 83       	std	Z+1, r19	; 0x01
 ae6:	36 e6       	ldi	r19, 0x66	; 102
 ae8:	32 83       	std	Z+2, r19	; 0x02
 aea:	fc 01       	movw	r30, r24
 aec:	32 2f       	mov	r19, r18
 aee:	40 e2       	ldi	r20, 0x20	; 32
 af0:	33 23       	and	r19, r19
 af2:	19 f0       	breq	.+6      	; 0xafa <dtoa_prf+0x152>
 af4:	41 93       	st	Z+, r20
 af6:	31 50       	subi	r19, 0x01	; 1
 af8:	fb cf       	rjmp	.-10     	; 0xaf0 <dtoa_prf+0x148>
 afa:	fc 01       	movw	r30, r24
 afc:	e2 0f       	add	r30, r18
 afe:	f1 1d       	adc	r31, r1
 b00:	10 82       	st	Z, r1
 b02:	8e ef       	ldi	r24, 0xFE	; 254
 b04:	9f ef       	ldi	r25, 0xFF	; 255
 b06:	a6 c0       	rjmp	.+332    	; 0xc54 <dtoa_prf+0x2ac>
 b08:	21 e0       	ldi	r18, 0x01	; 1
 b0a:	30 e0       	ldi	r19, 0x00	; 0
 b0c:	91 11       	cpse	r25, r1
 b0e:	02 c0       	rjmp	.+4      	; 0xb14 <dtoa_prf+0x16c>
 b10:	20 e0       	ldi	r18, 0x00	; 0
 b12:	30 e0       	ldi	r19, 0x00	; 0
 b14:	16 16       	cp	r1, r22
 b16:	17 06       	cpc	r1, r23
 b18:	1c f4       	brge	.+6      	; 0xb20 <dtoa_prf+0x178>
 b1a:	fb 01       	movw	r30, r22
 b1c:	31 96       	adiw	r30, 0x01	; 1
 b1e:	02 c0       	rjmp	.+4      	; 0xb24 <dtoa_prf+0x17c>
 b20:	e1 e0       	ldi	r30, 0x01	; 1
 b22:	f0 e0       	ldi	r31, 0x00	; 0
 b24:	2e 0f       	add	r18, r30
 b26:	3f 1f       	adc	r19, r31
 b28:	bb 20       	and	r11, r11
 b2a:	21 f0       	breq	.+8      	; 0xb34 <dtoa_prf+0x18c>
 b2c:	eb 2d       	mov	r30, r11
 b2e:	f0 e0       	ldi	r31, 0x00	; 0
 b30:	31 96       	adiw	r30, 0x01	; 1
 b32:	02 c0       	rjmp	.+4      	; 0xb38 <dtoa_prf+0x190>
 b34:	e0 e0       	ldi	r30, 0x00	; 0
 b36:	f0 e0       	ldi	r31, 0x00	; 0
 b38:	2e 0f       	add	r18, r30
 b3a:	3f 1f       	adc	r19, r31
 b3c:	e1 2f       	mov	r30, r17
 b3e:	f0 e0       	ldi	r31, 0x00	; 0
 b40:	2e 17       	cp	r18, r30
 b42:	3f 07       	cpc	r19, r31
 b44:	1c f4       	brge	.+6      	; 0xb4c <dtoa_prf+0x1a4>
 b46:	12 1b       	sub	r17, r18
 b48:	21 2f       	mov	r18, r17
 b4a:	01 c0       	rjmp	.+2      	; 0xb4e <dtoa_prf+0x1a6>
 b4c:	20 e0       	ldi	r18, 0x00	; 0
 b4e:	8e 2d       	mov	r24, r14
 b50:	88 71       	andi	r24, 0x18	; 24
 b52:	59 f4       	brne	.+22     	; 0xb6a <dtoa_prf+0x1c2>
 b54:	f6 01       	movw	r30, r12
 b56:	82 2f       	mov	r24, r18
 b58:	30 e2       	ldi	r19, 0x20	; 32
 b5a:	88 23       	and	r24, r24
 b5c:	19 f0       	breq	.+6      	; 0xb64 <dtoa_prf+0x1bc>
 b5e:	31 93       	st	Z+, r19
 b60:	81 50       	subi	r24, 0x01	; 1
 b62:	fb cf       	rjmp	.-10     	; 0xb5a <dtoa_prf+0x1b2>
 b64:	c2 0e       	add	r12, r18
 b66:	d1 1c       	adc	r13, r1
 b68:	20 e0       	ldi	r18, 0x00	; 0
 b6a:	99 23       	and	r25, r25
 b6c:	29 f0       	breq	.+10     	; 0xb78 <dtoa_prf+0x1d0>
 b6e:	d6 01       	movw	r26, r12
 b70:	9c 93       	st	X, r25
 b72:	f6 01       	movw	r30, r12
 b74:	31 96       	adiw	r30, 0x01	; 1
 b76:	6f 01       	movw	r12, r30
 b78:	51 11       	cpse	r21, r1
 b7a:	0b c0       	rjmp	.+22     	; 0xb92 <dtoa_prf+0x1ea>
 b7c:	f6 01       	movw	r30, r12
 b7e:	82 2f       	mov	r24, r18
 b80:	90 e3       	ldi	r25, 0x30	; 48
 b82:	88 23       	and	r24, r24
 b84:	19 f0       	breq	.+6      	; 0xb8c <dtoa_prf+0x1e4>
 b86:	91 93       	st	Z+, r25
 b88:	81 50       	subi	r24, 0x01	; 1
 b8a:	fb cf       	rjmp	.-10     	; 0xb82 <dtoa_prf+0x1da>
 b8c:	c2 0e       	add	r12, r18
 b8e:	d1 1c       	adc	r13, r1
 b90:	20 e0       	ldi	r18, 0x00	; 0
 b92:	0f 2d       	mov	r16, r15
 b94:	06 0f       	add	r16, r22
 b96:	9a 81       	ldd	r25, Y+2	; 0x02
 b98:	34 2f       	mov	r19, r20
 b9a:	30 71       	andi	r19, 0x10	; 16
 b9c:	44 ff       	sbrs	r20, 4
 b9e:	03 c0       	rjmp	.+6      	; 0xba6 <dtoa_prf+0x1fe>
 ba0:	91 33       	cpi	r25, 0x31	; 49
 ba2:	09 f4       	brne	.+2      	; 0xba6 <dtoa_prf+0x1fe>
 ba4:	01 50       	subi	r16, 0x01	; 1
 ba6:	10 16       	cp	r1, r16
 ba8:	24 f4       	brge	.+8      	; 0xbb2 <dtoa_prf+0x20a>
 baa:	09 30       	cpi	r16, 0x09	; 9
 bac:	18 f0       	brcs	.+6      	; 0xbb4 <dtoa_prf+0x20c>
 bae:	08 e0       	ldi	r16, 0x08	; 8
 bb0:	01 c0       	rjmp	.+2      	; 0xbb4 <dtoa_prf+0x20c>
 bb2:	01 e0       	ldi	r16, 0x01	; 1
 bb4:	ab 01       	movw	r20, r22
 bb6:	77 ff       	sbrs	r23, 7
 bb8:	02 c0       	rjmp	.+4      	; 0xbbe <dtoa_prf+0x216>
 bba:	40 e0       	ldi	r20, 0x00	; 0
 bbc:	50 e0       	ldi	r21, 0x00	; 0
 bbe:	fb 01       	movw	r30, r22
 bc0:	e4 1b       	sub	r30, r20
 bc2:	f5 0b       	sbc	r31, r21
 bc4:	a1 e0       	ldi	r26, 0x01	; 1
 bc6:	b0 e0       	ldi	r27, 0x00	; 0
 bc8:	ac 0f       	add	r26, r28
 bca:	bd 1f       	adc	r27, r29
 bcc:	ea 0f       	add	r30, r26
 bce:	fb 1f       	adc	r31, r27
 bd0:	8e e2       	ldi	r24, 0x2E	; 46
 bd2:	a8 2e       	mov	r10, r24
 bd4:	4b 01       	movw	r8, r22
 bd6:	80 1a       	sub	r8, r16
 bd8:	91 08       	sbc	r9, r1
 bda:	0b 2d       	mov	r16, r11
 bdc:	10 e0       	ldi	r17, 0x00	; 0
 bde:	11 95       	neg	r17
 be0:	01 95       	neg	r16
 be2:	11 09       	sbc	r17, r1
 be4:	4f 3f       	cpi	r20, 0xFF	; 255
 be6:	bf ef       	ldi	r27, 0xFF	; 255
 be8:	5b 07       	cpc	r21, r27
 bea:	21 f4       	brne	.+8      	; 0xbf4 <dtoa_prf+0x24c>
 bec:	d6 01       	movw	r26, r12
 bee:	ac 92       	st	X, r10
 bf0:	11 96       	adiw	r26, 0x01	; 1
 bf2:	6d 01       	movw	r12, r26
 bf4:	64 17       	cp	r22, r20
 bf6:	75 07       	cpc	r23, r21
 bf8:	2c f0       	brlt	.+10     	; 0xc04 <dtoa_prf+0x25c>
 bfa:	84 16       	cp	r8, r20
 bfc:	95 06       	cpc	r9, r21
 bfe:	14 f4       	brge	.+4      	; 0xc04 <dtoa_prf+0x25c>
 c00:	81 81       	ldd	r24, Z+1	; 0x01
 c02:	01 c0       	rjmp	.+2      	; 0xc06 <dtoa_prf+0x25e>
 c04:	80 e3       	ldi	r24, 0x30	; 48
 c06:	41 50       	subi	r20, 0x01	; 1
 c08:	51 09       	sbc	r21, r1
 c0a:	31 96       	adiw	r30, 0x01	; 1
 c0c:	d6 01       	movw	r26, r12
 c0e:	11 96       	adiw	r26, 0x01	; 1
 c10:	7d 01       	movw	r14, r26
 c12:	40 17       	cp	r20, r16
 c14:	51 07       	cpc	r21, r17
 c16:	24 f0       	brlt	.+8      	; 0xc20 <dtoa_prf+0x278>
 c18:	d6 01       	movw	r26, r12
 c1a:	8c 93       	st	X, r24
 c1c:	67 01       	movw	r12, r14
 c1e:	e2 cf       	rjmp	.-60     	; 0xbe4 <dtoa_prf+0x23c>
 c20:	64 17       	cp	r22, r20
 c22:	75 07       	cpc	r23, r21
 c24:	39 f4       	brne	.+14     	; 0xc34 <dtoa_prf+0x28c>
 c26:	96 33       	cpi	r25, 0x36	; 54
 c28:	20 f4       	brcc	.+8      	; 0xc32 <dtoa_prf+0x28a>
 c2a:	95 33       	cpi	r25, 0x35	; 53
 c2c:	19 f4       	brne	.+6      	; 0xc34 <dtoa_prf+0x28c>
 c2e:	31 11       	cpse	r19, r1
 c30:	01 c0       	rjmp	.+2      	; 0xc34 <dtoa_prf+0x28c>
 c32:	81 e3       	ldi	r24, 0x31	; 49
 c34:	f6 01       	movw	r30, r12
 c36:	80 83       	st	Z, r24
 c38:	f7 01       	movw	r30, r14
 c3a:	82 2f       	mov	r24, r18
 c3c:	90 e2       	ldi	r25, 0x20	; 32
 c3e:	88 23       	and	r24, r24
 c40:	19 f0       	breq	.+6      	; 0xc48 <dtoa_prf+0x2a0>
 c42:	91 93       	st	Z+, r25
 c44:	81 50       	subi	r24, 0x01	; 1
 c46:	fb cf       	rjmp	.-10     	; 0xc3e <dtoa_prf+0x296>
 c48:	f7 01       	movw	r30, r14
 c4a:	e2 0f       	add	r30, r18
 c4c:	f1 1d       	adc	r31, r1
 c4e:	10 82       	st	Z, r1
 c50:	80 e0       	ldi	r24, 0x00	; 0
 c52:	90 e0       	ldi	r25, 0x00	; 0
 c54:	29 96       	adiw	r28, 0x09	; 9
 c56:	ec e0       	ldi	r30, 0x0C	; 12
 c58:	0c 94 28 07 	jmp	0xe50	; 0xe50 <__epilogue_restores__+0xc>

00000c5c <__ftoa_engine>:
 c5c:	28 30       	cpi	r18, 0x08	; 8
 c5e:	08 f0       	brcs	.+2      	; 0xc62 <__ftoa_engine+0x6>
 c60:	27 e0       	ldi	r18, 0x07	; 7
 c62:	33 27       	eor	r19, r19
 c64:	da 01       	movw	r26, r20
 c66:	99 0f       	add	r25, r25
 c68:	31 1d       	adc	r19, r1
 c6a:	87 fd       	sbrc	r24, 7
 c6c:	91 60       	ori	r25, 0x01	; 1
 c6e:	00 96       	adiw	r24, 0x00	; 0
 c70:	61 05       	cpc	r22, r1
 c72:	71 05       	cpc	r23, r1
 c74:	39 f4       	brne	.+14     	; 0xc84 <__ftoa_engine+0x28>
 c76:	32 60       	ori	r19, 0x02	; 2
 c78:	2e 5f       	subi	r18, 0xFE	; 254
 c7a:	3d 93       	st	X+, r19
 c7c:	30 e3       	ldi	r19, 0x30	; 48
 c7e:	2a 95       	dec	r18
 c80:	e1 f7       	brne	.-8      	; 0xc7a <__ftoa_engine+0x1e>
 c82:	08 95       	ret
 c84:	9f 3f       	cpi	r25, 0xFF	; 255
 c86:	30 f0       	brcs	.+12     	; 0xc94 <__ftoa_engine+0x38>
 c88:	80 38       	cpi	r24, 0x80	; 128
 c8a:	71 05       	cpc	r23, r1
 c8c:	61 05       	cpc	r22, r1
 c8e:	09 f0       	breq	.+2      	; 0xc92 <__ftoa_engine+0x36>
 c90:	3c 5f       	subi	r19, 0xFC	; 252
 c92:	3c 5f       	subi	r19, 0xFC	; 252
 c94:	3d 93       	st	X+, r19
 c96:	91 30       	cpi	r25, 0x01	; 1
 c98:	08 f0       	brcs	.+2      	; 0xc9c <__ftoa_engine+0x40>
 c9a:	80 68       	ori	r24, 0x80	; 128
 c9c:	91 1d       	adc	r25, r1
 c9e:	df 93       	push	r29
 ca0:	cf 93       	push	r28
 ca2:	1f 93       	push	r17
 ca4:	0f 93       	push	r16
 ca6:	ff 92       	push	r15
 ca8:	ef 92       	push	r14
 caa:	19 2f       	mov	r17, r25
 cac:	98 7f       	andi	r25, 0xF8	; 248
 cae:	96 95       	lsr	r25
 cb0:	e9 2f       	mov	r30, r25
 cb2:	96 95       	lsr	r25
 cb4:	96 95       	lsr	r25
 cb6:	e9 0f       	add	r30, r25
 cb8:	ff 27       	eor	r31, r31
 cba:	e2 55       	subi	r30, 0x52	; 82
 cbc:	ff 4f       	sbci	r31, 0xFF	; 255
 cbe:	99 27       	eor	r25, r25
 cc0:	33 27       	eor	r19, r19
 cc2:	ee 24       	eor	r14, r14
 cc4:	ff 24       	eor	r15, r15
 cc6:	a7 01       	movw	r20, r14
 cc8:	e7 01       	movw	r28, r14
 cca:	05 90       	lpm	r0, Z+
 ccc:	08 94       	sec
 cce:	07 94       	ror	r0
 cd0:	28 f4       	brcc	.+10     	; 0xcdc <__ftoa_engine+0x80>
 cd2:	36 0f       	add	r19, r22
 cd4:	e7 1e       	adc	r14, r23
 cd6:	f8 1e       	adc	r15, r24
 cd8:	49 1f       	adc	r20, r25
 cda:	51 1d       	adc	r21, r1
 cdc:	66 0f       	add	r22, r22
 cde:	77 1f       	adc	r23, r23
 ce0:	88 1f       	adc	r24, r24
 ce2:	99 1f       	adc	r25, r25
 ce4:	06 94       	lsr	r0
 ce6:	a1 f7       	brne	.-24     	; 0xcd0 <__ftoa_engine+0x74>
 ce8:	05 90       	lpm	r0, Z+
 cea:	07 94       	ror	r0
 cec:	28 f4       	brcc	.+10     	; 0xcf8 <__ftoa_engine+0x9c>
 cee:	e7 0e       	add	r14, r23
 cf0:	f8 1e       	adc	r15, r24
 cf2:	49 1f       	adc	r20, r25
 cf4:	56 1f       	adc	r21, r22
 cf6:	c1 1d       	adc	r28, r1
 cf8:	77 0f       	add	r23, r23
 cfa:	88 1f       	adc	r24, r24
 cfc:	99 1f       	adc	r25, r25
 cfe:	66 1f       	adc	r22, r22
 d00:	06 94       	lsr	r0
 d02:	a1 f7       	brne	.-24     	; 0xcec <__ftoa_engine+0x90>
 d04:	05 90       	lpm	r0, Z+
 d06:	07 94       	ror	r0
 d08:	28 f4       	brcc	.+10     	; 0xd14 <__ftoa_engine+0xb8>
 d0a:	f8 0e       	add	r15, r24
 d0c:	49 1f       	adc	r20, r25
 d0e:	56 1f       	adc	r21, r22
 d10:	c7 1f       	adc	r28, r23
 d12:	d1 1d       	adc	r29, r1
 d14:	88 0f       	add	r24, r24
 d16:	99 1f       	adc	r25, r25
 d18:	66 1f       	adc	r22, r22
 d1a:	77 1f       	adc	r23, r23
 d1c:	06 94       	lsr	r0
 d1e:	a1 f7       	brne	.-24     	; 0xd08 <__ftoa_engine+0xac>
 d20:	05 90       	lpm	r0, Z+
 d22:	07 94       	ror	r0
 d24:	20 f4       	brcc	.+8      	; 0xd2e <__ftoa_engine+0xd2>
 d26:	49 0f       	add	r20, r25
 d28:	56 1f       	adc	r21, r22
 d2a:	c7 1f       	adc	r28, r23
 d2c:	d8 1f       	adc	r29, r24
 d2e:	99 0f       	add	r25, r25
 d30:	66 1f       	adc	r22, r22
 d32:	77 1f       	adc	r23, r23
 d34:	88 1f       	adc	r24, r24
 d36:	06 94       	lsr	r0
 d38:	a9 f7       	brne	.-22     	; 0xd24 <__ftoa_engine+0xc8>
 d3a:	84 91       	lpm	r24, Z
 d3c:	10 95       	com	r17
 d3e:	17 70       	andi	r17, 0x07	; 7
 d40:	41 f0       	breq	.+16     	; 0xd52 <__ftoa_engine+0xf6>
 d42:	d6 95       	lsr	r29
 d44:	c7 95       	ror	r28
 d46:	57 95       	ror	r21
 d48:	47 95       	ror	r20
 d4a:	f7 94       	ror	r15
 d4c:	e7 94       	ror	r14
 d4e:	1a 95       	dec	r17
 d50:	c1 f7       	brne	.-16     	; 0xd42 <__ftoa_engine+0xe6>
 d52:	e4 e5       	ldi	r30, 0x54	; 84
 d54:	f0 e0       	ldi	r31, 0x00	; 0
 d56:	68 94       	set
 d58:	15 90       	lpm	r1, Z+
 d5a:	15 91       	lpm	r17, Z+
 d5c:	35 91       	lpm	r19, Z+
 d5e:	65 91       	lpm	r22, Z+
 d60:	95 91       	lpm	r25, Z+
 d62:	05 90       	lpm	r0, Z+
 d64:	7f e2       	ldi	r23, 0x2F	; 47
 d66:	73 95       	inc	r23
 d68:	e1 18       	sub	r14, r1
 d6a:	f1 0a       	sbc	r15, r17
 d6c:	43 0b       	sbc	r20, r19
 d6e:	56 0b       	sbc	r21, r22
 d70:	c9 0b       	sbc	r28, r25
 d72:	d0 09       	sbc	r29, r0
 d74:	c0 f7       	brcc	.-16     	; 0xd66 <__ftoa_engine+0x10a>
 d76:	e1 0c       	add	r14, r1
 d78:	f1 1e       	adc	r15, r17
 d7a:	43 1f       	adc	r20, r19
 d7c:	56 1f       	adc	r21, r22
 d7e:	c9 1f       	adc	r28, r25
 d80:	d0 1d       	adc	r29, r0
 d82:	7e f4       	brtc	.+30     	; 0xda2 <__ftoa_engine+0x146>
 d84:	70 33       	cpi	r23, 0x30	; 48
 d86:	11 f4       	brne	.+4      	; 0xd8c <__ftoa_engine+0x130>
 d88:	8a 95       	dec	r24
 d8a:	e6 cf       	rjmp	.-52     	; 0xd58 <__ftoa_engine+0xfc>
 d8c:	e8 94       	clt
 d8e:	01 50       	subi	r16, 0x01	; 1
 d90:	30 f0       	brcs	.+12     	; 0xd9e <__ftoa_engine+0x142>
 d92:	08 0f       	add	r16, r24
 d94:	0a f4       	brpl	.+2      	; 0xd98 <__ftoa_engine+0x13c>
 d96:	00 27       	eor	r16, r16
 d98:	02 17       	cp	r16, r18
 d9a:	08 f4       	brcc	.+2      	; 0xd9e <__ftoa_engine+0x142>
 d9c:	20 2f       	mov	r18, r16
 d9e:	23 95       	inc	r18
 da0:	02 2f       	mov	r16, r18
 da2:	7a 33       	cpi	r23, 0x3A	; 58
 da4:	28 f0       	brcs	.+10     	; 0xdb0 <__ftoa_engine+0x154>
 da6:	79 e3       	ldi	r23, 0x39	; 57
 da8:	7d 93       	st	X+, r23
 daa:	2a 95       	dec	r18
 dac:	e9 f7       	brne	.-6      	; 0xda8 <__ftoa_engine+0x14c>
 dae:	10 c0       	rjmp	.+32     	; 0xdd0 <__ftoa_engine+0x174>
 db0:	7d 93       	st	X+, r23
 db2:	2a 95       	dec	r18
 db4:	89 f6       	brne	.-94     	; 0xd58 <__ftoa_engine+0xfc>
 db6:	06 94       	lsr	r0
 db8:	97 95       	ror	r25
 dba:	67 95       	ror	r22
 dbc:	37 95       	ror	r19
 dbe:	17 95       	ror	r17
 dc0:	17 94       	ror	r1
 dc2:	e1 18       	sub	r14, r1
 dc4:	f1 0a       	sbc	r15, r17
 dc6:	43 0b       	sbc	r20, r19
 dc8:	56 0b       	sbc	r21, r22
 dca:	c9 0b       	sbc	r28, r25
 dcc:	d0 09       	sbc	r29, r0
 dce:	98 f0       	brcs	.+38     	; 0xdf6 <__ftoa_engine+0x19a>
 dd0:	23 95       	inc	r18
 dd2:	7e 91       	ld	r23, -X
 dd4:	73 95       	inc	r23
 dd6:	7a 33       	cpi	r23, 0x3A	; 58
 dd8:	08 f0       	brcs	.+2      	; 0xddc <__ftoa_engine+0x180>
 dda:	70 e3       	ldi	r23, 0x30	; 48
 ddc:	7c 93       	st	X, r23
 dde:	20 13       	cpse	r18, r16
 de0:	b8 f7       	brcc	.-18     	; 0xdd0 <__ftoa_engine+0x174>
 de2:	7e 91       	ld	r23, -X
 de4:	70 61       	ori	r23, 0x10	; 16
 de6:	7d 93       	st	X+, r23
 de8:	30 f0       	brcs	.+12     	; 0xdf6 <__ftoa_engine+0x19a>
 dea:	83 95       	inc	r24
 dec:	71 e3       	ldi	r23, 0x31	; 49
 dee:	7d 93       	st	X+, r23
 df0:	70 e3       	ldi	r23, 0x30	; 48
 df2:	2a 95       	dec	r18
 df4:	e1 f7       	brne	.-8      	; 0xdee <__ftoa_engine+0x192>
 df6:	11 24       	eor	r1, r1
 df8:	ef 90       	pop	r14
 dfa:	ff 90       	pop	r15
 dfc:	0f 91       	pop	r16
 dfe:	1f 91       	pop	r17
 e00:	cf 91       	pop	r28
 e02:	df 91       	pop	r29
 e04:	99 27       	eor	r25, r25
 e06:	87 fd       	sbrc	r24, 7
 e08:	90 95       	com	r25
 e0a:	08 95       	ret

00000e0c <__prologue_saves__>:
 e0c:	2f 92       	push	r2
 e0e:	3f 92       	push	r3
 e10:	4f 92       	push	r4
 e12:	5f 92       	push	r5
 e14:	6f 92       	push	r6
 e16:	7f 92       	push	r7
 e18:	8f 92       	push	r8
 e1a:	9f 92       	push	r9
 e1c:	af 92       	push	r10
 e1e:	bf 92       	push	r11
 e20:	cf 92       	push	r12
 e22:	df 92       	push	r13
 e24:	ef 92       	push	r14
 e26:	ff 92       	push	r15
 e28:	0f 93       	push	r16
 e2a:	1f 93       	push	r17
 e2c:	cf 93       	push	r28
 e2e:	df 93       	push	r29
 e30:	cd b7       	in	r28, 0x3d	; 61
 e32:	de b7       	in	r29, 0x3e	; 62
 e34:	ca 1b       	sub	r28, r26
 e36:	db 0b       	sbc	r29, r27
 e38:	0f b6       	in	r0, 0x3f	; 63
 e3a:	f8 94       	cli
 e3c:	de bf       	out	0x3e, r29	; 62
 e3e:	0f be       	out	0x3f, r0	; 63
 e40:	cd bf       	out	0x3d, r28	; 61
 e42:	09 94       	ijmp

00000e44 <__epilogue_restores__>:
 e44:	2a 88       	ldd	r2, Y+18	; 0x12
 e46:	39 88       	ldd	r3, Y+17	; 0x11
 e48:	48 88       	ldd	r4, Y+16	; 0x10
 e4a:	5f 84       	ldd	r5, Y+15	; 0x0f
 e4c:	6e 84       	ldd	r6, Y+14	; 0x0e
 e4e:	7d 84       	ldd	r7, Y+13	; 0x0d
 e50:	8c 84       	ldd	r8, Y+12	; 0x0c
 e52:	9b 84       	ldd	r9, Y+11	; 0x0b
 e54:	aa 84       	ldd	r10, Y+10	; 0x0a
 e56:	b9 84       	ldd	r11, Y+9	; 0x09
 e58:	c8 84       	ldd	r12, Y+8	; 0x08
 e5a:	df 80       	ldd	r13, Y+7	; 0x07
 e5c:	ee 80       	ldd	r14, Y+6	; 0x06
 e5e:	fd 80       	ldd	r15, Y+5	; 0x05
 e60:	0c 81       	ldd	r16, Y+4	; 0x04
 e62:	1b 81       	ldd	r17, Y+3	; 0x03
 e64:	aa 81       	ldd	r26, Y+2	; 0x02
 e66:	b9 81       	ldd	r27, Y+1	; 0x01
 e68:	ce 0f       	add	r28, r30
 e6a:	d1 1d       	adc	r29, r1
 e6c:	0f b6       	in	r0, 0x3f	; 63
 e6e:	f8 94       	cli
 e70:	de bf       	out	0x3e, r29	; 62
 e72:	0f be       	out	0x3f, r0	; 63
 e74:	cd bf       	out	0x3d, r28	; 61
 e76:	ed 01       	movw	r28, r26
 e78:	08 95       	ret

00000e7a <_exit>:
 e7a:	f8 94       	cli

00000e7c <__stop_program>:
 e7c:	ff cf       	rjmp	.-2      	; 0xe7c <__stop_program>
