-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                mg3115@EEWS104A-007                                 
-- Generated date:              Thu May 12 17:16:27 +0100 2016                      

Solution Settings: rectangle_detect.v19
  Current state: extract
  Project: rectangle_detect
  
  Design Input Files Specified
    $PROJECT_HOME/rectangle_detect.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process                Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------- ----------------------- ------- ---------- ------------ -- --------
    /rectangle_detect/core                      67       3          4            0  0          
    Design Total:                               67       3          4            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(10,0,10,0,11)                       11.241     11.241 1.301          4           4 
    mgc_add(11,0,11,0,11)                       12.233     12.233 1.368          0           2 
    mgc_add(11,0,11,0,12)                       12.233     12.233 1.368          4           2 
    mgc_add(11,0,11,1,12)                       12.000     12.000 1.206          7           5 
    mgc_add(12,0,12,0,12)                       13.224     13.224 1.434          4           2 
    mgc_add(32,1,7,1,33)                        33.000     33.000 2.526          3           3 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           4 
    mgc_and(1,3)                                 1.054      1.054 0.416          0           2 
    mgc_and(1,5)                                 1.704      1.704 0.610          0           2 
    mgc_and(32,2)                               23.355     23.355 0.263          2           2 
    mgc_mux(1,1,2)                               0.919      0.919 0.369          0           4 
    mgc_mux(10,1,2)                              9.194      9.194 0.369          3           3 
    mgc_mux(20,1,2)                             18.388     18.388 0.369          0           1 
    mgc_mux(30,1,2)                             27.583     27.583 0.369          0           1 
    mgc_mux(32,1,2)                             29.422     29.422 0.369          2           1 
    mgc_mux1hot(10,3)                           21.896     21.896 0.773          0           3 
    mgc_mux1hot(32,3)                           70.068     70.068 0.773          0           1 
    mgc_nand(1,2)                                0.730      0.730 0.268          0           2 
    mgc_not(1)                                   0.000      0.000 0.000          0          11 
    mgc_not(10)                                  0.000      0.000 0.000          0           9 
    mgc_not(32)                                  0.000      0.000 0.000          0           1 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           3 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           6 
    mgc_reg_pos(10,1,0,0,0,1,1)                  0.000      0.000 0.000          0           5 
    mgc_reg_pos(20,1,0,0,0,1,1)                  0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,1,0,0,0,1,1)                  0.000      0.000 0.000          0           1 
    mgc_reg_pos(32,1,0,0,0,1,1)                  0.000      0.000 0.000          0           3 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,20)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(2,30)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(3,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(4,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(5,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(6,10)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(9,1)                             0.000      0.000 0.000          1           1 
    mgc_out_stdreg(7,30)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(8,1)                          0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):             580.547    581.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    462.9          662.2           580.5        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            462.9 (100%)   662.2 (100%)    580.5 (100%) 
      MUX:                86.4  (19%)   299.6  (45%)    242.4  (42%) 
      FUNC:              329.8  (71%)   303.6  (46%)    279.3  (48%) 
      LOGIC:              46.7  (10%)    59.0   (9%)     58.8  (10%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0   (0%) 
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0 (100%) 
                                                                     
    
  Register-to-Variable Mappings
    Register                       Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    counter.sva                            32         Y                  counter.sva                                           
    counter.sva.dfm                        32         Y                  counter.sva.dfm                                       
    counter.sva.dfm#2                      32         Y                  counter.sva.dfm#2                                     
    video_out:rsc:mgc_out_stdreg.d         30         Y                  video_out:rsc:mgc_out_stdreg.d                        
    io_read(vga_xy:rsc.d).cse.sva          20         Y                  io_read(vga_xy:rsc.d).cse.sva                         
    mux#2.itm                              10         Y                  mux#2.itm                                             
    mux#3.itm                              10         Y                  mux#3.itm                                             
    mux#4.itm                              10         Y                  mux#4.itm                                             
    slc(width).cse.sva                     10         Y                  slc(width).cse.sva                                    
    slc(x_top_left).cse.sva                10         Y                  slc(x_top_left).cse.sva                               
    aif#1:slc.svs                           1         Y                  aif#1:slc.svs                                         
    and#1.itm                               1         Y                  and#1.itm                                             
    else#2:slc.svs                          1         Y                  else#2:slc.svs                                        
    filled:rsc:mgc_out_stdreg.d             1         Y                  filled:rsc:mgc_out_stdreg.d                           
    land#2.lpi#1.dfm                        1         Y                  land#2.lpi#1.dfm                                      
    static_fill#1.sva                       1         Y                  static_fill#1.sva                                     
                                                                                                                               
    Total:                                202            202           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  5.836334
      Slack:      14.163666
      
      Path                                                 Startpoint                                         Endpoint                                    Delay  Slack   
      ---------------------------------------------------- -------------------------------------------------- ------------------------------------------- ------ -------
      1                                                    rectangle_detect:core/reg(counter.sva.dfm)         rectangle_detect:core/reg(land#2.lpi#1.dfm) 5.8363 14.1637 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/reg(counter.sva.dfm)         mgc_reg_pos_32_1_0_0_0_1_1                                                                     0.0000 0.0000  
        rectangle_detect:core/counter.sva.dfm                                                                                                             0.0000 0.0000  
        rectangle_detect:core/if#1:if:acc                  mgc_add_32_1_7_1_33                                                                            2.5256 2.5256  
        rectangle_detect:core/if#1:if:acc.itm                                                                                                             0.0000 2.5256  
        rectangle_detect:core/mux#10                       mgc_mux_32_1_2                                                                                 0.3690 2.8946  
        rectangle_detect:core/counter.sva.dfm#2:mx0                                                                                                       0.0000 2.8946  
        rectangle_detect:core/not#1                        mgc_not_32                                                                                     0.0000 2.8946  
        rectangle_detect:core/not#1.itm                                                                                                                   0.0000 2.8946  
        rectangle_detect:core/acc#4                        mgc_add_32_1_7_1_33                                                                            2.5256 5.4203  
        rectangle_detect:core/acc#4.itm                                                                                                                   0.0000 5.4203  
        rectangle_detect:core/slc#1                                                                                                                       0.0000 5.4203  
        rectangle_detect:core/slc#1.itm                                                                                                                   0.0000 5.4203  
        rectangle_detect:core/if#3:and#1                   mgc_and_1_3                                                                                    0.4161 5.8363  
        rectangle_detect:core/if#3:and#1.itm                                                                                                              0.0000 5.8363  
        rectangle_detect:core/reg(land#2.lpi#1.dfm)        mgc_reg_pos_1_1_0_0_0_1_1                                                                      0.0000 5.8363  
                                                                                                                                                                         
      2                                                    rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(mux#2.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not                     mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not.itm                                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                      0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                  0.0000 2.5074  
        rectangle_detect:core/if#1:acc                     mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc.itm                                                                                                                0.0000 3.8758  
        rectangle_detect:core/slc#32                                                                                                                      0.0000 3.8758  
        rectangle_detect:core/slc#32.itm                                                                                                                  0.0000 3.8758  
        rectangle_detect:core/nand#1                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/or.dcpl#14                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h                        mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h.itm                                                                                                                   0.0000 5.4472  
        rectangle_detect:core/reg(mux#2.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      3                                                    rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(mux#3.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not                     mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not.itm                                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                      0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                  0.0000 2.5074  
        rectangle_detect:core/if#1:acc                     mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc.itm                                                                                                                0.0000 3.8758  
        rectangle_detect:core/slc#32                                                                                                                      0.0000 3.8758  
        rectangle_detect:core/slc#32.itm                                                                                                                  0.0000 3.8758  
        rectangle_detect:core/nand#1                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/or.dcpl#14                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#1                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#1.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#3.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      4                                                    rectangle_detect:core/width:rsc:mgc_in_wire.d      rectangle_detect:core/reg(mux#3.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/width:rsc:mgc_in_wire.d                                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#1                   mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#1.itm                                                                                                              0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                      0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                  0.0000 2.5074  
        rectangle_detect:core/if#1:acc                     mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc.itm                                                                                                                0.0000 3.8758  
        rectangle_detect:core/slc#32                                                                                                                      0.0000 3.8758  
        rectangle_detect:core/slc#32.itm                                                                                                                  0.0000 3.8758  
        rectangle_detect:core/nand#1                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/or.dcpl#14                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#1                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#1.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#3.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      5                                                    rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(mux#3.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#2                   mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#2.itm                                                                                                              0.0000 0.0000  
        rectangle_detect:core/if#1:acc#5                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#5.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#6                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#6.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt)                                                                                                    0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm                                                                                                0.0000 2.5074  
        rectangle_detect:core/if#1:acc#9                   mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc#9.itm                                                                                                              0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2                                                                                                                 0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2.itm                                                                                                             0.0000 3.8758  
        rectangle_detect:core/nand#2                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/nand#2.itm                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#1                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#1.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#3.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      6                                                    rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(mux#4.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/x_top_left:rsc:mgc_in_wire.d                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not                     mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not.itm                                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                      0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                  0.0000 2.5074  
        rectangle_detect:core/if#1:acc                     mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc.itm                                                                                                                0.0000 3.8758  
        rectangle_detect:core/slc#32                                                                                                                      0.0000 3.8758  
        rectangle_detect:core/slc#32.itm                                                                                                                  0.0000 3.8758  
        rectangle_detect:core/nand#1                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/or.dcpl#14                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#2                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#2.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#4.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      7                                                    rectangle_detect:core/height:rsc:mgc_in_wire.d     rectangle_detect:core/reg(mux#3.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/height:rsc:mgc_in_wire.d                                                                                                    0.0000 0.0000  
        rectangle_detect:core/if#1:not#3                   mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#3.itm                                                                                                              0.0000 0.0000  
        rectangle_detect:core/if#1:acc#5                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#5.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#6                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#6.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt)                                                                                                    0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm                                                                                                0.0000 2.5074  
        rectangle_detect:core/if#1:acc#9                   mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc#9.itm                                                                                                              0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2                                                                                                                 0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2.itm                                                                                                             0.0000 3.8758  
        rectangle_detect:core/nand#2                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/nand#2.itm                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#1                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#1.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#3.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      8                                                    rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d rectangle_detect:core/reg(mux#4.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/y_top_left:rsc:mgc_in_wire.d                                                                                                0.0000 0.0000  
        rectangle_detect:core/if#1:not#2                   mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#2.itm                                                                                                              0.0000 0.0000  
        rectangle_detect:core/if#1:acc#5                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#5.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#6                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#6.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt)                                                                                                    0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm                                                                                                0.0000 2.5074  
        rectangle_detect:core/if#1:acc#9                   mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc#9.itm                                                                                                              0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2                                                                                                                 0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2.itm                                                                                                             0.0000 3.8758  
        rectangle_detect:core/nand#2                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/nand#2.itm                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#2                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#2.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#4.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      9                                                    rectangle_detect:core/width:rsc:mgc_in_wire.d      rectangle_detect:core/reg(mux#4.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/width:rsc:mgc_in_wire.d                                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#1                   mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#1.itm                                                                                                              0.0000 0.0000  
        rectangle_detect:core/if#1:acc#3                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#3.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#8                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#8.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt)                                                                                                      0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc.sdt).itm                                                                                                  0.0000 2.5074  
        rectangle_detect:core/if#1:acc                     mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc.itm                                                                                                                0.0000 3.8758  
        rectangle_detect:core/slc#32                                                                                                                      0.0000 3.8758  
        rectangle_detect:core/slc#32.itm                                                                                                                  0.0000 3.8758  
        rectangle_detect:core/nand#1                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/or.dcpl#14                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#2                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#2.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#4.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      10                                                   rectangle_detect:core/height:rsc:mgc_in_wire.d     rectangle_detect:core/reg(mux#4.itm)        5.4472 14.5528 
                                                                                                                                                                         
        Instance                                           Component                                                                                      Delta  Delay   
        --------                                           ---------                                                                                      -----  -----   
        rectangle_detect:core/height:rsc:mgc_in_wire.d                                                                                                    0.0000 0.0000  
        rectangle_detect:core/if#1:not#3                   mgc_not_10                                                                                     0.0000 0.0000  
        rectangle_detect:core/if#1:not#3.itm                                                                                                              0.0000 0.0000  
        rectangle_detect:core/if#1:acc#5                   mgc_add_10_0_10_0_11                                                                           1.3014 1.3014  
        rectangle_detect:core/if#1:acc#5.itm                                                                                                              0.0000 1.3014  
        rectangle_detect:core/if#1:acc#6                   mgc_add_11_0_11_1_12                                                                           1.2059 2.5074  
        rectangle_detect:core/if#1:acc#6.itm                                                                                                              0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt)                                                                                                    0.0000 2.5074  
        rectangle_detect:core/if#1:slc(if#1:acc#6.sdt).itm                                                                                                0.0000 2.5074  
        rectangle_detect:core/if#1:acc#9                   mgc_add_11_0_11_0_11                                                                           1.3684 3.8758  
        rectangle_detect:core/if#1:acc#9.itm                                                                                                              0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2                                                                                                                 0.0000 3.8758  
        rectangle_detect:core/aif#1:slc#2.itm                                                                                                             0.0000 3.8758  
        rectangle_detect:core/nand#2                       mgc_nand_1_2                                                                                   0.2679 4.1437  
        rectangle_detect:core/nand#2.itm                                                                                                                  0.0000 4.1437  
        rectangle_detect:core/or#16                        mgc_or_1_2                                                                                     0.2679 4.4115  
        rectangle_detect:core/or#16.itm                                                                                                                   0.0000 4.4115  
        rectangle_detect:core/and#14                       mgc_and_1_2                                                                                    0.2625 4.6740  
        rectangle_detect:core/and#14.cse                                                                                                                  0.0000 4.6740  
        rectangle_detect:core/mux1h#2                      mgc_mux1hot_10_3                                                                               0.7732 5.4472  
        rectangle_detect:core/mux1h#2.itm                                                                                                                 0.0000 5.4472  
        rectangle_detect:core/reg(mux#4.itm)               mgc_reg_pos_10_1_0_0_0_1_1                                                                     0.0000 5.4472  
                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                  Port                    Slack (Delay) Messages 
      --------------------------------------------------------- --------------------- ------- ------- --------
      rectangle_detect:core/reg(mux#2.itm)                      mux1h.itm             14.5528  5.4472          
      rectangle_detect:core/reg(mux#3.itm)                      mux1h#1.itm           14.5528  5.4472          
      rectangle_detect:core/reg(mux#4.itm)                      mux1h#2.itm           14.5528  5.4472          
      rectangle_detect:core/reg(aif#1:slc.svs)                  mux#1.itm             15.2195  4.7805          
      rectangle_detect:core/reg(io_read(vga_xy:rsc.d).cse.sva)  mux#2.itm#2           19.6310  0.3690          
      rectangle_detect:core/reg(slc(x_top_left).cse.sva)        mux#3.itm#2           19.6310  0.3690          
      rectangle_detect:core/reg(counter.sva.dfm)                and.itm               19.7375  0.2625          
      rectangle_detect:core/reg(slc(width).cse.sva)             mux#4.itm#2           19.6310  0.3690          
      rectangle_detect:core/reg(static_fill#1.sva)              mux#7.itm             15.7413  4.2587          
      rectangle_detect:core/reg(filled:rsc:mgc_out_stdreg.d)    mux#8.itm             15.7413  4.2587          
      rectangle_detect:core/reg(video_out:rsc:mgc_out_stdreg.d) mux#9.itm             19.6310  0.3690          
      rectangle_detect:core/reg(and#1.itm)                      and#1.itm#2           14.8778  5.1222          
      rectangle_detect:core/reg(counter.sva)                    mux1h#3.itm           15.6049  4.3951          
      rectangle_detect:core/reg(else#2:slc.svs)                 else#2:slc.itm        14.5797  5.4203          
      rectangle_detect:core/reg(counter.sva.dfm#2)              counter.sva.dfm#2:mx0 14.1637  5.8363          
      rectangle_detect:core/reg(land#2.lpi#1.dfm)               if#3:and#1.itm        14.1637  5.8363          
      rectangle_detect                                          video_out:rsc.z       20.0000  0.0000          
      rectangle_detect                                          filled:rsc.z          20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   33     3 
    -                   12     9 
    -                   11     6 
    and                          
    -                    5     2 
    -                    3     2 
    -                    2     6 
    mux                          
    -                    1    10 
    mux1h                        
    -                    3     4 
    nand                         
    -                    2     2 
    not                          
    -                   32     1 
    -                   10     9 
    -                    1    11 
    or                           
    -                    2     3 
    read_port                    
    -                   30     1 
    -                   20     1 
    -                   10     4 
    -                    1     1 
    reg                          
    -                   32     3 
    -                   30     1 
    -                   20     1 
    -                   10     5 
    -                    1     6 
    write_port                   
    -                   30     1 
    -                    1     1 
    
  End of Report
