{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493391685084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493391685085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 18:01:24 2017 " "Processing started: Fri Apr 28 18:01:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493391685085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391685085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_1 -c lab6_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_1 -c lab6_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391685086 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493391685292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbnch.v 1 1 " "Found 1 design units, including 1 entities, in source file testbnch.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbech " "Found entity 1: testbech" {  } { { "testbnch.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/testbnch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391698492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391698492 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6_1.v(19) " "Verilog HDL information at lab6_1.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "lab6_1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/lab6_1.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493391698493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_1 " "Found entity 1: lab6_1" {  } { { "lab6_1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/lab6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391698493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391698493 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reset.v(9) " "Verilog HDL information at reset.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "reset.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/reset.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493391698494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391698494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391698494 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "out_w.v(9) " "Verilog HDL information at out_w.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "out_w.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/out_w.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493391698494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_w.v 1 1 " "Found 1 design units, including 1 entities, in source file out_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_W " "Found entity 1: out_W" {  } { { "out_w.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/out_w.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493391698494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391698494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_res testbnch.v(4) " "Verilog HDL Implicit Net warning at testbnch.v(4): created implicit net for \"out_res\"" {  } { { "testbnch.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/testbnch.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493391698494 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "reset lab6_1.v(1) " "Verilog HDL Module Declaration error at lab6_1.v(1): port \"reset\" is not declared as port" {  } { { "lab6_1.v" "" { Text "/home/oleglevin/quartus_labs/soc_lab6/lab6_quartus/lab6_1/lab6_1.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1493391698495 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1164 " "Peak virtual memory: 1164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493391698534 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 28 18:01:38 2017 " "Processing ended: Fri Apr 28 18:01:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493391698534 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493391698534 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493391698534 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391698534 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493391698635 ""}
