Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun May  5 17:48:24 2024
| Host         : DESKTOP-FVHNC28 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Microprocessor_control_sets_placed.rpt
| Design       : Microprocessor
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            2 |
|      3 |            1 |
|      4 |            6 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |               8 |            7 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                    Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG                                 |                                                    |                                               |                1 |              1 |
|  Clk_IBUF_BUFG                                 |                                                    | Instruction_Decoder/instReg13/clkStatus_reg_0 |                1 |              1 |
|  Instruction_Decoder/instReg13/clkOutBar_reg_C |                                                    | Instruction_Decoder/instReg13/clkOut_reg_C    |                1 |              1 |
|  Instruction_Decoder/instReg13/clkOut_reg_C    |                                                    | Instruction_Decoder/instReg13/clkOutBar_reg_C |                1 |              1 |
|  Clk_IBUF_BUFG                                 |                                                    | Instruction_Decoder/instReg13/clkOutBar_reg_C |                2 |              2 |
|  Clk_IBUF_BUFG                                 |                                                    | Instruction_Decoder/instReg13/clkOut_reg_C    |                2 |              2 |
|  Slow_Clock/CLK                                |                                                    | Reset_IBUF                                    |                2 |              3 |
|  Slow_Clock/q_reg[0]_BUFG                      | Register_Bank/decoder/Decoder_2_to_4_0/regEnSig[1] | Reset_IBUF                                    |                1 |              4 |
|  Slow_Clock/q_reg[0]_BUFG                      | Register_Bank/decoder/Decoder_2_to_4_0/regEnSig[0] | Reset_IBUF                                    |                2 |              4 |
|  Slow_Clock/q_reg[0]_BUFG                      | Register_Bank/decoder/Decoder_2_to_4_1/regEnSig[2] | Reset_IBUF                                    |                2 |              4 |
|  Slow_Clock/q_reg[0]_BUFG                      | Register_Bank/decoder/Decoder_2_to_4_1/regEnSig[0] | Reset_IBUF                                    |                1 |              4 |
|  Slow_Clock/q_reg[0]_BUFG                      | Register_Bank/decoder/Decoder_2_to_4_1/regEnSig[1] | Reset_IBUF                                    |                2 |              4 |
|  Slow_Clock/q_reg[0]_BUFG                      | Register_Bank/decoder/Decoder_2_to_4_0/regEnSig[2] | Reset_IBUF                                    |                3 |              4 |
|  Slow_Clock/q_reg[0]_BUFG                      | Register_Bank/decoder/Decoder_2_to_4_1/regEnSig[3] | Reset_IBUF                                    |                2 |              8 |
| ~Slow_Clock/CLK                                |                                                    |                                               |                3 |             10 |
|  Clk_IBUF_BUFG                                 | Instruction_Decoder/instReg13/count0               | Slow_Clock/count[31]_i_1_n_0                  |                8 |             31 |
+------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+


