# RISC-V-Interpreter

Script that simulates the execution of a subset of RISC-V assembly instructions and malloc functionality. 

Developed for comp2017 at usyd
