# Verilog_Basics
Designing and Implementation of all basic digital circuits using Verilog Vivado for Basys 3 FPGA.
                  ![Basys_3_pinout](https://github.com/user-attachments/assets/6425dcc3-b79d-4539-aedb-a367c2a92f58)
                                                  Basys 3 IO Pinout Diagram
