INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vkchcp0030' on host 'vkchcp0030-H270M-D3H' (Linux_x86_64 version 4.10.0-37-generic) on Mon Oct 30 12:08:18 IST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.3 LTS
INFO: [HLS 200-10] In directory '/home/vkchcp0030/Documents/learn_hls/apint_arith/apint_arith'
INFO: [HLS 200-10] Opening project '/home/vkchcp0030/Documents/learn_hls/apint_arith/apint_arith/proj_apint_arith'.
INFO: [HLS 200-10] Adding design file 'apint_arith.c' to the project
INFO: [HLS 200-10] Adding test bench file 'result.golden.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'apint_arith_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/vkchcp0030/Documents/learn_hls/apint_arith/apint_arith/proj_apint_arith/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file 'apint_arith.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 10522 ; free virtual = 29286
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 10513 ; free virtual = 29284
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 10509 ; free virtual = 29285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 10509 ; free virtual = 29285
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.156 ; gain = 140.582 ; free physical = 10492 ; free virtual = 29268
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.156 ; gain = 140.582 ; free physical = 10499 ; free virtual = 29276
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'apint_arith' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'apint_arith' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 57.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 57.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apint_arith' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/inA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/inB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/inC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/inD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/out1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/out2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/out3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apint_arith/out4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'apint_arith' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'apint_arith_srem_33ns_6s_6_37_seq' to 'apint_arith_srem_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'apint_arith_sdiv_22ns_6s_22_26_seq' to 'apint_arith_sdiv_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'apint_arith_mul_mul_12s_6s_18_3' to 'apint_arith_mul_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'apint_arith_mul_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'apint_arith_sdiv_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'apint_arith_srem_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apint_arith'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 58.357 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'apint_arith_srem_bkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'apint_arith_sdiv_cud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 476.156 ; gain = 140.582 ; free physical = 10486 ; free virtual = 29272
INFO: [SYSC 207-301] Generating SystemC RTL for apint_arith.
INFO: [VHDL 208-304] Generating VHDL RTL for apint_arith.
INFO: [VLOG 209-307] Generating Verilog RTL for apint_arith.
INFO: [HLS 200-112] Total elapsed time: 4.55 seconds; peak allocated memory: 58.357 MB.
