{
  "Top": "region",
  "RtlTop": "region",
  "RtlPrefix": "",
  "RtlSubPrefix": "region_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "A",
          "name": "A",
          "usage": "data",
          "direction": "in"
        }]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "B",
          "name": "B",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C": {
      "index": "2",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_i",
          "name": "C_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "C_o",
          "name": "C_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_o_ap_vld",
          "name": "C_o_ap_vld",
          "usage": "control",
          "direction": "inout"
        }
      ]
    },
    "numa": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "numa",
          "name": "numa",
          "usage": "data",
          "direction": "in"
        }]
    },
    "numc": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "numc",
          "name": "numc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "n",
          "name": "n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tilenuma": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "tilenuma",
          "name": "tilenuma",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tilenumc": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "tilenumc",
          "name": "tilenumc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tilen": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "tilen",
          "name": "tilen",
          "usage": "data",
          "direction": "in"
        }]
    },
    "numa_iter": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "numa_iter",
          "name": "numa_iter",
          "usage": "data",
          "direction": "in"
        }]
    },
    "numc_iter": {
      "index": "10",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "numc_iter",
          "name": "numc_iter",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n_iter": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "n_iter",
          "name": "n_iter",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top region -name region"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "region"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports A[*]]",
      "set_false_path -through [get_ports B[*]]",
      "set_false_path -through [get_ports C[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "region",
    "Version": "1.0",
    "DisplayName": "Region",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_region_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/region_conv.vhd",
      "impl\/vhdl\/region_conv_b_buf_data.vhd",
      "impl\/vhdl\/region_conv_local_c.vhd",
      "impl\/vhdl\/region_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/region_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/region_fifo_w3200_d1_S.vhd",
      "impl\/vhdl\/region_load_a.vhd",
      "impl\/vhdl\/region_load_a_a_buf_data_1.vhd",
      "impl\/vhdl\/region_load_b.vhd",
      "impl\/vhdl\/region_mac_muladd_7s_7s_7ns_7_4_1.vhd",
      "impl\/vhdl\/region_mac_muladd_7s_7s_7s_7_4_1.vhd",
      "impl\/vhdl\/region_mul_7s_7s_7_1_1.vhd",
      "impl\/vhdl\/region_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/region_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/region_mul_64ns_32ns_96_1_1.vhd",
      "impl\/vhdl\/region_region_entry64.vhd",
      "impl\/vhdl\/region_start_for_conv_U0.vhd",
      "impl\/vhdl\/region_start_for_load_a_U0.vhd",
      "impl\/vhdl\/region_start_for_load_b_U0.vhd",
      "impl\/vhdl\/region_start_for_store_c_U0.vhd",
      "impl\/vhdl\/region_store_c.vhd",
      "impl\/vhdl\/region_store_c_tmp_data.vhd",
      "impl\/vhdl\/region.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/region_conv.v",
      "impl\/verilog\/region_conv_b_buf_data.v",
      "impl\/verilog\/region_conv_b_buf_data_ram.dat",
      "impl\/verilog\/region_conv_local_c.v",
      "impl\/verilog\/region_conv_local_c_ram.dat",
      "impl\/verilog\/region_fifo_w32_d2_S.v",
      "impl\/verilog\/region_fifo_w32_d3_S.v",
      "impl\/verilog\/region_fifo_w3200_d1_S.v",
      "impl\/verilog\/region_load_a.v",
      "impl\/verilog\/region_load_a_a_buf_data_1.v",
      "impl\/verilog\/region_load_b.v",
      "impl\/verilog\/region_mac_muladd_7s_7s_7ns_7_4_1.v",
      "impl\/verilog\/region_mac_muladd_7s_7s_7s_7_4_1.v",
      "impl\/verilog\/region_mul_7s_7s_7_1_1.v",
      "impl\/verilog\/region_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/region_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/region_mul_64ns_32ns_96_1_1.v",
      "impl\/verilog\/region_region_entry64.v",
      "impl\/verilog\/region_start_for_conv_U0.v",
      "impl\/verilog\/region_start_for_load_a_U0.v",
      "impl\/verilog\/region_start_for_load_b_U0.v",
      "impl\/verilog\/region_start_for_store_c_U0.v",
      "impl\/verilog\/region_store_c.v",
      "impl\/verilog\/region_store_c_tmp_data.v",
      "impl\/verilog\/region.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/region.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/sumin\/workspace\/FPGA\/test\/reuse_test\/solution1\/.debug\/region.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "A": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["A"]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_ready": "1",
        "ap_idle": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "B": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["B"]
    },
    "C_i": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["C_i"]
    },
    "C_o": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "ports": ["C_o"]
    },
    "n": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["n"]
    },
    "n_iter": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["n_iter"]
    },
    "numa": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["numa"]
    },
    "numa_iter": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["numa_iter"]
    },
    "numc": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["numc"]
    },
    "numc_iter": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["numc_iter"]
    },
    "tilen": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["tilen"]
    },
    "tilenuma": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["tilenuma"]
    },
    "tilenumc": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["tilenumc"]
    }
  },
  "RtlPorts": {
    "A": {
      "dir": "in",
      "width": "32"
    },
    "B": {
      "dir": "in",
      "width": "32"
    },
    "C_i": {
      "dir": "in",
      "width": "32"
    },
    "C_o": {
      "dir": "out",
      "width": "32"
    },
    "C_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "numa": {
      "dir": "in",
      "width": "32"
    },
    "numc": {
      "dir": "in",
      "width": "32"
    },
    "n": {
      "dir": "in",
      "width": "32"
    },
    "tilenuma": {
      "dir": "in",
      "width": "32"
    },
    "tilenumc": {
      "dir": "in",
      "width": "32"
    },
    "tilen": {
      "dir": "in",
      "width": "32"
    },
    "numa_iter": {
      "dir": "in",
      "width": "32"
    },
    "numc_iter": {
      "dir": "in",
      "width": "32"
    },
    "n_iter": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "region",
      "Instances": [
        {
          "ModuleName": "conv",
          "InstanceName": "conv_U0"
        },
        {
          "ModuleName": "store_c",
          "InstanceName": "store_c_U0"
        },
        {
          "ModuleName": "load_a",
          "InstanceName": "load_a_U0"
        },
        {
          "ModuleName": "load_b",
          "InstanceName": "load_b_U0"
        },
        {
          "ModuleName": "region_entry64",
          "InstanceName": "region_entry64_U0"
        }
      ]
    },
    "Info": {
      "region_entry64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "load_a": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_b": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_c": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "region": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "region_entry64": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "119",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_a": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.628"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_16_4_VITIS_LOOP_18_5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "485"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "17",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "4435",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1400",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_b": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.628"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_40_4_VITIS_LOOP_42_5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "485"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "17",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "4435",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1355",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.366"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_87_1_VITIS_LOOP_88_2_VITIS_LOOP_89_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_97_4_VITIS_LOOP_99_5_VITIS_LOOP_101_6",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "437"
              }]
          }],
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "30",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "11374",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "4556",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "store_c": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.186"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1_VITIS_LOOP_62_2_VITIS_LOOP_63_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_67_4_VITIS_LOOP_69_5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "985"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "17",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "5190",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2336",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "region": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.366"
        },
        "Area": {
          "BRAM_18K": "13",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "81",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "27813",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "11378",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-07-21 01:14:18 KST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
