#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jan 19 17:06:24 2022
# Process ID: 17460
# Current directory: D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13792 D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.xpr
# Log file: D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/vivado.log
# Journal file: D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.867 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_ram_out_selector_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:module_ref:ram_selector:1.0 - ram_selector_0
Adding component instance block -- xilinx.com:module_ref:ram_out_selector:1.0 - ram_out_selector_0
Adding component instance block -- xilinx.com:module_ref:top:1.0 - top_0
Successfully read diagram <design_1> from block design file <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ram_out_selector_0_0 from ram_out_selector_v1_0 1.0 to ram_out_selector_v1_0 1.0
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.867 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1135.867 ; gain = 0.000
update_module_reference design_1_ram_selector_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ram_selector_0_0 from ram_selector_v1_0 1.0 to ram_selector_v1_0 1.0
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_selector_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_out_selector_0 .
Exporting to file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1147.449 ; gain = 11.582
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
ERROR: [VRFC 10-2951] 'read_strobe' is not a constant [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v:17]
ERROR: [VRFC 10-2951] 'read_strobe' is not a constant [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v:19]
ERROR: [VRFC 10-2865] module 'ram_out_selector' ignored due to previous errors [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_ram_out_selector_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ram_out_selector_0_0 from ram_out_selector_v1_0 1.0 to ram_out_selector_v1_0 1.0
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_out_selector_0 .
Exporting to file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xelab -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.ram_out_selector
Compiling module xil_defaultlib.design_1_ram_out_selector_0_0
Compiling module xil_defaultlib.ram_selector
Compiling module xil_defaultlib.design_1_ram_selector_0_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDR
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000010...
Compiling module unisims_ver.RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module xil_defaultlib.BRAM0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_1_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 19 22:25:23 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1167.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1223.133 ; gain = 55.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.133 ; gain = 0.000
update_module_reference design_1_top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_0_0 from top_v1_0 1.0 to top_v1_0 1.0
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xelab -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.ram_out_selector
Compiling module xil_defaultlib.design_1_ram_out_selector_0_0
Compiling module xil_defaultlib.ram_selector
Compiling module xil_defaultlib.design_1_ram_selector_0_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDR
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module unisims_ver.RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module xil_defaultlib.BRAM0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_1_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1223.133 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xelab -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.ram_out_selector
Compiling module xil_defaultlib.design_1_ram_out_selector_0_0
Compiling module xil_defaultlib.ram_selector
Compiling module xil_defaultlib.design_1_ram_selector_0_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDR
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module unisims_ver.RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module xil_defaultlib.BRAM0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_1_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.133 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1223.133 ; gain = 0.000
run 100 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xelab -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.ram_out_selector
Compiling module xil_defaultlib.design_1_ram_out_selector_0_0
Compiling module xil_defaultlib.ram_selector
Compiling module xil_defaultlib.design_1_ram_selector_0_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDR
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module unisims_ver.RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module xil_defaultlib.BRAM0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_1_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.133 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1223.133 ; gain = 0.000
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_ram_selector_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ram_selector_0_0 from ram_selector_v1_0 1.0 to ram_selector_v1_0 1.0
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_selector_0 .
Exporting to file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/sim_scripts -ip_user_files_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files -ipstatic_source_dir D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/modelsim} {questa=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/questa} {riviera=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/riviera} {activehdl=D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xelab -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.ram_out_selector
Compiling module xil_defaultlib.design_1_ram_out_selector_0_0
Compiling module xil_defaultlib.ram_selector
Compiling module xil_defaultlib.design_1_ram_selector_0_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDR
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module unisims_ver.RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module xil_defaultlib.BRAM0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_1_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1223.133 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xelab -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.ram_out_selector
Compiling module xil_defaultlib.design_1_ram_out_selector_0_0
Compiling module xil_defaultlib.ram_selector
Compiling module xil_defaultlib.design_1_ram_selector_0_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDR
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module unisims_ver.RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module xil_defaultlib.BRAM0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_1_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.949 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1272.137 ; gain = 8.188
run 100 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_out_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcpsm6
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1483]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1484]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1485]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1796]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1885]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1886]
WARNING: [VRFC 10-8284] parameter declaration is not allowed here in this mode of Verilog [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/kcpsm6.v:1887]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_selector_0_0/sim/design_1_ram_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_ram_out_selector_0_0/sim/design_1_ram_out_selector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ram_out_selector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.sim/sim_1/behav/xsim'
"xelab -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3d3f8c631f8943819bd34740b64b497e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sleep' [D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/top.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_out_selector.v" Line 1. Module ram_out_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/ram_selector.v" Line 1. Module ram_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Okul/5/EHB326/Project/Embedded_Final_Project/source_files/BRAM0.v" Line 53. Module BRAM0 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.ram_out_selector
Compiling module xil_defaultlib.design_1_ram_out_selector_0_0
Compiling module xil_defaultlib.ram_selector
Compiling module xil_defaultlib.design_1_ram_selector_0_0
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDR
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module unisims_ver.RAMB16BWER(DATA_WIDTH_A=18,DATA_...
Compiling module xil_defaultlib.BRAM0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.design_1_top_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module sim.des_1.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1272.551 ; gain = 0.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_ram_selector_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Okul/5/EHB326/Project/Embedded_Final_Project/Vivado/Embedded_Final_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ram_selector_0_0 from ram_selector_v1_0 1.0 to ram_selector_v1_0 1.0
Wrote  : <D:\Okul\5\EHB326\Project\Embedded_Final_Project\Vivado\Embedded_Final_Project.srcs\sources_1\bd\design_1\design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 19 22:49:27 2022...
