# do Lab2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/matheus/Documents/EEL5105/Lab2/Majority.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity majority
# -- Compiling architecture circuito of majority
# 
vsim work.majority
# vsim work.majority 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.majority(circuito)
add wave -position insertpoint  \
sim:/majority/A \
sim:/majority/B \
sim:/majority/C \
sim:/majority/Y
force -freeze sim:/majority/A 0 0
force -freeze sim:/majority/B 0 0
force -freeze sim:/majority/C 0 0
run
force -freeze sim:/majority/C 1 0
run
force -freeze sim:/majority/C 0 0
force -freeze sim:/majority/B 1 0
run
force -freeze sim:/majority/C 1 0
run
force -freeze sim:/majority/C 0 0
force -freeze sim:/majority/B 0 0
force -freeze sim:/majority/A 1 0
run
force -freeze sim:/majority/C 1 0
run
force -freeze sim:/majority/C 0 0
force -freeze sim:/majority/B 1 0
run
force -freeze sim:/majority/C 1 0
run
force -freeze sim:/majority/A 0 0
force -freeze sim:/majority/B 0 0
force -freeze sim:/majority/C 0 0
run
do sim1.do
