Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 12 14:40:43 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.648        0.000                      0                  300        0.162        0.000                      0                  300        3.000        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       13.648        0.000                      0                  300        0.162        0.000                      0                  300        9.500        0.000                       0                   145  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz                     
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       13.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.572ns (40.515%)  route 3.776ns (59.485%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.186 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.186    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.509 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.509    I2C_CONTROLLER_n_38
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y120        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.564ns (40.440%)  route 3.776ns (59.560%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.186 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.186    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.501 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.501    I2C_CONTROLLER_n_36
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y120        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.732ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.488ns (39.718%)  route 3.776ns (60.282%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.186 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.186    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.425 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.425    I2C_CONTROLLER_n_37
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y120        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 13.732    

Slack (MET) :             13.752ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.468ns (39.525%)  route 3.776ns (60.475%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.186 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.186    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X80Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.405 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.405    I2C_CONTROLLER_n_39
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y120        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 13.752    

Slack (MET) :             13.765ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 2.455ns (39.399%)  route 3.776ns (60.601%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.392 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.392    I2C_CONTROLLER_n_34
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y119        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 13.765    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 2.447ns (39.321%)  route 3.776ns (60.679%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.384 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.384    I2C_CONTROLLER_n_32
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y119        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.849ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 2.371ns (38.570%)  route 3.776ns (61.430%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.308 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.308    I2C_CONTROLLER_n_33
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y119        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 13.849    

Slack (MET) :             13.869ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 2.351ns (38.370%)  route 3.776ns (61.630%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.069 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.069    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X80Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.288 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.288    I2C_CONTROLLER_n_35
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.576    18.555    w_CLOCK_OUT1
    SLICE_X80Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/C
                         clock pessimism              0.577    19.132    
                         clock uncertainty           -0.084    19.048    
    SLICE_X80Y119        FDRE (Setup_fdre_C_D)        0.109    19.157    r_PIXEL_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.157    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                 13.869    

Slack (MET) :             13.883ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.338ns (38.239%)  route 3.776ns (61.761%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.275 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.275    I2C_CONTROLLER_n_30
    SLICE_X80Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.577    18.556    w_CLOCK_OUT1
    SLICE_X80Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/C
                         clock pessimism              0.577    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X80Y118        FDRE (Setup_fdre_C_D)        0.109    19.158    r_PIXEL_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                          -5.275    
  -------------------------------------------------------------------
                         slack                                 13.883    

Slack (MET) :             13.891ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 2.330ns (38.158%)  route 3.776ns (61.842%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 18.556 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X80Y115        FDRE                                         r  r_PIXEL_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  r_PIXEL_COUNTER_reg[10]/Q
                         net (fo=4, routed)           0.845     0.523    r_PIXEL_COUNTER_reg[10]
    SLICE_X79Y116        LUT4 (Prop_lut4_I0_O)        0.124     0.647 r  r_PIXEL_COUNTER[0]_i_23/O
                         net (fo=1, routed)           0.264     0.912    r_PIXEL_COUNTER[0]_i_23_n_0
    SLICE_X79Y116        LUT5 (Prop_lut5_I4_O)        0.124     1.036 r  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.715     1.751    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.124     1.875 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=32, routed)          1.952     3.827    I2C_CONTROLLER/r_PIXEL_COUNTER_reg_3_sn_1
    SLICE_X80Y113        LUT6 (Prop_lut6_I4_O)        0.124     3.951 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     3.951    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.484 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.484    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.601 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.601    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.718 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.718    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.835 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.952 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X80Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.267 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.267    I2C_CONTROLLER_n_28
    SLICE_X80Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.577    18.556    w_CLOCK_OUT1
    SLICE_X80Y118        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/C
                         clock pessimism              0.577    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X80Y118        FDRE (Setup_fdre_C_D)        0.109    19.158    r_PIXEL_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 13.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/stretch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.598    -0.566    I2C_CONTROLLER/clk_out1
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  I2C_CONTROLLER/stretch_reg/Q
                         net (fo=10, routed)          0.110    -0.315    I2C_CONTROLLER/stretch_reg_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  I2C_CONTROLLER/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    I2C_CONTROLLER/count[1]
    SLICE_X88Y112        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.868    -0.804    I2C_CONTROLLER/clk_out1
    SLICE_X88Y112        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X88Y112        FDRE (Hold_fdre_C_D)         0.121    -0.432    I2C_CONTROLLER/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/stretch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.598    -0.566    I2C_CONTROLLER/clk_out1
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  I2C_CONTROLLER/stretch_reg/Q
                         net (fo=10, routed)          0.112    -0.313    I2C_CONTROLLER/stretch_reg_n_0
    SLICE_X88Y112        LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  I2C_CONTROLLER/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    I2C_CONTROLLER/count[0]
    SLICE_X88Y112        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.868    -0.804    I2C_CONTROLLER/clk_out1
    SLICE_X88Y112        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X88Y112        FDRE (Hold_fdre_C_D)         0.120    -0.433    I2C_CONTROLLER/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/sda_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.572    I2C_CONTROLLER/clk_out1
    SLICE_X86Y120        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/Q
                         net (fo=6, routed)           0.086    -0.345    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[5]
    SLICE_X87Y120        LUT6 (Prop_lut6_I2_O)        0.045    -0.300 r  I2C_CONTROLLER/sda_int_i_1/O
                         net (fo=1, routed)           0.000    -0.300    I2C_CONTROLLER/sda_int_i_1_n_0
    SLICE_X87Y120        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.861    -0.811    I2C_CONTROLLER/clk_out1
    SLICE_X87Y120        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
                         clock pessimism              0.252    -0.559    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.092    -0.467    I2C_CONTROLLER/sda_int_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.594    -0.570    w_CLOCK_OUT1
    SLICE_X87Y118        FDRE                                         r  r_DATA_WR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  r_DATA_WR_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.315    I2C_CONTROLLER/Q[4]
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[4]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.070    -0.487    I2C_CONTROLLER/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.598    -0.566    I2C_CONTROLLER/clk_out1
    SLICE_X88Y112        FDRE                                         r  I2C_CONTROLLER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  I2C_CONTROLLER/count_reg[6]/Q
                         net (fo=10, routed)          0.096    -0.307    I2C_CONTROLLER/count_reg_n_0_[6]
    SLICE_X89Y112        LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  I2C_CONTROLLER/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.262    I2C_CONTROLLER/scl_clk
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.868    -0.804    I2C_CONTROLLER/clk_out1
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
                         clock pessimism              0.251    -0.553    
    SLICE_X89Y112        FDRE (Hold_fdre_C_D)         0.092    -0.461    I2C_CONTROLLER/scl_clk_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.598    -0.566    I2C_CONTROLLER/clk_out1
    SLICE_X88Y112        FDRE                                         r  I2C_CONTROLLER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  I2C_CONTROLLER/count_reg[6]/Q
                         net (fo=10, routed)          0.097    -0.306    I2C_CONTROLLER/count_reg_n_0_[6]
    SLICE_X89Y112        LUT6 (Prop_lut6_I5_O)        0.045    -0.261 r  I2C_CONTROLLER/data_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.261    I2C_CONTROLLER/data_clk
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.868    -0.804    I2C_CONTROLLER/clk_out1
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/C
                         clock pessimism              0.251    -0.553    
    SLICE_X89Y112        FDRE (Hold_fdre_C_D)         0.091    -0.462    I2C_CONTROLLER/data_clk_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.638%)  route 0.133ns (41.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X86Y121        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  I2C_CONTROLLER/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.133    -0.299    I2C_CONTROLLER/bit_cnt__0[2]
    SLICE_X87Y121        LUT4 (Prop_lut4_I3_O)        0.048    -0.251 r  I2C_CONTROLLER/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    I2C_CONTROLLER/FSM_onehot_state[3]_i_1_n_0
    SLICE_X87Y121        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.812    I2C_CONTROLLER/clk_out1
    SLICE_X87Y121        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X87Y121        FDRE (Hold_fdre_C_D)         0.107    -0.453    I2C_CONTROLLER/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X87Y121        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.121    -0.311    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[2]
    SLICE_X86Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  I2C_CONTROLLER/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    I2C_CONTROLLER/bit_cnt[2]_i_1_n_0
    SLICE_X86Y121        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.812    I2C_CONTROLLER/clk_out1
    SLICE_X86Y121        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X86Y121        FDRE (Hold_fdre_C_D)         0.091    -0.469    I2C_CONTROLLER/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.250%)  route 0.133ns (41.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.591    -0.573    I2C_CONTROLLER/clk_out1
    SLICE_X86Y121        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  I2C_CONTROLLER/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.133    -0.299    I2C_CONTROLLER/bit_cnt__0[2]
    SLICE_X87Y121        LUT5 (Prop_lut5_I1_O)        0.045    -0.254 r  I2C_CONTROLLER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    I2C_CONTROLLER/FSM_onehot_state[2]_i_1_n_0
    SLICE_X87Y121        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.860    -0.812    I2C_CONTROLLER/clk_out1
    SLICE_X87Y121        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X87Y121        FDRE (Hold_fdre_C_D)         0.091    -0.469    I2C_CONTROLLER/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.593    -0.571    w_CLOCK_OUT1
    SLICE_X83Y118        FDRE                                         r  r_DATA_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  r_DATA_WR_reg[0]/Q
                         net (fo=2, routed)           0.179    -0.251    I2C_CONTROLLER/Q[0]
    SLICE_X87Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X87Y119        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[0]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.066    -0.469    I2C_CONTROLLER/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y117    FSM_onehot_r_SM_DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y116    FSM_onehot_r_SM_DISPLAY_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y117    r_COM_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y119    r_COM_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y119    r_COM_COUNTER_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y117    FSM_onehot_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y117    FSM_onehot_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y116    FSM_onehot_r_SM_DISPLAY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y116    FSM_onehot_r_SM_DISPLAY_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y117    FSM_onehot_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y117    FSM_onehot_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y116    FSM_onehot_r_SM_DISPLAY_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y116    FSM_onehot_r_SM_DISPLAY_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y116    FSM_onehot_r_SM_DISPLAY_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.440ns (54.736%)  route 3.672ns (45.264%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.703    -0.837    I2C_CONTROLLER/clk_out1
    SLICE_X86Y120        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.419    -0.418 r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           1.030     0.612    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[8]
    SLICE_X88Y120        LUT4 (Prop_lut4_I1_O)        0.318     0.930 f  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           2.642     3.572    o_oled_sda_TRI
    F5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.703     7.275 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.275    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.452ns  (logic 4.209ns (56.480%)  route 3.243ns (43.520%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.703    -0.837    I2C_CONTROLLER/clk_out1
    SLICE_X88Y120        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_fdre_C_Q)         0.518    -0.319 r  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.812     0.492    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X89Y118        LUT2 (Prop_lut2_I0_O)        0.124     0.616 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.432     3.048    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     6.615 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.615    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.033ns (45.748%)  route 1.225ns (54.252%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.572    I2C_CONTROLLER/clk_out1
    SLICE_X88Y120        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y120        FDRE (Prop_fdre_C_Q)         0.164    -0.408 f  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.291    -0.118    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X89Y118        LUT2 (Prop_lut2_I0_O)        0.045    -0.073 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.935     0.862    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.686 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.686    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/sda_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.079ns (47.735%)  route 1.181ns (52.265%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.592    -0.572    I2C_CONTROLLER/clk_out1
    SLICE_X87Y120        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  I2C_CONTROLLER/sda_int_reg/Q
                         net (fo=3, routed)           0.143    -0.288    I2C_CONTROLLER/sda_int_reg_n_0
    SLICE_X88Y120        LUT4 (Prop_lut4_I0_O)        0.048    -0.240 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           1.038     0.798    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.890     1.688 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.688    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 1.621ns (41.475%)  route 2.287ns (58.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.287     3.784    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X89Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.908 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     3.908    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         1.592    -1.429    I2C_CONTROLLER/clk_out1
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.309ns (25.167%)  route 0.920ns (74.833%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.920     1.184    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X89Y112        LUT6 (Prop_lut6_I0_O)        0.045     1.229 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.229    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=143, routed)         0.868    -0.804    I2C_CONTROLLER/clk_out1
    SLICE_X89Y112        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





