

================================================================
== Vitis HLS Report for 'simulatedAnnealingTop_Pipeline_3'
================================================================
* Date:           Tue Mar 19 21:35:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj_ob
* Solution:       simulatedAnnealingTop (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.12 ns|  2.281 ns|     0.84 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      403|      403|  1.259 us|  1.259 us|  403|  403|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      401|      401|         3|          1|          1|   400|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem16 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul14 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shiftreg12 = alloca i32 1"   --->   Operation 8 'alloca' 'shiftreg12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 9 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln26_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln26"   --->   Operation 10 'read' 'sext_ln26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln26_cast = sext i60 %sext_ln26_read"   --->   Operation 11 'sext' 'sext_ln26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_12, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index3"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i120 0, i120 %shiftreg12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul14"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %phi_urem16"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index3_load = load i9 %loop_index3"   --->   Operation 18 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.59ns)   --->   "%exitcond15 = icmp_eq  i9 %loop_index3_load, i9 400"   --->   Operation 19 'icmp' 'exitcond15' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.71ns)   --->   "%empty_57 = add i9 %loop_index3_load, i9 1"   --->   Operation 20 'add' 'empty_57' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond15, void %load-store-loop2.split, void %memcpy-split1.exitStub"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_65 = trunc i9 %loop_index3_load"   --->   Operation 22 'trunc' 'empty_65' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "%empty_66 = icmp_eq  i4 %empty_65, i4 0"   --->   Operation 23 'icmp' 'empty_66' <Predicate = (!exitcond15)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %empty_57, i9 %loop_index3"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln26_cast" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.28ns)   --->   "%gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 29 'read' 'gmem_addr_read' <Predicate = (!exitcond15 & empty_66)> <Delay = 2.28> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (exitcond15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shiftreg12_load = load i120 %shiftreg12"   --->   Operation 30 'load' 'shiftreg12_load' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg12_cast = zext i120 %shiftreg12_load"   --->   Operation 31 'zext' 'shiftreg12_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_66, void %load-store-loop2.split._crit_edge, void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond15)> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop2.split._crit_edge"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!exitcond15 & empty_66)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_58 = phi i128 %gmem_addr_read, void, i128 %shiftreg12_cast, void %load-store-loop2.split" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 34 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_urem16_load = load i9 %phi_urem16"   --->   Operation 35 'load' 'phi_urem16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul14_load = load i19 %phi_mul14"   --->   Operation 36 'load' 'phi_mul14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.71ns)   --->   "%next_urem17 = add i9 %phi_urem16_load, i9 1"   --->   Operation 37 'add' 'next_urem17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.59ns)   --->   "%empty_59 = icmp_ult  i9 %next_urem17, i9 100"   --->   Operation 38 'icmp' 'empty_59' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.30ns)   --->   "%idx_urem18 = select i1 %empty_59, i9 %next_urem17, i9 0"   --->   Operation 39 'select' 'idx_urem18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_60 = trunc i128 %empty_58" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 40 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i120 @_ssdm_op_PartSelect.i120.i128.i32.i32, i128 %empty_58, i32 8, i32 127" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 41 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.80ns)   --->   "%next_mul15 = add i19 %phi_mul14_load, i19 656"   --->   Operation 42 'add' 'next_mul15' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %phi_mul14_load, i32 16, i32 17"   --->   Operation 43 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3 0"   --->   Operation 44 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast27 = zext i9 %phi_urem16_load"   --->   Operation 45 'zext' 'p_cast27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%n_l_V_addr = getelementptr i32 %n_l_V, i64 0, i64 %p_cast27"   --->   Operation 46 'getelementptr' 'n_l_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_61 = zext i5 %tmp_9"   --->   Operation 47 'zext' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_62 = zext i8 %empty_60" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 48 'zext' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.70ns)   --->   "%empty_63 = shl i32 %empty_62, i32 %empty_61" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 49 'shl' 'empty_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %n_l_V"   --->   Operation 50 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_64 = zext i2 %tmp_s"   --->   Operation 51 'zext' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.48ns)   --->   "%mask27 = shl i4 1, i4 %empty_64"   --->   Operation 52 'shl' 'mask27' <Predicate = true> <Delay = 0.48> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.60ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i32, i7 %n_l_V_addr, i32 %empty_63, i4 %mask27" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 53 'store' 'store_ln26' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln26 = store i120 %p_cast7, i120 %shiftreg12" [/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 %next_mul15, i19 %phi_mul14"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %idx_urem18, i9 %phi_urem16"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.12ns, clock uncertainty: 0.844ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('loop_index3') [7]  (0 ns)
	'load' operation ('loop_index3_load') on local variable 'loop_index3' [17]  (0 ns)
	'add' operation ('empty_57') [23]  (0.715 ns)
	'store' operation ('store_ln0') of variable 'empty_57' on local variable 'loop_index3' [55]  (0.387 ns)

 <State 2>: 2.28ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26) [19]  (0 ns)
	bus read operation ('gmem_addr_read', /home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26) on port 'gmem' (/home/jeronimocosta/Documentos/GIT/PeR/src/hls/sa_hls/sa_kernel/saTop.cpp:26) [32]  (2.28 ns)

 <State 3>: 2ns
The critical path consists of the following:
	'load' operation ('phi_urem16_load') on local variable 'phi_urem16' [36]  (0 ns)
	'add' operation ('next_urem17') [38]  (0.715 ns)
	'icmp' operation ('empty_59') [39]  (0.593 ns)
	'select' operation ('idx_urem18') [40]  (0.303 ns)
	'store' operation ('store_ln0') of variable 'idx_urem18' on local variable 'phi_urem16' [58]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
