
icarus_software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab44  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  0800ad14  0800ad14  0001ad14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af90  0800af90  00020050  2**0
                  CONTENTS
  4 .ARM          00000008  0800af90  0800af90  0001af90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af98  0800af98  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af98  0800af98  0001af98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af9c  0800af9c  0001af9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  0800afa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008998  20000050  0800aff0  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200089e8  0800aff0  000289e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002675b  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000059f5  00000000  00000000  000467db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a88  00000000  00000000  0004c1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001800  00000000  00000000  0004dc58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000275fa  00000000  00000000  0004f458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f7e7  00000000  00000000  00076a52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df023  00000000  00000000  00096239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017525c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bb4  00000000  00000000  001752b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000050 	.word	0x20000050
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800acfc 	.word	0x0800acfc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000054 	.word	0x20000054
 800020c:	0800acfc 	.word	0x0800acfc

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <pointer_inc>:
volatile int32_t can_buffer_pointer_rx = 0;
volatile int32_t can_buffer_pointer_tx = 0;

uint32_t can_readFrame(void);

uint32_t pointer_inc(uint32_t val, uint32_t size) {
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
	return (val + 1) % size;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	3301      	adds	r3, #1
 8000516:	683a      	ldr	r2, [r7, #0]
 8000518:	fbb3 f2f2 	udiv	r2, r3, r2
 800051c:	6839      	ldr	r1, [r7, #0]
 800051e:	fb01 f202 	mul.w	r2, r1, r2
 8000522:	1a9b      	subs	r3, r3, r2
}
 8000524:	4618      	mov	r0, r3
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <can_addMsg>:

void can_addMsg(CAN_msg msg) {
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	463c      	mov	r4, r7
 8000538:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer[can_buffer_pointer_tx] = msg;
 800053c:	4b13      	ldr	r3, [pc, #76]	; (800058c <can_addMsg+0x5c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a13      	ldr	r2, [pc, #76]	; (8000590 <can_addMsg+0x60>)
 8000542:	011b      	lsls	r3, r3, #4
 8000544:	4413      	add	r3, r2
 8000546:	461c      	mov	r4, r3
 8000548:	463b      	mov	r3, r7
 800054a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800054c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer_pointer_tx = pointer_inc(can_buffer_pointer_tx, CAN_BUFFER_DEPTH);
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <can_addMsg+0x5c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2140      	movs	r1, #64	; 0x40
 8000556:	4618      	mov	r0, r3
 8000558:	f7ff ffd6 	bl	8000508 <pointer_inc>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <can_addMsg+0x5c>)
 8000562:	601a      	str	r2, [r3, #0]

	if (can_buffer_pointer_tx == can_buffer_pointer_rx) { // indicates overflow
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <can_addMsg+0x5c>)
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <can_addMsg+0x64>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	429a      	cmp	r2, r3
 800056e:	d109      	bne.n	8000584 <can_addMsg+0x54>
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH); // skip one msg in the rx buffer
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <can_addMsg+0x64>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2140      	movs	r1, #64	; 0x40
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffc6 	bl	8000508 <pointer_inc>
 800057c:	4603      	mov	r3, r0
 800057e:	461a      	mov	r2, r3
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <can_addMsg+0x64>)
 8000582:	601a      	str	r2, [r3, #0]
	}
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bd90      	pop	{r4, r7, pc}
 800058c:	20000070 	.word	0x20000070
 8000590:	20007f18 	.word	0x20007f18
 8000594:	2000006c 	.word	0x2000006c

08000598 <CAN_Config>:

/*
 * Configures CAN protocol for 250kbit/s without interrupt for reading (only polling).
 */
void CAN_Config(uint32_t id)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08c      	sub	sp, #48	; 0x30
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

    /*##-1- Configure the CAN peripheral #######################################*/
    // Done in MX_CAN1_Init()

    /*##-2- Configure the CAN Filter ###########################################*/
    sFilterConfig.FilterBank = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005a4:	2300      	movs	r3, #0
 80005a6:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005a8:	2301      	movs	r3, #1
 80005aa:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterIdHigh = 0x0000;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterIdLow = 0x0000;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005b4:	2300      	movs	r3, #0
 80005b6:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterActivation = ENABLE;
 80005c0:	2301      	movs	r3, #1
 80005c2:	62bb      	str	r3, [r7, #40]	; 0x28
    sFilterConfig.SlaveStartFilterBank = 14;
 80005c4:	230e      	movs	r3, #14
 80005c6:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4619      	mov	r1, r3
 80005ce:	4810      	ldr	r0, [pc, #64]	; (8000610 <CAN_Config+0x78>)
 80005d0:	f003 f974 	bl	80038bc <HAL_CAN_ConfigFilter>
        /* Filter configuration Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-3- Start the CAN peripheral ###########################################*/
    if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80005d4:	480e      	ldr	r0, [pc, #56]	; (8000610 <CAN_Config+0x78>)
 80005d6:	f003 fa51 	bl	8003a7c <HAL_CAN_Start>
        /* Start Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-4- Activate CAN RX notification #######################################*/
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80005da:	2102      	movs	r1, #2
 80005dc:	480c      	ldr	r0, [pc, #48]	; (8000610 <CAN_Config+0x78>)
 80005de:	f003 fbcb 	bl	8003d78 <HAL_CAN_ActivateNotification>
        /* Notification Error */
    	//_Error_Handler(__FILE__, __LINE__);
    }

    /*##-5- Configure Transmission process #####################################*/
    TxHeader.StdId = id;
 80005e2:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <CAN_Config+0x7c>)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6013      	str	r3, [r2, #0]
    TxHeader.ExtId = id; // not needed
 80005e8:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <CAN_Config+0x7c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6053      	str	r3, [r2, #4]
    TxHeader.RTR = CAN_RTR_DATA;
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <CAN_Config+0x7c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
    TxHeader.IDE = CAN_ID_STD;
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <CAN_Config+0x7c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <CAN_Config+0x7c>)
 80005fc:	2208      	movs	r2, #8
 80005fe:	611a      	str	r2, [r3, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 8000600:	4b04      	ldr	r3, [pc, #16]	; (8000614 <CAN_Config+0x7c>)
 8000602:	2200      	movs	r2, #0
 8000604:	751a      	strb	r2, [r3, #20]
}
 8000606:	bf00      	nop
 8000608:	3730      	adds	r7, #48	; 0x30
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20008318 	.word	0x20008318
 8000614:	20007ee4 	.word	0x20007ee4

08000618 <HAL_CAN_RxFifo0MsgPendingCallback>:
    } else { // something bad happen
    	// not sure what to do
    }
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	can_readFrame();
 8000620:	f000 f858 	bl	80006d4 <can_readFrame>
	can_addMsg(can_current_msg);
 8000624:	4b03      	ldr	r3, [pc, #12]	; (8000634 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 8000626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000628:	f7ff ff82 	bl	8000530 <can_addMsg>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20007ec8 	.word	0x20007ec8

08000638 <can_msgPending>:

uint32_t can_msgPending() {
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
	int32_t diff = can_buffer_pointer_tx - can_buffer_pointer_rx;
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <can_msgPending+0x2c>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	4b09      	ldr	r3, [pc, #36]	; (8000668 <can_msgPending+0x30>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	607b      	str	r3, [r7, #4]
	if (diff < 0) {
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	2b00      	cmp	r3, #0
 800064e:	da02      	bge.n	8000656 <can_msgPending+0x1e>
		diff += CAN_BUFFER_DEPTH;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	3340      	adds	r3, #64	; 0x40
 8000654:	607b      	str	r3, [r7, #4]
	}

	return diff;
 8000656:	687b      	ldr	r3, [r7, #4]
}
 8000658:	4618      	mov	r0, r3
 800065a:	370c      	adds	r7, #12
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	20000070 	.word	0x20000070
 8000668:	2000006c 	.word	0x2000006c

0800066c <can_readBuffer>:

CAN_msg can_readBuffer() {
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b087      	sub	sp, #28
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
	CAN_msg ret = {0};
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]

	if (can_msgPending() > 0) {
 8000682:	f7ff ffd9 	bl	8000638 <can_msgPending>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d013      	beq.n	80006b4 <can_readBuffer+0x48>
		ret = can_buffer[can_buffer_pointer_rx];
 800068c:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <can_readBuffer+0x60>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a0f      	ldr	r2, [pc, #60]	; (80006d0 <can_readBuffer+0x64>)
 8000692:	011b      	lsls	r3, r3, #4
 8000694:	4413      	add	r3, r2
 8000696:	f107 0408 	add.w	r4, r7, #8
 800069a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800069c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH);
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <can_readBuffer+0x60>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2140      	movs	r1, #64	; 0x40
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ff2e 	bl	8000508 <pointer_inc>
 80006ac:	4603      	mov	r3, r0
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <can_readBuffer+0x60>)
 80006b2:	601a      	str	r2, [r3, #0]
	} else { // no message actually pending
		// do nothing, will return the {0} CAN_msg
	}


	return ret;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	461c      	mov	r4, r3
 80006b8:	f107 0308 	add.w	r3, r7, #8
 80006bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	371c      	adds	r7, #28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd90      	pop	{r4, r7, pc}
 80006ca:	bf00      	nop
 80006cc:	2000006c 	.word	0x2000006c
 80006d0:	20007f18 	.word	0x20007f18

080006d4 <can_readFrame>:
 *
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
uint32_t can_readFrame(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
    uint32_t fill_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 80006da:	2100      	movs	r1, #0
 80006dc:	482a      	ldr	r0, [pc, #168]	; (8000788 <can_readFrame+0xb4>)
 80006de:	f003 fb23 	bl	8003d28 <HAL_CAN_GetRxFifoFillLevel>
 80006e2:	6078      	str	r0, [r7, #4]
    if (fill_level > 0) {
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d049      	beq.n	800077e <can_readFrame+0xaa>
        HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 80006ea:	4b28      	ldr	r3, [pc, #160]	; (800078c <can_readFrame+0xb8>)
 80006ec:	4a28      	ldr	r2, [pc, #160]	; (8000790 <can_readFrame+0xbc>)
 80006ee:	2100      	movs	r1, #0
 80006f0:	4825      	ldr	r0, [pc, #148]	; (8000788 <can_readFrame+0xb4>)
 80006f2:	f003 fa07 	bl	8003b04 <HAL_CAN_GetRxMessage>

        can_current_msg.data = 0;
 80006f6:	4b27      	ldr	r3, [pc, #156]	; (8000794 <can_readFrame+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
        can_current_msg.data += (uint32_t) RxData[0] << 24;
 80006fc:	4b25      	ldr	r3, [pc, #148]	; (8000794 <can_readFrame+0xc0>)
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	4b22      	ldr	r3, [pc, #136]	; (800078c <can_readFrame+0xb8>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	061b      	lsls	r3, r3, #24
 8000706:	4413      	add	r3, r2
 8000708:	4a22      	ldr	r2, [pc, #136]	; (8000794 <can_readFrame+0xc0>)
 800070a:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[1] << 16;
 800070c:	4b21      	ldr	r3, [pc, #132]	; (8000794 <can_readFrame+0xc0>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	4b1e      	ldr	r3, [pc, #120]	; (800078c <can_readFrame+0xb8>)
 8000712:	785b      	ldrb	r3, [r3, #1]
 8000714:	041b      	lsls	r3, r3, #16
 8000716:	4413      	add	r3, r2
 8000718:	4a1e      	ldr	r2, [pc, #120]	; (8000794 <can_readFrame+0xc0>)
 800071a:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[2] << 8;
 800071c:	4b1d      	ldr	r3, [pc, #116]	; (8000794 <can_readFrame+0xc0>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4b1a      	ldr	r3, [pc, #104]	; (800078c <can_readFrame+0xb8>)
 8000722:	789b      	ldrb	r3, [r3, #2]
 8000724:	021b      	lsls	r3, r3, #8
 8000726:	4413      	add	r3, r2
 8000728:	4a1a      	ldr	r2, [pc, #104]	; (8000794 <can_readFrame+0xc0>)
 800072a:	6013      	str	r3, [r2, #0]
		can_current_msg.data += (uint32_t) RxData[3] << 0;
 800072c:	4b19      	ldr	r3, [pc, #100]	; (8000794 <can_readFrame+0xc0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a16      	ldr	r2, [pc, #88]	; (800078c <can_readFrame+0xb8>)
 8000732:	78d2      	ldrb	r2, [r2, #3]
 8000734:	4413      	add	r3, r2
 8000736:	4a17      	ldr	r2, [pc, #92]	; (8000794 <can_readFrame+0xc0>)
 8000738:	6013      	str	r3, [r2, #0]

        can_current_msg.id = RxData[4];
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <can_readFrame+0xb8>)
 800073c:	791a      	ldrb	r2, [r3, #4]
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <can_readFrame+0xc0>)
 8000740:	711a      	strb	r2, [r3, #4]

        can_current_msg.timestamp = 0;
 8000742:	4b14      	ldr	r3, [pc, #80]	; (8000794 <can_readFrame+0xc0>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
        can_current_msg.timestamp += (uint32_t) RxData[5] << 16;
 8000748:	4b12      	ldr	r3, [pc, #72]	; (8000794 <can_readFrame+0xc0>)
 800074a:	689a      	ldr	r2, [r3, #8]
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <can_readFrame+0xb8>)
 800074e:	795b      	ldrb	r3, [r3, #5]
 8000750:	041b      	lsls	r3, r3, #16
 8000752:	4413      	add	r3, r2
 8000754:	4a0f      	ldr	r2, [pc, #60]	; (8000794 <can_readFrame+0xc0>)
 8000756:	6093      	str	r3, [r2, #8]
        can_current_msg.timestamp += (uint32_t) RxData[6] << 8;
 8000758:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <can_readFrame+0xc0>)
 800075a:	689a      	ldr	r2, [r3, #8]
 800075c:	4b0b      	ldr	r3, [pc, #44]	; (800078c <can_readFrame+0xb8>)
 800075e:	799b      	ldrb	r3, [r3, #6]
 8000760:	021b      	lsls	r3, r3, #8
 8000762:	4413      	add	r3, r2
 8000764:	4a0b      	ldr	r2, [pc, #44]	; (8000794 <can_readFrame+0xc0>)
 8000766:	6093      	str	r3, [r2, #8]
		can_current_msg.timestamp += (uint32_t) RxData[7] << 0;
 8000768:	4b0a      	ldr	r3, [pc, #40]	; (8000794 <can_readFrame+0xc0>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	4a07      	ldr	r2, [pc, #28]	; (800078c <can_readFrame+0xb8>)
 800076e:	79d2      	ldrb	r2, [r2, #7]
 8000770:	4413      	add	r3, r2
 8000772:	4a08      	ldr	r2, [pc, #32]	; (8000794 <can_readFrame+0xc0>)
 8000774:	6093      	str	r3, [r2, #8]

        can_current_msg.id_CAN = RxHeader.StdId;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <can_readFrame+0xbc>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4a06      	ldr	r2, [pc, #24]	; (8000794 <can_readFrame+0xc0>)
 800077c:	60d3      	str	r3, [r2, #12]
    }
    return fill_level;
 800077e:	687b      	ldr	r3, [r7, #4]
}
 8000780:	4618      	mov	r0, r3
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20008318 	.word	0x20008318
 800078c:	20007edc 	.word	0x20007edc
 8000790:	20007efc 	.word	0x20007efc
 8000794:	20007ec8 	.word	0x20007ec8

08000798 <can_init>:


void can_init(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	CAN_Config(CAN_ID_PROPULSION_BOARD);
 800079c:	2005      	movs	r0, #5
 800079e:	f7ff fefb 	bl	8000598 <CAN_Config>
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <can_send_thread>:


void can_send_thread(void * arg) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CAN_HEART_BEAT);

	last_wake_time = xTaskGetTickCount();
 80007b0:	f009 fb06 	bl	8009dc0 <xTaskGetTickCount>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a04      	ldr	r2, [pc, #16]	; (80007c8 <can_send_thread+0x20>)
 80007b8:	6013      	str	r3, [r2, #0]

	for(;;) {

		//SEND DATA HERE

		vTaskDelayUntil( &last_wake_time, period );
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <can_send_thread+0x24>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4619      	mov	r1, r3
 80007c0:	4801      	ldr	r0, [pc, #4]	; (80007c8 <can_send_thread+0x20>)
 80007c2:	f009 f941 	bl	8009a48 <vTaskDelayUntil>
 80007c6:	e7f8      	b.n	80007ba <can_send_thread+0x12>
 80007c8:	20000074 	.word	0x20000074
 80007cc:	0800af68 	.word	0x0800af68

080007d0 <control_thread>:

/**********************
 *	DECLARATIONS
 **********************/

void control_thread(void * arg) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CONTROL_HEART_BEAT);



	led_init();
 80007d8:	f000 fcf8 	bl	80011cc <led_init>

	init_control(&control);
 80007dc:	482c      	ldr	r0, [pc, #176]	; (8000890 <control_thread+0xc0>)
 80007de:	f000 f8ae 	bl	800093e <init_control>

	static SERVO_INST_t tvc_servo;

	servo_global_init();
 80007e2:	f001 f98d 	bl	8001b00 <servo_global_init>

	servo_init(&tvc_servo, 1);
 80007e6:	2101      	movs	r1, #1
 80007e8:	482a      	ldr	r0, [pc, #168]	; (8000894 <control_thread+0xc4>)
 80007ea:	f001 f94f 	bl	8001a8c <servo_init>

	servo_config(&tvc_servo);
 80007ee:	4829      	ldr	r0, [pc, #164]	; (8000894 <control_thread+0xc4>)
 80007f0:	f001 fc16 	bl	8002020 <servo_config>

	control.tvc_servo = &tvc_servo;
 80007f4:	4b26      	ldr	r3, [pc, #152]	; (8000890 <control_thread+0xc0>)
 80007f6:	4a27      	ldr	r2, [pc, #156]	; (8000894 <control_thread+0xc4>)
 80007f8:	619a      	str	r2, [r3, #24]


	init_idle(&control);
 80007fa:	4825      	ldr	r0, [pc, #148]	; (8000890 <control_thread+0xc0>)
 80007fc:	f000 f8b0 	bl	8000960 <init_idle>



	last_wake_time = xTaskGetTickCount();
 8000800:	f009 fade 	bl	8009dc0 <xTaskGetTickCount>
 8000804:	4603      	mov	r3, r0
 8000806:	4a24      	ldr	r2, [pc, #144]	; (8000898 <control_thread+0xc8>)
 8000808:	6013      	str	r3, [r2, #0]
	for(;;) {


		static uint8_t lol = 0;
		static uint16_t cnt = 0;
		if(cnt++ > 10) {
 800080a:	4b24      	ldr	r3, [pc, #144]	; (800089c <control_thread+0xcc>)
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	1c5a      	adds	r2, r3, #1
 8000810:	b291      	uxth	r1, r2
 8000812:	4a22      	ldr	r2, [pc, #136]	; (800089c <control_thread+0xcc>)
 8000814:	8011      	strh	r1, [r2, #0]
 8000816:	2b0a      	cmp	r3, #10
 8000818:	d90c      	bls.n	8000834 <control_thread+0x64>
			lol = !lol;
 800081a:	4b21      	ldr	r3, [pc, #132]	; (80008a0 <control_thread+0xd0>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b00      	cmp	r3, #0
 8000820:	bf0c      	ite	eq
 8000822:	2301      	moveq	r3, #1
 8000824:	2300      	movne	r3, #0
 8000826:	b2db      	uxtb	r3, r3
 8000828:	461a      	mov	r2, r3
 800082a:	4b1d      	ldr	r3, [pc, #116]	; (80008a0 <control_thread+0xd0>)
 800082c:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 800082e:	4b1b      	ldr	r3, [pc, #108]	; (800089c <control_thread+0xcc>)
 8000830:	2200      	movs	r2, #0
 8000832:	801a      	strh	r2, [r3, #0]
		}

		if(lol) {
 8000834:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <control_thread+0xd0>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d007      	beq.n	800084c <control_thread+0x7c>
			servo_enable_led(control.tvc_servo, NULL);
 800083c:	4b14      	ldr	r3, [pc, #80]	; (8000890 <control_thread+0xc0>)
 800083e:	6998      	ldr	r0, [r3, #24]
 8000840:	2300      	movs	r3, #0
 8000842:	2201      	movs	r2, #1
 8000844:	2141      	movs	r1, #65	; 0x41
 8000846:	f001 fae1 	bl	8001e0c <servo_write_u8>
 800084a:	e006      	b.n	800085a <control_thread+0x8a>
		} else {
			servo_disable_led(control.tvc_servo, NULL);
 800084c:	4b10      	ldr	r3, [pc, #64]	; (8000890 <control_thread+0xc0>)
 800084e:	6998      	ldr	r0, [r3, #24]
 8000850:	2300      	movs	r3, #0
 8000852:	2200      	movs	r2, #0
 8000854:	2141      	movs	r1, #65	; 0x41
 8000856:	f001 fad9 	bl	8001e0c <servo_write_u8>
		}


		control_update(&control);
 800085a:	480d      	ldr	r0, [pc, #52]	; (8000890 <control_thread+0xc0>)
 800085c:	f000 f826 	bl	80008ac <control_update>


		if(control.state < CS_NUM && control.state > 0) {
 8000860:	4b0b      	ldr	r3, [pc, #44]	; (8000890 <control_thread+0xc0>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b04      	cmp	r3, #4
 8000866:	d80b      	bhi.n	8000880 <control_thread+0xb0>
 8000868:	4b09      	ldr	r3, [pc, #36]	; (8000890 <control_thread+0xc0>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d007      	beq.n	8000880 <control_thread+0xb0>
			control_fcn[control.state](&control);
 8000870:	4b07      	ldr	r3, [pc, #28]	; (8000890 <control_thread+0xc0>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	461a      	mov	r2, r3
 8000876:	4b0b      	ldr	r3, [pc, #44]	; (80008a4 <control_thread+0xd4>)
 8000878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800087c:	4804      	ldr	r0, [pc, #16]	; (8000890 <control_thread+0xc0>)
 800087e:	4798      	blx	r3
		}
		vTaskDelayUntil( &last_wake_time, period );
 8000880:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <control_thread+0xd8>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4619      	mov	r1, r3
 8000886:	4804      	ldr	r0, [pc, #16]	; (8000898 <control_thread+0xc8>)
 8000888:	f009 f8de 	bl	8009a48 <vTaskDelayUntil>
	for(;;) {
 800088c:	e7bd      	b.n	800080a <control_thread+0x3a>
 800088e:	bf00      	nop
 8000890:	20000078 	.word	0x20000078
 8000894:	200000ac 	.word	0x200000ac
 8000898:	20001148 	.word	0x20001148
 800089c:	2000114c 	.word	0x2000114c
 80008a0:	2000114e 	.word	0x2000114e
 80008a4:	20000020 	.word	0x20000020
 80008a8:	0800af6c 	.word	0x0800af6c

080008ac <control_update>:
	}
}


static void control_update(CONTROL_INST_t * control) {
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b087      	sub	sp, #28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6178      	str	r0, [r7, #20]

	control->last_time = control->time;
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	685a      	ldr	r2, [r3, #4]
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	609a      	str	r2, [r3, #8]
	control->time = HAL_GetTick();
 80008bc:	f002 fef6 	bl	80036ac <HAL_GetTick>
 80008c0:	4602      	mov	r2, r0
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	605a      	str	r2, [r3, #4]
	control->iter++;
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	695b      	ldr	r3, [r3, #20]
 80008ca:	1c5a      	adds	r2, r3, #1
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	615a      	str	r2, [r3, #20]

	if(control->counter_active) {
 80008d0:	697b      	ldr	r3, [r7, #20]
 80008d2:	7c1b      	ldrb	r3, [r3, #16]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d016      	beq.n	8000906 <control_update+0x5a>
		control->counter -= (control->time - control->last_time);
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	68db      	ldr	r3, [r3, #12]
 80008dc:	4619      	mov	r1, r3
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	689a      	ldr	r2, [r3, #8]
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	1ad3      	subs	r3, r2, r3
 80008e8:	440b      	add	r3, r1
 80008ea:	461a      	mov	r2, r3
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	60da      	str	r2, [r3, #12]
	}

	while(can_msgPending()) {
 80008f0:	e009      	b.n	8000906 <control_update+0x5a>
		control->msg = can_readBuffer();
 80008f2:	697c      	ldr	r4, [r7, #20]
 80008f4:	463b      	mov	r3, r7
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff feb8 	bl	800066c <can_readBuffer>
 80008fc:	3424      	adds	r4, #36	; 0x24
 80008fe:	463b      	mov	r3, r7
 8000900:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000902:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	while(can_msgPending()) {
 8000906:	f7ff fe97 	bl	8000638 <can_msgPending>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d1f0      	bne.n	80008f2 <control_update+0x46>

		}
	}

	//read servo parameters
	servo_sync(control->tvc_servo);
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	4618      	mov	r0, r3
 8000916:	f001 fb3c 	bl	8001f92 <servo_sync>


	//init error if there is an issue with a motor

	if(control_sched_should_run(control, CONTROL_SCHED_ABORT)) {
 800091a:	2101      	movs	r1, #1
 800091c:	6978      	ldr	r0, [r7, #20]
 800091e:	f000 f8cf 	bl	8000ac0 <control_sched_should_run>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d006      	beq.n	8000936 <control_update+0x8a>
		init_abort(control);
 8000928:	6978      	ldr	r0, [r7, #20]
 800092a:	f000 f85a 	bl	80009e2 <init_abort>
		control_sched_done(control, CONTROL_SCHED_ABORT);
 800092e:	2101      	movs	r1, #1
 8000930:	6978      	ldr	r0, [r7, #20]
 8000932:	f000 f8da 	bl	8000aea <control_sched_done>
	}
}
 8000936:	bf00      	nop
 8000938:	371c      	adds	r7, #28
 800093a:	46bd      	mov	sp, r7
 800093c:	bd90      	pop	{r4, r7, pc}

0800093e <init_control>:

static void init_control(CONTROL_INST_t * control) {
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
	control->sched = CONTROL_SCHED_NOTHING;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2200      	movs	r2, #0
 800094a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	control->counter_active = 0;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2200      	movs	r2, #0
 8000952:	741a      	strb	r2, [r3, #16]
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <init_idle>:

static void init_idle(CONTROL_INST_t * control) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
	control->state = CS_IDLE;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2200      	movs	r2, #0
 800096c:	701a      	strb	r2, [r3, #0]
	led_set_color(LED_GREEN);
 800096e:	2200      	movs	r2, #0
 8000970:	21ff      	movs	r1, #255	; 0xff
 8000972:	2000      	movs	r0, #0
 8000974:	f000 fc4e 	bl	8001214 <led_set_color>
	storage_disable();
 8000978:	f001 fc90 	bl	800229c <storage_disable>
}
 800097c:	bf00      	nop
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <idle>:

static void idle(CONTROL_INST_t * control) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_MOVE_TVC)) {
 800098c:	2102      	movs	r1, #2
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f000 f896 	bl	8000ac0 <control_sched_should_run>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d00b      	beq.n	80009b2 <idle+0x2e>
		servo_move(control->tvc_servo, control->tvc_mov_target);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	699a      	ldr	r2, [r3, #24]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	69db      	ldr	r3, [r3, #28]
 80009a2:	4619      	mov	r1, r3
 80009a4:	4610      	mov	r0, r2
 80009a6:	f001 fb77 	bl	8002098 <servo_move>
		control_sched_done(control, CONTROL_SCHED_MOVE_TVC);
 80009aa:	2102      	movs	r1, #2
 80009ac:	6878      	ldr	r0, [r7, #4]
 80009ae:	f000 f89c 	bl	8000aea <control_sched_done>
	}

}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <boot>:
static void init_boot(CONTROL_INST_t * control) {
	//global enable
	//to boot the rpi
}

static void boot(CONTROL_INST_t * control) {
 80009ba:	b480      	push	{r7}
 80009bc:	b083      	sub	sp, #12
 80009be:	af00      	add	r7, sp, #0
 80009c0:	6078      	str	r0, [r7, #4]
	//wait for the cm4 to start answering with concluent status packets
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <compute>:

static void init_compute(CONTROL_INST_t * control) {
	//start sending data to raspberry pi
}

static void compute(CONTROL_INST_t * control) {
 80009ce:	b480      	push	{r7}
 80009d0:	b083      	sub	sp, #12
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]

}
 80009d6:	bf00      	nop
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr

080009e2 <init_abort>:

static void init_abort(CONTROL_INST_t * control) {
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
	led_set_color(LED_PINK);
 80009ea:	227f      	movs	r2, #127	; 0x7f
 80009ec:	2100      	movs	r1, #0
 80009ee:	207f      	movs	r0, #127	; 0x7f
 80009f0:	f000 fc10 	bl	8001214 <led_set_color>
	control->state = CS_ABORT;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2203      	movs	r2, #3
 80009f8:	701a      	strb	r2, [r3, #0]
	servo_move(control->tvc_servo, 2048); //2048 is the straight position
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 fb48 	bl	8002098 <servo_move>
	control->counter_active=0;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	741a      	strb	r2, [r3, #16]
	storage_disable();
 8000a0e:	f001 fc45 	bl	800229c <storage_disable>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <_abort>:

static void _abort(CONTROL_INST_t * control) {
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b082      	sub	sp, #8
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 8000a22:	2103      	movs	r1, #3
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f000 f84b 	bl	8000ac0 <control_sched_should_run>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d006      	beq.n	8000a3e <_abort+0x24>
		init_idle(control);
 8000a30:	6878      	ldr	r0, [r7, #4]
 8000a32:	f7ff ff95 	bl	8000960 <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 8000a36:	2103      	movs	r1, #3
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f000 f856 	bl	8000aea <control_sched_done>
	}
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <init_error>:

static void init_error(CONTROL_INST_t * control) {
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
	led_set_color(LED_RED);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	20ff      	movs	r0, #255	; 0xff
 8000a54:	f000 fbde 	bl	8001214 <led_set_color>
	control->state = CS_ERROR;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2204      	movs	r2, #4
 8000a5c:	701a      	strb	r2, [r3, #0]
	control->counter_active = 0;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	741a      	strb	r2, [r3, #16]
	storage_disable();
 8000a64:	f001 fc1a 	bl	800229c <storage_disable>
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <error>:

static void error(CONTROL_INST_t * control) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
	//wait for user release
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 8000a78:	2103      	movs	r1, #3
 8000a7a:	6878      	ldr	r0, [r7, #4]
 8000a7c:	f000 f820 	bl	8000ac0 <control_sched_should_run>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d006      	beq.n	8000a94 <error+0x24>
		init_idle(control);
 8000a86:	6878      	ldr	r0, [r7, #4]
 8000a88:	f7ff ff6a 	bl	8000960 <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 8000a8c:	2103      	movs	r1, #3
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f000 f82b 	bl	8000aea <control_sched_done>
	}
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <control_move_tvc>:
CONTROL_STATE_t control_get_state() {
	return control.state;
}


void control_move_tvc(int32_t target) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	control_sched_set(&control, CONTROL_SCHED_MOVE_TVC);
 8000aa4:	2102      	movs	r1, #2
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <control_move_tvc+0x20>)
 8000aa8:	f000 f838 	bl	8000b1c <control_sched_set>
	control.tvc_mov_target = target;
 8000aac:	4a03      	ldr	r2, [pc, #12]	; (8000abc <control_move_tvc+0x20>)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	61d3      	str	r3, [r2, #28]
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000078 	.word	0x20000078

08000ac0 <control_sched_should_run>:

	return status;
}


static uint8_t control_sched_should_run(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	460b      	mov	r3, r1
 8000aca:	70fb      	strb	r3, [r7, #3]
	return control->sched == num;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ad2:	78fa      	ldrb	r2, [r7, #3]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	bf0c      	ite	eq
 8000ad8:	2301      	moveq	r3, #1
 8000ada:	2300      	movne	r3, #0
 8000adc:	b2db      	uxtb	r3, r3
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <control_sched_done>:

static void control_sched_done(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b082      	sub	sp, #8
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	460b      	mov	r3, r1
 8000af4:	70fb      	strb	r3, [r7, #3]
	if(control->sched == num) {
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000afc:	78fa      	ldrb	r2, [r7, #3]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d104      	bne.n	8000b0c <control_sched_done+0x22>
		control->sched = CONTROL_SCHED_NOTHING;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2200      	movs	r2, #0
 8000b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	} else {
		init_error(control);
	}
}
 8000b0a:	e002      	b.n	8000b12 <control_sched_done+0x28>
		init_error(control);
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff ff9a 	bl	8000a46 <init_error>
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <control_sched_set>:

static void control_sched_set(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	460b      	mov	r3, r1
 8000b26:	70fb      	strb	r3, [r7, #3]
	if(control->sched == CONTROL_SCHED_NOTHING) {
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d11c      	bne.n	8000b6c <control_sched_set+0x50>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 8000b32:	2300      	movs	r3, #0
 8000b34:	73fb      	strb	r3, [r7, #15]
 8000b36:	e016      	b.n	8000b66 <control_sched_set+0x4a>
			if(sched_allowed[control->state][i] == num) {
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	7bfa      	ldrb	r2, [r7, #15]
 8000b40:	490d      	ldr	r1, [pc, #52]	; (8000b78 <control_sched_set+0x5c>)
 8000b42:	4603      	mov	r3, r0
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	4403      	add	r3, r0
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	440b      	add	r3, r1
 8000b4c:	4413      	add	r3, r2
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	78fa      	ldrb	r2, [r7, #3]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d104      	bne.n	8000b60 <control_sched_set+0x44>
				control->sched = num;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	78fa      	ldrb	r2, [r7, #3]
 8000b5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				return;
 8000b5e:	e005      	b.n	8000b6c <control_sched_set+0x50>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
 8000b62:	3301      	adds	r3, #1
 8000b64:	73fb      	strb	r3, [r7, #15]
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	2b05      	cmp	r3, #5
 8000b6a:	d9e5      	bls.n	8000b38 <control_sched_set+0x1c>
			}
		}
	}
}
 8000b6c:	3714      	adds	r7, #20
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	20000000 	.word	0x20000000

08000b7c <util_decode_u32>:

static inline uint16_t util_decode_u16(uint8_t * data) {
	return (uint16_t) data[0] | data[1] << 8;
}

static inline uint32_t util_decode_u32(uint8_t * data) {
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	021b      	lsls	r3, r3, #8
 8000b92:	4313      	orrs	r3, r2
 8000b94:	687a      	ldr	r2, [r7, #4]
 8000b96:	3202      	adds	r2, #2
 8000b98:	7812      	ldrb	r2, [r2, #0]
 8000b9a:	0412      	lsls	r2, r2, #16
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	3203      	adds	r2, #3
 8000ba2:	7812      	ldrb	r2, [r2, #0]
 8000ba4:	0612      	lsls	r2, r2, #24
 8000ba6:	4313      	orrs	r3, r2
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <util_decode_i32>:

static inline int16_t util_decode_i16(uint8_t * data) {
	return (int16_t) data[0] | data[1] << 8;
}

static inline int32_t util_decode_i32(uint8_t * data) {
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	021b      	lsls	r3, r3, #8
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3302      	adds	r3, #2
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	041b      	lsls	r3, r3, #16
 8000bd4:	431a      	orrs	r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	3303      	adds	r3, #3
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	061b      	lsls	r3, r3, #24
 8000bde:	4313      	orrs	r3, r2
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <debug_decode_fcn>:
 *	DECLARATIONS
 **********************/


//Requires an instance of type debug
SERIAL_RET_t debug_decode_fcn(void * inst, uint8_t data) {
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	70fb      	strb	r3, [r7, #3]
	static uint8_t send_data[MSV2_MAX_DATA_LEN];
	static uint16_t length = 0;
	static uint16_t bin_length = 0;
	DEBUG_INST_t * debug = (DEBUG_INST_t *) inst;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&debug->msv2, data);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	3304      	adds	r3, #4
 8000c00:	78fa      	ldrb	r2, [r7, #3]
 8000c02:	4611      	mov	r1, r2
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 fc5b 	bl	80014c0 <msv2_decode_fragment>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	72fb      	strb	r3, [r7, #11]

	if(tmp == MSV2_SUCCESS) {
 8000c0e:	7afb      	ldrb	r3, [r7, #11]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d15e      	bne.n	8000cd2 <debug_decode_fcn+0xe6>
		if(debug->msv2.rx.opcode < debug_fcn_max) {
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	7a1b      	ldrb	r3, [r3, #8]
 8000c18:	b29a      	uxth	r2, r3
 8000c1a:	4b30      	ldr	r3, [pc, #192]	; (8000cdc <debug_decode_fcn+0xf0>)
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d22e      	bcs.n	8000c80 <debug_decode_fcn+0x94>

			debug_fcn[debug->msv2.rx.opcode](debug->msv2.rx.data, debug->msv2.rx.length, send_data, &length);
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	7a1b      	ldrb	r3, [r3, #8]
 8000c26:	461a      	mov	r2, r3
 8000c28:	4b2d      	ldr	r3, [pc, #180]	; (8000ce0 <debug_decode_fcn+0xf4>)
 8000c2a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	f103 0012 	add.w	r0, r3, #18
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	89d9      	ldrh	r1, [r3, #14]
 8000c38:	4b2a      	ldr	r3, [pc, #168]	; (8000ce4 <debug_decode_fcn+0xf8>)
 8000c3a:	4a2b      	ldr	r2, [pc, #172]	; (8000ce8 <debug_decode_fcn+0xfc>)
 8000c3c:	47a0      	blx	r4
			//length is in words
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	1d18      	adds	r0, r3, #4
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	7a19      	ldrb	r1, [r3, #8]
 8000c46:	4b27      	ldr	r3, [pc, #156]	; (8000ce4 <debug_decode_fcn+0xf8>)
 8000c48:	881b      	ldrh	r3, [r3, #0]
 8000c4a:	085b      	lsrs	r3, r3, #1
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	b2da      	uxtb	r2, r3
 8000c50:	4b25      	ldr	r3, [pc, #148]	; (8000ce8 <debug_decode_fcn+0xfc>)
 8000c52:	f000 fb4f 	bl	80012f4 <msv2_create_frame>
 8000c56:	4603      	mov	r3, r0
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4b24      	ldr	r3, [pc, #144]	; (8000cec <debug_decode_fcn+0x100>)
 8000c5c:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000c64:	3418      	adds	r4, #24
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3304      	adds	r3, #4
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f000 fd1c 	bl	80016a8 <msv2_tx_data>
 8000c70:	4601      	mov	r1, r0
 8000c72:	4b1e      	ldr	r3, [pc, #120]	; (8000cec <debug_decode_fcn+0x100>)
 8000c74:	881b      	ldrh	r3, [r3, #0]
 8000c76:	461a      	mov	r2, r3
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f000 fe2b 	bl	80018d4 <serial_send>
 8000c7e:	e028      	b.n	8000cd2 <debug_decode_fcn+0xe6>
		} else {
			send_data[0] = CRC_ERROR_LO;
 8000c80:	4b19      	ldr	r3, [pc, #100]	; (8000ce8 <debug_decode_fcn+0xfc>)
 8000c82:	22be      	movs	r2, #190	; 0xbe
 8000c84:	701a      	strb	r2, [r3, #0]
			send_data[1] = CRC_ERROR_HI;
 8000c86:	4b18      	ldr	r3, [pc, #96]	; (8000ce8 <debug_decode_fcn+0xfc>)
 8000c88:	22eb      	movs	r2, #235	; 0xeb
 8000c8a:	705a      	strb	r2, [r3, #1]
			length = 2;
 8000c8c:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <debug_decode_fcn+0xf8>)
 8000c8e:	2202      	movs	r2, #2
 8000c90:	801a      	strh	r2, [r3, #0]
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	1d18      	adds	r0, r3, #4
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	7a19      	ldrb	r1, [r3, #8]
 8000c9a:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <debug_decode_fcn+0xf8>)
 8000c9c:	881b      	ldrh	r3, [r3, #0]
 8000c9e:	085b      	lsrs	r3, r3, #1
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <debug_decode_fcn+0xfc>)
 8000ca6:	f000 fb25 	bl	80012f4 <msv2_create_frame>
 8000caa:	4603      	mov	r3, r0
 8000cac:	461a      	mov	r2, r3
 8000cae:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <debug_decode_fcn+0x100>)
 8000cb0:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000cb8:	3418      	adds	r4, #24
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 fcf2 	bl	80016a8 <msv2_tx_data>
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	4b09      	ldr	r3, [pc, #36]	; (8000cec <debug_decode_fcn+0x100>)
 8000cc8:	881b      	ldrh	r3, [r3, #0]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f000 fe01 	bl	80018d4 <serial_send>
		}
	}

	return tmp;
 8000cd2:	7afb      	ldrb	r3, [r7, #11]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3714      	adds	r7, #20
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd90      	pop	{r4, r7, pc}
 8000cdc:	2000003c 	.word	0x2000003c
 8000ce0:	20000034 	.word	0x20000034
 8000ce4:	20001350 	.word	0x20001350
 8000ce8:	20001150 	.word	0x20001150
 8000cec:	20001352 	.word	0x20001352

08000cf0 <debug_init>:

void debug_init(DEBUG_INST_t * debug) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2_init(&debug->msv2);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	3304      	adds	r3, #4
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 fae5 	bl	80012cc <msv2_init>
	serial_init(&debug->ser, &DEBUG_UART, debug, debug_decode_fcn);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8000d08:	3018      	adds	r0, #24
 8000d0a:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <debug_init+0x3c>)
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	4908      	ldr	r1, [pc, #32]	; (8000d30 <debug_init+0x40>)
 8000d10:	f000 fda0 	bl	8001854 <serial_init>
	debug->id = id_counter++;
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <debug_init+0x44>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	1c5a      	adds	r2, r3, #1
 8000d1a:	4906      	ldr	r1, [pc, #24]	; (8000d34 <debug_init+0x44>)
 8000d1c:	600a      	str	r2, [r1, #0]
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	6013      	str	r3, [r2, #0]
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	08000bed 	.word	0x08000bed
 8000d30:	200087a4 	.word	0x200087a4
 8000d34:	20001354 	.word	0x20001354

08000d38 <debug_download>:

static void debug_download(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	607a      	str	r2, [r7, #4]
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	460b      	mov	r3, r1
 8000d46:	817b      	strh	r3, [r7, #10]
	//downloads 5 samples at a certain location
	if(data_len == DOWNLOAD_LEN) {
 8000d48:	897b      	ldrh	r3, [r7, #10]
 8000d4a:	2b04      	cmp	r3, #4
 8000d4c:	d11b      	bne.n	8000d86 <debug_download+0x4e>
		uint32_t location = util_decode_u32(data);
 8000d4e:	68f8      	ldr	r0, [r7, #12]
 8000d50:	f7ff ff14 	bl	8000b7c <util_decode_u32>
 8000d54:	6138      	str	r0, [r7, #16]
		for(uint8_t i = 0; i < 5; i++) {
 8000d56:	2300      	movs	r3, #0
 8000d58:	75fb      	strb	r3, [r7, #23]
 8000d5a:	e00e      	b.n	8000d7a <debug_download+0x42>
			storage_get_sample(location+i, resp+i*32);
 8000d5c:	7dfa      	ldrb	r2, [r7, #23]
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	441a      	add	r2, r3
 8000d62:	7dfb      	ldrb	r3, [r7, #23]
 8000d64:	015b      	lsls	r3, r3, #5
 8000d66:	4619      	mov	r1, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	440b      	add	r3, r1
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4610      	mov	r0, r2
 8000d70:	f001 fa7c 	bl	800226c <storage_get_sample>
		for(uint8_t i = 0; i < 5; i++) {
 8000d74:	7dfb      	ldrb	r3, [r7, #23]
 8000d76:	3301      	adds	r3, #1
 8000d78:	75fb      	strb	r3, [r7, #23]
 8000d7a:	7dfb      	ldrb	r3, [r7, #23]
 8000d7c:	2b04      	cmp	r3, #4
 8000d7e:	d9ed      	bls.n	8000d5c <debug_download+0x24>
		}
		*resp_len = 32*5;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	22a0      	movs	r2, #160	; 0xa0
 8000d84:	801a      	strh	r2, [r3, #0]
	}
}
 8000d86:	bf00      	nop
 8000d88:	3718      	adds	r7, #24
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <debug_tvc_move>:

static void debug_tvc_move(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b086      	sub	sp, #24
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	607a      	str	r2, [r7, #4]
 8000d98:	603b      	str	r3, [r7, #0]
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	817b      	strh	r3, [r7, #10]
	if(data_len == TVC_MOVE_LEN) {
 8000d9e:	897b      	ldrh	r3, [r7, #10]
 8000da0:	2b04      	cmp	r3, #4
 8000da2:	d111      	bne.n	8000dc8 <debug_tvc_move+0x3a>
		int32_t target = util_decode_i32(data);
 8000da4:	68f8      	ldr	r0, [r7, #12]
 8000da6:	f7ff ff05 	bl	8000bb4 <util_decode_i32>
 8000daa:	6178      	str	r0, [r7, #20]
		control_move_tvc(target);
 8000dac:	6978      	ldr	r0, [r7, #20]
 8000dae:	f7ff fe75 	bl	8000a9c <control_move_tvc>
		resp[0] = OK_LO;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	22c5      	movs	r2, #197	; 0xc5
 8000db6:	701a      	strb	r2, [r3, #0]
		resp[1] = OK_HI;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	225c      	movs	r2, #92	; 0x5c
 8000dbe:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8000dc6:	e009      	b.n	8000ddc <debug_tvc_move+0x4e>
		resp[0] = ERROR_LO;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	22ce      	movs	r2, #206	; 0xce
 8000dcc:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	22ec      	movs	r2, #236	; 0xec
 8000dd4:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	2202      	movs	r2, #2
 8000dda:	801a      	strh	r2, [r3, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	3718      	adds	r7, #24
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <calc_crc>:

/**********************
 *	DECLARATIONS
 **********************/

static uint16_t calc_crc(uint16_t crc_accum, uint8_t * data_blk_ptr, uint16_t data_blk_size) {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	463b      	mov	r3, r7
 8000dee:	6019      	str	r1, [r3, #0]
 8000df0:	4611      	mov	r1, r2
 8000df2:	1dbb      	adds	r3, r7, #6
 8000df4:	4602      	mov	r2, r0
 8000df6:	801a      	strh	r2, [r3, #0]
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	460a      	mov	r2, r1
 8000dfc:	801a      	strh	r2, [r3, #0]
    unsigned short i, j;
    unsigned short crc_table[256] = {
 8000dfe:	f107 030c 	add.w	r3, r7, #12
 8000e02:	4a1e      	ldr	r2, [pc, #120]	; (8000e7c <calc_crc+0x98>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	4611      	mov	r1, r2
 8000e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	f009 ff5f 	bl	800acd0 <memcpy>
        0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261,
        0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231,
        0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202
    };

    for(j = 0; j < data_blk_size; j++)
 8000e12:	2300      	movs	r3, #0
 8000e14:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8000e18:	e023      	b.n	8000e62 <calc_crc+0x7e>
    {
        i = ((unsigned short)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 8000e1a:	1dbb      	adds	r3, r7, #6
 8000e1c:	881b      	ldrh	r3, [r3, #0]
 8000e1e:	0a1b      	lsrs	r3, r3, #8
 8000e20:	b29a      	uxth	r2, r3
 8000e22:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000e26:	4639      	mov	r1, r7
 8000e28:	6809      	ldr	r1, [r1, #0]
 8000e2a:	440b      	add	r3, r1
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	4053      	eors	r3, r2
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c
        crc_accum = (crc_accum << 8) ^ crc_table[i];
 8000e3a:	1dbb      	adds	r3, r7, #6
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	b21a      	sxth	r2, r3
 8000e42:	f8b7 120c 	ldrh.w	r1, [r7, #524]	; 0x20c
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8000e4e:	b21b      	sxth	r3, r3
 8000e50:	4053      	eors	r3, r2
 8000e52:	b21a      	sxth	r2, r3
 8000e54:	1dbb      	adds	r3, r7, #6
 8000e56:	801a      	strh	r2, [r3, #0]
    for(j = 0; j < data_blk_size; j++)
 8000e58:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8000e62:	1d3b      	adds	r3, r7, #4
 8000e64:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8000e68:	881b      	ldrh	r3, [r3, #0]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d3d5      	bcc.n	8000e1a <calc_crc+0x36>
    }

    return crc_accum;
 8000e6e:	1dbb      	adds	r3, r7, #6
 8000e70:	881b      	ldrh	r3, [r3, #0]
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	0800ad14 	.word	0x0800ad14

08000e80 <dsv2_init>:


void dsv2_init(DSV2_INST_t * dsv2) {
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	dsv2->id = id_counter++;
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <dsv2_init+0x24>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	1c5a      	adds	r2, r3, #1
 8000e8e:	4905      	ldr	r1, [pc, #20]	; (8000ea4 <dsv2_init+0x24>)
 8000e90:	600a      	str	r2, [r1, #0]
 8000e92:	687a      	ldr	r2, [r7, #4]
 8000e94:	6013      	str	r3, [r2, #0]
}
 8000e96:	bf00      	nop
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	20001358 	.word	0x20001358

08000ea8 <dsv2_create_frame>:

uint16_t dsv2_create_frame(DSV2_INST_t * dsv2, uint8_t dev_id, uint16_t data_len, uint8_t inst, uint8_t * data) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	70fb      	strb	r3, [r7, #3]
 8000eba:	460b      	mov	r3, r1
 8000ebc:	803b      	strh	r3, [r7, #0]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	70bb      	strb	r3, [r7, #2]
	dsv2->tx.data[0] = H1;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	22ff      	movs	r2, #255	; 0xff
 8000ec6:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	dsv2->tx.data[1] = H2;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	22ff      	movs	r2, #255	; 0xff
 8000ece:	f883 2819 	strb.w	r2, [r3, #2073]	; 0x819
	dsv2->tx.data[2] = H3;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	22fd      	movs	r2, #253	; 0xfd
 8000ed6:	f883 281a 	strb.w	r2, [r3, #2074]	; 0x81a
	dsv2->tx.data[3] = H4;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2200      	movs	r2, #0
 8000ede:	f883 281b 	strb.w	r2, [r3, #2075]	; 0x81b
	dsv2->tx.data[4] = dev_id;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	78fa      	ldrb	r2, [r7, #3]
 8000ee6:	f883 281c 	strb.w	r2, [r3, #2076]	; 0x81c
	dsv2->tx.data[5] = (data_len+3) & 0xff;
 8000eea:	883b      	ldrh	r3, [r7, #0]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	3303      	adds	r3, #3
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	f883 281d 	strb.w	r2, [r3, #2077]	; 0x81d
	dsv2->tx.data[6] = (data_len+3)>>8;
 8000ef8:	883b      	ldrh	r3, [r7, #0]
 8000efa:	3303      	adds	r3, #3
 8000efc:	121b      	asrs	r3, r3, #8
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f883 281e 	strb.w	r2, [r3, #2078]	; 0x81e
	dsv2->tx.data[7] = inst;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	78ba      	ldrb	r2, [r7, #2]
 8000f0a:	f883 281f 	strb.w	r2, [r3, #2079]	; 0x81f
	uint16_t counter=8;
 8000f0e:	2308      	movs	r3, #8
 8000f10:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 0; i < data_len; i++) {
 8000f12:	2300      	movs	r3, #0
 8000f14:	81bb      	strh	r3, [r7, #12]
 8000f16:	e00e      	b.n	8000f36 <dsv2_create_frame+0x8e>
		dsv2->tx.data[counter++] = data[i];
 8000f18:	89bb      	ldrh	r3, [r7, #12]
 8000f1a:	69ba      	ldr	r2, [r7, #24]
 8000f1c:	441a      	add	r2, r3
 8000f1e:	89fb      	ldrh	r3, [r7, #14]
 8000f20:	1c59      	adds	r1, r3, #1
 8000f22:	81f9      	strh	r1, [r7, #14]
 8000f24:	4619      	mov	r1, r3
 8000f26:	7812      	ldrb	r2, [r2, #0]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	440b      	add	r3, r1
 8000f2c:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	for(uint16_t i = 0; i < data_len; i++) {
 8000f30:	89bb      	ldrh	r3, [r7, #12]
 8000f32:	3301      	adds	r3, #1
 8000f34:	81bb      	strh	r3, [r7, #12]
 8000f36:	89ba      	ldrh	r2, [r7, #12]
 8000f38:	883b      	ldrh	r3, [r7, #0]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d3ec      	bcc.n	8000f18 <dsv2_create_frame+0x70>
	}
	uint16_t crc = calc_crc(0, dsv2->tx.data, data_len + 8);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f603 0118 	addw	r1, r3, #2072	; 0x818
 8000f44:	883b      	ldrh	r3, [r7, #0]
 8000f46:	3308      	adds	r3, #8
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f7ff ff49 	bl	8000de4 <calc_crc>
 8000f52:	4603      	mov	r3, r0
 8000f54:	817b      	strh	r3, [r7, #10]
	dsv2->tx.data[counter++] = crc&0xff; //crc bytes are inverted (LSB first) !!
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	81fa      	strh	r2, [r7, #14]
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	897b      	ldrh	r3, [r7, #10]
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	440b      	add	r3, r1
 8000f66:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	dsv2->tx.data[counter++] = crc>>8;
 8000f6a:	897b      	ldrh	r3, [r7, #10]
 8000f6c:	0a1b      	lsrs	r3, r3, #8
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	89fb      	ldrh	r3, [r7, #14]
 8000f72:	1c59      	adds	r1, r3, #1
 8000f74:	81f9      	strh	r1, [r7, #14]
 8000f76:	4619      	mov	r1, r3
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	440b      	add	r3, r1
 8000f7e:	f883 2818 	strb.w	r2, [r3, #2072]	; 0x818
	return counter;
 8000f82:	89fb      	ldrh	r3, [r7, #14]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <dsv2_decode_fragment>:

/*
 * 	d: received byte
 *
 */
DSV2_ERROR_t dsv2_decode_fragment(DSV2_INST_t * dsv2, uint8_t d) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	70fb      	strb	r3, [r7, #3]
		dsv2->rx.restart_state = DSV2_WAITING_H2;
		dsv2->rx.crc_data[0] = d;
	}
	*/

    if(dsv2->rx.state == DSV2_WAITING_H1 && d == H1) {
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	7adb      	ldrb	r3, [r3, #11]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d10b      	bne.n	8000fb8 <dsv2_decode_fragment+0x2c>
 8000fa0:	78fb      	ldrb	r3, [r7, #3]
 8000fa2:	2bff      	cmp	r3, #255	; 0xff
 8000fa4:	d108      	bne.n	8000fb8 <dsv2_decode_fragment+0x2c>
    	dsv2->rx.state = DSV2_WAITING_H2;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	72da      	strb	r2, [r3, #11]
    	dsv2->rx.crc_data[0] = d;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	78fa      	ldrb	r2, [r7, #3]
 8000fb0:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    	return DSV2_PROGRESS;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e0eb      	b.n	8001190 <dsv2_decode_fragment+0x204>
    }
    if(dsv2->rx.state == DSV2_WAITING_H2 && d == H2) {
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	7adb      	ldrb	r3, [r3, #11]
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d10b      	bne.n	8000fd8 <dsv2_decode_fragment+0x4c>
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	2bff      	cmp	r3, #255	; 0xff
 8000fc4:	d108      	bne.n	8000fd8 <dsv2_decode_fragment+0x4c>
		dsv2->rx.state = DSV2_WAITING_H3;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2202      	movs	r2, #2
 8000fca:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[1] = d;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	78fa      	ldrb	r2, [r7, #3]
 8000fd0:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
		return DSV2_PROGRESS;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e0db      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_H3 && d == H3) {
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	7adb      	ldrb	r3, [r3, #11]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d10b      	bne.n	8000ff8 <dsv2_decode_fragment+0x6c>
 8000fe0:	78fb      	ldrb	r3, [r7, #3]
 8000fe2:	2bfd      	cmp	r3, #253	; 0xfd
 8000fe4:	d108      	bne.n	8000ff8 <dsv2_decode_fragment+0x6c>
		dsv2->rx.state = DSV2_WAITING_H4;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2203      	movs	r2, #3
 8000fea:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[2] = d;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	78fa      	ldrb	r2, [r7, #3]
 8000ff0:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
		return DSV2_PROGRESS;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e0cb      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_H4 && d == H4) {
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	7adb      	ldrb	r3, [r3, #11]
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	d10b      	bne.n	8001018 <dsv2_decode_fragment+0x8c>
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d108      	bne.n	8001018 <dsv2_decode_fragment+0x8c>
		dsv2->rx.state = DSV2_WAITING_ID;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2204      	movs	r2, #4
 800100a:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[3] = d;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	78fa      	ldrb	r2, [r7, #3]
 8001010:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
		return DSV2_PROGRESS;
 8001014:	2301      	movs	r3, #1
 8001016:	e0bb      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_ID) {
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7adb      	ldrb	r3, [r3, #11]
 800101c:	2b04      	cmp	r3, #4
 800101e:	d10b      	bne.n	8001038 <dsv2_decode_fragment+0xac>
		dsv2->rx.state = DSV2_WAITING_LEN1;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2205      	movs	r2, #5
 8001024:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[4] = d;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	78fa      	ldrb	r2, [r7, #3]
 800102a:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
		dsv2->rx.dev_id = d;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	78fa      	ldrb	r2, [r7, #3]
 8001032:	711a      	strb	r2, [r3, #4]
		return DSV2_PROGRESS;
 8001034:	2301      	movs	r3, #1
 8001036:	e0ab      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_LEN1) {
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	7adb      	ldrb	r3, [r3, #11]
 800103c:	2b05      	cmp	r3, #5
 800103e:	d10c      	bne.n	800105a <dsv2_decode_fragment+0xce>
		dsv2->rx.state = DSV2_WAITING_LEN2;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2206      	movs	r2, #6
 8001044:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[5] = d;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	78fa      	ldrb	r2, [r7, #3]
 800104a:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
		dsv2->rx.data_len = d;
 800104e:	78fb      	ldrb	r3, [r7, #3]
 8001050:	b29a      	uxth	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	80da      	strh	r2, [r3, #6]
		return DSV2_PROGRESS;
 8001056:	2301      	movs	r3, #1
 8001058:	e09a      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_LEN2) {
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	7adb      	ldrb	r3, [r3, #11]
 800105e:	2b06      	cmp	r3, #6
 8001060:	d113      	bne.n	800108a <dsv2_decode_fragment+0xfe>
		dsv2->rx.state = DSV2_WAITING_INST;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2207      	movs	r2, #7
 8001066:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc_data[6] = d;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	78fa      	ldrb	r2, [r7, #3]
 800106c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
		dsv2->rx.data_len |= d<<8;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	88db      	ldrh	r3, [r3, #6]
 8001074:	b21a      	sxth	r2, r3
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	021b      	lsls	r3, r3, #8
 800107a:	b21b      	sxth	r3, r3
 800107c:	4313      	orrs	r3, r2
 800107e:	b21b      	sxth	r3, r3
 8001080:	b29a      	uxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	80da      	strh	r2, [r3, #6]
		return DSV2_PROGRESS;
 8001086:	2301      	movs	r3, #1
 8001088:	e082      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
    if(dsv2->rx.state == DSV2_WAITING_INST) {
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7adb      	ldrb	r3, [r3, #11]
 800108e:	2b07      	cmp	r3, #7
 8001090:	d115      	bne.n	80010be <dsv2_decode_fragment+0x132>
		dsv2->rx.state = DSV2_WAITING_DATA;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2208      	movs	r2, #8
 8001096:	72da      	strb	r2, [r3, #11]
		dsv2->rx.counter = 0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	821a      	strh	r2, [r3, #16]
		dsv2->rx.crc_data[7] = d;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	78fa      	ldrb	r2, [r7, #3]
 80010a2:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
		dsv2->rx.inst = d;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	78fa      	ldrb	r2, [r7, #3]
 80010aa:	729a      	strb	r2, [r3, #10]
		if(dsv2->rx.inst != 85) {
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	7a9b      	ldrb	r3, [r3, #10]
 80010b0:	2b55      	cmp	r3, #85	; 0x55
 80010b2:	d002      	beq.n	80010ba <dsv2_decode_fragment+0x12e>
			dsv2->rx.state = DSV2_WAITING_H1;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2200      	movs	r2, #0
 80010b8:	72da      	strb	r2, [r3, #11]
		}
		return DSV2_PROGRESS;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e068      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
	if(dsv2->rx.state == DSV2_WAITING_DATA) {
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	7adb      	ldrb	r3, [r3, #11]
 80010c2:	2b08      	cmp	r3, #8
 80010c4:	d11f      	bne.n	8001106 <dsv2_decode_fragment+0x17a>
		dsv2->rx.crc_data[dsv2->rx.counter + 8] = d;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	8a1b      	ldrh	r3, [r3, #16]
 80010ca:	3308      	adds	r3, #8
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	4413      	add	r3, r2
 80010d0:	78fa      	ldrb	r2, [r7, #3]
 80010d2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
		dsv2->rx.data[dsv2->rx.counter++] = d;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	8a1b      	ldrh	r3, [r3, #16]
 80010da:	1c5a      	adds	r2, r3, #1
 80010dc:	b291      	uxth	r1, r2
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	8211      	strh	r1, [r2, #16]
 80010e2:	461a      	mov	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4413      	add	r3, r2
 80010e8:	78fa      	ldrb	r2, [r7, #3]
 80010ea:	749a      	strb	r2, [r3, #18]
		if(dsv2->rx.counter == dsv2->rx.data_len-3) {  //DATA LENGTH CONTAINS INST, ERR AND CRC
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	8a1b      	ldrh	r3, [r3, #16]
 80010f0:	461a      	mov	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	88db      	ldrh	r3, [r3, #6]
 80010f6:	3b03      	subs	r3, #3
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d102      	bne.n	8001102 <dsv2_decode_fragment+0x176>
			dsv2->rx.state = DSV2_WAITING_CRC1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2209      	movs	r2, #9
 8001100:	72da      	strb	r2, [r3, #11]
		}
		return DSV2_PROGRESS;
 8001102:	2301      	movs	r3, #1
 8001104:	e044      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
	if(dsv2->rx.state == DSV2_WAITING_CRC1) {
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	7adb      	ldrb	r3, [r3, #11]
 800110a:	2b09      	cmp	r3, #9
 800110c:	d108      	bne.n	8001120 <dsv2_decode_fragment+0x194>
		dsv2->rx.state = DSV2_WAITING_CRC2;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	220a      	movs	r2, #10
 8001112:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc = d;
 8001114:	78fb      	ldrb	r3, [r7, #3]
 8001116:	b29a      	uxth	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	811a      	strh	r2, [r3, #8]
		return DSV2_PROGRESS;
 800111c:	2301      	movs	r3, #1
 800111e:	e037      	b.n	8001190 <dsv2_decode_fragment+0x204>
	}
	if(dsv2->rx.state == DSV2_WAITING_CRC2) {
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7adb      	ldrb	r3, [r3, #11]
 8001124:	2b0a      	cmp	r3, #10
 8001126:	d12c      	bne.n	8001182 <dsv2_decode_fragment+0x1f6>
		dsv2->rx.state = DSV2_WAITING_H1;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2200      	movs	r2, #0
 800112c:	72da      	strb	r2, [r3, #11]
		dsv2->rx.crc |= d<<8;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	891b      	ldrh	r3, [r3, #8]
 8001132:	b21a      	sxth	r2, r3
 8001134:	78fb      	ldrb	r3, [r7, #3]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	b21b      	sxth	r3, r3
 800113e:	b29a      	uxth	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	811a      	strh	r2, [r3, #8]

		uint16_t crc = calc_crc(0, dsv2->rx.crc_data, dsv2->rx.data_len + 5);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f203 4112 	addw	r1, r3, #1042	; 0x412
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	88db      	ldrh	r3, [r3, #6]
 800114e:	3305      	adds	r3, #5
 8001150:	b29b      	uxth	r3, r3
 8001152:	461a      	mov	r2, r3
 8001154:	2000      	movs	r0, #0
 8001156:	f7ff fe45 	bl	8000de4 <calc_crc>
 800115a:	4603      	mov	r3, r0
 800115c:	81fb      	strh	r3, [r7, #14]
		dsv2->rx.counter = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	821a      	strh	r2, [r3, #16]

		if(dsv2->rx.inst == 85) {
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	7a9b      	ldrb	r3, [r3, #10]
 8001168:	2b55      	cmp	r3, #85	; 0x55
 800116a:	d108      	bne.n	800117e <dsv2_decode_fragment+0x1f2>
			if(crc == dsv2->rx.crc) {
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	891b      	ldrh	r3, [r3, #8]
 8001170:	89fa      	ldrh	r2, [r7, #14]
 8001172:	429a      	cmp	r2, r3
 8001174:	d101      	bne.n	800117a <dsv2_decode_fragment+0x1ee>
				return DSV2_SUCCESS;
 8001176:	2300      	movs	r3, #0
 8001178:	e00a      	b.n	8001190 <dsv2_decode_fragment+0x204>
			}else {
				return DSV2_WRONG_CRC;
 800117a:	2302      	movs	r3, #2
 800117c:	e008      	b.n	8001190 <dsv2_decode_fragment+0x204>
			}
		} else {
			return DSV2_PROGRESS;
 800117e:	2301      	movs	r3, #1
 8001180:	e006      	b.n	8001190 <dsv2_decode_fragment+0x204>




	}
	dsv2->rx.state = DSV2_WAITING_H1;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	72da      	strb	r2, [r3, #11]
	dsv2->rx.counter = 0;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2200      	movs	r2, #0
 800118c:	821a      	strh	r2, [r3, #16]
	return DSV2_ERROR;
 800118e:	2303      	movs	r3, #3
}
 8001190:	4618      	mov	r0, r3
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <dsv2_rx_data>:

uint8_t * dsv2_rx_data(DSV2_INST_t * dsv2) {
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	return dsv2->rx.data;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3312      	adds	r3, #18
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <dsv2_tx_data>:

uint8_t * dsv2_tx_data(DSV2_INST_t * dsv2) {
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	return dsv2->tx.data;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f603 0318 	addw	r3, r3, #2072	; 0x818
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
	...

080011cc <led_init>:

/**********************
 *	DECLARATIONS
 **********************/

void led_init(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	LED_TIM.Instance->ARR = LED_MAX;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <led_init+0x44>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f640 72ff 	movw	r2, #4095	; 0xfff
 80011d8:	62da      	str	r2, [r3, #44]	; 0x2c
	LED_TIM.Instance->CCR1 = 0;
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <led_init+0x44>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	2200      	movs	r2, #0
 80011e0:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = 0;
 80011e2:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <led_init+0x44>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2200      	movs	r2, #0
 80011e8:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = 0;
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <led_init+0x44>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2200      	movs	r2, #0
 80011f0:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_1);
 80011f2:	2100      	movs	r1, #0
 80011f4:	4806      	ldr	r0, [pc, #24]	; (8001210 <led_init+0x44>)
 80011f6:	f006 f933 	bl	8007460 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_2);
 80011fa:	2104      	movs	r1, #4
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <led_init+0x44>)
 80011fe:	f006 f92f 	bl	8007460 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_3);
 8001202:	2108      	movs	r1, #8
 8001204:	4802      	ldr	r0, [pc, #8]	; (8001210 <led_init+0x44>)
 8001206:	f006 f92b 	bl	8007460 <HAL_TIMEx_PWMN_Start>
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20008624 	.word	0x20008624

08001214 <led_set_color>:

void led_set_color(uint8_t r, uint8_t g, uint8_t b) {
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
 800121e:	460b      	mov	r3, r1
 8001220:	71bb      	strb	r3, [r7, #6]
 8001222:	4613      	mov	r3, r2
 8001224:	717b      	strb	r3, [r7, #5]
	LED_TIM.Instance->CCR1 = r;
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <led_set_color+0x38>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	79fa      	ldrb	r2, [r7, #7]
 800122c:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = g;
 800122e:	4b07      	ldr	r3, [pc, #28]	; (800124c <led_set_color+0x38>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	79ba      	ldrb	r2, [r7, #6]
 8001234:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = b;
 8001236:	4b05      	ldr	r3, [pc, #20]	; (800124c <led_set_color+0x38>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	797a      	ldrb	r2, [r7, #5]
 800123c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20008624 	.word	0x20008624

08001250 <calc_field_CRC>:

/**********************
 *	DECLARATIONS
 **********************/

uint16_t calc_field_CRC(uint16_t *p_data_array, uint16_t length) {
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	460b      	mov	r3, r1
 800125a:	807b      	strh	r3, [r7, #2]
	uint16_t shifter, c;
	uint16_t carry;
	uint16_t crc = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	81bb      	strh	r3, [r7, #12]
	while (length--) {
 8001260:	e028      	b.n	80012b4 <calc_field_CRC+0x64>
		shifter = 0x8000;
 8001262:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001266:	81fb      	strh	r3, [r7, #14]
		c = *p_data_array++;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	1c9a      	adds	r2, r3, #2
 800126c:	607a      	str	r2, [r7, #4]
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	817b      	strh	r3, [r7, #10]
		do {
			carry = crc & 0x8000;
 8001272:	89bb      	ldrh	r3, [r7, #12]
 8001274:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001278:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800127c:	813b      	strh	r3, [r7, #8]
			crc <<= 1;
 800127e:	89bb      	ldrh	r3, [r7, #12]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	81bb      	strh	r3, [r7, #12]
			if (c & shifter) crc++;
 8001284:	897a      	ldrh	r2, [r7, #10]
 8001286:	89fb      	ldrh	r3, [r7, #14]
 8001288:	4013      	ands	r3, r2
 800128a:	b29b      	uxth	r3, r3
 800128c:	2b00      	cmp	r3, #0
 800128e:	d002      	beq.n	8001296 <calc_field_CRC+0x46>
 8001290:	89bb      	ldrh	r3, [r7, #12]
 8001292:	3301      	adds	r3, #1
 8001294:	81bb      	strh	r3, [r7, #12]
			if (carry) crc ^= 0x1021;
 8001296:	893b      	ldrh	r3, [r7, #8]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d005      	beq.n	80012a8 <calc_field_CRC+0x58>
 800129c:	89bb      	ldrh	r3, [r7, #12]
 800129e:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 80012a2:	f083 0301 	eor.w	r3, r3, #1
 80012a6:	81bb      	strh	r3, [r7, #12]
			shifter >>= 1;
 80012a8:	89fb      	ldrh	r3, [r7, #14]
 80012aa:	085b      	lsrs	r3, r3, #1
 80012ac:	81fb      	strh	r3, [r7, #14]

		} while (shifter);
 80012ae:	89fb      	ldrh	r3, [r7, #14]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1de      	bne.n	8001272 <calc_field_CRC+0x22>
	while (length--) {
 80012b4:	887b      	ldrh	r3, [r7, #2]
 80012b6:	1e5a      	subs	r2, r3, #1
 80012b8:	807a      	strh	r2, [r7, #2]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1d1      	bne.n	8001262 <calc_field_CRC+0x12>

	}
	return crc;
 80012be:	89bb      	ldrh	r3, [r7, #12]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3714      	adds	r7, #20
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <msv2_init>:

void msv2_init(MSV2_INST_t * msv2) {
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2->id = id_counter++;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <msv2_init+0x24>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	1c5a      	adds	r2, r3, #1
 80012da:	4905      	ldr	r1, [pc, #20]	; (80012f0 <msv2_init+0x24>)
 80012dc:	600a      	str	r2, [r1, #0]
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	6013      	str	r3, [r2, #0]
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	2000135c 	.word	0x2000135c

080012f4 <msv2_create_frame>:

uint16_t msv2_create_frame(MSV2_INST_t * msv2, uint8_t opcode, uint8_t data_len, uint8_t * data) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	607b      	str	r3, [r7, #4]
 80012fe:	460b      	mov	r3, r1
 8001300:	72fb      	strb	r3, [r7, #11]
 8001302:	4613      	mov	r3, r2
 8001304:	72bb      	strb	r3, [r7, #10]
	uint16_t array_len = data_len+2; //we add 1 for the opcode and len fields and 1 for the crc
 8001306:	7abb      	ldrb	r3, [r7, #10]
 8001308:	b29b      	uxth	r3, r3
 800130a:	3302      	adds	r3, #2
 800130c:	827b      	strh	r3, [r7, #18]
	msv2->tx.data_len = data_len;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	7aba      	ldrb	r2, [r7, #10]
 8001312:	f883 280f 	strb.w	r2, [r3, #2063]	; 0x80f
	msv2->tx.opcode = opcode;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	7afa      	ldrb	r2, [r7, #11]
 800131a:	f883 280e 	strb.w	r2, [r3, #2062]	; 0x80e
	msv2->tx.data[0] = DLE;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2290      	movs	r2, #144	; 0x90
 8001322:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	msv2->tx.data[1] = STX;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2202      	movs	r2, #2
 800132a:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
	msv2->tx.data[2] = opcode;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	7afa      	ldrb	r2, [r7, #11]
 8001332:	f883 2814 	strb.w	r2, [r3, #2068]	; 0x814
	msv2->tx.data[3] = data_len;
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	7aba      	ldrb	r2, [r7, #10]
 800133a:	f883 2815 	strb.w	r2, [r3, #2069]	; 0x815
	msv2->tx.crc_data[0] = (data_len<<8) | opcode;  //header bytes inverted
 800133e:	7abb      	ldrb	r3, [r7, #10]
 8001340:	021b      	lsls	r3, r3, #8
 8001342:	b21a      	sxth	r2, r3
 8001344:	7afb      	ldrb	r3, [r7, #11]
 8001346:	b21b      	sxth	r3, r3
 8001348:	4313      	orrs	r3, r2
 800134a:	b21b      	sxth	r3, r3
 800134c:	b29a      	uxth	r2, r3
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f8a3 2c12 	strh.w	r2, [r3, #3090]	; 0xc12
	uint16_t counter=4;
 8001354:	2304      	movs	r3, #4
 8001356:	82fb      	strh	r3, [r7, #22]
	for(uint16_t i = 0; i < data_len; i++) {
 8001358:	2300      	movs	r3, #0
 800135a:	82bb      	strh	r3, [r7, #20]
 800135c:	e05b      	b.n	8001416 <msv2_create_frame+0x122>
		msv2->tx.data[counter++] = data[2*i]; //bytes in data need to be inverted before
 800135e:	8abb      	ldrh	r3, [r7, #20]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	461a      	mov	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	441a      	add	r2, r3
 8001368:	8afb      	ldrh	r3, [r7, #22]
 800136a:	1c59      	adds	r1, r3, #1
 800136c:	82f9      	strh	r1, [r7, #22]
 800136e:	4619      	mov	r1, r3
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	440b      	add	r3, r1
 8001376:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 800137a:	8afb      	ldrh	r3, [r7, #22]
 800137c:	3b01      	subs	r3, #1
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4413      	add	r3, r2
 8001382:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001386:	2b90      	cmp	r3, #144	; 0x90
 8001388:	d108      	bne.n	800139c <msv2_create_frame+0xa8>
			msv2->tx.data[counter++] = DLE;
 800138a:	8afb      	ldrh	r3, [r7, #22]
 800138c:	1c5a      	adds	r2, r3, #1
 800138e:	82fa      	strh	r2, [r7, #22]
 8001390:	461a      	mov	r2, r3
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	4413      	add	r3, r2
 8001396:	2290      	movs	r2, #144	; 0x90
 8001398:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.data[counter++] = data[2*i+1];
 800139c:	8abb      	ldrh	r3, [r7, #20]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	3301      	adds	r3, #1
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	441a      	add	r2, r3
 80013a6:	8afb      	ldrh	r3, [r7, #22]
 80013a8:	1c59      	adds	r1, r3, #1
 80013aa:	82f9      	strh	r1, [r7, #22]
 80013ac:	4619      	mov	r1, r3
 80013ae:	7812      	ldrb	r2, [r2, #0]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	440b      	add	r3, r1
 80013b4:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 80013b8:	8afb      	ldrh	r3, [r7, #22]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	4413      	add	r3, r2
 80013c0:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 80013c4:	2b90      	cmp	r3, #144	; 0x90
 80013c6:	d108      	bne.n	80013da <msv2_create_frame+0xe6>
			msv2->tx.data[counter++] = DLE;
 80013c8:	8afb      	ldrh	r3, [r7, #22]
 80013ca:	1c5a      	adds	r2, r3, #1
 80013cc:	82fa      	strh	r2, [r7, #22]
 80013ce:	461a      	mov	r2, r3
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	4413      	add	r3, r2
 80013d4:	2290      	movs	r2, #144	; 0x90
 80013d6:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.crc_data[i+1] = (data[2*i+1]<<8) |  data[2*i];
 80013da:	8abb      	ldrh	r3, [r7, #20]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	3301      	adds	r3, #1
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	4413      	add	r3, r2
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	021b      	lsls	r3, r3, #8
 80013e8:	b21a      	sxth	r2, r3
 80013ea:	8abb      	ldrh	r3, [r7, #20]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	4619      	mov	r1, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	440b      	add	r3, r1
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	4313      	orrs	r3, r2
 80013fa:	b21a      	sxth	r2, r3
 80013fc:	8abb      	ldrh	r3, [r7, #20]
 80013fe:	3301      	adds	r3, #1
 8001400:	b291      	uxth	r1, r2
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	f203 6304 	addw	r3, r3, #1540	; 0x604
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4413      	add	r3, r2
 800140c:	460a      	mov	r2, r1
 800140e:	815a      	strh	r2, [r3, #10]
	for(uint16_t i = 0; i < data_len; i++) {
 8001410:	8abb      	ldrh	r3, [r7, #20]
 8001412:	3301      	adds	r3, #1
 8001414:	82bb      	strh	r3, [r7, #20]
 8001416:	7abb      	ldrb	r3, [r7, #10]
 8001418:	b29b      	uxth	r3, r3
 800141a:	8aba      	ldrh	r2, [r7, #20]
 800141c:	429a      	cmp	r2, r3
 800141e:	d39e      	bcc.n	800135e <msv2_create_frame+0x6a>
	}
	msv2->tx.crc_data[array_len-1] = 0x0000;
 8001420:	8a7b      	ldrh	r3, [r7, #18]
 8001422:	3b01      	subs	r3, #1
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	f203 6304 	addw	r3, r3, #1540	; 0x604
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4413      	add	r3, r2
 800142e:	2200      	movs	r2, #0
 8001430:	815a      	strh	r2, [r3, #10]
	uint16_t crc = calc_field_CRC(msv2->tx.crc_data, array_len);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f603 4312 	addw	r3, r3, #3090	; 0xc12
 8001438:	8a7a      	ldrh	r2, [r7, #18]
 800143a:	4611      	mov	r1, r2
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff ff07 	bl	8001250 <calc_field_CRC>
 8001442:	4603      	mov	r3, r0
 8001444:	823b      	strh	r3, [r7, #16]
	msv2->tx.data[counter++] = crc&0xff; //crc bytes are inverted (LSB first) !!
 8001446:	8afb      	ldrh	r3, [r7, #22]
 8001448:	1c5a      	adds	r2, r3, #1
 800144a:	82fa      	strh	r2, [r7, #22]
 800144c:	4619      	mov	r1, r3
 800144e:	8a3b      	ldrh	r3, [r7, #16]
 8001450:	b2da      	uxtb	r2, r3
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	440b      	add	r3, r1
 8001456:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 800145a:	8afb      	ldrh	r3, [r7, #22]
 800145c:	3b01      	subs	r3, #1
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	4413      	add	r3, r2
 8001462:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8001466:	2b90      	cmp	r3, #144	; 0x90
 8001468:	d108      	bne.n	800147c <msv2_create_frame+0x188>
		msv2->tx.data[counter++] = DLE;
 800146a:	8afb      	ldrh	r3, [r7, #22]
 800146c:	1c5a      	adds	r2, r3, #1
 800146e:	82fa      	strh	r2, [r7, #22]
 8001470:	461a      	mov	r2, r3
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	4413      	add	r3, r2
 8001476:	2290      	movs	r2, #144	; 0x90
 8001478:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	msv2->tx.data[counter++] = crc>>8;
 800147c:	8a3b      	ldrh	r3, [r7, #16]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	b29a      	uxth	r2, r3
 8001482:	8afb      	ldrh	r3, [r7, #22]
 8001484:	1c59      	adds	r1, r3, #1
 8001486:	82f9      	strh	r1, [r7, #22]
 8001488:	4619      	mov	r1, r3
 800148a:	b2d2      	uxtb	r2, r2
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	440b      	add	r3, r1
 8001490:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 8001494:	8afb      	ldrh	r3, [r7, #22]
 8001496:	3b01      	subs	r3, #1
 8001498:	68fa      	ldr	r2, [r7, #12]
 800149a:	4413      	add	r3, r2
 800149c:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 80014a0:	2b90      	cmp	r3, #144	; 0x90
 80014a2:	d108      	bne.n	80014b6 <msv2_create_frame+0x1c2>
		msv2->tx.data[counter++] = DLE;
 80014a4:	8afb      	ldrh	r3, [r7, #22]
 80014a6:	1c5a      	adds	r2, r3, #1
 80014a8:	82fa      	strh	r2, [r7, #22]
 80014aa:	461a      	mov	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4413      	add	r3, r2
 80014b0:	2290      	movs	r2, #144	; 0x90
 80014b2:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	return counter;
 80014b6:	8afb      	ldrh	r3, [r7, #22]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <msv2_decode_fragment>:

/*
 * 	d: received byte
 *
 */
MSV2_ERROR_t msv2_decode_fragment(MSV2_INST_t * msv2, uint8_t d) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	70fb      	strb	r3, [r7, #3]
    //if a DLE in data is followed by STX, we start again
    if (msv2->rx.escape == 1 && d == STX) {
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	7a5b      	ldrb	r3, [r3, #9]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d10a      	bne.n	80014ea <msv2_decode_fragment+0x2a>
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d107      	bne.n	80014ea <msv2_decode_fragment+0x2a>
    	msv2->rx.state = WAITING_OPCODE;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2202      	movs	r2, #2
 80014de:	721a      	strb	r2, [r3, #8]
    	msv2->rx.escape = 0;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e0da      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DLE && d == DLE) {
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	7a1b      	ldrb	r3, [r3, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d107      	bne.n	8001502 <msv2_decode_fragment+0x42>
 80014f2:	78fb      	ldrb	r3, [r7, #3]
 80014f4:	2b90      	cmp	r3, #144	; 0x90
 80014f6:	d104      	bne.n	8001502 <msv2_decode_fragment+0x42>
    	msv2->rx.state = WAITING_STX;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2201      	movs	r2, #1
 80014fc:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80014fe:	2301      	movs	r3, #1
 8001500:	e0ce      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    }
    //escape in case a DLE is in the data
    if (d == DLE && msv2->rx.escape == 0) {
 8001502:	78fb      	ldrb	r3, [r7, #3]
 8001504:	2b90      	cmp	r3, #144	; 0x90
 8001506:	d108      	bne.n	800151a <msv2_decode_fragment+0x5a>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	7a5b      	ldrb	r3, [r3, #9]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d104      	bne.n	800151a <msv2_decode_fragment+0x5a>
    	msv2->rx.escape = 1;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 8001516:	2301      	movs	r3, #1
 8001518:	e0c2      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    }
    //if it is doubled, it counts as data
    if (d == DLE && msv2->rx.escape == 1) {
 800151a:	78fb      	ldrb	r3, [r7, #3]
 800151c:	2b90      	cmp	r3, #144	; 0x90
 800151e:	d106      	bne.n	800152e <msv2_decode_fragment+0x6e>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	7a5b      	ldrb	r3, [r3, #9]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d102      	bne.n	800152e <msv2_decode_fragment+0x6e>
    	msv2->rx.escape = 0;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	725a      	strb	r2, [r3, #9]

    }

    if (msv2->rx.state == WAITING_STX && d == STX) {
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	7a1b      	ldrb	r3, [r3, #8]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d107      	bne.n	8001546 <msv2_decode_fragment+0x86>
 8001536:	78fb      	ldrb	r3, [r7, #3]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d104      	bne.n	8001546 <msv2_decode_fragment+0x86>
    	msv2->rx.state = WAITING_OPCODE;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2202      	movs	r2, #2
 8001540:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8001542:	2301      	movs	r3, #1
 8001544:	e0ac      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_OPCODE) {
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7a1b      	ldrb	r3, [r3, #8]
 800154a:	2b02      	cmp	r3, #2
 800154c:	d107      	bne.n	800155e <msv2_decode_fragment+0x9e>
    	msv2->rx.opcode = d;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	78fa      	ldrb	r2, [r7, #3]
 8001552:	711a      	strb	r2, [r3, #4]
    	msv2->rx.state = WAITING_LEN;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2203      	movs	r2, #3
 8001558:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 800155a:	2301      	movs	r3, #1
 800155c:	e0a0      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_LEN) {
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	7a1b      	ldrb	r3, [r3, #8]
 8001562:	2b03      	cmp	r3, #3
 8001564:	d11d      	bne.n	80015a2 <msv2_decode_fragment+0xe2>
    	msv2->rx.data_len = d; //legth in words
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	78fa      	ldrb	r2, [r7, #3]
 800156a:	715a      	strb	r2, [r3, #5]
    	msv2->rx.length = 2*d; //length in bytes
 800156c:	78fb      	ldrb	r3, [r7, #3]
 800156e:	b29b      	uxth	r3, r3
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	b29a      	uxth	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	815a      	strh	r2, [r3, #10]
    	msv2->rx.crc_data[0] = (msv2->rx.data_len<<8) | msv2->rx.opcode;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	795b      	ldrb	r3, [r3, #5]
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	791b      	ldrb	r3, [r3, #4]
 8001584:	b21b      	sxth	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	b21b      	sxth	r3, r3
 800158a:	b29a      	uxth	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    	msv2->rx.counter = 0;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	819a      	strh	r2, [r3, #12]
    	msv2->rx.state = WAITING_DATA;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2204      	movs	r2, #4
 800159c:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 800159e:	2301      	movs	r3, #1
 80015a0:	e07e      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DATA) {
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	7a1b      	ldrb	r3, [r3, #8]
 80015a6:	2b04      	cmp	r3, #4
 80015a8:	d136      	bne.n	8001618 <msv2_decode_fragment+0x158>
    	msv2->rx.data[msv2->rx.counter] = d;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	899b      	ldrh	r3, [r3, #12]
 80015ae:	461a      	mov	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4413      	add	r3, r2
 80015b4:	78fa      	ldrb	r2, [r7, #3]
 80015b6:	739a      	strb	r2, [r3, #14]
    	if(msv2->rx.counter & 0x01) { //LSB == '1'
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	899b      	ldrh	r3, [r3, #12]
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d018      	beq.n	80015f6 <msv2_decode_fragment+0x136>
    		msv2->rx.crc_data[msv2->rx.counter/2 + 1] = (msv2->rx.data[msv2->rx.counter - 1]) |  d<<8;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	899b      	ldrh	r3, [r3, #12]
 80015c8:	3b01      	subs	r3, #1
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	7b9b      	ldrb	r3, [r3, #14]
 80015d0:	b21a      	sxth	r2, r3
 80015d2:	78fb      	ldrb	r3, [r7, #3]
 80015d4:	021b      	lsls	r3, r3, #8
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	4313      	orrs	r3, r2
 80015da:	b21a      	sxth	r2, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	899b      	ldrh	r3, [r3, #12]
 80015e0:	085b      	lsrs	r3, r3, #1
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	3301      	adds	r3, #1
 80015e6:	b291      	uxth	r1, r2
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4413      	add	r3, r2
 80015f2:	460a      	mov	r2, r1
 80015f4:	80da      	strh	r2, [r3, #6]
    	}
    	msv2->rx.counter += 1;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	899b      	ldrh	r3, [r3, #12]
 80015fa:	3301      	adds	r3, #1
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	819a      	strh	r2, [r3, #12]
        //the length  is in WORDS, but we read BYTES
        if (msv2->rx.counter==msv2->rx.length) {
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	899a      	ldrh	r2, [r3, #12]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	895b      	ldrh	r3, [r3, #10]
 800160a:	429a      	cmp	r2, r3
 800160c:	d102      	bne.n	8001614 <msv2_decode_fragment+0x154>
        	msv2->rx.state = WAITING_CRC1;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2205      	movs	r2, #5
 8001612:	721a      	strb	r2, [r3, #8]
        }
        return MSV2_PROGRESS;
 8001614:	2301      	movs	r3, #1
 8001616:	e043      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_CRC1) {
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	7a1b      	ldrb	r3, [r3, #8]
 800161c:	2b05      	cmp	r3, #5
 800161e:	d108      	bne.n	8001632 <msv2_decode_fragment+0x172>
    	msv2->rx.crc = d;
 8001620:	78fb      	ldrb	r3, [r7, #3]
 8001622:	b29a      	uxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_CRC2;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2206      	movs	r2, #6
 800162c:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 800162e:	2301      	movs	r3, #1
 8001630:	e036      	b.n	80016a0 <msv2_decode_fragment+0x1e0>

    }

    if (msv2->rx.state == WAITING_CRC2) {
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	7a1b      	ldrb	r3, [r3, #8]
 8001636:	2b06      	cmp	r3, #6
 8001638:	d12e      	bne.n	8001698 <msv2_decode_fragment+0x1d8>
    	msv2->rx.crc |= d<<8;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	88db      	ldrh	r3, [r3, #6]
 800163e:	b21a      	sxth	r2, r3
 8001640:	78fb      	ldrb	r3, [r7, #3]
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	b21b      	sxth	r3, r3
 8001646:	4313      	orrs	r3, r2
 8001648:	b21b      	sxth	r3, r3
 800164a:	b29a      	uxth	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_DLE;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2200      	movs	r2, #0
 8001654:	721a      	strb	r2, [r3, #8]
    	msv2->rx.crc_data[msv2->rx.data_len+1] = 0;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	795b      	ldrb	r3, [r3, #5]
 800165a:	3301      	adds	r3, #1
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4413      	add	r3, r2
 8001666:	2200      	movs	r2, #0
 8001668:	80da      	strh	r2, [r3, #6]
    	uint16_t crc = calc_field_CRC(msv2->rx.crc_data, msv2->rx.data_len+2);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f203 420e 	addw	r2, r3, #1038	; 0x40e
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	795b      	ldrb	r3, [r3, #5]
 8001674:	b29b      	uxth	r3, r3
 8001676:	3302      	adds	r3, #2
 8001678:	b29b      	uxth	r3, r3
 800167a:	4619      	mov	r1, r3
 800167c:	4610      	mov	r0, r2
 800167e:	f7ff fde7 	bl	8001250 <calc_field_CRC>
 8001682:	4603      	mov	r3, r0
 8001684:	81fb      	strh	r3, [r7, #14]
    	if(msv2->rx.crc == crc) {
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	88db      	ldrh	r3, [r3, #6]
 800168a:	89fa      	ldrh	r2, [r7, #14]
 800168c:	429a      	cmp	r2, r3
 800168e:	d101      	bne.n	8001694 <msv2_decode_fragment+0x1d4>
    		return MSV2_SUCCESS;
 8001690:	2300      	movs	r3, #0
 8001692:	e005      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    	} else {
    		return MSV2_WRONG_CRC;
 8001694:	2302      	movs	r3, #2
 8001696:	e003      	b.n	80016a0 <msv2_decode_fragment+0x1e0>
    	}
    }
    msv2->rx.state=WAITING_DLE;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	721a      	strb	r2, [r3, #8]
    return MSV2_PROGRESS;
 800169e:	2301      	movs	r3, #1
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <msv2_tx_data>:

uint8_t * msv2_rx_data(MSV2_INST_t * msv2) {
	return msv2->rx.data;
}

uint8_t * msv2_tx_data(MSV2_INST_t * msv2) {
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	return msv2->tx.data;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	f603 0312 	addw	r3, r3, #2066	; 0x812
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <util_buffer_u8_init>:
static inline void util_buffer_u8_init(UTIL_BUFFER_U8_t * bfr, uint8_t * buffer, uint16_t bfr_len) {
 80016c2:	b480      	push	{r7}
 80016c4:	b085      	sub	sp, #20
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	60f8      	str	r0, [r7, #12]
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	4613      	mov	r3, r2
 80016ce:	80fb      	strh	r3, [r7, #6]
	bfr->c_ix = 0;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2200      	movs	r2, #0
 80016d4:	801a      	strh	r2, [r3, #0]
	bfr->l_ix = 0;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2200      	movs	r2, #0
 80016da:	805a      	strh	r2, [r3, #2]
	bfr->bfr_len = bfr_len;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	88fa      	ldrh	r2, [r7, #6]
 80016e0:	809a      	strh	r2, [r3, #4]
	bfr->buffer = buffer;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	68ba      	ldr	r2, [r7, #8]
 80016e6:	609a      	str	r2, [r3, #8]
}
 80016e8:	bf00      	nop
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <util_buffer_u8_add>:
static inline void util_buffer_u8_add(UTIL_BUFFER_U8_t * bfr, uint8_t d) {
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	70fb      	strb	r3, [r7, #3]
	bfr->buffer[bfr->c_ix++] = d;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	1c59      	adds	r1, r3, #1
 800170a:	b288      	uxth	r0, r1
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	8008      	strh	r0, [r1, #0]
 8001710:	4413      	add	r3, r2
 8001712:	78fa      	ldrb	r2, [r7, #3]
 8001714:	701a      	strb	r2, [r3, #0]
	if(bfr->c_ix == bfr->bfr_len) bfr->c_ix = 0;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	881a      	ldrh	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	889b      	ldrh	r3, [r3, #4]
 800171e:	429a      	cmp	r2, r3
 8001720:	d102      	bne.n	8001728 <util_buffer_u8_add+0x34>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	801a      	strh	r2, [r3, #0]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <util_buffer_u8_get>:
static inline uint8_t util_buffer_u8_get(UTIL_BUFFER_U8_t * bfr) {
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	uint8_t tmp = bfr->buffer[bfr->l_ix++];
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689a      	ldr	r2, [r3, #8]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	885b      	ldrh	r3, [r3, #2]
 8001744:	1c59      	adds	r1, r3, #1
 8001746:	b288      	uxth	r0, r1
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	8048      	strh	r0, [r1, #2]
 800174c:	4413      	add	r3, r2
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	73fb      	strb	r3, [r7, #15]
	if(bfr->l_ix == bfr->bfr_len) bfr->l_ix=0;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	885a      	ldrh	r2, [r3, #2]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	889b      	ldrh	r3, [r3, #4]
 800175a:	429a      	cmp	r2, r3
 800175c:	d102      	bne.n	8001764 <util_buffer_u8_get+0x30>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	805a      	strh	r2, [r3, #2]
	return tmp;
 8001764:	7bfb      	ldrb	r3, [r7, #15]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <util_buffer_u8_isempty>:
static inline uint8_t util_buffer_u8_isempty(UTIL_BUFFER_U8_t * bfr) {
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
	return bfr->l_ix == bfr->c_ix;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	885a      	ldrh	r2, [r3, #2]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	bf0c      	ite	eq
 8001786:	2301      	moveq	r3, #1
 8001788:	2300      	movne	r3, #0
 800178a:	b2db      	uxtb	r3, r3
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <HAL_UART_RxCpltCallback>:

/*
 * UART RX ISR
 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
	static BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 80017a0:	2300      	movs	r3, #0
 80017a2:	81fb      	strh	r3, [r7, #14]
 80017a4:	e021      	b.n	80017ea <HAL_UART_RxCpltCallback+0x52>
		if(serial_devices[i]->uart == huart) {
 80017a6:	89fb      	ldrh	r3, [r7, #14]
 80017a8:	4a1a      	ldr	r2, [pc, #104]	; (8001814 <HAL_UART_RxCpltCallback+0x7c>)
 80017aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d116      	bne.n	80017e4 <HAL_UART_RxCpltCallback+0x4c>
			util_buffer_u8_add(&serial_devices[i]->bfr, serial_devices[i]->dma_buffer);
 80017b6:	89fb      	ldrh	r3, [r7, #14]
 80017b8:	4a16      	ldr	r2, [pc, #88]	; (8001814 <HAL_UART_RxCpltCallback+0x7c>)
 80017ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017be:	f103 0210 	add.w	r2, r3, #16
 80017c2:	89fb      	ldrh	r3, [r7, #14]
 80017c4:	4913      	ldr	r1, [pc, #76]	; (8001814 <HAL_UART_RxCpltCallback+0x7c>)
 80017c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017ca:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 80017ce:	4619      	mov	r1, r3
 80017d0:	4610      	mov	r0, r2
 80017d2:	f7ff ff8f 	bl	80016f4 <util_buffer_u8_add>
			xSemaphoreGiveFromISR( serial_rx_sem, &xHigherPriorityTaskWoken );
 80017d6:	4b10      	ldr	r3, [pc, #64]	; (8001818 <HAL_UART_RxCpltCallback+0x80>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4910      	ldr	r1, [pc, #64]	; (800181c <HAL_UART_RxCpltCallback+0x84>)
 80017dc:	4618      	mov	r0, r3
 80017de:	f007 fd4d 	bl	800927c <xQueueGiveFromISR>
			break;
 80017e2:	e007      	b.n	80017f4 <HAL_UART_RxCpltCallback+0x5c>
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 80017e4:	89fb      	ldrh	r3, [r7, #14]
 80017e6:	3301      	adds	r3, #1
 80017e8:	81fb      	strh	r3, [r7, #14]
 80017ea:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <HAL_UART_RxCpltCallback+0x88>)
 80017ec:	881b      	ldrh	r3, [r3, #0]
 80017ee:	89fa      	ldrh	r2, [r7, #14]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d3d8      	bcc.n	80017a6 <HAL_UART_RxCpltCallback+0xe>
		}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80017f4:	4b09      	ldr	r3, [pc, #36]	; (800181c <HAL_UART_RxCpltCallback+0x84>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d007      	beq.n	800180c <HAL_UART_RxCpltCallback+0x74>
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <HAL_UART_RxCpltCallback+0x8c>)
 80017fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	f3bf 8f4f 	dsb	sy
 8001808:	f3bf 8f6f 	isb	sy
}
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20001360 	.word	0x20001360
 8001818:	200013a4 	.word	0x200013a4
 800181c:	200013f0 	.word	0x200013f0
 8001820:	200013a0 	.word	0x200013a0
 8001824:	e000ed04 	.word	0xe000ed04

08001828 <serial_global_init>:



void serial_global_init(void) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af02      	add	r7, sp, #8
	serial_rx_sem = xSemaphoreCreateBinaryStatic( &serial_rx_sem_buffer );
 800182e:	2303      	movs	r3, #3
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	4b06      	ldr	r3, [pc, #24]	; (800184c <serial_global_init+0x24>)
 8001834:	2200      	movs	r2, #0
 8001836:	2100      	movs	r1, #0
 8001838:	2001      	movs	r0, #1
 800183a:	f007 fb59 	bl	8008ef0 <xQueueGenericCreateStatic>
 800183e:	4603      	mov	r3, r0
 8001840:	4a03      	ldr	r2, [pc, #12]	; (8001850 <serial_global_init+0x28>)
 8001842:	6013      	str	r3, [r2, #0]
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200013a8 	.word	0x200013a8
 8001850:	200013a4 	.word	0x200013a4

08001854 <serial_init>:


void serial_init(SERIAL_INST_t * ser, UART_HandleTypeDef * uart, void * inst, SERIAL_RET_t (*decode_fcn)(void *, uint8_t)) {
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
 8001860:	603b      	str	r3, [r7, #0]
	ser->id = serial_devices_count;
 8001862:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <serial_init+0x78>)
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	461a      	mov	r2, r3
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	601a      	str	r2, [r3, #0]
	ser->uart = uart;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	605a      	str	r2, [r3, #4]
	ser->inst = inst;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	609a      	str	r2, [r3, #8]
	ser->decode_fcn = decode_fcn;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	60da      	str	r2, [r3, #12]
	util_buffer_u8_init(&ser->bfr, ser->buffer, SERIAL_FIFO_LEN);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f103 0010 	add.w	r0, r3, #16
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	331c      	adds	r3, #28
 8001888:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800188c:	4619      	mov	r1, r3
 800188e:	f7ff ff18 	bl	80016c2 <util_buffer_u8_init>
	if(serial_devices_count < SERIAL_MAX_INST) {
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <serial_init+0x78>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	2b0f      	cmp	r3, #15
 8001898:	d80e      	bhi.n	80018b8 <serial_init+0x64>
		HAL_UART_Receive_DMA(uart, &ser->dma_buffer, 1);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80018a0:	2201      	movs	r2, #1
 80018a2:	4619      	mov	r1, r3
 80018a4:	68b8      	ldr	r0, [r7, #8]
 80018a6:	f006 f81b 	bl	80078e0 <HAL_UART_Receive_DMA>
		serial_devices[serial_devices_count] = ser;
 80018aa:	4b08      	ldr	r3, [pc, #32]	; (80018cc <serial_init+0x78>)
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	4619      	mov	r1, r3
 80018b0:	4a07      	ldr	r2, [pc, #28]	; (80018d0 <serial_init+0x7c>)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}
	serial_devices_count++;
 80018b8:	4b04      	ldr	r3, [pc, #16]	; (80018cc <serial_init+0x78>)
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	3301      	adds	r3, #1
 80018be:	b29a      	uxth	r2, r3
 80018c0:	4b02      	ldr	r3, [pc, #8]	; (80018cc <serial_init+0x78>)
 80018c2:	801a      	strh	r2, [r3, #0]
}
 80018c4:	bf00      	nop
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200013a0 	.word	0x200013a0
 80018d0:	20001360 	.word	0x20001360

080018d4 <serial_send>:

void serial_send(SERIAL_INST_t * ser, uint8_t * data, uint16_t length) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	4613      	mov	r3, r2
 80018e0:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit_DMA(ser->uart, data, length);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	88fa      	ldrh	r2, [r7, #6]
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f005 ff8c 	bl	8007808 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(ser->uart, data, length, 500);
}
 80018f0:	bf00      	nop
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <serial_thread>:


void serial_thread(void * arg) {
 80018f8:	b5b0      	push	{r4, r5, r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

	serial_global_init();
 8001900:	f7ff ff92 	bl	8001828 <serial_global_init>

	for(;;) {
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 8001904:	4b1b      	ldr	r3, [pc, #108]	; (8001974 <serial_thread+0x7c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800190c:	4618      	mov	r0, r3
 800190e:	f007 fd43 	bl	8009398 <xQueueSemaphoreTake>
 8001912:	4603      	mov	r3, r0
 8001914:	2b01      	cmp	r3, #1
 8001916:	d1f5      	bne.n	8001904 <serial_thread+0xc>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8001918:	2300      	movs	r3, #0
 800191a:	81fb      	strh	r3, [r7, #14]
 800191c:	e023      	b.n	8001966 <serial_thread+0x6e>
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
					serial_devices[i]->decode_fcn(serial_devices[i]->inst, util_buffer_u8_get(&serial_devices[i]->bfr));
 800191e:	89fb      	ldrh	r3, [r7, #14]
 8001920:	4a15      	ldr	r2, [pc, #84]	; (8001978 <serial_thread+0x80>)
 8001922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001926:	68dc      	ldr	r4, [r3, #12]
 8001928:	89fb      	ldrh	r3, [r7, #14]
 800192a:	4a13      	ldr	r2, [pc, #76]	; (8001978 <serial_thread+0x80>)
 800192c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001930:	689d      	ldr	r5, [r3, #8]
 8001932:	89fb      	ldrh	r3, [r7, #14]
 8001934:	4a10      	ldr	r2, [pc, #64]	; (8001978 <serial_thread+0x80>)
 8001936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800193a:	3310      	adds	r3, #16
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fef9 	bl	8001734 <util_buffer_u8_get>
 8001942:	4603      	mov	r3, r0
 8001944:	4619      	mov	r1, r3
 8001946:	4628      	mov	r0, r5
 8001948:	47a0      	blx	r4
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
 800194a:	89fb      	ldrh	r3, [r7, #14]
 800194c:	4a0a      	ldr	r2, [pc, #40]	; (8001978 <serial_thread+0x80>)
 800194e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001952:	3310      	adds	r3, #16
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff0c 	bl	8001772 <util_buffer_u8_isempty>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d0de      	beq.n	800191e <serial_thread+0x26>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8001960:	89fb      	ldrh	r3, [r7, #14]
 8001962:	3301      	adds	r3, #1
 8001964:	81fb      	strh	r3, [r7, #14]
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <serial_thread+0x84>)
 8001968:	881b      	ldrh	r3, [r3, #0]
 800196a:	89fa      	ldrh	r2, [r7, #14]
 800196c:	429a      	cmp	r2, r3
 800196e:	d3ec      	bcc.n	800194a <serial_thread+0x52>
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 8001970:	e7c8      	b.n	8001904 <serial_thread+0xc>
 8001972:	bf00      	nop
 8001974:	200013a4 	.word	0x200013a4
 8001978:	20001360 	.word	0x20001360
 800197c:	200013a0 	.word	0x200013a0

08001980 <util_encode_u8>:
static inline void util_encode_u8(uint8_t * data, uint8_t value) {
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	78fa      	ldrb	r2, [r7, #3]
 8001990:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	3301      	adds	r3, #1
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3302      	adds	r3, #2
 800199e:	2200      	movs	r2, #0
 80019a0:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3303      	adds	r3, #3
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <util_encode_i32>:
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	6039      	str	r1, [r7, #0]
	data[0] = value;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	121a      	asrs	r2, r3, #8
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3301      	adds	r3, #1
 80019d0:	b2d2      	uxtb	r2, r2
 80019d2:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	141a      	asrs	r2, r3, #16
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3302      	adds	r3, #2
 80019dc:	b2d2      	uxtb	r2, r2
 80019de:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	161a      	asrs	r2, r3, #24
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3303      	adds	r3, #3
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	701a      	strb	r2, [r3, #0]
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <util_decode_u8>:
static inline uint8_t util_decode_u8(uint8_t * data) {
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
	return data[0];
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	781b      	ldrb	r3, [r3, #0]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <util_decode_u16>:
static inline uint16_t util_decode_u16(uint8_t * data) {
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
	return (uint16_t) data[0] | data[1] << 8;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	b21a      	sxth	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	3301      	adds	r3, #1
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	b21b      	sxth	r3, r3
 8001a2c:	b29b      	uxth	r3, r3
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <util_decode_i8>:
static inline int8_t util_decode_i8(uint8_t * data) {
 8001a3a:	b480      	push	{r7}
 8001a3c:	b083      	sub	sp, #12
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
	return data[0];
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	b25b      	sxtb	r3, r3
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <util_decode_i32>:
static inline int32_t util_decode_i32(uint8_t * data) {
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	461a      	mov	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3301      	adds	r3, #1
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	021b      	lsls	r3, r3, #8
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3302      	adds	r3, #2
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	041b      	lsls	r3, r3, #16
 8001a74:	431a      	orrs	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	3303      	adds	r3, #3
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	061b      	lsls	r3, r3, #24
 8001a7e:	4313      	orrs	r3, r2
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <servo_init>:
/**********************
 *	DECLARATIONS
 **********************/


void servo_init(SERVO_INST_t * servo, uint8_t dev_id) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af02      	add	r7, sp, #8
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	70fb      	strb	r3, [r7, #3]
	static uint32_t id_counter = 0;
	servo->id = id_counter++;
 8001a98:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <servo_init+0x68>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	4915      	ldr	r1, [pc, #84]	; (8001af4 <servo_init+0x68>)
 8001aa0:	600a      	str	r2, [r1, #0]
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	6013      	str	r3, [r2, #0]

	servo->dev_id = dev_id;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8001aac:	331c      	adds	r3, #28
 8001aae:	78fa      	ldrb	r2, [r7, #3]
 8001ab0:	701a      	strb	r2, [r3, #0]
	servo_list[servo_count++] = servo;
 8001ab2:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <servo_init+0x6c>)
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	1c5a      	adds	r2, r3, #1
 8001ab8:	b2d1      	uxtb	r1, r2
 8001aba:	4a0f      	ldr	r2, [pc, #60]	; (8001af8 <servo_init+0x6c>)
 8001abc:	7011      	strb	r1, [r2, #0]
 8001abe:	4619      	mov	r1, r3
 8001ac0:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <servo_init+0x70>)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	servo->rx_sem = xSemaphoreCreateBinaryStatic(&servo->rx_sem_buffer);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8001ace:	3308      	adds	r3, #8
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	9200      	str	r2, [sp, #0]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	2001      	movs	r0, #1
 8001ada:	f007 fa09 	bl	8008ef0 <xQueueGenericCreateStatic>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8001ae6:	3304      	adds	r3, #4
 8001ae8:	601a      	str	r2, [r3, #0]
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	200024bc 	.word	0x200024bc
 8001af8:	20001434 	.word	0x20001434
 8001afc:	200013f4 	.word	0x200013f4

08001b00 <servo_global_init>:

void servo_global_init(void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	dsv2_init(&servo_dsv2);
 8001b04:	4808      	ldr	r0, [pc, #32]	; (8001b28 <servo_global_init+0x28>)
 8001b06:	f7ff f9bb 	bl	8000e80 <dsv2_init>
	serial_init(&servo_serial, &DYNAMIXEL_UART, &servo_dsv2, servo_decode_fcn);
 8001b0a:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <servo_global_init+0x2c>)
 8001b0c:	4a06      	ldr	r2, [pc, #24]	; (8001b28 <servo_global_init+0x28>)
 8001b0e:	4908      	ldr	r1, [pc, #32]	; (8001b30 <servo_global_init+0x30>)
 8001b10:	4808      	ldr	r0, [pc, #32]	; (8001b34 <servo_global_init+0x34>)
 8001b12:	f7ff fe9f 	bl	8001854 <serial_init>
	servo_busy_sem = xSemaphoreCreateMutexStatic(&servo_busy_sem_buffer);
 8001b16:	4908      	ldr	r1, [pc, #32]	; (8001b38 <servo_global_init+0x38>)
 8001b18:	2001      	movs	r0, #1
 8001b1a:	f007 fa96 	bl	800904a <xQueueCreateMutexStatic>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4a06      	ldr	r2, [pc, #24]	; (8001b3c <servo_global_init+0x3c>)
 8001b22:	6013      	str	r3, [r2, #0]
}
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20001858 	.word	0x20001858
 8001b2c:	08001b41 	.word	0x08001b41
 8001b30:	20008964 	.word	0x20008964
 8001b34:	20001438 	.word	0x20001438
 8001b38:	20002474 	.word	0x20002474
 8001b3c:	20002470 	.word	0x20002470

08001b40 <servo_decode_fcn>:

SERIAL_RET_t servo_decode_fcn(void * inst, uint8_t data) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	70fb      	strb	r3, [r7, #3]
	DSV2_INST_t * dsv2 = (DSV2_INST_t * ) inst;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	613b      	str	r3, [r7, #16]
	DSV2_ERROR_t tmp = dsv2_decode_fragment(dsv2, data);
 8001b50:	78fb      	ldrb	r3, [r7, #3]
 8001b52:	4619      	mov	r1, r3
 8001b54:	6938      	ldr	r0, [r7, #16]
 8001b56:	f7ff fa19 	bl	8000f8c <dsv2_decode_fragment>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73fb      	strb	r3, [r7, #15]
	//this should release the semaphore corresponding the the right epos board if bridged
	if(tmp == DSV2_SUCCESS || tmp == DSV2_WRONG_CRC) {
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d002      	beq.n	8001b6a <servo_decode_fcn+0x2a>
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d128      	bne.n	8001bbc <servo_decode_fcn+0x7c>
		if(dsv2->rx.inst == 0x55) { // ONLY HANDLE STATUS PACKETS
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	7a9b      	ldrb	r3, [r3, #10]
 8001b6e:	2b55      	cmp	r3, #85	; 0x55
 8001b70:	d124      	bne.n	8001bbc <servo_decode_fcn+0x7c>
			for(uint8_t i = 0; i < servo_count; i++) {
 8001b72:	2300      	movs	r3, #0
 8001b74:	75fb      	strb	r3, [r7, #23]
 8001b76:	e01c      	b.n	8001bb2 <servo_decode_fcn+0x72>
				if(servo_list[i]->dev_id == dsv2->rx.dev_id) {
 8001b78:	7dfb      	ldrb	r3, [r7, #23]
 8001b7a:	4a13      	ldr	r2, [pc, #76]	; (8001bc8 <servo_decode_fcn+0x88>)
 8001b7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b80:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8001b84:	331c      	adds	r3, #28
 8001b86:	781a      	ldrb	r2, [r3, #0]
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	791b      	ldrb	r3, [r3, #4]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d10d      	bne.n	8001bac <servo_decode_fcn+0x6c>
					xSemaphoreGive(servo_list[i]->rx_sem);
 8001b90:	7dfb      	ldrb	r3, [r7, #23]
 8001b92:	4a0d      	ldr	r2, [pc, #52]	; (8001bc8 <servo_decode_fcn+0x88>)
 8001b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b98:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	6818      	ldr	r0, [r3, #0]
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	f007 fa6b 	bl	8009080 <xQueueGenericSend>
					break;
 8001baa:	e007      	b.n	8001bbc <servo_decode_fcn+0x7c>
			for(uint8_t i = 0; i < servo_count; i++) {
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	75fb      	strb	r3, [r7, #23]
 8001bb2:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <servo_decode_fcn+0x8c>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	7dfa      	ldrb	r2, [r7, #23]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d3dd      	bcc.n	8001b78 <servo_decode_fcn+0x38>
				}
			}
		}
	}
	return tmp;
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200013f4 	.word	0x200013f4
 8001bcc:	20001434 	.word	0x20001434

08001bd0 <servo_read>:
/*
 * address of the object
 * length to read
 * data to read into
 */
SERVO_ERROR_t servo_read(SERVO_INST_t * servo, uint16_t address, uint16_t length, uint8_t * data, uint8_t * err) {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b088      	sub	sp, #32
 8001bd4:	af02      	add	r7, sp, #8
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	460b      	mov	r3, r1
 8001bdc:	817b      	strh	r3, [r7, #10]
 8001bde:	4613      	mov	r3, r2
 8001be0:	813b      	strh	r3, [r7, #8]
	if (xSemaphoreTake(servo_busy_sem, DRIV_TIMEOUT) == pdTRUE) {
 8001be2:	4b41      	ldr	r3, [pc, #260]	; (8001ce8 <servo_read+0x118>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	21c8      	movs	r1, #200	; 0xc8
 8001be8:	4618      	mov	r0, r3
 8001bea:	f007 fbd5 	bl	8009398 <xQueueSemaphoreTake>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d174      	bne.n	8001cde <servo_read+0x10e>
		static uint8_t send_data[MAX_READ_LEN];
		send_data[0] = address & 0xff;
 8001bf4:	897b      	ldrh	r3, [r7, #10]
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b3c      	ldr	r3, [pc, #240]	; (8001cec <servo_read+0x11c>)
 8001bfa:	701a      	strb	r2, [r3, #0]
		send_data[1] = address>>8;
 8001bfc:	897b      	ldrh	r3, [r7, #10]
 8001bfe:	0a1b      	lsrs	r3, r3, #8
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	4b39      	ldr	r3, [pc, #228]	; (8001cec <servo_read+0x11c>)
 8001c06:	705a      	strb	r2, [r3, #1]
		send_data[2] = length & 0xff;
 8001c08:	893b      	ldrh	r3, [r7, #8]
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	4b37      	ldr	r3, [pc, #220]	; (8001cec <servo_read+0x11c>)
 8001c0e:	709a      	strb	r2, [r3, #2]
		send_data[3] = length>>8;
 8001c10:	893b      	ldrh	r3, [r7, #8]
 8001c12:	0a1b      	lsrs	r3, r3, #8
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	4b34      	ldr	r3, [pc, #208]	; (8001cec <servo_read+0x11c>)
 8001c1a:	70da      	strb	r2, [r3, #3]
		uint16_t len = dsv2_create_frame(&servo_dsv2, servo->dev_id, MAX_READ_LEN, READ_INST, send_data);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8001c22:	331c      	adds	r3, #28
 8001c24:	7819      	ldrb	r1, [r3, #0]
 8001c26:	4b31      	ldr	r3, [pc, #196]	; (8001cec <servo_read+0x11c>)
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	2204      	movs	r2, #4
 8001c2e:	4830      	ldr	r0, [pc, #192]	; (8001cf0 <servo_read+0x120>)
 8001c30:	f7ff f93a 	bl	8000ea8 <dsv2_create_frame>
 8001c34:	4603      	mov	r3, r0
 8001c36:	82bb      	strh	r3, [r7, #20]
		serial_send(&servo_serial, dsv2_tx_data(&servo_dsv2), len);
 8001c38:	482d      	ldr	r0, [pc, #180]	; (8001cf0 <servo_read+0x120>)
 8001c3a:	f7ff fab9 	bl	80011b0 <dsv2_tx_data>
 8001c3e:	4601      	mov	r1, r0
 8001c40:	8abb      	ldrh	r3, [r7, #20]
 8001c42:	461a      	mov	r2, r3
 8001c44:	482b      	ldr	r0, [pc, #172]	; (8001cf4 <servo_read+0x124>)
 8001c46:	f7ff fe45 	bl	80018d4 <serial_send>
		if(xSemaphoreTake(servo->rx_sem, COMM_TIMEOUT) == pdTRUE) {
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8001c50:	3304      	adds	r3, #4
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	210a      	movs	r1, #10
 8001c56:	4618      	mov	r0, r3
 8001c58:	f007 fb9e 	bl	8009398 <xQueueSemaphoreTake>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d134      	bne.n	8001ccc <servo_read+0xfc>
			uint8_t * recieved_data = dsv2_rx_data(&servo_dsv2);
 8001c62:	4823      	ldr	r0, [pc, #140]	; (8001cf0 <servo_read+0x120>)
 8001c64:	f7ff fa98 	bl	8001198 <dsv2_rx_data>
 8001c68:	6138      	str	r0, [r7, #16]
			if(err != NULL) {
 8001c6a:	6a3b      	ldr	r3, [r7, #32]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d003      	beq.n	8001c78 <servo_read+0xa8>
				*err = recieved_data[0];
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	781a      	ldrb	r2, [r3, #0]
 8001c74:	6a3b      	ldr	r3, [r7, #32]
 8001c76:	701a      	strb	r2, [r3, #0]
			}
			for(uint8_t i = 0; i < length; i++){
 8001c78:	2300      	movs	r3, #0
 8001c7a:	75fb      	strb	r3, [r7, #23]
 8001c7c:	e00b      	b.n	8001c96 <servo_read+0xc6>
				data[i] = recieved_data[i+1];
 8001c7e:	7dfb      	ldrb	r3, [r7, #23]
 8001c80:	3301      	adds	r3, #1
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	441a      	add	r2, r3
 8001c86:	7dfb      	ldrb	r3, [r7, #23]
 8001c88:	6879      	ldr	r1, [r7, #4]
 8001c8a:	440b      	add	r3, r1
 8001c8c:	7812      	ldrb	r2, [r2, #0]
 8001c8e:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < length; i++){
 8001c90:	7dfb      	ldrb	r3, [r7, #23]
 8001c92:	3301      	adds	r3, #1
 8001c94:	75fb      	strb	r3, [r7, #23]
 8001c96:	7dfb      	ldrb	r3, [r7, #23]
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	893a      	ldrh	r2, [r7, #8]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d8ee      	bhi.n	8001c7e <servo_read+0xae>
			}
			if(*err == 0) {
 8001ca0:	6a3b      	ldr	r3, [r7, #32]
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d108      	bne.n	8001cba <servo_read+0xea>
				xSemaphoreGive(servo_busy_sem);
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <servo_read+0x118>)
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	2300      	movs	r3, #0
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	f007 f9e5 	bl	8009080 <xQueueGenericSend>
				return SERVO_SUCCESS;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	e012      	b.n	8001ce0 <servo_read+0x110>
			} else {
				xSemaphoreGive(servo_busy_sem);
 8001cba:	4b0b      	ldr	r3, [pc, #44]	; (8001ce8 <servo_read+0x118>)
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	f007 f9dc 	bl	8009080 <xQueueGenericSend>
				return SERVO_REMOTE_ERROR;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	e009      	b.n	8001ce0 <servo_read+0x110>
			}
		} else {
			xSemaphoreGive(servo_busy_sem);
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <servo_read+0x118>)
 8001cce:	6818      	ldr	r0, [r3, #0]
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	f007 f9d3 	bl	8009080 <xQueueGenericSend>
			return SERVO_TIMEOUT;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <servo_read+0x110>
		}
	} else {
		return SERVO_BUSY;
 8001cde:	2304      	movs	r3, #4
	}
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20002470 	.word	0x20002470
 8001cec:	200024c0 	.word	0x200024c0
 8001cf0:	20001858 	.word	0x20001858
 8001cf4:	20001438 	.word	0x20001438

08001cf8 <servo_write>:
/*
 * address of the object
 * length of the data to write
 * data to write
 */
SERVO_ERROR_t servo_write(SERVO_INST_t * servo, uint16_t address, uint16_t length, uint8_t * data, uint8_t * err) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af02      	add	r7, sp, #8
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	607b      	str	r3, [r7, #4]
 8001d02:	460b      	mov	r3, r1
 8001d04:	817b      	strh	r3, [r7, #10]
 8001d06:	4613      	mov	r3, r2
 8001d08:	813b      	strh	r3, [r7, #8]
	if (xSemaphoreTake(servo_busy_sem, DRIV_TIMEOUT) == pdTRUE) {
 8001d0a:	4b3c      	ldr	r3, [pc, #240]	; (8001dfc <servo_write+0x104>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	21c8      	movs	r1, #200	; 0xc8
 8001d10:	4618      	mov	r0, r3
 8001d12:	f007 fb41 	bl	8009398 <xQueueSemaphoreTake>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d16a      	bne.n	8001df2 <servo_write+0xfa>
		static uint8_t send_data[MAX_WRITE_LEN];
		send_data[0] = address & 0xff;
 8001d1c:	897b      	ldrh	r3, [r7, #10]
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	4b37      	ldr	r3, [pc, #220]	; (8001e00 <servo_write+0x108>)
 8001d22:	701a      	strb	r2, [r3, #0]
		send_data[1] = address>>8;
 8001d24:	897b      	ldrh	r3, [r7, #10]
 8001d26:	0a1b      	lsrs	r3, r3, #8
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	b2da      	uxtb	r2, r3
 8001d2c:	4b34      	ldr	r3, [pc, #208]	; (8001e00 <servo_write+0x108>)
 8001d2e:	705a      	strb	r2, [r3, #1]
		for(uint16_t i = 0; i < length; i++) {
 8001d30:	2300      	movs	r3, #0
 8001d32:	82fb      	strh	r3, [r7, #22]
 8001d34:	e00a      	b.n	8001d4c <servo_write+0x54>
			send_data[2 + i] = data[i];
 8001d36:	8afb      	ldrh	r3, [r7, #22]
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	441a      	add	r2, r3
 8001d3c:	8afb      	ldrh	r3, [r7, #22]
 8001d3e:	3302      	adds	r3, #2
 8001d40:	7811      	ldrb	r1, [r2, #0]
 8001d42:	4a2f      	ldr	r2, [pc, #188]	; (8001e00 <servo_write+0x108>)
 8001d44:	54d1      	strb	r1, [r2, r3]
		for(uint16_t i = 0; i < length; i++) {
 8001d46:	8afb      	ldrh	r3, [r7, #22]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	82fb      	strh	r3, [r7, #22]
 8001d4c:	8afa      	ldrh	r2, [r7, #22]
 8001d4e:	893b      	ldrh	r3, [r7, #8]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d3f0      	bcc.n	8001d36 <servo_write+0x3e>
		}
		uint16_t len = dsv2_create_frame(&servo_dsv2, servo->dev_id, length+2, WRITE_INST, send_data);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 8001d5a:	331c      	adds	r3, #28
 8001d5c:	7819      	ldrb	r1, [r3, #0]
 8001d5e:	893b      	ldrh	r3, [r7, #8]
 8001d60:	3302      	adds	r3, #2
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	4b26      	ldr	r3, [pc, #152]	; (8001e00 <servo_write+0x108>)
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	2303      	movs	r3, #3
 8001d6a:	4826      	ldr	r0, [pc, #152]	; (8001e04 <servo_write+0x10c>)
 8001d6c:	f7ff f89c 	bl	8000ea8 <dsv2_create_frame>
 8001d70:	4603      	mov	r3, r0
 8001d72:	82bb      	strh	r3, [r7, #20]
		serial_send(&servo_serial, dsv2_tx_data(&servo_dsv2), len);
 8001d74:	4823      	ldr	r0, [pc, #140]	; (8001e04 <servo_write+0x10c>)
 8001d76:	f7ff fa1b 	bl	80011b0 <dsv2_tx_data>
 8001d7a:	4601      	mov	r1, r0
 8001d7c:	8abb      	ldrh	r3, [r7, #20]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	4821      	ldr	r0, [pc, #132]	; (8001e08 <servo_write+0x110>)
 8001d82:	f7ff fda7 	bl	80018d4 <serial_send>
		if(xSemaphoreTake(servo->rx_sem, COMM_TIMEOUT) == pdTRUE) {
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 8001d8c:	3304      	adds	r3, #4
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	210a      	movs	r1, #10
 8001d92:	4618      	mov	r0, r3
 8001d94:	f007 fb00 	bl	8009398 <xQueueSemaphoreTake>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d120      	bne.n	8001de0 <servo_write+0xe8>
			uint8_t * recieved_data = dsv2_rx_data(&servo_dsv2);
 8001d9e:	4819      	ldr	r0, [pc, #100]	; (8001e04 <servo_write+0x10c>)
 8001da0:	f7ff f9fa 	bl	8001198 <dsv2_rx_data>
 8001da4:	6138      	str	r0, [r7, #16]
			if(err != NULL) {
 8001da6:	6a3b      	ldr	r3, [r7, #32]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <servo_write+0xbc>
				*err = recieved_data[0];
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	781a      	ldrb	r2, [r3, #0]
 8001db0:	6a3b      	ldr	r3, [r7, #32]
 8001db2:	701a      	strb	r2, [r3, #0]
			}
			if(*err == 0) {
 8001db4:	6a3b      	ldr	r3, [r7, #32]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d108      	bne.n	8001dce <servo_write+0xd6>
				xSemaphoreGive(servo_busy_sem);
 8001dbc:	4b0f      	ldr	r3, [pc, #60]	; (8001dfc <servo_write+0x104>)
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	f007 f95b 	bl	8009080 <xQueueGenericSend>
				return SERVO_SUCCESS;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e012      	b.n	8001df4 <servo_write+0xfc>
			} else {
				xSemaphoreGive(servo_busy_sem);
 8001dce:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <servo_write+0x104>)
 8001dd0:	6818      	ldr	r0, [r3, #0]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	f007 f952 	bl	8009080 <xQueueGenericSend>
				return SERVO_REMOTE_ERROR;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	e009      	b.n	8001df4 <servo_write+0xfc>
			}
		} else {
			xSemaphoreGive(servo_busy_sem);
 8001de0:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <servo_write+0x104>)
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	2300      	movs	r3, #0
 8001de6:	2200      	movs	r2, #0
 8001de8:	2100      	movs	r1, #0
 8001dea:	f007 f949 	bl	8009080 <xQueueGenericSend>
			return SERVO_TIMEOUT;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e000      	b.n	8001df4 <servo_write+0xfc>
		}
	} else {
		return SERVO_BUSY;
 8001df2:	2304      	movs	r3, #4
	}
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20002470 	.word	0x20002470
 8001e00:	200024c4 	.word	0x200024c4
 8001e04:	20001858 	.word	0x20001858
 8001e08:	20001438 	.word	0x20001438

08001e0c <servo_write_u8>:
		return SERVO_BUSY;
	}
}


SERVO_ERROR_t servo_write_u8(SERVO_INST_t * servo, uint16_t address, uint8_t data, uint8_t * err) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af02      	add	r7, sp, #8
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	607b      	str	r3, [r7, #4]
 8001e16:	460b      	mov	r3, r1
 8001e18:	817b      	strh	r3, [r7, #10]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	727b      	strb	r3, [r7, #9]
	uint8_t bin_data[DATA_SIZE];
	util_encode_u8(bin_data, data);
 8001e1e:	7a7a      	ldrb	r2, [r7, #9]
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4611      	mov	r1, r2
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff fdaa 	bl	8001980 <util_encode_u8>
	return servo_write(servo, address, 1, bin_data, err);
 8001e2c:	f107 0214 	add.w	r2, r7, #20
 8001e30:	8979      	ldrh	r1, [r7, #10]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	4613      	mov	r3, r2
 8001e38:	2201      	movs	r2, #1
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f7ff ff5c 	bl	8001cf8 <servo_write>
 8001e40:	4603      	mov	r3, r0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <servo_write_i32>:
	uint8_t bin_data[DATA_SIZE];
	util_encode_i16(bin_data, data);
	return servo_write(servo, address, 2, bin_data, err);
}

SERVO_ERROR_t servo_write_i32(SERVO_INST_t * servo, uint16_t address, int32_t data, uint8_t * err) {
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b088      	sub	sp, #32
 8001e4e:	af02      	add	r7, sp, #8
 8001e50:	60f8      	str	r0, [r7, #12]
 8001e52:	607a      	str	r2, [r7, #4]
 8001e54:	603b      	str	r3, [r7, #0]
 8001e56:	460b      	mov	r3, r1
 8001e58:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	util_encode_i32(bin_data, data);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fda8 	bl	80019b6 <util_encode_i32>
	return servo_write(servo, address, 4, bin_data, err);
 8001e66:	f107 0214 	add.w	r2, r7, #20
 8001e6a:	8979      	ldrh	r1, [r7, #10]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	4613      	mov	r3, r2
 8001e72:	2204      	movs	r2, #4
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	f7ff ff3f 	bl	8001cf8 <servo_write>
 8001e7a:	4603      	mov	r3, r0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <servo_read_u8>:

SERVO_ERROR_t servo_read_u8(SERVO_INST_t * servo, uint16_t address, uint8_t * data, uint8_t * err) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af02      	add	r7, sp, #8
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	460b      	mov	r3, r1
 8001e92:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 1, bin_data, err);
 8001e94:	f107 0210 	add.w	r2, r7, #16
 8001e98:	8979      	ldrh	r1, [r7, #10]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	f7ff fe94 	bl	8001bd0 <servo_read>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_u8(bin_data);
 8001eac:	f107 0310 	add.w	r3, r7, #16
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff fda1 	bl	80019f8 <util_decode_u8>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	461a      	mov	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	701a      	strb	r2, [r3, #0]
	return tmp;
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <servo_read_u16>:

SERVO_ERROR_t servo_read_u16(SERVO_INST_t * servo, uint16_t address, uint16_t * data, uint8_t * err) {
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b088      	sub	sp, #32
 8001ecc:	af02      	add	r7, sp, #8
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	607a      	str	r2, [r7, #4]
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 2, bin_data, err);
 8001ed8:	f107 0210 	add.w	r2, r7, #16
 8001edc:	8979      	ldrh	r1, [r7, #10]
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	2202      	movs	r2, #2
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f7ff fe72 	bl	8001bd0 <servo_read>
 8001eec:	4603      	mov	r3, r0
 8001eee:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_u16(bin_data);
 8001ef0:	f107 0310 	add.w	r3, r7, #16
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fd8b 	bl	8001a10 <util_decode_u16>
 8001efa:	4603      	mov	r3, r0
 8001efc:	461a      	mov	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	801a      	strh	r2, [r3, #0]
	return tmp;
 8001f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <servo_read_i8>:
	SERVO_ERROR_t tmp = servo_read(servo, address, 4, bin_data, err);
	*data = util_decode_u32(bin_data);
	return tmp;
}

SERVO_ERROR_t servo_read_i8(SERVO_INST_t * servo, uint16_t address, int8_t * data, uint8_t * err) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b088      	sub	sp, #32
 8001f10:	af02      	add	r7, sp, #8
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	607a      	str	r2, [r7, #4]
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 1, bin_data, err);
 8001f1c:	f107 0210 	add.w	r2, r7, #16
 8001f20:	8979      	ldrh	r1, [r7, #10]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	4613      	mov	r3, r2
 8001f28:	2201      	movs	r2, #1
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f7ff fe50 	bl	8001bd0 <servo_read>
 8001f30:	4603      	mov	r3, r0
 8001f32:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_i8(bin_data);
 8001f34:	f107 0310 	add.w	r3, r7, #16
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fd7e 	bl	8001a3a <util_decode_i8>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	461a      	mov	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	701a      	strb	r2, [r3, #0]
	return tmp;
 8001f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <servo_read_i32>:
	SERVO_ERROR_t tmp = servo_read(servo, address, 2, bin_data, err);
	*data = util_decode_i16(bin_data);
	return tmp;
}

SERVO_ERROR_t servo_read_i32(SERVO_INST_t * servo, uint16_t address, int32_t * data, uint8_t * err) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	607a      	str	r2, [r7, #4]
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	817b      	strh	r3, [r7, #10]
	uint8_t bin_data[DATA_SIZE];
	SERVO_ERROR_t tmp = servo_read(servo, address, 4, bin_data, err);
 8001f60:	f107 0210 	add.w	r2, r7, #16
 8001f64:	8979      	ldrh	r1, [r7, #10]
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f7ff fe2e 	bl	8001bd0 <servo_read>
 8001f74:	4603      	mov	r3, r0
 8001f76:	75fb      	strb	r3, [r7, #23]
	*data = util_decode_i32(bin_data);
 8001f78:	f107 0310 	add.w	r3, r7, #16
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff fd69 	bl	8001a54 <util_decode_i32>
 8001f82:	4602      	mov	r2, r0
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	601a      	str	r2, [r3, #0]
	return tmp;
 8001f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <servo_sync>:



//HIGH LEVEL FUNCTIONS

SERVO_ERROR_t servo_sync(SERVO_INST_t * servo) {
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b084      	sub	sp, #16
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
	uint8_t err;
	SERVO_ERROR_t error = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_u8(servo, SERVO_HARDWARE_ERROR_STATUS, &servo->error, &err);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 8001fa4:	3218      	adds	r2, #24
 8001fa6:	f107 030e 	add.w	r3, r7, #14
 8001faa:	2146      	movs	r1, #70	; 0x46
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff ff69 	bl	8001e84 <servo_read_u8>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_u16(servo, SERVO_PRESENT_INPUT_VOLTAGE, &servo->psu_voltage, &err);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 8001fc2:	3210      	adds	r2, #16
 8001fc4:	f107 030e 	add.w	r3, r7, #14
 8001fc8:	2190      	movs	r1, #144	; 0x90
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f7ff ff7c 	bl	8001ec8 <servo_read_u16>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_i8(servo, SERVO_PRESENT_TEMPERATURE, &servo->temperature, &err);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 8001fe0:	3212      	adds	r2, #18
 8001fe2:	f107 030e 	add.w	r3, r7, #14
 8001fe6:	2192      	movs	r1, #146	; 0x92
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f7ff ff8f 	bl	8001f0c <servo_read_i8>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	73fb      	strb	r3, [r7, #15]

	error |= servo_read_i32(servo, SERVO_PRESENT_POSITION, &servo->position, &err);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f503 5284 	add.w	r2, r3, #4224	; 0x1080
 8001ffe:	3214      	adds	r2, #20
 8002000:	f107 030e 	add.w	r3, r7, #14
 8002004:	2184      	movs	r1, #132	; 0x84
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ffa2 	bl	8001f50 <servo_read_i32>
 800200c:	4603      	mov	r3, r0
 800200e:	461a      	mov	r2, r3
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	4313      	orrs	r3, r2
 8002014:	73fb      	strb	r3, [r7, #15]


	return error;
 8002016:	7bfb      	ldrb	r3, [r7, #15]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <servo_config>:

SERVO_ERROR_t servo_config(SERVO_INST_t * servo) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
	uint8_t err;
	SERVO_ERROR_t error = 0;
 8002028:	2300      	movs	r3, #0
 800202a:	73fb      	strb	r3, [r7, #15]

	error |= servo_disable_torque(servo, &err);
 800202c:	f107 030e 	add.w	r3, r7, #14
 8002030:	2200      	movs	r2, #0
 8002032:	2140      	movs	r1, #64	; 0x40
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff fee9 	bl	8001e0c <servo_write_u8>
 800203a:	4603      	mov	r3, r0
 800203c:	461a      	mov	r2, r3
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	4313      	orrs	r3, r2
 8002042:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_i32(servo, SERVO_MAX_POSITION_LIMIT, 4095, &err);
 8002044:	f107 030e 	add.w	r3, r7, #14
 8002048:	f640 72ff 	movw	r2, #4095	; 0xfff
 800204c:	2130      	movs	r1, #48	; 0x30
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff fefb 	bl	8001e4a <servo_write_i32>
 8002054:	4603      	mov	r3, r0
 8002056:	461a      	mov	r2, r3
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	4313      	orrs	r3, r2
 800205c:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_i32(servo, SERVO_MIN_POSITION_LIMIT, 0, &err);
 800205e:	f107 030e 	add.w	r3, r7, #14
 8002062:	2200      	movs	r2, #0
 8002064:	2134      	movs	r1, #52	; 0x34
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f7ff feef 	bl	8001e4a <servo_write_i32>
 800206c:	4603      	mov	r3, r0
 800206e:	461a      	mov	r2, r3
 8002070:	7bfb      	ldrb	r3, [r7, #15]
 8002072:	4313      	orrs	r3, r2
 8002074:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_u8(servo, SERVO_OPERATING_MODE, 3, &err);
 8002076:	f107 030e 	add.w	r3, r7, #14
 800207a:	2203      	movs	r2, #3
 800207c:	210b      	movs	r1, #11
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff fec4 	bl	8001e0c <servo_write_u8>
 8002084:	4603      	mov	r3, r0
 8002086:	461a      	mov	r2, r3
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	4313      	orrs	r3, r2
 800208c:	73fb      	strb	r3, [r7, #15]

	return error;
 800208e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <servo_move>:

SERVO_ERROR_t servo_move(SERVO_INST_t * servo, int32_t target) {
 8002098:	b580      	push	{r7, lr}
 800209a:	b084      	sub	sp, #16
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
	uint8_t err;
	SERVO_ERROR_t error = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	73fb      	strb	r3, [r7, #15]

	error |= servo_enable_torque(servo, &err);
 80020a6:	f107 030e 	add.w	r3, r7, #14
 80020aa:	2201      	movs	r2, #1
 80020ac:	2140      	movs	r1, #64	; 0x40
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7ff feac 	bl	8001e0c <servo_write_u8>
 80020b4:	4603      	mov	r3, r0
 80020b6:	461a      	mov	r2, r3
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	73fb      	strb	r3, [r7, #15]

	error |= servo_write_i32(servo, SERVO_GOAL_POSITION, target, &err);
 80020be:	f107 030e 	add.w	r3, r7, #14
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	2174      	movs	r1, #116	; 0x74
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff febf 	bl	8001e4a <servo_write_i32>
 80020cc:	4603      	mov	r3, r0
 80020ce:	461a      	mov	r2, r3
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	73fb      	strb	r3, [r7, #15]

	return error;
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <storage_init>:

/**********************
 *	DECLARATIONS
 **********************/

void storage_init() {
 80020e0:	b5b0      	push	{r4, r5, r7, lr}
 80020e2:	b09c      	sub	sp, #112	; 0x70
 80020e4:	af02      	add	r7, sp, #8
	static STORAGE_HEADER_t header;
	flash_init();
 80020e6:	f006 fba0 	bl	800882a <flash_init>
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 80020ea:	2210      	movs	r2, #16
 80020ec:	4936      	ldr	r1, [pc, #216]	; (80021c8 <storage_init+0xe8>)
 80020ee:	2000      	movs	r0, #0
 80020f0:	f006 fbc0 	bl	8008874 <flash_read>
	if(header.magic == MAGIC_NUMBER) {
 80020f4:	4b34      	ldr	r3, [pc, #208]	; (80021c8 <storage_init+0xe8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a34      	ldr	r2, [pc, #208]	; (80021cc <storage_init+0xec>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d149      	bne.n	8002192 <storage_init+0xb2>
		used_subsectors = header.used;
 80020fe:	4b32      	ldr	r3, [pc, #200]	; (80021c8 <storage_init+0xe8>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4a33      	ldr	r2, [pc, #204]	; (80021d0 <storage_init+0xf0>)
 8002104:	6013      	str	r3, [r2, #0]
		if(used_subsectors > 1) {
 8002106:	4b32      	ldr	r3, [pc, #200]	; (80021d0 <storage_init+0xf0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d93d      	bls.n	800218a <storage_init+0xaa>
			STORAGE_DATA_t data = {0};
 800210e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002112:	2220      	movs	r2, #32
 8002114:	2100      	movs	r1, #0
 8002116:	4618      	mov	r0, r3
 8002118:	f008 fde8 	bl	800acec <memset>
			STORAGE_DATA_t last_valid_data = {0};
 800211c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002120:	2220      	movs	r2, #32
 8002122:	2100      	movs	r1, #0
 8002124:	4618      	mov	r0, r3
 8002126:	f008 fde1 	bl	800acec <memset>
			uint32_t count = (used_subsectors-2)*SAMPLES_PER_SS;
 800212a:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <storage_init+0xf0>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	3b02      	subs	r3, #2
 8002130:	01db      	lsls	r3, r3, #7
 8002132:	667b      	str	r3, [r7, #100]	; 0x64
			data = read_data(count);
 8002134:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002138:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800213a:	4618      	mov	r0, r3
 800213c:	f000 f878 	bl	8002230 <read_data>
			while(data.sample_id == count){
 8002140:	e01a      	b.n	8002178 <storage_init+0x98>
				last_valid_data = data;
 8002142:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8002146:	f107 0524 	add.w	r5, r7, #36	; 0x24
 800214a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800214c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800214e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002152:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				data = read_data(++count);
 8002156:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002158:	3301      	adds	r3, #1
 800215a:	667b      	str	r3, [r7, #100]	; 0x64
 800215c:	463b      	mov	r3, r7
 800215e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002160:	4618      	mov	r0, r3
 8002162:	f000 f865 	bl	8002230 <read_data>
 8002166:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800216a:	463d      	mov	r5, r7
 800216c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800216e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002170:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002174:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			while(data.sample_id == count){
 8002178:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800217a:	461a      	mov	r2, r3
 800217c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800217e:	4293      	cmp	r3, r2
 8002180:	d0df      	beq.n	8002142 <storage_init+0x62>
			}

			data_counter = count;
 8002182:	4a14      	ldr	r2, [pc, #80]	; (80021d4 <storage_init+0xf4>)
 8002184:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002186:	6013      	str	r3, [r2, #0]
 8002188:	e009      	b.n	800219e <storage_init+0xbe>
		} else {
			data_counter = 0;
 800218a:	4b12      	ldr	r3, [pc, #72]	; (80021d4 <storage_init+0xf4>)
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	e005      	b.n	800219e <storage_init+0xbe>
		}
	} else {
		write_header_used(1);
 8002192:	2001      	movs	r0, #1
 8002194:	f000 f828 	bl	80021e8 <write_header_used>
		data_counter = 0;
 8002198:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <storage_init+0xf4>)
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
	}
	record_active = 0;
 800219e:	4b0e      	ldr	r3, [pc, #56]	; (80021d8 <storage_init+0xf8>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	701a      	strb	r2, [r3, #0]
	restart_required = 0;
 80021a4:	4b0d      	ldr	r3, [pc, #52]	; (80021dc <storage_init+0xfc>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	701a      	strb	r2, [r3, #0]
	storage_sem = xSemaphoreCreateBinaryStatic(&storage_sem_buffer);
 80021aa:	2303      	movs	r3, #3
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	4b0c      	ldr	r3, [pc, #48]	; (80021e0 <storage_init+0x100>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	2100      	movs	r1, #0
 80021b4:	2001      	movs	r0, #1
 80021b6:	f006 fe9b 	bl	8008ef0 <xQueueGenericCreateStatic>
 80021ba:	4603      	mov	r3, r0
 80021bc:	4a09      	ldr	r2, [pc, #36]	; (80021e4 <storage_init+0x104>)
 80021be:	6013      	str	r3, [r2, #0]
}
 80021c0:	bf00      	nop
 80021c2:	3768      	adds	r7, #104	; 0x68
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bdb0      	pop	{r4, r5, r7, pc}
 80021c8:	20002560 	.word	0x20002560
 80021cc:	cbe0c5e6 	.word	0xcbe0c5e6
 80021d0:	20002504 	.word	0x20002504
 80021d4:	20002508 	.word	0x20002508
 80021d8:	2000250c 	.word	0x2000250c
 80021dc:	2000250d 	.word	0x2000250d
 80021e0:	20002518 	.word	0x20002518
 80021e4:	20002514 	.word	0x20002514

080021e8 <write_header_used>:

}



static void write_header_used(uint32_t used) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
	static STORAGE_HEADER_t header;
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 80021f0:	2210      	movs	r2, #16
 80021f2:	490c      	ldr	r1, [pc, #48]	; (8002224 <write_header_used+0x3c>)
 80021f4:	2000      	movs	r0, #0
 80021f6:	f006 fb3d 	bl	8008874 <flash_read>
	flash_erase_subsector(HEADER_ADDR);
 80021fa:	2000      	movs	r0, #0
 80021fc:	f006 fc32 	bl	8008a64 <flash_erase_subsector>
	header.magic = MAGIC_NUMBER;
 8002200:	4b08      	ldr	r3, [pc, #32]	; (8002224 <write_header_used+0x3c>)
 8002202:	4a09      	ldr	r2, [pc, #36]	; (8002228 <write_header_used+0x40>)
 8002204:	601a      	str	r2, [r3, #0]
	header.used = used;
 8002206:	4a07      	ldr	r2, [pc, #28]	; (8002224 <write_header_used+0x3c>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6053      	str	r3, [r2, #4]
	flash_write(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 800220c:	2210      	movs	r2, #16
 800220e:	4905      	ldr	r1, [pc, #20]	; (8002224 <write_header_used+0x3c>)
 8002210:	2000      	movs	r0, #0
 8002212:	f006 fbb0 	bl	8008976 <flash_write>
	used_subsectors = used;
 8002216:	4a05      	ldr	r2, [pc, #20]	; (800222c <write_header_used+0x44>)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6013      	str	r3, [r2, #0]
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	20002570 	.word	0x20002570
 8002228:	cbe0c5e6 	.word	0xcbe0c5e6
 800222c:	20002504 	.word	0x20002504

08002230 <read_data>:



static STORAGE_DATA_t read_data(uint32_t id) {
 8002230:	b5b0      	push	{r4, r5, r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
	static STORAGE_DATA_t data;
	flash_read(ADDRESS(id), (uint8_t *) &data, sizeof(STORAGE_DATA_t));
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	3380      	adds	r3, #128	; 0x80
 800223e:	015b      	lsls	r3, r3, #5
 8002240:	2220      	movs	r2, #32
 8002242:	4909      	ldr	r1, [pc, #36]	; (8002268 <read_data+0x38>)
 8002244:	4618      	mov	r0, r3
 8002246:	f006 fb15 	bl	8008874 <flash_read>
	return data;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a06      	ldr	r2, [pc, #24]	; (8002268 <read_data+0x38>)
 800224e:	461c      	mov	r4, r3
 8002250:	4615      	mov	r5, r2
 8002252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002256:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800225a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bdb0      	pop	{r4, r5, r7, pc}
 8002266:	bf00      	nop
 8002268:	20002580 	.word	0x20002580

0800226c <storage_get_sample>:

uint32_t storage_get_used() {
	return data_counter;
}

void storage_get_sample(uint32_t id, void * dest) {
 800226c:	b5b0      	push	{r4, r5, r7, lr}
 800226e:	b08a      	sub	sp, #40	; 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6278      	str	r0, [r7, #36]	; 0x24
 8002274:	6239      	str	r1, [r7, #32]
	*((STORAGE_DATA_t *)dest) = read_data(id);
 8002276:	6a3c      	ldr	r4, [r7, #32]
 8002278:	463b      	mov	r3, r7
 800227a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ffd7 	bl	8002230 <read_data>
 8002282:	4625      	mov	r5, r4
 8002284:	463c      	mov	r4, r7
 8002286:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002288:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800228a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800228e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8002292:	bf00      	nop
 8002294:	3728      	adds	r7, #40	; 0x28
 8002296:	46bd      	mov	sp, r7
 8002298:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800229c <storage_disable>:

void storage_enable() {
	record_active = 1;
}

void storage_disable() {
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
	record_should_stop = STORAGE_AFTER_SAVE;
 80022a0:	4b04      	ldr	r3, [pc, #16]	; (80022b4 <storage_disable+0x18>)
 80022a2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80022a6:	601a      	str	r2, [r3, #0]
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	20002510 	.word	0x20002510

080022b8 <storage_thread>:
		xSemaphoreGive(storage_sem);
	}
}


void storage_thread(void * arg) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]



	storage_init();
 80022c0:	f7ff ff0e 	bl	80020e0 <storage_init>




	for(;;) {
		last_time = time;
 80022c4:	4b1b      	ldr	r3, [pc, #108]	; (8002334 <storage_thread+0x7c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a1b      	ldr	r2, [pc, #108]	; (8002338 <storage_thread+0x80>)
 80022ca:	6013      	str	r3, [r2, #0]
		time = HAL_GetTick();
 80022cc:	f001 f9ee 	bl	80036ac <HAL_GetTick>
 80022d0:	4603      	mov	r3, r0
 80022d2:	4a18      	ldr	r2, [pc, #96]	; (8002334 <storage_thread+0x7c>)
 80022d4:	6013      	str	r3, [r2, #0]
		if(restart_required) {
 80022d6:	4b19      	ldr	r3, [pc, #100]	; (800233c <storage_thread+0x84>)
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d008      	beq.n	80022f0 <storage_thread+0x38>
			write_header_used(1);
 80022de:	2001      	movs	r0, #1
 80022e0:	f7ff ff82 	bl	80021e8 <write_header_used>
			data_counter = 0;
 80022e4:	4b16      	ldr	r3, [pc, #88]	; (8002340 <storage_thread+0x88>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
			restart_required = 0;
 80022ea:	4b14      	ldr	r3, [pc, #80]	; (800233c <storage_thread+0x84>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	701a      	strb	r2, [r3, #0]
		}
		if(record_should_stop) {
 80022f0:	4b14      	ldr	r3, [pc, #80]	; (8002344 <storage_thread+0x8c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d014      	beq.n	8002322 <storage_thread+0x6a>
			record_should_stop -= time-last_time;;
 80022f8:	4b0f      	ldr	r3, [pc, #60]	; (8002338 <storage_thread+0x80>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <storage_thread+0x7c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	4a10      	ldr	r2, [pc, #64]	; (8002344 <storage_thread+0x8c>)
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	4413      	add	r3, r2
 8002308:	461a      	mov	r2, r3
 800230a:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <storage_thread+0x8c>)
 800230c:	601a      	str	r2, [r3, #0]
			if(record_should_stop<=0){
 800230e:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <storage_thread+0x8c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	dc05      	bgt.n	8002322 <storage_thread+0x6a>
				record_active=0;
 8002316:	4b0c      	ldr	r3, [pc, #48]	; (8002348 <storage_thread+0x90>)
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
				record_should_stop=0;
 800231c:	4b09      	ldr	r3, [pc, #36]	; (8002344 <storage_thread+0x8c>)
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
			}
		}
		if(xSemaphoreTake(storage_sem, 0xffff) == pdTRUE) {
 8002322:	4b0a      	ldr	r3, [pc, #40]	; (800234c <storage_thread+0x94>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800232a:	4618      	mov	r0, r3
 800232c:	f007 f834 	bl	8009398 <xQueueSemaphoreTake>
		last_time = time;
 8002330:	e7c8      	b.n	80022c4 <storage_thread+0xc>
 8002332:	bf00      	nop
 8002334:	200025a0 	.word	0x200025a0
 8002338:	200025a4 	.word	0x200025a4
 800233c:	2000250d 	.word	0x2000250d
 8002340:	20002508 	.word	0x20002508
 8002344:	20002510 	.word	0x20002510
 8002348:	2000250c 	.word	0x2000250c
 800234c:	20002514 	.word	0x20002514

08002350 <threads_init>:
 **********************/

/*
 * Create all the threads needed by the software
 */
void threads_init(void) {
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af04      	add	r7, sp, #16


	serial_global_init();
 8002356:	f7ff fa67 	bl	8001828 <serial_global_init>
	static DEBUG_INST_t debug;
	debug_init(&debug);
 800235a:	4824      	ldr	r0, [pc, #144]	; (80023ec <threads_init+0x9c>)
 800235c:	f7fe fcc8 	bl	8000cf0 <debug_init>

	can_init();
 8002360:	f7fe fa1a 	bl	8000798 <can_init>
	/*
	 * Storage thread
	 * lowest priority
	 */

	CREATE_THREAD(storage_handle, storage, storage_thread, STORAGE_SZ, STORAGE_PRIO);
 8002364:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <threads_init+0xa0>)
 8002366:	9302      	str	r3, [sp, #8]
 8002368:	4b22      	ldr	r3, [pc, #136]	; (80023f4 <threads_init+0xa4>)
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	2303      	movs	r3, #3
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	2300      	movs	r3, #0
 8002372:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002376:	4920      	ldr	r1, [pc, #128]	; (80023f8 <threads_init+0xa8>)
 8002378:	4820      	ldr	r0, [pc, #128]	; (80023fc <threads_init+0xac>)
 800237a:	f007 fa1b 	bl	80097b4 <xTaskCreateStatic>
 800237e:	4603      	mov	r3, r0
 8002380:	4a1f      	ldr	r2, [pc, #124]	; (8002400 <threads_init+0xb0>)
 8002382:	6013      	str	r3, [r2, #0]

	/*
	 *  Serial RX processing thread (Bottom half)
	 *  low priority
	 */
	CREATE_THREAD(serial_handle, serial, serial_thread, SERIAL_SZ, SERIAL_PRIO);
 8002384:	4b1f      	ldr	r3, [pc, #124]	; (8002404 <threads_init+0xb4>)
 8002386:	9302      	str	r3, [sp, #8]
 8002388:	4b1f      	ldr	r3, [pc, #124]	; (8002408 <threads_init+0xb8>)
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	2305      	movs	r3, #5
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	2300      	movs	r3, #0
 8002392:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002396:	491d      	ldr	r1, [pc, #116]	; (800240c <threads_init+0xbc>)
 8002398:	481d      	ldr	r0, [pc, #116]	; (8002410 <threads_init+0xc0>)
 800239a:	f007 fa0b 	bl	80097b4 <xTaskCreateStatic>
 800239e:	4603      	mov	r3, r0
 80023a0:	4a1c      	ldr	r2, [pc, #112]	; (8002414 <threads_init+0xc4>)
 80023a2:	6013      	str	r3, [r2, #0]

	/*
	 *  Main control thread
	 *  Highest priority
	 */
	CREATE_THREAD(control_handle, control, control_thread, CONTROL_SZ, CONTROL_PRIO);
 80023a4:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <threads_init+0xc8>)
 80023a6:	9302      	str	r3, [sp, #8]
 80023a8:	4b1c      	ldr	r3, [pc, #112]	; (800241c <threads_init+0xcc>)
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	2306      	movs	r3, #6
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	2300      	movs	r3, #0
 80023b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023b6:	491a      	ldr	r1, [pc, #104]	; (8002420 <threads_init+0xd0>)
 80023b8:	481a      	ldr	r0, [pc, #104]	; (8002424 <threads_init+0xd4>)
 80023ba:	f007 f9fb 	bl	80097b4 <xTaskCreateStatic>
 80023be:	4603      	mov	r3, r0
 80023c0:	4a19      	ldr	r2, [pc, #100]	; (8002428 <threads_init+0xd8>)
 80023c2:	6013      	str	r3, [r2, #0]

	/*
	 *  CAN send thread
	 *  Highest priority
	 */
	CREATE_THREAD(can_send_handle, can_send, can_send_thread, CAN_SZ, CAN_PRIO);
 80023c4:	4b19      	ldr	r3, [pc, #100]	; (800242c <threads_init+0xdc>)
 80023c6:	9302      	str	r3, [sp, #8]
 80023c8:	4b19      	ldr	r3, [pc, #100]	; (8002430 <threads_init+0xe0>)
 80023ca:	9301      	str	r3, [sp, #4]
 80023cc:	2303      	movs	r3, #3
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	2300      	movs	r3, #0
 80023d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023d6:	4917      	ldr	r1, [pc, #92]	; (8002434 <threads_init+0xe4>)
 80023d8:	4817      	ldr	r0, [pc, #92]	; (8002438 <threads_init+0xe8>)
 80023da:	f007 f9eb 	bl	80097b4 <xTaskCreateStatic>
 80023de:	4603      	mov	r3, r0
 80023e0:	4a16      	ldr	r2, [pc, #88]	; (800243c <threads_init+0xec>)
 80023e2:	6013      	str	r3, [r2, #0]



}
 80023e4:	bf00      	nop
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200025b8 	.word	0x200025b8
 80023f0:	200049f0 	.word	0x200049f0
 80023f4:	200039f0 	.word	0x200039f0
 80023f8:	0800af14 	.word	0x0800af14
 80023fc:	080022b9 	.word	0x080022b9
 8002400:	200025b0 	.word	0x200025b0
 8002404:	20005a44 	.word	0x20005a44
 8002408:	20004a44 	.word	0x20004a44
 800240c:	0800af1c 	.word	0x0800af1c
 8002410:	080018f9 	.word	0x080018f9
 8002414:	200025ac 	.word	0x200025ac
 8002418:	20006a98 	.word	0x20006a98
 800241c:	20005a98 	.word	0x20005a98
 8002420:	0800af24 	.word	0x0800af24
 8002424:	080007d1 	.word	0x080007d1
 8002428:	200025a8 	.word	0x200025a8
 800242c:	20007aec 	.word	0x20007aec
 8002430:	20006aec 	.word	0x20006aec
 8002434:	0800af2c 	.word	0x0800af2c
 8002438:	080007a9 	.word	0x080007a9
 800243c:	200025b4 	.word	0x200025b4

08002440 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8002444:	4b17      	ldr	r3, [pc, #92]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002446:	4a18      	ldr	r2, [pc, #96]	; (80024a8 <MX_CAN1_Init+0x68>)
 8002448:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 800244a:	4b16      	ldr	r3, [pc, #88]	; (80024a4 <MX_CAN1_Init+0x64>)
 800244c:	2209      	movs	r2, #9
 800244e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002450:	4b14      	ldr	r3, [pc, #80]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002452:	2200      	movs	r2, #0
 8002454:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002456:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002458:	2200      	movs	r2, #0
 800245a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800245c:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <MX_CAN1_Init+0x64>)
 800245e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002462:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002464:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002466:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800246a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800246c:	4b0d      	ldr	r3, [pc, #52]	; (80024a4 <MX_CAN1_Init+0x64>)
 800246e:	2200      	movs	r2, #0
 8002470:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002472:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002474:	2200      	movs	r2, #0
 8002476:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002478:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <MX_CAN1_Init+0x64>)
 800247a:	2200      	movs	r2, #0
 800247c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002480:	2200      	movs	r2, #0
 8002482:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002484:	4b07      	ldr	r3, [pc, #28]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002486:	2200      	movs	r2, #0
 8002488:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800248a:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <MX_CAN1_Init+0x64>)
 800248c:	2200      	movs	r2, #0
 800248e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002490:	4804      	ldr	r0, [pc, #16]	; (80024a4 <MX_CAN1_Init+0x64>)
 8002492:	f001 f917 	bl	80036c4 <HAL_CAN_Init>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800249c:	f000 fa22 	bl	80028e4 <Error_Handler>
  }

}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20008318 	.word	0x20008318
 80024a8:	40006400 	.word	0x40006400

080024ac <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08a      	sub	sp, #40	; 0x28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b4:	f107 0314 	add.w	r3, r7, #20
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	60da      	str	r2, [r3, #12]
 80024c2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a2d      	ldr	r2, [pc, #180]	; (8002580 <HAL_CAN_MspInit+0xd4>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d153      	bne.n	8002576 <HAL_CAN_MspInit+0xca>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	4b2c      	ldr	r3, [pc, #176]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	4a2b      	ldr	r2, [pc, #172]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 80024d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024dc:	6413      	str	r3, [r2, #64]	; 0x40
 80024de:	4b29      	ldr	r3, [pc, #164]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024e6:	613b      	str	r3, [r7, #16]
 80024e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	4b25      	ldr	r3, [pc, #148]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a24      	ldr	r2, [pc, #144]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b22      	ldr	r3, [pc, #136]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	60bb      	str	r3, [r7, #8]
 800250a:	4b1e      	ldr	r3, [pc, #120]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	4a1d      	ldr	r2, [pc, #116]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 8002510:	f043 0302 	orr.w	r3, r3, #2
 8002514:	6313      	str	r3, [r2, #48]	; 0x30
 8002516:	4b1b      	ldr	r3, [pc, #108]	; (8002584 <HAL_CAN_MspInit+0xd8>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA12     ------> CAN1_TX
    PB8     ------> CAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002528:	2302      	movs	r3, #2
 800252a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252c:	2300      	movs	r3, #0
 800252e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002530:	2303      	movs	r3, #3
 8002532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002534:	2309      	movs	r3, #9
 8002536:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002538:	f107 0314 	add.w	r3, r7, #20
 800253c:	4619      	mov	r1, r3
 800253e:	4812      	ldr	r0, [pc, #72]	; (8002588 <HAL_CAN_MspInit+0xdc>)
 8002540:	f002 fb54 	bl	8004bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800254a:	2302      	movs	r3, #2
 800254c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254e:	2300      	movs	r3, #0
 8002550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002552:	2303      	movs	r3, #3
 8002554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002556:	2309      	movs	r3, #9
 8002558:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255a:	f107 0314 	add.w	r3, r7, #20
 800255e:	4619      	mov	r1, r3
 8002560:	480a      	ldr	r0, [pc, #40]	; (800258c <HAL_CAN_MspInit+0xe0>)
 8002562:	f002 fb43 	bl	8004bec <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2105      	movs	r1, #5
 800256a:	2014      	movs	r0, #20
 800256c:	f001 ff12 	bl	8004394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002570:	2014      	movs	r0, #20
 8002572:	f001 ff2b 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002576:	bf00      	nop
 8002578:	3728      	adds	r7, #40	; 0x28
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40006400 	.word	0x40006400
 8002584:	40023800 	.word	0x40023800
 8002588:	40020000 	.word	0x40020000
 800258c:	40020400 	.word	0x40020400

08002590 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	607b      	str	r3, [r7, #4]
 800259a:	4b27      	ldr	r3, [pc, #156]	; (8002638 <MX_DMA_Init+0xa8>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	4a26      	ldr	r2, [pc, #152]	; (8002638 <MX_DMA_Init+0xa8>)
 80025a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025a4:	6313      	str	r3, [r2, #48]	; 0x30
 80025a6:	4b24      	ldr	r3, [pc, #144]	; (8002638 <MX_DMA_Init+0xa8>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ae:	607b      	str	r3, [r7, #4]
 80025b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025b2:	2300      	movs	r3, #0
 80025b4:	603b      	str	r3, [r7, #0]
 80025b6:	4b20      	ldr	r3, [pc, #128]	; (8002638 <MX_DMA_Init+0xa8>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	4a1f      	ldr	r2, [pc, #124]	; (8002638 <MX_DMA_Init+0xa8>)
 80025bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025c0:	6313      	str	r3, [r2, #48]	; 0x30
 80025c2:	4b1d      	ldr	r3, [pc, #116]	; (8002638 <MX_DMA_Init+0xa8>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025ca:	603b      	str	r3, [r7, #0]
 80025cc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80025ce:	2200      	movs	r2, #0
 80025d0:	2105      	movs	r1, #5
 80025d2:	200c      	movs	r0, #12
 80025d4:	f001 fede 	bl	8004394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80025d8:	200c      	movs	r0, #12
 80025da:	f001 fef7 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80025de:	2200      	movs	r2, #0
 80025e0:	2105      	movs	r1, #5
 80025e2:	200e      	movs	r0, #14
 80025e4:	f001 fed6 	bl	8004394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80025e8:	200e      	movs	r0, #14
 80025ea:	f001 feef 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	2105      	movs	r1, #5
 80025f2:	2039      	movs	r0, #57	; 0x39
 80025f4:	f001 fece 	bl	8004394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80025f8:	2039      	movs	r0, #57	; 0x39
 80025fa:	f001 fee7 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80025fe:	2200      	movs	r2, #0
 8002600:	2105      	movs	r1, #5
 8002602:	203a      	movs	r0, #58	; 0x3a
 8002604:	f001 fec6 	bl	8004394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002608:	203a      	movs	r0, #58	; 0x3a
 800260a:	f001 fedf 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800260e:	2200      	movs	r2, #0
 8002610:	2105      	movs	r1, #5
 8002612:	2045      	movs	r0, #69	; 0x45
 8002614:	f001 febe 	bl	8004394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002618:	2045      	movs	r0, #69	; 0x45
 800261a:	f001 fed7 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800261e:	2200      	movs	r2, #0
 8002620:	2105      	movs	r1, #5
 8002622:	2046      	movs	r0, #70	; 0x46
 8002624:	f001 feb6 	bl	8004394 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002628:	2046      	movs	r0, #70	; 0x46
 800262a:	f001 fecf 	bl	80043cc <HAL_NVIC_EnableIRQ>

}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40023800 	.word	0x40023800

0800263c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4a07      	ldr	r2, [pc, #28]	; (8002668 <vApplicationGetIdleTaskMemory+0x2c>)
 800264c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	4a06      	ldr	r2, [pc, #24]	; (800266c <vApplicationGetIdleTaskMemory+0x30>)
 8002652:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2280      	movs	r2, #128	; 0x80
 8002658:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800265a:	bf00      	nop
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	20007b40 	.word	0x20007b40
 800266c:	20007b94 	.word	0x20007b94

08002670 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002670:	b5b0      	push	{r4, r5, r7, lr}
 8002672:	b088      	sub	sp, #32
 8002674:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 8002676:	4b0a      	ldr	r3, [pc, #40]	; (80026a0 <MX_FREERTOS_Init+0x30>)
 8002678:	1d3c      	adds	r4, r7, #4
 800267a:	461d      	mov	r5, r3
 800267c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800267e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002680:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002684:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002688:	1d3b      	adds	r3, r7, #4
 800268a:	2100      	movs	r1, #0
 800268c:	4618      	mov	r0, r3
 800268e:	f006 fada 	bl	8008c46 <osThreadCreate>
 8002692:	4603      	mov	r3, r0
 8002694:	4a03      	ldr	r2, [pc, #12]	; (80026a4 <MX_FREERTOS_Init+0x34>)
 8002696:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002698:	bf00      	nop
 800269a:	3720      	adds	r7, #32
 800269c:	46bd      	mov	sp, r7
 800269e:	bdb0      	pop	{r4, r5, r7, pc}
 80026a0:	0800af44 	.word	0x0800af44
 80026a4:	20008340 	.word	0x20008340

080026a8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80026b0:	2001      	movs	r0, #1
 80026b2:	f006 faed 	bl	8008c90 <osDelay>
 80026b6:	e7fb      	b.n	80026b0 <StartDefaultTask+0x8>

080026b8 <MX_GPIO_Init>:
     PA1   ------> S_TIM5_CH2
     PA2   ------> S_TIM5_CH3
     PA3   ------> S_TIM5_CH4
*/
void MX_GPIO_Init(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b088      	sub	sp, #32
 80026bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026be:	f107 030c 	add.w	r3, r7, #12
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
 80026c8:	609a      	str	r2, [r3, #8]
 80026ca:	60da      	str	r2, [r3, #12]
 80026cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ce:	2300      	movs	r3, #0
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	4b2f      	ldr	r3, [pc, #188]	; (8002790 <MX_GPIO_Init+0xd8>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	4a2e      	ldr	r2, [pc, #184]	; (8002790 <MX_GPIO_Init+0xd8>)
 80026d8:	f043 0301 	orr.w	r3, r3, #1
 80026dc:	6313      	str	r3, [r2, #48]	; 0x30
 80026de:	4b2c      	ldr	r3, [pc, #176]	; (8002790 <MX_GPIO_Init+0xd8>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	60bb      	str	r3, [r7, #8]
 80026e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ea:	2300      	movs	r3, #0
 80026ec:	607b      	str	r3, [r7, #4]
 80026ee:	4b28      	ldr	r3, [pc, #160]	; (8002790 <MX_GPIO_Init+0xd8>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	4a27      	ldr	r2, [pc, #156]	; (8002790 <MX_GPIO_Init+0xd8>)
 80026f4:	f043 0304 	orr.w	r3, r3, #4
 80026f8:	6313      	str	r3, [r2, #48]	; 0x30
 80026fa:	4b25      	ldr	r3, [pc, #148]	; (8002790 <MX_GPIO_Init+0xd8>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	f003 0304 	and.w	r3, r3, #4
 8002702:	607b      	str	r3, [r7, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	603b      	str	r3, [r7, #0]
 800270a:	4b21      	ldr	r3, [pc, #132]	; (8002790 <MX_GPIO_Init+0xd8>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	4a20      	ldr	r2, [pc, #128]	; (8002790 <MX_GPIO_Init+0xd8>)
 8002710:	f043 0302 	orr.w	r3, r3, #2
 8002714:	6313      	str	r3, [r2, #48]	; 0x30
 8002716:	4b1e      	ldr	r3, [pc, #120]	; (8002790 <MX_GPIO_Init+0xd8>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	603b      	str	r3, [r7, #0]
 8002720:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLOBAL_EN_GPIO_Port, GLOBAL_EN_Pin, GPIO_PIN_RESET);
 8002722:	2200      	movs	r2, #0
 8002724:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002728:	481a      	ldr	r0, [pc, #104]	; (8002794 <MX_GPIO_Init+0xdc>)
 800272a:	f002 fbf3 	bl	8004f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800272e:	230f      	movs	r3, #15
 8002730:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002732:	2302      	movs	r3, #2
 8002734:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800273a:	2300      	movs	r3, #0
 800273c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800273e:	2302      	movs	r3, #2
 8002740:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002742:	f107 030c 	add.w	r3, r7, #12
 8002746:	4619      	mov	r1, r3
 8002748:	4812      	ldr	r0, [pc, #72]	; (8002794 <MX_GPIO_Init+0xdc>)
 800274a:	f002 fa4f 	bl	8004bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RUN_PG_Pin;
 800274e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002752:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002754:	2300      	movs	r3, #0
 8002756:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RUN_PG_GPIO_Port, &GPIO_InitStruct);
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	4619      	mov	r1, r3
 8002762:	480d      	ldr	r0, [pc, #52]	; (8002798 <MX_GPIO_Init+0xe0>)
 8002764:	f002 fa42 	bl	8004bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GLOBAL_EN_Pin;
 8002768:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800276c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800276e:	2311      	movs	r3, #17
 8002770:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002772:	2300      	movs	r3, #0
 8002774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002776:	2300      	movs	r3, #0
 8002778:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GLOBAL_EN_GPIO_Port, &GPIO_InitStruct);
 800277a:	f107 030c 	add.w	r3, r7, #12
 800277e:	4619      	mov	r1, r3
 8002780:	4804      	ldr	r0, [pc, #16]	; (8002794 <MX_GPIO_Init+0xdc>)
 8002782:	f002 fa33 	bl	8004bec <HAL_GPIO_Init>

}
 8002786:	bf00      	nop
 8002788:	3720      	adds	r7, #32
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800
 8002794:	40020000 	.word	0x40020000
 8002798:	40020400 	.word	0x40020400

0800279c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027a0:	f000 ff4e 	bl	8003640 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027a4:	f000 f820 	bl	80027e8 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027a8:	f7ff ff86 	bl	80026b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80027ac:	f7ff fef0 	bl	8002590 <MX_DMA_Init>
  MX_TIM8_Init();
 80027b0:	f000 fb18 	bl	8002de4 <MX_TIM8_Init>
  MX_TIM2_Init();
 80027b4:	f000 fa7c 	bl	8002cb0 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 80027b8:	f000 fcc8 	bl	800314c <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 80027bc:	f000 fc9c 	bl	80030f8 <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 80027c0:	f000 f898 	bl	80028f4 <MX_QUADSPI_Init>
  MX_TIM3_Init();
 80027c4:	f000 fac0 	bl	8002d48 <MX_TIM3_Init>
  MX_CAN1_Init();
 80027c8:	f7ff fe3a 	bl	8002440 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 80027cc:	f000 fc6a 	bl	80030a4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */



  threads_init();
 80027d0:	f7ff fdbe 	bl	8002350 <threads_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80027d4:	f7ff ff4c 	bl	8002670 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80027d8:	f006 fa2e 	bl	8008c38 <osKernelStart>



  while (1)
  {
	osDelay(1000);
 80027dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80027e0:	f006 fa56 	bl	8008c90 <osDelay>
 80027e4:	e7fa      	b.n	80027dc <main+0x40>
	...

080027e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b094      	sub	sp, #80	; 0x50
 80027ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027ee:	f107 031c 	add.w	r3, r7, #28
 80027f2:	2234      	movs	r2, #52	; 0x34
 80027f4:	2100      	movs	r1, #0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f008 fa78 	bl	800acec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027fc:	f107 0308 	add.w	r3, r7, #8
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800280c:	2300      	movs	r3, #0
 800280e:	607b      	str	r3, [r7, #4]
 8002810:	4b29      	ldr	r3, [pc, #164]	; (80028b8 <SystemClock_Config+0xd0>)
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	4a28      	ldr	r2, [pc, #160]	; (80028b8 <SystemClock_Config+0xd0>)
 8002816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800281a:	6413      	str	r3, [r2, #64]	; 0x40
 800281c:	4b26      	ldr	r3, [pc, #152]	; (80028b8 <SystemClock_Config+0xd0>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002824:	607b      	str	r3, [r7, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002828:	2300      	movs	r3, #0
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	4b23      	ldr	r3, [pc, #140]	; (80028bc <SystemClock_Config+0xd4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002834:	4a21      	ldr	r2, [pc, #132]	; (80028bc <SystemClock_Config+0xd4>)
 8002836:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	4b1f      	ldr	r3, [pc, #124]	; (80028bc <SystemClock_Config+0xd4>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002844:	603b      	str	r3, [r7, #0]
 8002846:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002848:	2302      	movs	r3, #2
 800284a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800284c:	2301      	movs	r3, #1
 800284e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002850:	2310      	movs	r3, #16
 8002852:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002854:	2302      	movs	r3, #2
 8002856:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002858:	2300      	movs	r3, #0
 800285a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800285c:	2308      	movs	r3, #8
 800285e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002860:	2348      	movs	r3, #72	; 0x48
 8002862:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002864:	2302      	movs	r3, #2
 8002866:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002868:	2303      	movs	r3, #3
 800286a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800286c:	2302      	movs	r3, #2
 800286e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002870:	f107 031c 	add.w	r3, r7, #28
 8002874:	4618      	mov	r0, r3
 8002876:	f003 fd71 	bl	800635c <HAL_RCC_OscConfig>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002880:	f000 f830 	bl	80028e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002884:	230f      	movs	r3, #15
 8002886:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002888:	2302      	movs	r3, #2
 800288a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800288c:	2300      	movs	r3, #0
 800288e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002890:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002894:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002896:	2300      	movs	r3, #0
 8002898:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800289a:	f107 0308 	add.w	r3, r7, #8
 800289e:	2102      	movs	r1, #2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f003 fab3 	bl	8005e0c <HAL_RCC_ClockConfig>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80028ac:	f000 f81a 	bl	80028e4 <Error_Handler>
  }
}
 80028b0:	bf00      	nop
 80028b2:	3750      	adds	r7, #80	; 0x50
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40023800 	.word	0x40023800
 80028bc:	40007000 	.word	0x40007000

080028c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a04      	ldr	r2, [pc, #16]	; (80028e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d101      	bne.n	80028d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80028d2:	f000 fed7 	bl	8003684 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80028d6:	bf00      	nop
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40010000 	.word	0x40010000

080028e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
	...

080028f4 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 80028f8:	4b12      	ldr	r3, [pc, #72]	; (8002944 <MX_QUADSPI_Init+0x50>)
 80028fa:	4a13      	ldr	r2, [pc, #76]	; (8002948 <MX_QUADSPI_Init+0x54>)
 80028fc:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 100;
 80028fe:	4b11      	ldr	r3, [pc, #68]	; (8002944 <MX_QUADSPI_Init+0x50>)
 8002900:	2264      	movs	r2, #100	; 0x64
 8002902:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002904:	4b0f      	ldr	r3, [pc, #60]	; (8002944 <MX_QUADSPI_Init+0x50>)
 8002906:	2201      	movs	r2, #1
 8002908:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800290a:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <MX_QUADSPI_Init+0x50>)
 800290c:	2200      	movs	r2, #0
 800290e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 26;
 8002910:	4b0c      	ldr	r3, [pc, #48]	; (8002944 <MX_QUADSPI_Init+0x50>)
 8002912:	221a      	movs	r2, #26
 8002914:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002916:	4b0b      	ldr	r3, [pc, #44]	; (8002944 <MX_QUADSPI_Init+0x50>)
 8002918:	2200      	movs	r2, #0
 800291a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800291c:	4b09      	ldr	r3, [pc, #36]	; (8002944 <MX_QUADSPI_Init+0x50>)
 800291e:	2200      	movs	r2, #0
 8002920:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8002922:	4b08      	ldr	r3, [pc, #32]	; (8002944 <MX_QUADSPI_Init+0x50>)
 8002924:	2200      	movs	r2, #0
 8002926:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002928:	4b06      	ldr	r3, [pc, #24]	; (8002944 <MX_QUADSPI_Init+0x50>)
 800292a:	2200      	movs	r2, #0
 800292c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800292e:	4805      	ldr	r0, [pc, #20]	; (8002944 <MX_QUADSPI_Init+0x50>)
 8002930:	f002 fb0a 	bl	8004f48 <HAL_QSPI_Init>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 800293a:	f7ff ffd3 	bl	80028e4 <Error_Handler>
  }

}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	20008598 	.word	0x20008598
 8002948:	a0001000 	.word	0xa0001000

0800294c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 0314 	add.w	r3, r7, #20
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a34      	ldr	r2, [pc, #208]	; (8002a3c <HAL_QSPI_MspInit+0xf0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d162      	bne.n	8002a34 <HAL_QSPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
 8002972:	4b33      	ldr	r3, [pc, #204]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 8002974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002976:	4a32      	ldr	r2, [pc, #200]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 8002978:	f043 0302 	orr.w	r3, r3, #2
 800297c:	6393      	str	r3, [r2, #56]	; 0x38
 800297e:	4b30      	ldr	r3, [pc, #192]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 8002980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	613b      	str	r3, [r7, #16]
 8002988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	4b2c      	ldr	r3, [pc, #176]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	4a2b      	ldr	r2, [pc, #172]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 8002994:	f043 0302 	orr.w	r3, r3, #2
 8002998:	6313      	str	r3, [r2, #48]	; 0x30
 800299a:	4b29      	ldr	r3, [pc, #164]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	60bb      	str	r3, [r7, #8]
 80029aa:	4b25      	ldr	r3, [pc, #148]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 80029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ae:	4a24      	ldr	r2, [pc, #144]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 80029b0:	f043 0304 	orr.w	r3, r3, #4
 80029b4:	6313      	str	r3, [r2, #48]	; 0x30
 80029b6:	4b22      	ldr	r3, [pc, #136]	; (8002a40 <HAL_QSPI_MspInit+0xf4>)
 80029b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	60bb      	str	r3, [r7, #8]
 80029c0:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> QUADSPI_CLK
    PC9     ------> QUADSPI_BK1_IO0
    PC10     ------> QUADSPI_BK1_IO1
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029c2:	2304      	movs	r3, #4
 80029c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ce:	2303      	movs	r3, #3
 80029d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80029d2:	2309      	movs	r3, #9
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	4619      	mov	r1, r3
 80029dc:	4819      	ldr	r0, [pc, #100]	; (8002a44 <HAL_QSPI_MspInit+0xf8>)
 80029de:	f002 f905 	bl	8004bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029e2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80029e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e8:	2302      	movs	r3, #2
 80029ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f0:	2303      	movs	r3, #3
 80029f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80029f4:	2309      	movs	r3, #9
 80029f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029f8:	f107 0314 	add.w	r3, r7, #20
 80029fc:	4619      	mov	r1, r3
 80029fe:	4812      	ldr	r0, [pc, #72]	; (8002a48 <HAL_QSPI_MspInit+0xfc>)
 8002a00:	f002 f8f4 	bl	8004bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002a04:	2340      	movs	r3, #64	; 0x40
 8002a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a08:	2302      	movs	r3, #2
 8002a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a10:	2303      	movs	r3, #3
 8002a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 8002a14:	230a      	movs	r3, #10
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4809      	ldr	r0, [pc, #36]	; (8002a44 <HAL_QSPI_MspInit+0xf8>)
 8002a20:	f002 f8e4 	bl	8004bec <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 5, 0);
 8002a24:	2200      	movs	r2, #0
 8002a26:	2105      	movs	r1, #5
 8002a28:	205c      	movs	r0, #92	; 0x5c
 8002a2a:	f001 fcb3 	bl	8004394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8002a2e:	205c      	movs	r0, #92	; 0x5c
 8002a30:	f001 fccc 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002a34:	bf00      	nop
 8002a36:	3728      	adds	r7, #40	; 0x28
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	a0001000 	.word	0xa0001000
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020400 	.word	0x40020400
 8002a48:	40020800 	.word	0x40020800

08002a4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a52:	2300      	movs	r3, #0
 8002a54:	607b      	str	r3, [r7, #4]
 8002a56:	4b12      	ldr	r3, [pc, #72]	; (8002aa0 <HAL_MspInit+0x54>)
 8002a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5a:	4a11      	ldr	r2, [pc, #68]	; (8002aa0 <HAL_MspInit+0x54>)
 8002a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a60:	6453      	str	r3, [r2, #68]	; 0x44
 8002a62:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <HAL_MspInit+0x54>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a6a:	607b      	str	r3, [r7, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	603b      	str	r3, [r7, #0]
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <HAL_MspInit+0x54>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <HAL_MspInit+0x54>)
 8002a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a7e:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <HAL_MspInit+0x54>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	210f      	movs	r1, #15
 8002a8e:	f06f 0001 	mvn.w	r0, #1
 8002a92:	f001 fc7f 	bl	8004394 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a96:	bf00      	nop
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40023800 	.word	0x40023800

08002aa4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b08c      	sub	sp, #48	; 0x30
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002aac:	2300      	movs	r3, #0
 8002aae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	6879      	ldr	r1, [r7, #4]
 8002ab8:	2019      	movs	r0, #25
 8002aba:	f001 fc6b 	bl	8004394 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002abe:	2019      	movs	r0, #25
 8002ac0:	f001 fc84 	bl	80043cc <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	4b1e      	ldr	r3, [pc, #120]	; (8002b44 <HAL_InitTick+0xa0>)
 8002aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002acc:	4a1d      	ldr	r2, [pc, #116]	; (8002b44 <HAL_InitTick+0xa0>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	6453      	str	r3, [r2, #68]	; 0x44
 8002ad4:	4b1b      	ldr	r3, [pc, #108]	; (8002b44 <HAL_InitTick+0xa0>)
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad8:	f003 0301 	and.w	r3, r3, #1
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ae0:	f107 0210 	add.w	r2, r7, #16
 8002ae4:	f107 0314 	add.w	r3, r7, #20
 8002ae8:	4611      	mov	r1, r2
 8002aea:	4618      	mov	r0, r3
 8002aec:	f003 faa8 	bl	8006040 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002af0:	f003 fa92 	bl	8006018 <HAL_RCC_GetPCLK2Freq>
 8002af4:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af8:	4a13      	ldr	r2, [pc, #76]	; (8002b48 <HAL_InitTick+0xa4>)
 8002afa:	fba2 2303 	umull	r2, r3, r2, r3
 8002afe:	0c9b      	lsrs	r3, r3, #18
 8002b00:	3b01      	subs	r3, #1
 8002b02:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b04:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <HAL_InitTick+0xa8>)
 8002b06:	4a12      	ldr	r2, [pc, #72]	; (8002b50 <HAL_InitTick+0xac>)
 8002b08:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <HAL_InitTick+0xa8>)
 8002b0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b10:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b12:	4a0e      	ldr	r2, [pc, #56]	; (8002b4c <HAL_InitTick+0xa8>)
 8002b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b16:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b18:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <HAL_InitTick+0xa8>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b1e:	4b0b      	ldr	r3, [pc, #44]	; (8002b4c <HAL_InitTick+0xa8>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002b24:	4809      	ldr	r0, [pc, #36]	; (8002b4c <HAL_InitTick+0xa8>)
 8002b26:	f003 fe73 	bl	8006810 <HAL_TIM_Base_Init>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d104      	bne.n	8002b3a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002b30:	4806      	ldr	r0, [pc, #24]	; (8002b4c <HAL_InitTick+0xa8>)
 8002b32:	f003 fe98 	bl	8006866 <HAL_TIM_Base_Start_IT>
 8002b36:	4603      	mov	r3, r0
 8002b38:	e000      	b.n	8002b3c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3730      	adds	r7, #48	; 0x30
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40023800 	.word	0x40023800
 8002b48:	431bde83 	.word	0x431bde83
 8002b4c:	200085e4 	.word	0x200085e4
 8002b50:	40010000 	.word	0x40010000

08002b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

	  led_set_color(LED_WHITE);
 8002b66:	222f      	movs	r2, #47	; 0x2f
 8002b68:	212f      	movs	r1, #47	; 0x2f
 8002b6a:	202f      	movs	r0, #47	; 0x2f
 8002b6c:	f7fe fb52 	bl	8001214 <led_set_color>
 8002b70:	e7f9      	b.n	8002b66 <HardFault_Handler+0x4>

08002b72 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b72:	b480      	push	{r7}
 8002b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b76:	e7fe      	b.n	8002b76 <MemManage_Handler+0x4>

08002b78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b7c:	e7fe      	b.n	8002b7c <BusFault_Handler+0x4>

08002b7e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b7e:	b480      	push	{r7}
 8002b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b82:	e7fe      	b.n	8002b82 <UsageFault_Handler+0x4>

08002b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
	...

08002b94 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002b98:	4802      	ldr	r0, [pc, #8]	; (8002ba4 <DMA1_Stream1_IRQHandler+0x10>)
 8002b9a:	f001 fdbd 	bl	8004718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002b9e:	bf00      	nop
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	20008744 	.word	0x20008744

08002ba8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002bac:	4802      	ldr	r0, [pc, #8]	; (8002bb8 <DMA1_Stream3_IRQHandler+0x10>)
 8002bae:	f001 fdb3 	bl	8004718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	200087e4 	.word	0x200087e4

08002bbc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002bc0:	4802      	ldr	r0, [pc, #8]	; (8002bcc <CAN1_RX0_IRQHandler+0x10>)
 8002bc2:	f001 f8ff 	bl	8003dc4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20008318 	.word	0x20008318

08002bd0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bd4:	4802      	ldr	r0, [pc, #8]	; (8002be0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002bd6:	f003 fe9f 	bl	8006918 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	200085e4 	.word	0x200085e4

08002be4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002be8:	4802      	ldr	r0, [pc, #8]	; (8002bf4 <USART1_IRQHandler+0x10>)
 8002bea:	f004 fef9 	bl	80079e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	20008964 	.word	0x20008964

08002bf8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002bfc:	4802      	ldr	r0, [pc, #8]	; (8002c08 <USART3_IRQHandler+0x10>)
 8002bfe:	f004 feef 	bl	80079e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	200087a4 	.word	0x200087a4

08002c0c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002c10:	4802      	ldr	r0, [pc, #8]	; (8002c1c <DMA2_Stream1_IRQHandler+0x10>)
 8002c12:	f001 fd81 	bl	8004718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	200086e4 	.word	0x200086e4

08002c20 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c24:	4802      	ldr	r0, [pc, #8]	; (8002c30 <DMA2_Stream2_IRQHandler+0x10>)
 8002c26:	f001 fd77 	bl	8004718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	20008904 	.word	0x20008904

08002c34 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002c38:	4802      	ldr	r0, [pc, #8]	; (8002c44 <DMA2_Stream6_IRQHandler+0x10>)
 8002c3a:	f001 fd6d 	bl	8004718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	200088a4 	.word	0x200088a4

08002c48 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c4c:	4802      	ldr	r0, [pc, #8]	; (8002c58 <DMA2_Stream7_IRQHandler+0x10>)
 8002c4e:	f001 fd63 	bl	8004718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20008844 	.word	0x20008844

08002c5c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002c60:	4802      	ldr	r0, [pc, #8]	; (8002c6c <USART6_IRQHandler+0x10>)
 8002c62:	f004 febd 	bl	80079e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	200089a4 	.word	0x200089a4

08002c70 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8002c74:	4802      	ldr	r0, [pc, #8]	; (8002c80 <QUADSPI_IRQHandler+0x10>)
 8002c76:	f002 f9e3 	bl	8005040 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20008598 	.word	0x20008598

08002c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c88:	4b08      	ldr	r3, [pc, #32]	; (8002cac <SystemInit+0x28>)
 8002c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8e:	4a07      	ldr	r2, [pc, #28]	; (8002cac <SystemInit+0x28>)
 8002c90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002c98:	4b04      	ldr	r3, [pc, #16]	; (8002cac <SystemInit+0x28>)
 8002c9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c9e:	609a      	str	r2, [r3, #8]
#endif
}
 8002ca0:	bf00      	nop
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	e000ed00 	.word	0xe000ed00

08002cb0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cb6:	f107 0308 	add.w	r3, r7, #8
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	605a      	str	r2, [r3, #4]
 8002cc0:	609a      	str	r2, [r3, #8]
 8002cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cc4:	463b      	mov	r3, r7
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002ccc:	4b1d      	ldr	r3, [pc, #116]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002cce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49;
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002cd6:	2231      	movs	r2, #49	; 0x31
 8002cd8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002cda:	4b1a      	ldr	r3, [pc, #104]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002cdc:	2210      	movs	r2, #16
 8002cde:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002ce0:	4b18      	ldr	r3, [pc, #96]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002ce2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ce6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ce8:	4b16      	ldr	r3, [pc, #88]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cee:	4b15      	ldr	r3, [pc, #84]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002cf4:	4813      	ldr	r0, [pc, #76]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002cf6:	f003 fd8b 	bl	8006810 <HAL_TIM_Base_Init>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002d00:	f7ff fdf0 	bl	80028e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d0a:	f107 0308 	add.w	r3, r7, #8
 8002d0e:	4619      	mov	r1, r3
 8002d10:	480c      	ldr	r0, [pc, #48]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002d12:	f003 ffcf 	bl	8006cb4 <HAL_TIM_ConfigClockSource>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002d1c:	f7ff fde2 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d20:	2300      	movs	r3, #0
 8002d22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d24:	2300      	movs	r3, #0
 8002d26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d28:	463b      	mov	r3, r7
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4805      	ldr	r0, [pc, #20]	; (8002d44 <MX_TIM2_Init+0x94>)
 8002d2e:	f004 fbc1 	bl	80074b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002d38:	f7ff fdd4 	bl	80028e4 <Error_Handler>
  }

}
 8002d3c:	bf00      	nop
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	200086a4 	.word	0x200086a4

08002d48 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d4e:	f107 0308 	add.w	r3, r7, #8
 8002d52:	2200      	movs	r2, #0
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	605a      	str	r2, [r3, #4]
 8002d58:	609a      	str	r2, [r3, #8]
 8002d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d5c:	463b      	mov	r3, r7
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8002d64:	4b1d      	ldr	r3, [pc, #116]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002d66:	4a1e      	ldr	r2, [pc, #120]	; (8002de0 <MX_TIM3_Init+0x98>)
 8002d68:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002d6a:	4b1c      	ldr	r3, [pc, #112]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d70:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1125;
 8002d76:	4b19      	ldr	r3, [pc, #100]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002d78:	f240 4265 	movw	r2, #1125	; 0x465
 8002d7c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d7e:	4b17      	ldr	r3, [pc, #92]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d84:	4b15      	ldr	r3, [pc, #84]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d8a:	4814      	ldr	r0, [pc, #80]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002d8c:	f003 fd40 	bl	8006810 <HAL_TIM_Base_Init>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002d96:	f7ff fda5 	bl	80028e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002da0:	f107 0308 	add.w	r3, r7, #8
 8002da4:	4619      	mov	r1, r3
 8002da6:	480d      	ldr	r0, [pc, #52]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002da8:	f003 ff84 	bl	8006cb4 <HAL_TIM_ConfigClockSource>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002db2:	f7ff fd97 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002db6:	2320      	movs	r3, #32
 8002db8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002dbe:	463b      	mov	r3, r7
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4806      	ldr	r0, [pc, #24]	; (8002ddc <MX_TIM3_Init+0x94>)
 8002dc4:	f004 fb76 	bl	80074b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002dce:	f7ff fd89 	bl	80028e4 <Error_Handler>
  }

}
 8002dd2:	bf00      	nop
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	20008664 	.word	0x20008664
 8002de0:	40000400 	.word	0x40000400

08002de4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b096      	sub	sp, #88	; 0x58
 8002de8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	605a      	str	r2, [r3, #4]
 8002df4:	609a      	str	r2, [r3, #8]
 8002df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002df8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	605a      	str	r2, [r3, #4]
 8002e0c:	609a      	str	r2, [r3, #8]
 8002e0e:	60da      	str	r2, [r3, #12]
 8002e10:	611a      	str	r2, [r3, #16]
 8002e12:	615a      	str	r2, [r3, #20]
 8002e14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002e16:	1d3b      	adds	r3, r7, #4
 8002e18:	2220      	movs	r2, #32
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f007 ff65 	bl	800acec <memset>

  htim8.Instance = TIM8;
 8002e22:	4b4b      	ldr	r3, [pc, #300]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e24:	4a4b      	ldr	r2, [pc, #300]	; (8002f54 <MX_TIM8_Init+0x170>)
 8002e26:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002e28:	4b49      	ldr	r3, [pc, #292]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e2e:	4b48      	ldr	r3, [pc, #288]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 255;
 8002e34:	4b46      	ldr	r3, [pc, #280]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e36:	22ff      	movs	r2, #255	; 0xff
 8002e38:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e3a:	4b45      	ldr	r3, [pc, #276]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002e40:	4b43      	ldr	r3, [pc, #268]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e46:	4b42      	ldr	r3, [pc, #264]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002e4c:	4840      	ldr	r0, [pc, #256]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e4e:	f003 fcdf 	bl	8006810 <HAL_TIM_Base_Init>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8002e58:	f7ff fd44 	bl	80028e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e60:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002e62:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002e66:	4619      	mov	r1, r3
 8002e68:	4839      	ldr	r0, [pc, #228]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e6a:	f003 ff23 	bl	8006cb4 <HAL_TIM_ConfigClockSource>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8002e74:	f7ff fd36 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002e78:	4835      	ldr	r0, [pc, #212]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e7a:	f003 fd18 	bl	80068ae <HAL_TIM_PWM_Init>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002e84:	f7ff fd2e 	bl	80028e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002e90:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e94:	4619      	mov	r1, r3
 8002e96:	482e      	ldr	r0, [pc, #184]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002e98:	f004 fb0c 	bl	80074b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8002ea2:	f7ff fd1f 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ea6:	2360      	movs	r3, #96	; 0x60
 8002ea8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 128;
 8002eaa:	2380      	movs	r3, #128	; 0x80
 8002eac:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8002eb2:	2308      	movs	r3, #8
 8002eb4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ec2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4821      	ldr	r0, [pc, #132]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002ecc:	f003 fe2c 	bl	8006b28 <HAL_TIM_PWM_ConfigChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8002ed6:	f7ff fd05 	bl	80028e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002eda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ede:	2204      	movs	r2, #4
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	481b      	ldr	r0, [pc, #108]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002ee4:	f003 fe20 	bl	8006b28 <HAL_TIM_PWM_ConfigChannel>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 8002eee:	f7ff fcf9 	bl	80028e4 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002efa:	2208      	movs	r2, #8
 8002efc:	4619      	mov	r1, r3
 8002efe:	4814      	ldr	r0, [pc, #80]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002f00:	f003 fe12 	bl	8006b28 <HAL_TIM_PWM_ConfigChannel>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8002f0a:	f7ff fceb 	bl	80028e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f12:	2300      	movs	r3, #0
 8002f14:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f26:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002f2c:	1d3b      	adds	r3, r7, #4
 8002f2e:	4619      	mov	r1, r3
 8002f30:	4807      	ldr	r0, [pc, #28]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002f32:	f004 fb3b 	bl	80075ac <HAL_TIMEx_ConfigBreakDeadTime>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_TIM8_Init+0x15c>
  {
    Error_Handler();
 8002f3c:	f7ff fcd2 	bl	80028e4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8002f40:	4803      	ldr	r0, [pc, #12]	; (8002f50 <MX_TIM8_Init+0x16c>)
 8002f42:	f000 f855 	bl	8002ff0 <HAL_TIM_MspPostInit>

}
 8002f46:	bf00      	nop
 8002f48:	3758      	adds	r7, #88	; 0x58
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20008624 	.word	0x20008624
 8002f54:	40010400 	.word	0x40010400

08002f58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b087      	sub	sp, #28
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f68:	d10e      	bne.n	8002f88 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	617b      	str	r3, [r7, #20]
 8002f6e:	4b1d      	ldr	r3, [pc, #116]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f72:	4a1c      	ldr	r2, [pc, #112]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	6413      	str	r3, [r2, #64]	; 0x40
 8002f7a:	4b1a      	ldr	r3, [pc, #104]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002f86:	e026      	b.n	8002fd6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM3)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a16      	ldr	r2, [pc, #88]	; (8002fe8 <HAL_TIM_Base_MspInit+0x90>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d10e      	bne.n	8002fb0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	4b13      	ldr	r3, [pc, #76]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9a:	4a12      	ldr	r2, [pc, #72]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002f9c:	f043 0302 	orr.w	r3, r3, #2
 8002fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fa2:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]
}
 8002fae:	e012      	b.n	8002fd6 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM8)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a0d      	ldr	r2, [pc, #52]	; (8002fec <HAL_TIM_Base_MspInit+0x94>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d10d      	bne.n	8002fd6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	4b09      	ldr	r3, [pc, #36]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc2:	4a08      	ldr	r2, [pc, #32]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002fc4:	f043 0302 	orr.w	r3, r3, #2
 8002fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8002fca:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <HAL_TIM_Base_MspInit+0x8c>)
 8002fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	60fb      	str	r3, [r7, #12]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
}
 8002fd6:	bf00      	nop
 8002fd8:	371c      	adds	r7, #28
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	40000400 	.word	0x40000400
 8002fec:	40010400 	.word	0x40010400

08002ff0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08a      	sub	sp, #40	; 0x28
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff8:	f107 0314 	add.w	r3, r7, #20
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a21      	ldr	r2, [pc, #132]	; (8003094 <HAL_TIM_MspPostInit+0xa4>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d13c      	bne.n	800308c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	4b20      	ldr	r3, [pc, #128]	; (8003098 <HAL_TIM_MspPostInit+0xa8>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	4a1f      	ldr	r2, [pc, #124]	; (8003098 <HAL_TIM_MspPostInit+0xa8>)
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	6313      	str	r3, [r2, #48]	; 0x30
 8003022:	4b1d      	ldr	r3, [pc, #116]	; (8003098 <HAL_TIM_MspPostInit+0xa8>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	613b      	str	r3, [r7, #16]
 800302c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	4b19      	ldr	r3, [pc, #100]	; (8003098 <HAL_TIM_MspPostInit+0xa8>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003036:	4a18      	ldr	r2, [pc, #96]	; (8003098 <HAL_TIM_MspPostInit+0xa8>)
 8003038:	f043 0302 	orr.w	r3, r3, #2
 800303c:	6313      	str	r3, [r2, #48]	; 0x30
 800303e:	4b16      	ldr	r3, [pc, #88]	; (8003098 <HAL_TIM_MspPostInit+0xa8>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PA7     ------> TIM8_CH1N
    PB14     ------> TIM8_CH2N
    PB15     ------> TIM8_CH3N
    */
    GPIO_InitStruct.Pin = LED_RED_Pin;
 800304a:	2380      	movs	r3, #128	; 0x80
 800304c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304e:	2302      	movs	r3, #2
 8003050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003056:	2300      	movs	r3, #0
 8003058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800305a:	2303      	movs	r3, #3
 800305c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 800305e:	f107 0314 	add.w	r3, r7, #20
 8003062:	4619      	mov	r1, r3
 8003064:	480d      	ldr	r0, [pc, #52]	; (800309c <HAL_TIM_MspPostInit+0xac>)
 8003066:	f001 fdc1 	bl	8004bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 800306a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800306e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003070:	2302      	movs	r3, #2
 8003072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003074:	2300      	movs	r3, #0
 8003076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003078:	2300      	movs	r3, #0
 800307a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800307c:	2303      	movs	r3, #3
 800307e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003080:	f107 0314 	add.w	r3, r7, #20
 8003084:	4619      	mov	r1, r3
 8003086:	4806      	ldr	r0, [pc, #24]	; (80030a0 <HAL_TIM_MspPostInit+0xb0>)
 8003088:	f001 fdb0 	bl	8004bec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800308c:	bf00      	nop
 800308e:	3728      	adds	r7, #40	; 0x28
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40010400 	.word	0x40010400
 8003098:	40023800 	.word	0x40023800
 800309c:	40020000 	.word	0x40020000
 80030a0:	40020400 	.word	0x40020400

080030a4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030aa:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <MX_USART1_UART_Init+0x50>)
 80030ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030ae:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030b6:	4b0e      	ldr	r3, [pc, #56]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030bc:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030be:	2200      	movs	r2, #0
 80030c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030c2:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030c8:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030ca:	220c      	movs	r2, #12
 80030cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030ce:	4b08      	ldr	r3, [pc, #32]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030d4:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80030da:	4805      	ldr	r0, [pc, #20]	; (80030f0 <MX_USART1_UART_Init+0x4c>)
 80030dc:	f004 fb3e 	bl	800775c <HAL_HalfDuplex_Init>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80030e6:	f7ff fbfd 	bl	80028e4 <Error_Handler>
  }

}
 80030ea:	bf00      	nop
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20008964 	.word	0x20008964
 80030f4:	40011000 	.word	0x40011000

080030f8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80030fc:	4b11      	ldr	r3, [pc, #68]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 80030fe:	4a12      	ldr	r2, [pc, #72]	; (8003148 <MX_USART3_UART_Init+0x50>)
 8003100:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003102:	4b10      	ldr	r3, [pc, #64]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 8003104:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003108:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800310a:	4b0e      	ldr	r3, [pc, #56]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 800310c:	2200      	movs	r2, #0
 800310e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003110:	4b0c      	ldr	r3, [pc, #48]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 8003112:	2200      	movs	r2, #0
 8003114:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003116:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 8003118:	2200      	movs	r2, #0
 800311a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800311c:	4b09      	ldr	r3, [pc, #36]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 800311e:	220c      	movs	r2, #12
 8003120:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003122:	4b08      	ldr	r3, [pc, #32]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 8003124:	2200      	movs	r2, #0
 8003126:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003128:	4b06      	ldr	r3, [pc, #24]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 800312a:	2200      	movs	r2, #0
 800312c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800312e:	4805      	ldr	r0, [pc, #20]	; (8003144 <MX_USART3_UART_Init+0x4c>)
 8003130:	f004 fac7 	bl	80076c2 <HAL_UART_Init>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800313a:	f7ff fbd3 	bl	80028e4 <Error_Handler>
  }

}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	200087a4 	.word	0x200087a4
 8003148:	40004800 	.word	0x40004800

0800314c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8003150:	4b11      	ldr	r3, [pc, #68]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 8003152:	4a12      	ldr	r2, [pc, #72]	; (800319c <MX_USART6_UART_Init+0x50>)
 8003154:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003156:	4b10      	ldr	r3, [pc, #64]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 8003158:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800315c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800315e:	4b0e      	ldr	r3, [pc, #56]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003164:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 8003166:	2200      	movs	r2, #0
 8003168:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800316a:	4b0b      	ldr	r3, [pc, #44]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 800316c:	2200      	movs	r2, #0
 800316e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003170:	4b09      	ldr	r3, [pc, #36]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 8003172:	220c      	movs	r2, #12
 8003174:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003176:	4b08      	ldr	r3, [pc, #32]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 8003178:	2200      	movs	r2, #0
 800317a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800317c:	4b06      	ldr	r3, [pc, #24]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 800317e:	2200      	movs	r2, #0
 8003180:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003182:	4805      	ldr	r0, [pc, #20]	; (8003198 <MX_USART6_UART_Init+0x4c>)
 8003184:	f004 fa9d 	bl	80076c2 <HAL_UART_Init>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800318e:	f7ff fba9 	bl	80028e4 <Error_Handler>
  }

}
 8003192:	bf00      	nop
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	200089a4 	.word	0x200089a4
 800319c:	40011400 	.word	0x40011400

080031a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b08e      	sub	sp, #56	; 0x38
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031ac:	2200      	movs	r2, #0
 80031ae:	601a      	str	r2, [r3, #0]
 80031b0:	605a      	str	r2, [r3, #4]
 80031b2:	609a      	str	r2, [r3, #8]
 80031b4:	60da      	str	r2, [r3, #12]
 80031b6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a4b      	ldr	r2, [pc, #300]	; (80032ec <HAL_UART_MspInit+0x14c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	f040 80a2 	bne.w	8003308 <HAL_UART_MspInit+0x168>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031c4:	2300      	movs	r3, #0
 80031c6:	623b      	str	r3, [r7, #32]
 80031c8:	4b49      	ldr	r3, [pc, #292]	; (80032f0 <HAL_UART_MspInit+0x150>)
 80031ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031cc:	4a48      	ldr	r2, [pc, #288]	; (80032f0 <HAL_UART_MspInit+0x150>)
 80031ce:	f043 0310 	orr.w	r3, r3, #16
 80031d2:	6453      	str	r3, [r2, #68]	; 0x44
 80031d4:	4b46      	ldr	r3, [pc, #280]	; (80032f0 <HAL_UART_MspInit+0x150>)
 80031d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d8:	f003 0310 	and.w	r3, r3, #16
 80031dc:	623b      	str	r3, [r7, #32]
 80031de:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e0:	2300      	movs	r3, #0
 80031e2:	61fb      	str	r3, [r7, #28]
 80031e4:	4b42      	ldr	r3, [pc, #264]	; (80032f0 <HAL_UART_MspInit+0x150>)
 80031e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e8:	4a41      	ldr	r2, [pc, #260]	; (80032f0 <HAL_UART_MspInit+0x150>)
 80031ea:	f043 0301 	orr.w	r3, r3, #1
 80031ee:	6313      	str	r3, [r2, #48]	; 0x30
 80031f0:	4b3f      	ldr	r3, [pc, #252]	; (80032f0 <HAL_UART_MspInit+0x150>)
 80031f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f4:	f003 0301 	and.w	r3, r3, #1
 80031f8:	61fb      	str	r3, [r7, #28]
 80031fa:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = SERVO_TX_Pin;
 80031fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003200:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003202:	2312      	movs	r3, #18
 8003204:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003206:	2301      	movs	r3, #1
 8003208:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800320a:	2303      	movs	r3, #3
 800320c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800320e:	2307      	movs	r3, #7
 8003210:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_TX_GPIO_Port, &GPIO_InitStruct);
 8003212:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003216:	4619      	mov	r1, r3
 8003218:	4836      	ldr	r0, [pc, #216]	; (80032f4 <HAL_UART_MspInit+0x154>)
 800321a:	f001 fce7 	bl	8004bec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800321e:	4b36      	ldr	r3, [pc, #216]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003220:	4a36      	ldr	r2, [pc, #216]	; (80032fc <HAL_UART_MspInit+0x15c>)
 8003222:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003224:	4b34      	ldr	r3, [pc, #208]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003226:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800322a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800322c:	4b32      	ldr	r3, [pc, #200]	; (80032f8 <HAL_UART_MspInit+0x158>)
 800322e:	2200      	movs	r2, #0
 8003230:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003232:	4b31      	ldr	r3, [pc, #196]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003234:	2200      	movs	r2, #0
 8003236:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003238:	4b2f      	ldr	r3, [pc, #188]	; (80032f8 <HAL_UART_MspInit+0x158>)
 800323a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800323e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003240:	4b2d      	ldr	r3, [pc, #180]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003242:	2200      	movs	r2, #0
 8003244:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003246:	4b2c      	ldr	r3, [pc, #176]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003248:	2200      	movs	r2, #0
 800324a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800324c:	4b2a      	ldr	r3, [pc, #168]	; (80032f8 <HAL_UART_MspInit+0x158>)
 800324e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003252:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003254:	4b28      	ldr	r3, [pc, #160]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003256:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800325a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800325c:	4b26      	ldr	r3, [pc, #152]	; (80032f8 <HAL_UART_MspInit+0x158>)
 800325e:	2200      	movs	r2, #0
 8003260:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003262:	4825      	ldr	r0, [pc, #148]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003264:	f001 f8c0 	bl	80043e8 <HAL_DMA_Init>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 800326e:	f7ff fb39 	bl	80028e4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a20      	ldr	r2, [pc, #128]	; (80032f8 <HAL_UART_MspInit+0x158>)
 8003276:	635a      	str	r2, [r3, #52]	; 0x34
 8003278:	4a1f      	ldr	r2, [pc, #124]	; (80032f8 <HAL_UART_MspInit+0x158>)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800327e:	4b20      	ldr	r3, [pc, #128]	; (8003300 <HAL_UART_MspInit+0x160>)
 8003280:	4a20      	ldr	r2, [pc, #128]	; (8003304 <HAL_UART_MspInit+0x164>)
 8003282:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003284:	4b1e      	ldr	r3, [pc, #120]	; (8003300 <HAL_UART_MspInit+0x160>)
 8003286:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800328a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800328c:	4b1c      	ldr	r3, [pc, #112]	; (8003300 <HAL_UART_MspInit+0x160>)
 800328e:	2240      	movs	r2, #64	; 0x40
 8003290:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003292:	4b1b      	ldr	r3, [pc, #108]	; (8003300 <HAL_UART_MspInit+0x160>)
 8003294:	2200      	movs	r2, #0
 8003296:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003298:	4b19      	ldr	r3, [pc, #100]	; (8003300 <HAL_UART_MspInit+0x160>)
 800329a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800329e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032a0:	4b17      	ldr	r3, [pc, #92]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032a6:	4b16      	ldr	r3, [pc, #88]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80032ac:	4b14      	ldr	r3, [pc, #80]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80032b2:	4b13      	ldr	r3, [pc, #76]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80032b8:	4b11      	ldr	r3, [pc, #68]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80032be:	4810      	ldr	r0, [pc, #64]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032c0:	f001 f892 	bl	80043e8 <HAL_DMA_Init>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80032ca:	f7ff fb0b 	bl	80028e4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a0b      	ldr	r2, [pc, #44]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032d2:	631a      	str	r2, [r3, #48]	; 0x30
 80032d4:	4a0a      	ldr	r2, [pc, #40]	; (8003300 <HAL_UART_MspInit+0x160>)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80032da:	2200      	movs	r2, #0
 80032dc:	2105      	movs	r1, #5
 80032de:	2025      	movs	r0, #37	; 0x25
 80032e0:	f001 f858 	bl	8004394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032e4:	2025      	movs	r0, #37	; 0x25
 80032e6:	f001 f871 	bl	80043cc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80032ea:	e16d      	b.n	80035c8 <HAL_UART_MspInit+0x428>
 80032ec:	40011000 	.word	0x40011000
 80032f0:	40023800 	.word	0x40023800
 80032f4:	40020000 	.word	0x40020000
 80032f8:	20008904 	.word	0x20008904
 80032fc:	40026440 	.word	0x40026440
 8003300:	20008844 	.word	0x20008844
 8003304:	400264b8 	.word	0x400264b8
  else if(uartHandle->Instance==USART3)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a5a      	ldr	r2, [pc, #360]	; (8003478 <HAL_UART_MspInit+0x2d8>)
 800330e:	4293      	cmp	r3, r2
 8003310:	f040 80c2 	bne.w	8003498 <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003314:	2300      	movs	r3, #0
 8003316:	61bb      	str	r3, [r7, #24]
 8003318:	4b58      	ldr	r3, [pc, #352]	; (800347c <HAL_UART_MspInit+0x2dc>)
 800331a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331c:	4a57      	ldr	r2, [pc, #348]	; (800347c <HAL_UART_MspInit+0x2dc>)
 800331e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003322:	6413      	str	r3, [r2, #64]	; 0x40
 8003324:	4b55      	ldr	r3, [pc, #340]	; (800347c <HAL_UART_MspInit+0x2dc>)
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800332c:	61bb      	str	r3, [r7, #24]
 800332e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003330:	2300      	movs	r3, #0
 8003332:	617b      	str	r3, [r7, #20]
 8003334:	4b51      	ldr	r3, [pc, #324]	; (800347c <HAL_UART_MspInit+0x2dc>)
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	4a50      	ldr	r2, [pc, #320]	; (800347c <HAL_UART_MspInit+0x2dc>)
 800333a:	f043 0304 	orr.w	r3, r3, #4
 800333e:	6313      	str	r3, [r2, #48]	; 0x30
 8003340:	4b4e      	ldr	r3, [pc, #312]	; (800347c <HAL_UART_MspInit+0x2dc>)
 8003342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800334c:	2300      	movs	r3, #0
 800334e:	613b      	str	r3, [r7, #16]
 8003350:	4b4a      	ldr	r3, [pc, #296]	; (800347c <HAL_UART_MspInit+0x2dc>)
 8003352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003354:	4a49      	ldr	r2, [pc, #292]	; (800347c <HAL_UART_MspInit+0x2dc>)
 8003356:	f043 0302 	orr.w	r3, r3, #2
 800335a:	6313      	str	r3, [r2, #48]	; 0x30
 800335c:	4b47      	ldr	r3, [pc, #284]	; (800347c <HAL_UART_MspInit+0x2dc>)
 800335e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	613b      	str	r3, [r7, #16]
 8003366:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 8003368:	2320      	movs	r3, #32
 800336a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336c:	2302      	movs	r3, #2
 800336e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003370:	2300      	movs	r3, #0
 8003372:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003374:	2303      	movs	r3, #3
 8003376:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003378:	2307      	movs	r3, #7
 800337a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 800337c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003380:	4619      	mov	r1, r3
 8003382:	483f      	ldr	r0, [pc, #252]	; (8003480 <HAL_UART_MspInit+0x2e0>)
 8003384:	f001 fc32 	bl	8004bec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 8003388:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800338c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338e:	2302      	movs	r3, #2
 8003390:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003392:	2300      	movs	r3, #0
 8003394:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003396:	2303      	movs	r3, #3
 8003398:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800339a:	2307      	movs	r3, #7
 800339c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 800339e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033a2:	4619      	mov	r1, r3
 80033a4:	4837      	ldr	r0, [pc, #220]	; (8003484 <HAL_UART_MspInit+0x2e4>)
 80033a6:	f001 fc21 	bl	8004bec <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80033aa:	4b37      	ldr	r3, [pc, #220]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033ac:	4a37      	ldr	r2, [pc, #220]	; (800348c <HAL_UART_MspInit+0x2ec>)
 80033ae:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80033b0:	4b35      	ldr	r3, [pc, #212]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033b6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033b8:	4b33      	ldr	r3, [pc, #204]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033be:	4b32      	ldr	r3, [pc, #200]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033c4:	4b30      	ldr	r3, [pc, #192]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033ca:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033cc:	4b2e      	ldr	r3, [pc, #184]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033d2:	4b2d      	ldr	r3, [pc, #180]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80033d8:	4b2b      	ldr	r3, [pc, #172]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033de:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80033e0:	4b29      	ldr	r3, [pc, #164]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033e6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033e8:	4b27      	ldr	r3, [pc, #156]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80033ee:	4826      	ldr	r0, [pc, #152]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 80033f0:	f000 fffa 	bl	80043e8 <HAL_DMA_Init>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_UART_MspInit+0x25e>
      Error_Handler();
 80033fa:	f7ff fa73 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a21      	ldr	r2, [pc, #132]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 8003402:	635a      	str	r2, [r3, #52]	; 0x34
 8003404:	4a20      	ldr	r2, [pc, #128]	; (8003488 <HAL_UART_MspInit+0x2e8>)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 800340a:	4b21      	ldr	r3, [pc, #132]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 800340c:	4a21      	ldr	r2, [pc, #132]	; (8003494 <HAL_UART_MspInit+0x2f4>)
 800340e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003410:	4b1f      	ldr	r3, [pc, #124]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 8003412:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003416:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003418:	4b1d      	ldr	r3, [pc, #116]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 800341a:	2240      	movs	r2, #64	; 0x40
 800341c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800341e:	4b1c      	ldr	r3, [pc, #112]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 8003420:	2200      	movs	r2, #0
 8003422:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003424:	4b1a      	ldr	r3, [pc, #104]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 8003426:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800342a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800342c:	4b18      	ldr	r3, [pc, #96]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 800342e:	2200      	movs	r2, #0
 8003430:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003432:	4b17      	ldr	r3, [pc, #92]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 8003434:	2200      	movs	r2, #0
 8003436:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003438:	4b15      	ldr	r3, [pc, #84]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 800343a:	2200      	movs	r2, #0
 800343c:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800343e:	4b14      	ldr	r3, [pc, #80]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 8003440:	2200      	movs	r2, #0
 8003442:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003444:	4b12      	ldr	r3, [pc, #72]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 8003446:	2200      	movs	r2, #0
 8003448:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800344a:	4811      	ldr	r0, [pc, #68]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 800344c:	f000 ffcc 	bl	80043e8 <HAL_DMA_Init>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 8003456:	f7ff fa45 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a0c      	ldr	r2, [pc, #48]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 800345e:	631a      	str	r2, [r3, #48]	; 0x30
 8003460:	4a0b      	ldr	r2, [pc, #44]	; (8003490 <HAL_UART_MspInit+0x2f0>)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003466:	2200      	movs	r2, #0
 8003468:	2105      	movs	r1, #5
 800346a:	2027      	movs	r0, #39	; 0x27
 800346c:	f000 ff92 	bl	8004394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003470:	2027      	movs	r0, #39	; 0x27
 8003472:	f000 ffab 	bl	80043cc <HAL_NVIC_EnableIRQ>
}
 8003476:	e0a7      	b.n	80035c8 <HAL_UART_MspInit+0x428>
 8003478:	40004800 	.word	0x40004800
 800347c:	40023800 	.word	0x40023800
 8003480:	40020800 	.word	0x40020800
 8003484:	40020400 	.word	0x40020400
 8003488:	20008744 	.word	0x20008744
 800348c:	40026028 	.word	0x40026028
 8003490:	200087e4 	.word	0x200087e4
 8003494:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a4c      	ldr	r2, [pc, #304]	; (80035d0 <HAL_UART_MspInit+0x430>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	f040 8092 	bne.w	80035c8 <HAL_UART_MspInit+0x428>
    __HAL_RCC_USART6_CLK_ENABLE();
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	4b4a      	ldr	r3, [pc, #296]	; (80035d4 <HAL_UART_MspInit+0x434>)
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	4a49      	ldr	r2, [pc, #292]	; (80035d4 <HAL_UART_MspInit+0x434>)
 80034ae:	f043 0320 	orr.w	r3, r3, #32
 80034b2:	6453      	str	r3, [r2, #68]	; 0x44
 80034b4:	4b47      	ldr	r3, [pc, #284]	; (80035d4 <HAL_UART_MspInit+0x434>)
 80034b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b8:	f003 0320 	and.w	r3, r3, #32
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034c0:	2300      	movs	r3, #0
 80034c2:	60bb      	str	r3, [r7, #8]
 80034c4:	4b43      	ldr	r3, [pc, #268]	; (80035d4 <HAL_UART_MspInit+0x434>)
 80034c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c8:	4a42      	ldr	r2, [pc, #264]	; (80035d4 <HAL_UART_MspInit+0x434>)
 80034ca:	f043 0304 	orr.w	r3, r3, #4
 80034ce:	6313      	str	r3, [r2, #48]	; 0x30
 80034d0:	4b40      	ldr	r3, [pc, #256]	; (80035d4 <HAL_UART_MspInit+0x434>)
 80034d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d4:	f003 0304 	and.w	r3, r3, #4
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CM4_TX_Pin|CM4_RX_Pin;
 80034dc:	23c0      	movs	r3, #192	; 0xc0
 80034de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e0:	2302      	movs	r3, #2
 80034e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e4:	2300      	movs	r3, #0
 80034e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034e8:	2303      	movs	r3, #3
 80034ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80034ec:	2308      	movs	r3, #8
 80034ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034f4:	4619      	mov	r1, r3
 80034f6:	4838      	ldr	r0, [pc, #224]	; (80035d8 <HAL_UART_MspInit+0x438>)
 80034f8:	f001 fb78 	bl	8004bec <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80034fc:	4b37      	ldr	r3, [pc, #220]	; (80035dc <HAL_UART_MspInit+0x43c>)
 80034fe:	4a38      	ldr	r2, [pc, #224]	; (80035e0 <HAL_UART_MspInit+0x440>)
 8003500:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003502:	4b36      	ldr	r3, [pc, #216]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003504:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003508:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800350a:	4b34      	ldr	r3, [pc, #208]	; (80035dc <HAL_UART_MspInit+0x43c>)
 800350c:	2200      	movs	r2, #0
 800350e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003510:	4b32      	ldr	r3, [pc, #200]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003512:	2200      	movs	r2, #0
 8003514:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003516:	4b31      	ldr	r3, [pc, #196]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003518:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800351c:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800351e:	4b2f      	ldr	r3, [pc, #188]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003520:	2200      	movs	r2, #0
 8003522:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003524:	4b2d      	ldr	r3, [pc, #180]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003526:	2200      	movs	r2, #0
 8003528:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 800352a:	4b2c      	ldr	r3, [pc, #176]	; (80035dc <HAL_UART_MspInit+0x43c>)
 800352c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003530:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003532:	4b2a      	ldr	r3, [pc, #168]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003534:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003538:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800353a:	4b28      	ldr	r3, [pc, #160]	; (80035dc <HAL_UART_MspInit+0x43c>)
 800353c:	2200      	movs	r2, #0
 800353e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003540:	4826      	ldr	r0, [pc, #152]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003542:	f000 ff51 	bl	80043e8 <HAL_DMA_Init>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <HAL_UART_MspInit+0x3b0>
      Error_Handler();
 800354c:	f7ff f9ca 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a22      	ldr	r2, [pc, #136]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003554:	635a      	str	r2, [r3, #52]	; 0x34
 8003556:	4a21      	ldr	r2, [pc, #132]	; (80035dc <HAL_UART_MspInit+0x43c>)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800355c:	4b21      	ldr	r3, [pc, #132]	; (80035e4 <HAL_UART_MspInit+0x444>)
 800355e:	4a22      	ldr	r2, [pc, #136]	; (80035e8 <HAL_UART_MspInit+0x448>)
 8003560:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003562:	4b20      	ldr	r3, [pc, #128]	; (80035e4 <HAL_UART_MspInit+0x444>)
 8003564:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003568:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800356a:	4b1e      	ldr	r3, [pc, #120]	; (80035e4 <HAL_UART_MspInit+0x444>)
 800356c:	2240      	movs	r2, #64	; 0x40
 800356e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003570:	4b1c      	ldr	r3, [pc, #112]	; (80035e4 <HAL_UART_MspInit+0x444>)
 8003572:	2200      	movs	r2, #0
 8003574:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003576:	4b1b      	ldr	r3, [pc, #108]	; (80035e4 <HAL_UART_MspInit+0x444>)
 8003578:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800357c:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800357e:	4b19      	ldr	r3, [pc, #100]	; (80035e4 <HAL_UART_MspInit+0x444>)
 8003580:	2200      	movs	r2, #0
 8003582:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003584:	4b17      	ldr	r3, [pc, #92]	; (80035e4 <HAL_UART_MspInit+0x444>)
 8003586:	2200      	movs	r2, #0
 8003588:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800358a:	4b16      	ldr	r3, [pc, #88]	; (80035e4 <HAL_UART_MspInit+0x444>)
 800358c:	2200      	movs	r2, #0
 800358e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003590:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <HAL_UART_MspInit+0x444>)
 8003592:	2200      	movs	r2, #0
 8003594:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003596:	4b13      	ldr	r3, [pc, #76]	; (80035e4 <HAL_UART_MspInit+0x444>)
 8003598:	2200      	movs	r2, #0
 800359a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800359c:	4811      	ldr	r0, [pc, #68]	; (80035e4 <HAL_UART_MspInit+0x444>)
 800359e:	f000 ff23 	bl	80043e8 <HAL_DMA_Init>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <HAL_UART_MspInit+0x40c>
      Error_Handler();
 80035a8:	f7ff f99c 	bl	80028e4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a0d      	ldr	r2, [pc, #52]	; (80035e4 <HAL_UART_MspInit+0x444>)
 80035b0:	631a      	str	r2, [r3, #48]	; 0x30
 80035b2:	4a0c      	ldr	r2, [pc, #48]	; (80035e4 <HAL_UART_MspInit+0x444>)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80035b8:	2200      	movs	r2, #0
 80035ba:	2105      	movs	r1, #5
 80035bc:	2047      	movs	r0, #71	; 0x47
 80035be:	f000 fee9 	bl	8004394 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80035c2:	2047      	movs	r0, #71	; 0x47
 80035c4:	f000 ff02 	bl	80043cc <HAL_NVIC_EnableIRQ>
}
 80035c8:	bf00      	nop
 80035ca:	3738      	adds	r7, #56	; 0x38
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40011400 	.word	0x40011400
 80035d4:	40023800 	.word	0x40023800
 80035d8:	40020800 	.word	0x40020800
 80035dc:	200086e4 	.word	0x200086e4
 80035e0:	40026428 	.word	0x40026428
 80035e4:	200088a4 	.word	0x200088a4
 80035e8:	400264a0 	.word	0x400264a0

080035ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80035ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003624 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80035f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80035f2:	e003      	b.n	80035fc <LoopCopyDataInit>

080035f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80035f4:	4b0c      	ldr	r3, [pc, #48]	; (8003628 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80035f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80035f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80035fa:	3104      	adds	r1, #4

080035fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80035fc:	480b      	ldr	r0, [pc, #44]	; (800362c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80035fe:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003600:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003602:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003604:	d3f6      	bcc.n	80035f4 <CopyDataInit>
  ldr  r2, =_sbss
 8003606:	4a0b      	ldr	r2, [pc, #44]	; (8003634 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003608:	e002      	b.n	8003610 <LoopFillZerobss>

0800360a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800360a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800360c:	f842 3b04 	str.w	r3, [r2], #4

08003610 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003610:	4b09      	ldr	r3, [pc, #36]	; (8003638 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003612:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003614:	d3f9      	bcc.n	800360a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003616:	f7ff fb35 	bl	8002c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800361a:	f007 fb35 	bl	800ac88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800361e:	f7ff f8bd 	bl	800279c <main>
  bx  lr    
 8003622:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003624:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003628:	0800afa0 	.word	0x0800afa0
  ldr  r0, =_sdata
 800362c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003630:	20000050 	.word	0x20000050
  ldr  r2, =_sbss
 8003634:	20000050 	.word	0x20000050
  ldr  r3, = _ebss
 8003638:	200089e8 	.word	0x200089e8

0800363c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800363c:	e7fe      	b.n	800363c <ADC_IRQHandler>
	...

08003640 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003644:	4b0e      	ldr	r3, [pc, #56]	; (8003680 <HAL_Init+0x40>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a0d      	ldr	r2, [pc, #52]	; (8003680 <HAL_Init+0x40>)
 800364a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800364e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003650:	4b0b      	ldr	r3, [pc, #44]	; (8003680 <HAL_Init+0x40>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a0a      	ldr	r2, [pc, #40]	; (8003680 <HAL_Init+0x40>)
 8003656:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800365a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800365c:	4b08      	ldr	r3, [pc, #32]	; (8003680 <HAL_Init+0x40>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a07      	ldr	r2, [pc, #28]	; (8003680 <HAL_Init+0x40>)
 8003662:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003666:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003668:	2003      	movs	r0, #3
 800366a:	f000 fe88 	bl	800437e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800366e:	2000      	movs	r0, #0
 8003670:	f7ff fa18 	bl	8002aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003674:	f7ff f9ea 	bl	8002a4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40023c00 	.word	0x40023c00

08003684 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003684:	b480      	push	{r7}
 8003686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003688:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <HAL_IncTick+0x20>)
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	461a      	mov	r2, r3
 800368e:	4b06      	ldr	r3, [pc, #24]	; (80036a8 <HAL_IncTick+0x24>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4413      	add	r3, r2
 8003694:	4a04      	ldr	r2, [pc, #16]	; (80036a8 <HAL_IncTick+0x24>)
 8003696:	6013      	str	r3, [r2, #0]
}
 8003698:	bf00      	nop
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	20000048 	.word	0x20000048
 80036a8:	200089e4 	.word	0x200089e4

080036ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  return uwTick;
 80036b0:	4b03      	ldr	r3, [pc, #12]	; (80036c0 <HAL_GetTick+0x14>)
 80036b2:	681b      	ldr	r3, [r3, #0]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop
 80036c0:	200089e4 	.word	0x200089e4

080036c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e0ed      	b.n	80038b2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d102      	bne.n	80036e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7fe fee2 	bl	80024ac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 0202 	bic.w	r2, r2, #2
 80036f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036f8:	f7ff ffd8 	bl	80036ac <HAL_GetTick>
 80036fc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036fe:	e012      	b.n	8003726 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003700:	f7ff ffd4 	bl	80036ac <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b0a      	cmp	r3, #10
 800370c:	d90b      	bls.n	8003726 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2205      	movs	r2, #5
 800371e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e0c5      	b.n	80038b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d1e5      	bne.n	8003700 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003744:	f7ff ffb2 	bl	80036ac <HAL_GetTick>
 8003748:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800374a:	e012      	b.n	8003772 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800374c:	f7ff ffae 	bl	80036ac <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b0a      	cmp	r3, #10
 8003758:	d90b      	bls.n	8003772 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2205      	movs	r2, #5
 800376a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e09f      	b.n	80038b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0e5      	beq.n	800374c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	7e1b      	ldrb	r3, [r3, #24]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d108      	bne.n	800379a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	e007      	b.n	80037aa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7e5b      	ldrb	r3, [r3, #25]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d108      	bne.n	80037c4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	e007      	b.n	80037d4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	7e9b      	ldrb	r3, [r3, #26]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d108      	bne.n	80037ee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0220 	orr.w	r2, r2, #32
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	e007      	b.n	80037fe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0220 	bic.w	r2, r2, #32
 80037fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	7edb      	ldrb	r3, [r3, #27]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d108      	bne.n	8003818 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0210 	bic.w	r2, r2, #16
 8003814:	601a      	str	r2, [r3, #0]
 8003816:	e007      	b.n	8003828 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0210 	orr.w	r2, r2, #16
 8003826:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	7f1b      	ldrb	r3, [r3, #28]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d108      	bne.n	8003842 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 0208 	orr.w	r2, r2, #8
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	e007      	b.n	8003852 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0208 	bic.w	r2, r2, #8
 8003850:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	7f5b      	ldrb	r3, [r3, #29]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d108      	bne.n	800386c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f042 0204 	orr.w	r2, r2, #4
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	e007      	b.n	800387c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0204 	bic.w	r2, r2, #4
 800387a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	431a      	orrs	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	431a      	orrs	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	ea42 0103 	orr.w	r1, r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	1e5a      	subs	r2, r3, #1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	430a      	orrs	r2, r1
 80038a0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038d2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80038d4:	7cfb      	ldrb	r3, [r7, #19]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d003      	beq.n	80038e2 <HAL_CAN_ConfigFilter+0x26>
 80038da:	7cfb      	ldrb	r3, [r7, #19]
 80038dc:	2b02      	cmp	r3, #2
 80038de:	f040 80be 	bne.w	8003a5e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80038e2:	4b65      	ldr	r3, [pc, #404]	; (8003a78 <HAL_CAN_ConfigFilter+0x1bc>)
 80038e4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038ec:	f043 0201 	orr.w	r2, r3, #1
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80038fc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	021b      	lsls	r3, r3, #8
 8003912:	431a      	orrs	r2, r3
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	f003 031f 	and.w	r3, r3, #31
 8003922:	2201      	movs	r2, #1
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	43db      	mvns	r3, r3
 8003934:	401a      	ands	r2, r3
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d123      	bne.n	800398c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	43db      	mvns	r3, r3
 800394e:	401a      	ands	r2, r3
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003966:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	3248      	adds	r2, #72	; 0x48
 800396c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003980:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003982:	6979      	ldr	r1, [r7, #20]
 8003984:	3348      	adds	r3, #72	; 0x48
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	440b      	add	r3, r1
 800398a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d122      	bne.n	80039da <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	431a      	orrs	r2, r3
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80039b4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	3248      	adds	r2, #72	; 0x48
 80039ba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039ce:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039d0:	6979      	ldr	r1, [r7, #20]
 80039d2:	3348      	adds	r3, #72	; 0x48
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	440b      	add	r3, r1
 80039d8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d109      	bne.n	80039f6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	43db      	mvns	r3, r3
 80039ec:	401a      	ands	r2, r3
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80039f4:	e007      	b.n	8003a06 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	431a      	orrs	r2, r3
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d109      	bne.n	8003a22 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	43db      	mvns	r3, r3
 8003a18:	401a      	ands	r2, r3
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003a20:	e007      	b.n	8003a32 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d107      	bne.n	8003a4a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	431a      	orrs	r2, r3
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a50:	f023 0201 	bic.w	r2, r3, #1
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	e006      	b.n	8003a6c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
  }
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	371c      	adds	r7, #28
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr
 8003a78:	40006400 	.word	0x40006400

08003a7c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d12e      	bne.n	8003aee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0201 	bic.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003aa8:	f7ff fe00 	bl	80036ac <HAL_GetTick>
 8003aac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003aae:	e012      	b.n	8003ad6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ab0:	f7ff fdfc 	bl	80036ac <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b0a      	cmp	r3, #10
 8003abc:	d90b      	bls.n	8003ad6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2205      	movs	r2, #5
 8003ace:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e012      	b.n	8003afc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1e5      	bne.n	8003ab0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003aea:	2300      	movs	r3, #0
 8003aec:	e006      	b.n	8003afc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
  }
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003b04:	b480      	push	{r7}
 8003b06:	b087      	sub	sp, #28
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b18:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003b1a:	7dfb      	ldrb	r3, [r7, #23]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d003      	beq.n	8003b28 <HAL_CAN_GetRxMessage+0x24>
 8003b20:	7dfb      	ldrb	r3, [r7, #23]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	f040 80f3 	bne.w	8003d0e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10e      	bne.n	8003b4c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f003 0303 	and.w	r3, r3, #3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d116      	bne.n	8003b6a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e0e7      	b.n	8003d1c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d107      	bne.n	8003b6a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e0d8      	b.n	8003d1c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	331b      	adds	r3, #27
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	4413      	add	r3, r2
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0204 	and.w	r2, r3, #4
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10c      	bne.n	8003ba2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	331b      	adds	r3, #27
 8003b90:	011b      	lsls	r3, r3, #4
 8003b92:	4413      	add	r3, r2
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	0d5b      	lsrs	r3, r3, #21
 8003b98:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	e00b      	b.n	8003bba <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	331b      	adds	r3, #27
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	4413      	add	r3, r2
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	08db      	lsrs	r3, r3, #3
 8003bb2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	331b      	adds	r3, #27
 8003bc2:	011b      	lsls	r3, r3, #4
 8003bc4:	4413      	add	r3, r2
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0202 	and.w	r2, r3, #2
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	331b      	adds	r3, #27
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	4413      	add	r3, r2
 8003bdc:	3304      	adds	r3, #4
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 020f 	and.w	r2, r3, #15
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	331b      	adds	r3, #27
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	4413      	add	r3, r2
 8003bf4:	3304      	adds	r3, #4
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	0a1b      	lsrs	r3, r3, #8
 8003bfa:	b2da      	uxtb	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	331b      	adds	r3, #27
 8003c08:	011b      	lsls	r3, r3, #4
 8003c0a:	4413      	add	r3, r2
 8003c0c:	3304      	adds	r3, #4
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	0c1b      	lsrs	r3, r3, #16
 8003c12:	b29a      	uxth	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	4413      	add	r3, r2
 8003c22:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	b2da      	uxtb	r2, r3
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	011b      	lsls	r3, r3, #4
 8003c36:	4413      	add	r3, r2
 8003c38:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	0a1a      	lsrs	r2, r3, #8
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	3301      	adds	r3, #1
 8003c44:	b2d2      	uxtb	r2, r2
 8003c46:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	011b      	lsls	r3, r3, #4
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	0c1a      	lsrs	r2, r3, #16
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	3302      	adds	r3, #2
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	011b      	lsls	r3, r3, #4
 8003c6a:	4413      	add	r3, r2
 8003c6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	0e1a      	lsrs	r2, r3, #24
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	3303      	adds	r3, #3
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	011b      	lsls	r3, r3, #4
 8003c84:	4413      	add	r3, r2
 8003c86:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	3304      	adds	r3, #4
 8003c90:	b2d2      	uxtb	r2, r2
 8003c92:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	4413      	add	r3, r2
 8003c9e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	0a1a      	lsrs	r2, r3, #8
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	3305      	adds	r3, #5
 8003caa:	b2d2      	uxtb	r2, r2
 8003cac:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	4413      	add	r3, r2
 8003cb8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	0c1a      	lsrs	r2, r3, #16
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	3306      	adds	r3, #6
 8003cc4:	b2d2      	uxtb	r2, r2
 8003cc6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	4413      	add	r3, r2
 8003cd2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	0e1a      	lsrs	r2, r3, #24
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	3307      	adds	r3, #7
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d108      	bne.n	8003cfa <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0220 	orr.w	r2, r2, #32
 8003cf6:	60da      	str	r2, [r3, #12]
 8003cf8:	e007      	b.n	8003d0a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f042 0220 	orr.w	r2, r2, #32
 8003d08:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	e006      	b.n	8003d1c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
  }
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	371c      	adds	r7, #28
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8003d32:	2300      	movs	r3, #0
 8003d34:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d3c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d3e:	7afb      	ldrb	r3, [r7, #11]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d002      	beq.n	8003d4a <HAL_CAN_GetRxFifoFillLevel+0x22>
 8003d44:	7afb      	ldrb	r3, [r7, #11]
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d10f      	bne.n	8003d6a <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d106      	bne.n	8003d5e <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f003 0303 	and.w	r3, r3, #3
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	e005      	b.n	8003d6a <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d88:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d002      	beq.n	8003d96 <HAL_CAN_ActivateNotification+0x1e>
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d109      	bne.n	8003daa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6959      	ldr	r1, [r3, #20]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	683a      	ldr	r2, [r7, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003da6:	2300      	movs	r3, #0
 8003da8:	e006      	b.n	8003db8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dae:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
  }
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3714      	adds	r7, #20
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b08a      	sub	sp, #40	; 0x28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d07c      	beq.n	8003f04 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d023      	beq.n	8003e5c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f983 	bl	8004132 <HAL_CAN_TxMailbox0CompleteCallback>
 8003e2c:	e016      	b.n	8003e5c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003e2e:	69bb      	ldr	r3, [r7, #24]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d004      	beq.n	8003e42 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e3e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e40:	e00c      	b.n	8003e5c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	f003 0308 	and.w	r3, r3, #8
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d004      	beq.n	8003e56 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e52:	627b      	str	r3, [r7, #36]	; 0x24
 8003e54:	e002      	b.n	8003e5c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 f989 	bl	800416e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d024      	beq.n	8003eb0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e6e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 f963 	bl	8004146 <HAL_CAN_TxMailbox1CompleteCallback>
 8003e80:	e016      	b.n	8003eb0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d004      	beq.n	8003e96 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
 8003e94:	e00c      	b.n	8003eb0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d004      	beq.n	8003eaa <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea8:	e002      	b.n	8003eb0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 f969 	bl	8004182 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d024      	beq.n	8003f04 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ec2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f943 	bl	800415a <HAL_CAN_TxMailbox2CompleteCallback>
 8003ed4:	e016      	b.n	8003f04 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d004      	beq.n	8003eea <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ee6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ee8:	e00c      	b.n	8003f04 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d004      	beq.n	8003efe <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003efa:	627b      	str	r3, [r7, #36]	; 0x24
 8003efc:	e002      	b.n	8003f04 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f949 	bl	8004196 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	f003 0308 	and.w	r3, r3, #8
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00c      	beq.n	8003f28 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d007      	beq.n	8003f28 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f1e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2210      	movs	r2, #16
 8003f26:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003f28:	6a3b      	ldr	r3, [r7, #32]
 8003f2a:	f003 0304 	and.w	r3, r3, #4
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00b      	beq.n	8003f4a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	f003 0308 	and.w	r3, r3, #8
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d006      	beq.n	8003f4a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2208      	movs	r2, #8
 8003f42:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 f930 	bl	80041aa <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d009      	beq.n	8003f68 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7fc fb58 	bl	8000618 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003f68:	6a3b      	ldr	r3, [r7, #32]
 8003f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00c      	beq.n	8003f8c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	f003 0310 	and.w	r3, r3, #16
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d007      	beq.n	8003f8c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f82:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2210      	movs	r2, #16
 8003f8a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003f8c:	6a3b      	ldr	r3, [r7, #32]
 8003f8e:	f003 0320 	and.w	r3, r3, #32
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00b      	beq.n	8003fae <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d006      	beq.n	8003fae <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2208      	movs	r2, #8
 8003fa6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 f912 	bl	80041d2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003fae:	6a3b      	ldr	r3, [r7, #32]
 8003fb0:	f003 0310 	and.w	r3, r3, #16
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d009      	beq.n	8003fcc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	f003 0303 	and.w	r3, r3, #3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d002      	beq.n	8003fcc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f8f9 	bl	80041be <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00b      	beq.n	8003fee <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	f003 0310 	and.w	r3, r3, #16
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d006      	beq.n	8003fee <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2210      	movs	r2, #16
 8003fe6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 f8fc 	bl	80041e6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00b      	beq.n	8004010 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d006      	beq.n	8004010 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2208      	movs	r2, #8
 8004008:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f8f5 	bl	80041fa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d07b      	beq.n	8004112 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	f003 0304 	and.w	r3, r3, #4
 8004020:	2b00      	cmp	r3, #0
 8004022:	d072      	beq.n	800410a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800402a:	2b00      	cmp	r3, #0
 800402c:	d008      	beq.n	8004040 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004040:	6a3b      	ldr	r3, [r7, #32]
 8004042:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004046:	2b00      	cmp	r3, #0
 8004048:	d008      	beq.n	800405c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004056:	f043 0302 	orr.w	r3, r3, #2
 800405a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800405c:	6a3b      	ldr	r3, [r7, #32]
 800405e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004062:	2b00      	cmp	r3, #0
 8004064:	d008      	beq.n	8004078 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800406c:	2b00      	cmp	r3, #0
 800406e:	d003      	beq.n	8004078 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004072:	f043 0304 	orr.w	r3, r3, #4
 8004076:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004078:	6a3b      	ldr	r3, [r7, #32]
 800407a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800407e:	2b00      	cmp	r3, #0
 8004080:	d043      	beq.n	800410a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004088:	2b00      	cmp	r3, #0
 800408a:	d03e      	beq.n	800410a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004092:	2b60      	cmp	r3, #96	; 0x60
 8004094:	d02b      	beq.n	80040ee <HAL_CAN_IRQHandler+0x32a>
 8004096:	2b60      	cmp	r3, #96	; 0x60
 8004098:	d82e      	bhi.n	80040f8 <HAL_CAN_IRQHandler+0x334>
 800409a:	2b50      	cmp	r3, #80	; 0x50
 800409c:	d022      	beq.n	80040e4 <HAL_CAN_IRQHandler+0x320>
 800409e:	2b50      	cmp	r3, #80	; 0x50
 80040a0:	d82a      	bhi.n	80040f8 <HAL_CAN_IRQHandler+0x334>
 80040a2:	2b40      	cmp	r3, #64	; 0x40
 80040a4:	d019      	beq.n	80040da <HAL_CAN_IRQHandler+0x316>
 80040a6:	2b40      	cmp	r3, #64	; 0x40
 80040a8:	d826      	bhi.n	80040f8 <HAL_CAN_IRQHandler+0x334>
 80040aa:	2b30      	cmp	r3, #48	; 0x30
 80040ac:	d010      	beq.n	80040d0 <HAL_CAN_IRQHandler+0x30c>
 80040ae:	2b30      	cmp	r3, #48	; 0x30
 80040b0:	d822      	bhi.n	80040f8 <HAL_CAN_IRQHandler+0x334>
 80040b2:	2b10      	cmp	r3, #16
 80040b4:	d002      	beq.n	80040bc <HAL_CAN_IRQHandler+0x2f8>
 80040b6:	2b20      	cmp	r3, #32
 80040b8:	d005      	beq.n	80040c6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80040ba:	e01d      	b.n	80040f8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80040bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040be:	f043 0308 	orr.w	r3, r3, #8
 80040c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040c4:	e019      	b.n	80040fa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80040c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c8:	f043 0310 	orr.w	r3, r3, #16
 80040cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040ce:	e014      	b.n	80040fa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80040d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d2:	f043 0320 	orr.w	r3, r3, #32
 80040d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040d8:	e00f      	b.n	80040fa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80040da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040e2:	e00a      	b.n	80040fa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80040e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040ea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040ec:	e005      	b.n	80040fa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80040f6:	e000      	b.n	80040fa <HAL_CAN_IRQHandler+0x336>
            break;
 80040f8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	699a      	ldr	r2, [r3, #24]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004108:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2204      	movs	r2, #4
 8004110:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004114:	2b00      	cmp	r3, #0
 8004116:	d008      	beq.n	800412a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	431a      	orrs	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f872 	bl	800420e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800412a:	bf00      	nop
 800412c:	3728      	adds	r7, #40	; 0x28
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004132:	b480      	push	{r7}
 8004134:	b083      	sub	sp, #12
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr

08004146 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004146:	b480      	push	{r7}
 8004148:	b083      	sub	sp, #12
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800415a:	b480      	push	{r7}
 800415c:	b083      	sub	sp, #12
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004162:	bf00      	nop
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr

0800416e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800416e:	b480      	push	{r7}
 8004170:	b083      	sub	sp, #12
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr

08004182 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004182:	b480      	push	{r7}
 8004184:	b083      	sub	sp, #12
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004196:	b480      	push	{r7}
 8004198:	b083      	sub	sp, #12
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800419e:	bf00      	nop
 80041a0:	370c      	adds	r7, #12
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr

080041aa <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b083      	sub	sp, #12
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr

080041be <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80041be:	b480      	push	{r7}
 80041c0:	b083      	sub	sp, #12
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr

080041d2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr

080041fa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80041fa:	b480      	push	{r7}
 80041fc:	b083      	sub	sp, #12
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004202:	bf00      	nop
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr

0800420e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800420e:	b480      	push	{r7}
 8004210:	b083      	sub	sp, #12
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004216:	bf00      	nop
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
	...

08004224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f003 0307 	and.w	r3, r3, #7
 8004232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004234:	4b0c      	ldr	r3, [pc, #48]	; (8004268 <__NVIC_SetPriorityGrouping+0x44>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004240:	4013      	ands	r3, r2
 8004242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800424c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004256:	4a04      	ldr	r2, [pc, #16]	; (8004268 <__NVIC_SetPriorityGrouping+0x44>)
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	60d3      	str	r3, [r2, #12]
}
 800425c:	bf00      	nop
 800425e:	3714      	adds	r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr
 8004268:	e000ed00 	.word	0xe000ed00

0800426c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004270:	4b04      	ldr	r3, [pc, #16]	; (8004284 <__NVIC_GetPriorityGrouping+0x18>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	0a1b      	lsrs	r3, r3, #8
 8004276:	f003 0307 	and.w	r3, r3, #7
}
 800427a:	4618      	mov	r0, r3
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	e000ed00 	.word	0xe000ed00

08004288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	4603      	mov	r3, r0
 8004290:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004296:	2b00      	cmp	r3, #0
 8004298:	db0b      	blt.n	80042b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800429a:	79fb      	ldrb	r3, [r7, #7]
 800429c:	f003 021f 	and.w	r2, r3, #31
 80042a0:	4907      	ldr	r1, [pc, #28]	; (80042c0 <__NVIC_EnableIRQ+0x38>)
 80042a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042a6:	095b      	lsrs	r3, r3, #5
 80042a8:	2001      	movs	r0, #1
 80042aa:	fa00 f202 	lsl.w	r2, r0, r2
 80042ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	e000e100 	.word	0xe000e100

080042c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	4603      	mov	r3, r0
 80042cc:	6039      	str	r1, [r7, #0]
 80042ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	db0a      	blt.n	80042ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	490c      	ldr	r1, [pc, #48]	; (8004310 <__NVIC_SetPriority+0x4c>)
 80042de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e2:	0112      	lsls	r2, r2, #4
 80042e4:	b2d2      	uxtb	r2, r2
 80042e6:	440b      	add	r3, r1
 80042e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042ec:	e00a      	b.n	8004304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	b2da      	uxtb	r2, r3
 80042f2:	4908      	ldr	r1, [pc, #32]	; (8004314 <__NVIC_SetPriority+0x50>)
 80042f4:	79fb      	ldrb	r3, [r7, #7]
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	3b04      	subs	r3, #4
 80042fc:	0112      	lsls	r2, r2, #4
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	440b      	add	r3, r1
 8004302:	761a      	strb	r2, [r3, #24]
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr
 8004310:	e000e100 	.word	0xe000e100
 8004314:	e000ed00 	.word	0xe000ed00

08004318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004318:	b480      	push	{r7}
 800431a:	b089      	sub	sp, #36	; 0x24
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f003 0307 	and.w	r3, r3, #7
 800432a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f1c3 0307 	rsb	r3, r3, #7
 8004332:	2b04      	cmp	r3, #4
 8004334:	bf28      	it	cs
 8004336:	2304      	movcs	r3, #4
 8004338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	3304      	adds	r3, #4
 800433e:	2b06      	cmp	r3, #6
 8004340:	d902      	bls.n	8004348 <NVIC_EncodePriority+0x30>
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	3b03      	subs	r3, #3
 8004346:	e000      	b.n	800434a <NVIC_EncodePriority+0x32>
 8004348:	2300      	movs	r3, #0
 800434a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800434c:	f04f 32ff 	mov.w	r2, #4294967295
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	fa02 f303 	lsl.w	r3, r2, r3
 8004356:	43da      	mvns	r2, r3
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	401a      	ands	r2, r3
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004360:	f04f 31ff 	mov.w	r1, #4294967295
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	fa01 f303 	lsl.w	r3, r1, r3
 800436a:	43d9      	mvns	r1, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004370:	4313      	orrs	r3, r2
         );
}
 8004372:	4618      	mov	r0, r3
 8004374:	3724      	adds	r7, #36	; 0x24
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b082      	sub	sp, #8
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7ff ff4c 	bl	8004224 <__NVIC_SetPriorityGrouping>
}
 800438c:	bf00      	nop
 800438e:	3708      	adds	r7, #8
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80043a6:	f7ff ff61 	bl	800426c <__NVIC_GetPriorityGrouping>
 80043aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	68b9      	ldr	r1, [r7, #8]
 80043b0:	6978      	ldr	r0, [r7, #20]
 80043b2:	f7ff ffb1 	bl	8004318 <NVIC_EncodePriority>
 80043b6:	4602      	mov	r2, r0
 80043b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043bc:	4611      	mov	r1, r2
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff ff80 	bl	80042c4 <__NVIC_SetPriority>
}
 80043c4:	bf00      	nop
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff ff54 	bl	8004288 <__NVIC_EnableIRQ>
}
 80043e0:	bf00      	nop
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80043f4:	f7ff f95a 	bl	80036ac <HAL_GetTick>
 80043f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d101      	bne.n	8004404 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e099      	b.n	8004538 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2202      	movs	r2, #2
 8004410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f022 0201 	bic.w	r2, r2, #1
 8004422:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004424:	e00f      	b.n	8004446 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004426:	f7ff f941 	bl	80036ac <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b05      	cmp	r3, #5
 8004432:	d908      	bls.n	8004446 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2220      	movs	r2, #32
 8004438:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2203      	movs	r2, #3
 800443e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e078      	b.n	8004538 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e8      	bne.n	8004426 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4b38      	ldr	r3, [pc, #224]	; (8004540 <HAL_DMA_Init+0x158>)
 8004460:	4013      	ands	r3, r2
 8004462:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004472:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800447e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800448a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	4313      	orrs	r3, r2
 8004496:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449c:	2b04      	cmp	r3, #4
 800449e:	d107      	bne.n	80044b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	4313      	orrs	r3, r2
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f023 0307 	bic.w	r3, r3, #7
 80044c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	d117      	bne.n	800450a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00e      	beq.n	800450a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 fb01 	bl	8004af4 <DMA_CheckFifoParam>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d008      	beq.n	800450a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2240      	movs	r2, #64	; 0x40
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004506:	2301      	movs	r3, #1
 8004508:	e016      	b.n	8004538 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fab8 	bl	8004a88 <DMA_CalcBaseAndBitshift>
 8004518:	4603      	mov	r3, r0
 800451a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004520:	223f      	movs	r2, #63	; 0x3f
 8004522:	409a      	lsls	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3718      	adds	r7, #24
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	f010803f 	.word	0xf010803f

08004544 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
 8004550:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004552:	2300      	movs	r3, #0
 8004554:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800455a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004562:	2b01      	cmp	r3, #1
 8004564:	d101      	bne.n	800456a <HAL_DMA_Start_IT+0x26>
 8004566:	2302      	movs	r3, #2
 8004568:	e040      	b.n	80045ec <HAL_DMA_Start_IT+0xa8>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b01      	cmp	r3, #1
 800457c:	d12f      	bne.n	80045de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2202      	movs	r2, #2
 8004582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	68b9      	ldr	r1, [r7, #8]
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 fa4a 	bl	8004a2c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800459c:	223f      	movs	r2, #63	; 0x3f
 800459e:	409a      	lsls	r2, r3
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f042 0216 	orr.w	r2, r2, #22
 80045b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d007      	beq.n	80045cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0208 	orr.w	r2, r2, #8
 80045ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f042 0201 	orr.w	r2, r2, #1
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	e005      	b.n	80045ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80045e6:	2302      	movs	r3, #2
 80045e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80045ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004600:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004602:	f7ff f853 	bl	80036ac <HAL_GetTick>
 8004606:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d008      	beq.n	8004626 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2280      	movs	r2, #128	; 0x80
 8004618:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e052      	b.n	80046cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 0216 	bic.w	r2, r2, #22
 8004634:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	695a      	ldr	r2, [r3, #20]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004644:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464a:	2b00      	cmp	r3, #0
 800464c:	d103      	bne.n	8004656 <HAL_DMA_Abort+0x62>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004652:	2b00      	cmp	r3, #0
 8004654:	d007      	beq.n	8004666 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0208 	bic.w	r2, r2, #8
 8004664:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0201 	bic.w	r2, r2, #1
 8004674:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004676:	e013      	b.n	80046a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004678:	f7ff f818 	bl	80036ac <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b05      	cmp	r3, #5
 8004684:	d90c      	bls.n	80046a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2220      	movs	r2, #32
 800468a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2203      	movs	r2, #3
 8004698:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e015      	b.n	80046cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1e4      	bne.n	8004678 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b2:	223f      	movs	r2, #63	; 0x3f
 80046b4:	409a      	lsls	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d004      	beq.n	80046f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2280      	movs	r2, #128	; 0x80
 80046ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e00c      	b.n	800470c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2205      	movs	r2, #5
 80046f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0201 	bic.w	r2, r2, #1
 8004708:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004724:	4b92      	ldr	r3, [pc, #584]	; (8004970 <HAL_DMA_IRQHandler+0x258>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a92      	ldr	r2, [pc, #584]	; (8004974 <HAL_DMA_IRQHandler+0x25c>)
 800472a:	fba2 2303 	umull	r2, r3, r2, r3
 800472e:	0a9b      	lsrs	r3, r3, #10
 8004730:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004736:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004742:	2208      	movs	r2, #8
 8004744:	409a      	lsls	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	4013      	ands	r3, r2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d01a      	beq.n	8004784 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0304 	and.w	r3, r3, #4
 8004758:	2b00      	cmp	r3, #0
 800475a:	d013      	beq.n	8004784 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0204 	bic.w	r2, r2, #4
 800476a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004770:	2208      	movs	r2, #8
 8004772:	409a      	lsls	r2, r3
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477c:	f043 0201 	orr.w	r2, r3, #1
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004788:	2201      	movs	r2, #1
 800478a:	409a      	lsls	r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	4013      	ands	r3, r2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d012      	beq.n	80047ba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00b      	beq.n	80047ba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a6:	2201      	movs	r2, #1
 80047a8:	409a      	lsls	r2, r3
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b2:	f043 0202 	orr.w	r2, r3, #2
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047be:	2204      	movs	r2, #4
 80047c0:	409a      	lsls	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4013      	ands	r3, r2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d012      	beq.n	80047f0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00b      	beq.n	80047f0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047dc:	2204      	movs	r2, #4
 80047de:	409a      	lsls	r2, r3
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e8:	f043 0204 	orr.w	r2, r3, #4
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047f4:	2210      	movs	r2, #16
 80047f6:	409a      	lsls	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	4013      	ands	r3, r2
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d043      	beq.n	8004888 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d03c      	beq.n	8004888 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004812:	2210      	movs	r2, #16
 8004814:	409a      	lsls	r2, r3
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d018      	beq.n	800485a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d108      	bne.n	8004848 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	2b00      	cmp	r3, #0
 800483c:	d024      	beq.n	8004888 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	4798      	blx	r3
 8004846:	e01f      	b.n	8004888 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800484c:	2b00      	cmp	r3, #0
 800484e:	d01b      	beq.n	8004888 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	4798      	blx	r3
 8004858:	e016      	b.n	8004888 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004864:	2b00      	cmp	r3, #0
 8004866:	d107      	bne.n	8004878 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0208 	bic.w	r2, r2, #8
 8004876:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800488c:	2220      	movs	r2, #32
 800488e:	409a      	lsls	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4013      	ands	r3, r2
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 808e 	beq.w	80049b6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0310 	and.w	r3, r3, #16
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 8086 	beq.w	80049b6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048ae:	2220      	movs	r2, #32
 80048b0:	409a      	lsls	r2, r3
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b05      	cmp	r3, #5
 80048c0:	d136      	bne.n	8004930 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f022 0216 	bic.w	r2, r2, #22
 80048d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	695a      	ldr	r2, [r3, #20]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d103      	bne.n	80048f2 <HAL_DMA_IRQHandler+0x1da>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d007      	beq.n	8004902 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f022 0208 	bic.w	r2, r2, #8
 8004900:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004906:	223f      	movs	r2, #63	; 0x3f
 8004908:	409a      	lsls	r2, r3
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004922:	2b00      	cmp	r3, #0
 8004924:	d07d      	beq.n	8004a22 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	4798      	blx	r3
        }
        return;
 800492e:	e078      	b.n	8004a22 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d01c      	beq.n	8004978 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d108      	bne.n	800495e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004950:	2b00      	cmp	r3, #0
 8004952:	d030      	beq.n	80049b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	4798      	blx	r3
 800495c:	e02b      	b.n	80049b6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004962:	2b00      	cmp	r3, #0
 8004964:	d027      	beq.n	80049b6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	4798      	blx	r3
 800496e:	e022      	b.n	80049b6 <HAL_DMA_IRQHandler+0x29e>
 8004970:	20000040 	.word	0x20000040
 8004974:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10f      	bne.n	80049a6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0210 	bic.w	r2, r2, #16
 8004994:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d032      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d022      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2205      	movs	r2, #5
 80049ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 0201 	bic.w	r2, r2, #1
 80049e0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	3301      	adds	r3, #1
 80049e6:	60bb      	str	r3, [r7, #8]
 80049e8:	697a      	ldr	r2, [r7, #20]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d307      	bcc.n	80049fe <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0301 	and.w	r3, r3, #1
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d1f2      	bne.n	80049e2 <HAL_DMA_IRQHandler+0x2ca>
 80049fc:	e000      	b.n	8004a00 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80049fe:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d005      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	4798      	blx	r3
 8004a20:	e000      	b.n	8004a24 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004a22:	bf00      	nop
    }
  }
}
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop

08004a2c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
 8004a38:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	2b40      	cmp	r3, #64	; 0x40
 8004a58:	d108      	bne.n	8004a6c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004a6a:	e007      	b.n	8004a7c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	60da      	str	r2, [r3, #12]
}
 8004a7c:	bf00      	nop
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	3b10      	subs	r3, #16
 8004a98:	4a14      	ldr	r2, [pc, #80]	; (8004aec <DMA_CalcBaseAndBitshift+0x64>)
 8004a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9e:	091b      	lsrs	r3, r3, #4
 8004aa0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004aa2:	4a13      	ldr	r2, [pc, #76]	; (8004af0 <DMA_CalcBaseAndBitshift+0x68>)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	781b      	ldrb	r3, [r3, #0]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2b03      	cmp	r3, #3
 8004ab4:	d909      	bls.n	8004aca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004abe:	f023 0303 	bic.w	r3, r3, #3
 8004ac2:	1d1a      	adds	r2, r3, #4
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	659a      	str	r2, [r3, #88]	; 0x58
 8004ac8:	e007      	b.n	8004ada <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ad2:	f023 0303 	bic.w	r3, r3, #3
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	aaaaaaab 	.word	0xaaaaaaab
 8004af0:	0800af88 	.word	0x0800af88

08004af4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004afc:	2300      	movs	r3, #0
 8004afe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d11f      	bne.n	8004b4e <DMA_CheckFifoParam+0x5a>
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	2b03      	cmp	r3, #3
 8004b12:	d856      	bhi.n	8004bc2 <DMA_CheckFifoParam+0xce>
 8004b14:	a201      	add	r2, pc, #4	; (adr r2, 8004b1c <DMA_CheckFifoParam+0x28>)
 8004b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1a:	bf00      	nop
 8004b1c:	08004b2d 	.word	0x08004b2d
 8004b20:	08004b3f 	.word	0x08004b3f
 8004b24:	08004b2d 	.word	0x08004b2d
 8004b28:	08004bc3 	.word	0x08004bc3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d046      	beq.n	8004bc6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b3c:	e043      	b.n	8004bc6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b42:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b46:	d140      	bne.n	8004bca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b4c:	e03d      	b.n	8004bca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b56:	d121      	bne.n	8004b9c <DMA_CheckFifoParam+0xa8>
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d837      	bhi.n	8004bce <DMA_CheckFifoParam+0xda>
 8004b5e:	a201      	add	r2, pc, #4	; (adr r2, 8004b64 <DMA_CheckFifoParam+0x70>)
 8004b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b64:	08004b75 	.word	0x08004b75
 8004b68:	08004b7b 	.word	0x08004b7b
 8004b6c:	08004b75 	.word	0x08004b75
 8004b70:	08004b8d 	.word	0x08004b8d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	73fb      	strb	r3, [r7, #15]
      break;
 8004b78:	e030      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d025      	beq.n	8004bd2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b8a:	e022      	b.n	8004bd2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b90:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b94:	d11f      	bne.n	8004bd6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b9a:	e01c      	b.n	8004bd6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d903      	bls.n	8004baa <DMA_CheckFifoParam+0xb6>
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b03      	cmp	r3, #3
 8004ba6:	d003      	beq.n	8004bb0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ba8:	e018      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	73fb      	strb	r3, [r7, #15]
      break;
 8004bae:	e015      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bb4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00e      	beq.n	8004bda <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004bc0:	e00b      	b.n	8004bda <DMA_CheckFifoParam+0xe6>
      break;
 8004bc2:	bf00      	nop
 8004bc4:	e00a      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      break;
 8004bc6:	bf00      	nop
 8004bc8:	e008      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      break;
 8004bca:	bf00      	nop
 8004bcc:	e006      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      break;
 8004bce:	bf00      	nop
 8004bd0:	e004      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      break;
 8004bd2:	bf00      	nop
 8004bd4:	e002      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      break;   
 8004bd6:	bf00      	nop
 8004bd8:	e000      	b.n	8004bdc <DMA_CheckFifoParam+0xe8>
      break;
 8004bda:	bf00      	nop
    }
  } 
  
  return status; 
 8004bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop

08004bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b089      	sub	sp, #36	; 0x24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
 8004c06:	e165      	b.n	8004ed4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c08:	2201      	movs	r2, #1
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	f040 8154 	bne.w	8004ece <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d00b      	beq.n	8004c46 <HAL_GPIO_Init+0x5a>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d007      	beq.n	8004c46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c3a:	2b11      	cmp	r3, #17
 8004c3c:	d003      	beq.n	8004c46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2b12      	cmp	r3, #18
 8004c44:	d130      	bne.n	8004ca8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	005b      	lsls	r3, r3, #1
 8004c50:	2203      	movs	r2, #3
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	43db      	mvns	r3, r3
 8004c58:	69ba      	ldr	r2, [r7, #24]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	005b      	lsls	r3, r3, #1
 8004c66:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	69ba      	ldr	r2, [r7, #24]
 8004c74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	43db      	mvns	r3, r3
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	4013      	ands	r3, r2
 8004c8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	091b      	lsrs	r3, r3, #4
 8004c92:	f003 0201 	and.w	r2, r3, #1
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9c:	69ba      	ldr	r2, [r7, #24]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	2203      	movs	r2, #3
 8004cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb8:	43db      	mvns	r3, r3
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	005b      	lsls	r3, r3, #1
 8004cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d003      	beq.n	8004ce8 <HAL_GPIO_Init+0xfc>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	2b12      	cmp	r3, #18
 8004ce6:	d123      	bne.n	8004d30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	08da      	lsrs	r2, r3, #3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	3208      	adds	r2, #8
 8004cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	220f      	movs	r2, #15
 8004d00:	fa02 f303 	lsl.w	r3, r2, r3
 8004d04:	43db      	mvns	r3, r3
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	691a      	ldr	r2, [r3, #16]
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	f003 0307 	and.w	r3, r3, #7
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	08da      	lsrs	r2, r3, #3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	3208      	adds	r2, #8
 8004d2a:	69b9      	ldr	r1, [r7, #24]
 8004d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	005b      	lsls	r3, r3, #1
 8004d3a:	2203      	movs	r2, #3
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	43db      	mvns	r3, r3
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	4013      	ands	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f003 0203 	and.w	r2, r3, #3
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 80ae 	beq.w	8004ece <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
 8004d76:	4b5d      	ldr	r3, [pc, #372]	; (8004eec <HAL_GPIO_Init+0x300>)
 8004d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7a:	4a5c      	ldr	r2, [pc, #368]	; (8004eec <HAL_GPIO_Init+0x300>)
 8004d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d80:	6453      	str	r3, [r2, #68]	; 0x44
 8004d82:	4b5a      	ldr	r3, [pc, #360]	; (8004eec <HAL_GPIO_Init+0x300>)
 8004d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d8e:	4a58      	ldr	r2, [pc, #352]	; (8004ef0 <HAL_GPIO_Init+0x304>)
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	089b      	lsrs	r3, r3, #2
 8004d94:	3302      	adds	r3, #2
 8004d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	f003 0303 	and.w	r3, r3, #3
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	220f      	movs	r2, #15
 8004da6:	fa02 f303 	lsl.w	r3, r2, r3
 8004daa:	43db      	mvns	r3, r3
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	4013      	ands	r3, r2
 8004db0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a4f      	ldr	r2, [pc, #316]	; (8004ef4 <HAL_GPIO_Init+0x308>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d025      	beq.n	8004e06 <HAL_GPIO_Init+0x21a>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a4e      	ldr	r2, [pc, #312]	; (8004ef8 <HAL_GPIO_Init+0x30c>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d01f      	beq.n	8004e02 <HAL_GPIO_Init+0x216>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a4d      	ldr	r2, [pc, #308]	; (8004efc <HAL_GPIO_Init+0x310>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d019      	beq.n	8004dfe <HAL_GPIO_Init+0x212>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a4c      	ldr	r2, [pc, #304]	; (8004f00 <HAL_GPIO_Init+0x314>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d013      	beq.n	8004dfa <HAL_GPIO_Init+0x20e>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a4b      	ldr	r2, [pc, #300]	; (8004f04 <HAL_GPIO_Init+0x318>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d00d      	beq.n	8004df6 <HAL_GPIO_Init+0x20a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a4a      	ldr	r2, [pc, #296]	; (8004f08 <HAL_GPIO_Init+0x31c>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d007      	beq.n	8004df2 <HAL_GPIO_Init+0x206>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a49      	ldr	r2, [pc, #292]	; (8004f0c <HAL_GPIO_Init+0x320>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d101      	bne.n	8004dee <HAL_GPIO_Init+0x202>
 8004dea:	2306      	movs	r3, #6
 8004dec:	e00c      	b.n	8004e08 <HAL_GPIO_Init+0x21c>
 8004dee:	2307      	movs	r3, #7
 8004df0:	e00a      	b.n	8004e08 <HAL_GPIO_Init+0x21c>
 8004df2:	2305      	movs	r3, #5
 8004df4:	e008      	b.n	8004e08 <HAL_GPIO_Init+0x21c>
 8004df6:	2304      	movs	r3, #4
 8004df8:	e006      	b.n	8004e08 <HAL_GPIO_Init+0x21c>
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e004      	b.n	8004e08 <HAL_GPIO_Init+0x21c>
 8004dfe:	2302      	movs	r3, #2
 8004e00:	e002      	b.n	8004e08 <HAL_GPIO_Init+0x21c>
 8004e02:	2301      	movs	r3, #1
 8004e04:	e000      	b.n	8004e08 <HAL_GPIO_Init+0x21c>
 8004e06:	2300      	movs	r3, #0
 8004e08:	69fa      	ldr	r2, [r7, #28]
 8004e0a:	f002 0203 	and.w	r2, r2, #3
 8004e0e:	0092      	lsls	r2, r2, #2
 8004e10:	4093      	lsls	r3, r2
 8004e12:	69ba      	ldr	r2, [r7, #24]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e18:	4935      	ldr	r1, [pc, #212]	; (8004ef0 <HAL_GPIO_Init+0x304>)
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	089b      	lsrs	r3, r3, #2
 8004e1e:	3302      	adds	r3, #2
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e26:	4b3a      	ldr	r3, [pc, #232]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	43db      	mvns	r3, r3
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	4013      	ands	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e4a:	4a31      	ldr	r2, [pc, #196]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e50:	4b2f      	ldr	r3, [pc, #188]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	43db      	mvns	r3, r3
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d003      	beq.n	8004e74 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004e6c:	69ba      	ldr	r2, [r7, #24]
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e74:	4a26      	ldr	r2, [pc, #152]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e7a:	4b25      	ldr	r3, [pc, #148]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	43db      	mvns	r3, r3
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	4013      	ands	r3, r2
 8004e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e9e:	4a1c      	ldr	r2, [pc, #112]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ea4:	4b1a      	ldr	r3, [pc, #104]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	43db      	mvns	r3, r3
 8004eae:	69ba      	ldr	r2, [r7, #24]
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d003      	beq.n	8004ec8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ec8:	4a11      	ldr	r2, [pc, #68]	; (8004f10 <HAL_GPIO_Init+0x324>)
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	61fb      	str	r3, [r7, #28]
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	2b0f      	cmp	r3, #15
 8004ed8:	f67f ae96 	bls.w	8004c08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004edc:	bf00      	nop
 8004ede:	bf00      	nop
 8004ee0:	3724      	adds	r7, #36	; 0x24
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40023800 	.word	0x40023800
 8004ef0:	40013800 	.word	0x40013800
 8004ef4:	40020000 	.word	0x40020000
 8004ef8:	40020400 	.word	0x40020400
 8004efc:	40020800 	.word	0x40020800
 8004f00:	40020c00 	.word	0x40020c00
 8004f04:	40021000 	.word	0x40021000
 8004f08:	40021400 	.word	0x40021400
 8004f0c:	40021800 	.word	0x40021800
 8004f10:	40013c00 	.word	0x40013c00

08004f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	807b      	strh	r3, [r7, #2]
 8004f20:	4613      	mov	r3, r2
 8004f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f24:	787b      	ldrb	r3, [r7, #1]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f2a:	887a      	ldrh	r2, [r7, #2]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f30:	e003      	b.n	8004f3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f32:	887b      	ldrh	r3, [r7, #2]
 8004f34:	041a      	lsls	r2, r3, #16
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	619a      	str	r2, [r3, #24]
}
 8004f3a:	bf00      	nop
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
	...

08004f48 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af02      	add	r7, sp, #8
 8004f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004f50:	f7fe fbac 	bl	80036ac <HAL_GetTick>
 8004f54:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e069      	b.n	8005034 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10b      	bne.n	8004f84 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f7fd fce9 	bl	800294c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004f7a:	f241 3188 	movw	r1, #5000	; 0x1388
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fd46 	bl	8005a10 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	3b01      	subs	r3, #1
 8004f94:	021a      	lsls	r2, r3, #8
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	2120      	movs	r1, #32
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 fd71 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004fb4:	7afb      	ldrb	r3, [r7, #11]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d137      	bne.n	800502a <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004fc4:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6852      	ldr	r2, [r2, #4]
 8004fcc:	0611      	lsls	r1, r2, #24
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	68d2      	ldr	r2, [r2, #12]
 8004fd2:	4311      	orrs	r1, r2
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	69d2      	ldr	r2, [r2, #28]
 8004fd8:	4311      	orrs	r1, r2
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6a12      	ldr	r2, [r2, #32]
 8004fde:	4311      	orrs	r1, r2
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	6812      	ldr	r2, [r2, #0]
 8004fe4:	430b      	orrs	r3, r1
 8004fe6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	4b13      	ldr	r3, [pc, #76]	; (800503c <HAL_QSPI_Init+0xf4>)
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	6912      	ldr	r2, [r2, #16]
 8004ff6:	0411      	lsls	r1, r2, #16
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6952      	ldr	r2, [r2, #20]
 8004ffc:	4311      	orrs	r1, r2
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	6992      	ldr	r2, [r2, #24]
 8005002:	4311      	orrs	r1, r2
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	430b      	orrs	r3, r1
 800500a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f042 0201 	orr.w	r2, r2, #1
 800501a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005032:	7afb      	ldrb	r3, [r7, #11]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	ffe0f8fe 	.word	0xffe0f8fe

08005040 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b086      	sub	sp, #24
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	f003 0304 	and.w	r3, r3, #4
 800505e:	2b00      	cmp	r3, #0
 8005060:	d064      	beq.n	800512c <HAL_QSPI_IRQHandler+0xec>
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d05f      	beq.n	800512c <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3320      	adds	r3, #32
 8005072:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b12      	cmp	r3, #18
 800507e:	d125      	bne.n	80050cc <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005080:	e01c      	b.n	80050bc <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00f      	beq.n	80050aa <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	781a      	ldrb	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005098:	1c5a      	adds	r2, r3, #1
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a2:	1e5a      	subs	r2, r3, #1
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80050a8:	e008      	b.n	80050bc <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80050b8:	601a      	str	r2, [r3, #0]
          break;
 80050ba:	e033      	b.n	8005124 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f003 0304 	and.w	r3, r3, #4
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1db      	bne.n	8005082 <HAL_QSPI_IRQHandler+0x42>
 80050ca:	e02b      	b.n	8005124 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b22      	cmp	r3, #34	; 0x22
 80050d6:	d125      	bne.n	8005124 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80050d8:	e01d      	b.n	8005116 <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d010      	beq.n	8005104 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	7812      	ldrb	r2, [r2, #0]
 80050ea:	b2d2      	uxtb	r2, r2
 80050ec:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f2:	1c5a      	adds	r2, r3, #1
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fc:	1e5a      	subs	r2, r3, #1
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	639a      	str	r2, [r3, #56]	; 0x38
 8005102:	e008      	b.n	8005116 <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005112:	601a      	str	r2, [r3, #0]
          break;
 8005114:	e006      	b.n	8005124 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f003 0304 	and.w	r3, r3, #4
 8005120:	2b00      	cmp	r3, #0
 8005122:	d1da      	bne.n	80050da <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 fb8b 	bl	8005840 <HAL_QSPI_FifoThresholdCallback>
 800512a:	e142      	b.n	80053b2 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 80b6 	beq.w	80052a4 <HAL_QSPI_IRQHandler+0x264>
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800513e:	2b00      	cmp	r3, #0
 8005140:	f000 80b0 	beq.w	80052a4 <HAL_QSPI_IRQHandler+0x264>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2202      	movs	r2, #2
 800514a:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800515a:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b12      	cmp	r3, #18
 8005166:	d123      	bne.n	80051b0 <HAL_QSPI_IRQHandler+0x170>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	d011      	beq.n	800519a <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f022 0204 	bic.w	r2, r2, #4
 8005184:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f022 0201 	bic.w	r2, r2, #1
 8005198:	601a      	str	r2, [r3, #0]
      }

      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 fbdc 	bl	8005958 <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 fb3f 	bl	800582c <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80051ae:	e0fd      	b.n	80053ac <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b22      	cmp	r3, #34	; 0x22
 80051ba:	d146      	bne.n	800524a <HAL_QSPI_IRQHandler+0x20a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0304 	and.w	r3, r3, #4
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d012      	beq.n	80051f0 <HAL_QSPI_IRQHandler+0x1b0>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 0204 	bic.w	r2, r2, #4
 80051d8:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f022 0201 	bic.w	r2, r2, #1
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	e021      	b.n	8005234 <HAL_QSPI_IRQHandler+0x1f4>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3320      	adds	r3, #32
 80051f6:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 80051f8:	e013      	b.n	8005222 <HAL_QSPI_IRQHandler+0x1e2>
        {
          if (hqspi->RxXferCount > 0U)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d017      	beq.n	8005232 <HAL_QSPI_IRQHandler+0x1f2>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	7812      	ldrb	r2, [r2, #0]
 800520a:	b2d2      	uxtb	r2, r2
 800520c:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005212:	1c5a      	adds	r2, r3, #1
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521c:	1e5a      	subs	r2, r3, #1
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1e4      	bne.n	80051fa <HAL_QSPI_IRQHandler+0x1ba>
 8005230:	e000      	b.n	8005234 <HAL_QSPI_IRQHandler+0x1f4>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8005232:	bf00      	nop
          }
        }
      }

      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 fb8f 	bl	8005958 <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 fae8 	bl	8005818 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005248:	e0b0      	b.n	80053ac <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b02      	cmp	r3, #2
 8005254:	d107      	bne.n	8005266 <HAL_QSPI_IRQHandler+0x226>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 fad0 	bl	8005804 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005264:	e0a2      	b.n	80053ac <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b08      	cmp	r3, #8
 8005270:	f040 809c 	bne.w	80053ac <HAL_QSPI_IRQHandler+0x36c>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	695a      	ldr	r2, [r3, #20]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005282:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005290:	2b00      	cmp	r3, #0
 8005292:	d103      	bne.n	800529c <HAL_QSPI_IRQHandler+0x25c>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 faab 	bl	80057f0 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800529a:	e087      	b.n	80053ac <HAL_QSPI_IRQHandler+0x36c>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 fa9d 	bl	80057dc <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80052a2:	e083      	b.n	80053ac <HAL_QSPI_IRQHandler+0x36c>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	f003 0308 	and.w	r3, r3, #8
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d01f      	beq.n	80052ee <HAL_QSPI_IRQHandler+0x2ae>
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d01a      	beq.n	80052ee <HAL_QSPI_IRQHandler+0x2ae>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2208      	movs	r2, #8
 80052be:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00b      	beq.n	80052e6 <HAL_QSPI_IRQHandler+0x2a6>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80052dc:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 fab4 	bl	8005854 <HAL_QSPI_StatusMatchCallback>
 80052ec:	e061      	b.n	80053b2 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f003 0301 	and.w	r3, r3, #1
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d047      	beq.n	8005388 <HAL_QSPI_IRQHandler+0x348>
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d042      	beq.n	8005388 <HAL_QSPI_IRQHandler+0x348>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2201      	movs	r2, #1
 8005308:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8005318:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800531e:	f043 0202 	orr.w	r2, r3, #2
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	d021      	beq.n	8005378 <HAL_QSPI_IRQHandler+0x338>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 0204 	bic.w	r2, r2, #4
 8005342:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005348:	4a1c      	ldr	r2, [pc, #112]	; (80053bc <HAL_QSPI_IRQHandler+0x37c>)
 800534a:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005350:	4618      	mov	r0, r3
 8005352:	f7ff f9bf 	bl	80046d4 <HAL_DMA_Abort_IT>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d029      	beq.n	80053b0 <HAL_QSPI_IRQHandler+0x370>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005360:	f043 0204 	orr.w	r2, r3, #4
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005370:	6878      	ldr	r0, [r7, #4]
 8005372:	f000 fa33 	bl	80057dc <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005376:	e01b      	b.n	80053b0 <HAL_QSPI_IRQHandler+0x370>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 fa2b 	bl	80057dc <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005386:	e013      	b.n	80053b0 <HAL_QSPI_IRQHandler+0x370>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f003 0310 	and.w	r3, r3, #16
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00f      	beq.n	80053b2 <HAL_QSPI_IRQHandler+0x372>
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00a      	beq.n	80053b2 <HAL_QSPI_IRQHandler+0x372>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2210      	movs	r2, #16
 80053a2:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 fa5f 	bl	8005868 <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 80053aa:	e002      	b.n	80053b2 <HAL_QSPI_IRQHandler+0x372>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80053ac:	bf00      	nop
 80053ae:	e000      	b.n	80053b2 <HAL_QSPI_IRQHandler+0x372>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80053b0:	bf00      	nop
}
 80053b2:	bf00      	nop
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	08005a2d 	.word	0x08005a2d

080053c0 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b088      	sub	sp, #32
 80053c4:	af02      	add	r7, sp, #8
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80053cc:	f7fe f96e 	bl	80036ac <HAL_GetTick>
 80053d0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d101      	bne.n	80053e2 <HAL_QSPI_Command+0x22>
 80053de:	2302      	movs	r3, #2
 80053e0:	e048      	b.n	8005474 <HAL_QSPI_Command+0xb4>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d137      	bne.n	8005466 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2202      	movs	r2, #2
 8005400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	9300      	str	r3, [sp, #0]
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	2200      	movs	r2, #0
 800540c:	2120      	movs	r1, #32
 800540e:	68f8      	ldr	r0, [r7, #12]
 8005410:	f000 fb3f 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 8005414:	4603      	mov	r3, r0
 8005416:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005418:	7dfb      	ldrb	r3, [r7, #23]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d125      	bne.n	800546a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800541e:	2200      	movs	r2, #0
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f000 fb6c 	bl	8005b00 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542c:	2b00      	cmp	r3, #0
 800542e:	d115      	bne.n	800545c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	9300      	str	r3, [sp, #0]
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	2201      	movs	r2, #1
 8005438:	2102      	movs	r1, #2
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 fb29 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8005444:	7dfb      	ldrb	r3, [r7, #23]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10f      	bne.n	800546a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2202      	movs	r2, #2
 8005450:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800545a:	e006      	b.n	800546a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005464:	e001      	b.n	800546a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8005466:	2302      	movs	r3, #2
 8005468:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005472:	7dfb      	ldrb	r3, [r7, #23]
}
 8005474:	4618      	mov	r0, r3
 8005476:	3718      	adds	r7, #24
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b08a      	sub	sp, #40	; 0x28
 8005480:	af02      	add	r7, sp, #8
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005488:	2300      	movs	r3, #0
 800548a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800548c:	f7fe f90e 	bl	80036ac <HAL_GetTick>
 8005490:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	3320      	adds	r3, #32
 8005498:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2b01      	cmp	r3, #1
 80054a4:	d101      	bne.n	80054aa <HAL_QSPI_Transmit+0x2e>
 80054a6:	2302      	movs	r3, #2
 80054a8:	e07b      	b.n	80055a2 <HAL_QSPI_Transmit+0x126>
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d16a      	bne.n	8005594 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d05b      	beq.n	8005582 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2212      	movs	r2, #18
 80054ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	1c5a      	adds	r2, r3, #1
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	1c5a      	adds	r2, r3, #1
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	695a      	ldr	r2, [r3, #20]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80054fe:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8005500:	e01b      	b.n	800553a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	9300      	str	r3, [sp, #0]
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	2201      	movs	r2, #1
 800550a:	2104      	movs	r1, #4
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f000 fac0 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 8005512:	4603      	mov	r3, r0
 8005514:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8005516:	7ffb      	ldrb	r3, [r7, #31]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d113      	bne.n	8005544 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005520:	781a      	ldrb	r2, [r3, #0]
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005534:	1e5a      	subs	r2, r3, #1
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1df      	bne.n	8005502 <HAL_QSPI_Transmit+0x86>
 8005542:	e000      	b.n	8005546 <HAL_QSPI_Transmit+0xca>
          break;
 8005544:	bf00      	nop
      }

      if (status == HAL_OK)
 8005546:	7ffb      	ldrb	r3, [r7, #31]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d115      	bne.n	8005578 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	2201      	movs	r2, #1
 8005554:	2102      	movs	r1, #2
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f000 fa9b 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 800555c:	4603      	mov	r3, r0
 800555e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8005560:	7ffb      	ldrb	r3, [r7, #31]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d108      	bne.n	8005578 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2202      	movs	r2, #2
 800556c:	60da      	str	r2, [r3, #12]

          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 f984 	bl	800587c <HAL_QSPI_Abort>
 8005574:	4603      	mov	r3, r0
 8005576:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005580:	e00a      	b.n	8005598 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005586:	f043 0208 	orr.w	r2, r3, #8
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	77fb      	strb	r3, [r7, #31]
 8005592:	e001      	b.n	8005598 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005594:	2302      	movs	r3, #2
 8005596:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 80055a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b08a      	sub	sp, #40	; 0x28
 80055ae:	af02      	add	r7, sp, #8
 80055b0:	60f8      	str	r0, [r7, #12]
 80055b2:	60b9      	str	r1, [r7, #8]
 80055b4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 80055ba:	f7fe f877 	bl	80036ac <HAL_GetTick>
 80055be:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3320      	adds	r3, #32
 80055ce:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <HAL_QSPI_Receive+0x36>
 80055dc:	2302      	movs	r3, #2
 80055de:	e082      	b.n	80056e6 <HAL_QSPI_Receive+0x13c>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d171      	bne.n	80056d8 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d062      	beq.n	80056c6 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2222      	movs	r2, #34	; 0x22
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	1c5a      	adds	r2, r3, #1
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005638:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8005642:	e01c      	b.n	800567e <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	2201      	movs	r2, #1
 800564c:	2106      	movs	r1, #6
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fa1f 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8005658:	7ffb      	ldrb	r3, [r7, #31]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d114      	bne.n	8005688 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	7812      	ldrb	r2, [r2, #0]
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800566e:	1c5a      	adds	r2, r3, #1
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005678:	1e5a      	subs	r2, r3, #1
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1de      	bne.n	8005644 <HAL_QSPI_Receive+0x9a>
 8005686:	e000      	b.n	800568a <HAL_QSPI_Receive+0xe0>
          break;
 8005688:	bf00      	nop
      }

      if (status == HAL_OK)
 800568a:	7ffb      	ldrb	r3, [r7, #31]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d115      	bne.n	80056bc <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	2201      	movs	r2, #1
 8005698:	2102      	movs	r1, #2
 800569a:	68f8      	ldr	r0, [r7, #12]
 800569c:	f000 f9f9 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 80056a0:	4603      	mov	r3, r0
 80056a2:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80056a4:	7ffb      	ldrb	r3, [r7, #31]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d108      	bne.n	80056bc <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2202      	movs	r2, #2
 80056b0:	60da      	str	r2, [r3, #12]

          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 f8e2 	bl	800587c <HAL_QSPI_Abort>
 80056b8:	4603      	mov	r3, r0
 80056ba:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80056c4:	e00a      	b.n	80056dc <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ca:	f043 0208 	orr.w	r2, r3, #8
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	77fb      	strb	r3, [r7, #31]
 80056d6:	e001      	b.n	80056dc <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
 80056da:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 80056e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3720      	adds	r7, #32
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b088      	sub	sp, #32
 80056f2:	af02      	add	r7, sp, #8
 80056f4:	60f8      	str	r0, [r7, #12]
 80056f6:	60b9      	str	r1, [r7, #8]
 80056f8:	607a      	str	r2, [r7, #4]
 80056fa:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80056fc:	f7fd ffd6 	bl	80036ac <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b01      	cmp	r3, #1
 800570c:	d101      	bne.n	8005712 <HAL_QSPI_AutoPolling+0x24>
 800570e:	2302      	movs	r3, #2
 8005710:	e060      	b.n	80057d4 <HAL_QSPI_AutoPolling+0xe6>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b01      	cmp	r3, #1
 8005724:	d14f      	bne.n	80057c6 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2242      	movs	r2, #66	; 0x42
 8005730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	9300      	str	r3, [sp, #0]
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	2200      	movs	r2, #0
 800573c:	2120      	movs	r1, #32
 800573e:	68f8      	ldr	r0, [r7, #12]
 8005740:	f000 f9a7 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 8005744:	4603      	mov	r3, r0
 8005746:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005748:	7dfb      	ldrb	r3, [r7, #23]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d13d      	bne.n	80057ca <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	6812      	ldr	r2, [r2, #0]
 8005756:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	6852      	ldr	r2, [r2, #4]
 8005760:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	6892      	ldr	r2, [r2, #8]
 800576a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	431a      	orrs	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005784:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800578e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005792:	68b9      	ldr	r1, [r7, #8]
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 f9b3 	bl	8005b00 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	2201      	movs	r2, #1
 80057a2:	2108      	movs	r1, #8
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f000 f974 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 80057aa:	4603      	mov	r3, r0
 80057ac:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80057ae:	7dfb      	ldrb	r3, [r7, #23]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10a      	bne.n	80057ca <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2208      	movs	r2, #8
 80057ba:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80057c4:	e001      	b.n	80057ca <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80057c6:	2302      	movs	r3, #2
 80057c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80057d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3718      	adds	r7, #24
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 80057f8:	bf00      	nop
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af02      	add	r7, sp, #8
 8005882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005884:	2300      	movs	r3, #0
 8005886:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005888:	f7fd ff10 	bl	80036ac <HAL_GetTick>
 800588c:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d056      	beq.n	800594c <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0304 	and.w	r3, r3, #4
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d017      	beq.n	80058e4 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0204 	bic.w	r2, r2, #4
 80058c2:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7fe fe93 	bl	80045f4 <HAL_DMA_Abort>
 80058ce:	4603      	mov	r3, r0
 80058d0:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 80058d2:	7bfb      	ldrb	r3, [r7, #15]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d005      	beq.n	80058e4 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058dc:	f043 0204 	orr.w	r2, r3, #4
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f042 0202 	orr.w	r2, r2, #2
 80058f2:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	2201      	movs	r2, #1
 80058fe:	2102      	movs	r1, #2
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f8c6 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 8005906:	4603      	mov	r3, r0
 8005908:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800590a:	7bfb      	ldrb	r3, [r7, #15]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d10e      	bne.n	800592e <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2202      	movs	r2, #2
 8005916:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	2200      	movs	r2, #0
 8005922:	2120      	movs	r1, #32
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 f8b4 	bl	8005a92 <QSPI_WaitFlagStateUntilTimeout>
 800592a:	4603      	mov	r3, r0
 800592c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800592e:	7bfb      	ldrb	r3, [r7, #15]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10b      	bne.n	800594c <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695a      	ldr	r2, [r3, #20]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005942:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
  }

  return status;
 800594c:	7bfb      	ldrb	r3, [r7, #15]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3710      	adds	r7, #16
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
	...

08005958 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005960:	2300      	movs	r3, #0
 8005962:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f003 0302 	and.w	r3, r3, #2
 8005970:	2b00      	cmp	r3, #0
 8005972:	d046      	beq.n	8005a02 <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2208      	movs	r2, #8
 8005980:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8005992:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d01b      	beq.n	80059da <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f022 0204 	bic.w	r2, r2, #4
 80059b0:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b6:	4a15      	ldr	r2, [pc, #84]	; (8005a0c <HAL_QSPI_Abort_IT+0xb4>)
 80059b8:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059be:	4618      	mov	r0, r3
 80059c0:	f7fe fe88 	bl	80046d4 <HAL_DMA_Abort_IT>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d01b      	beq.n	8005a02 <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f7ff ff0c 	bl	80057f0 <HAL_QSPI_AbortCpltCallback>
 80059d8:	e013      	b.n	8005a02 <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2202      	movs	r2, #2
 80059e0:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80059f0:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f042 0202 	orr.w	r2, r2, #2
 8005a00:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3710      	adds	r7, #16
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	08005a2d 	.word	0x08005a2d

08005a10 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	683a      	ldr	r2, [r7, #0]
 8005a1e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a38:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	2b08      	cmp	r3, #8
 8005a50:	d114      	bne.n	8005a7c <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2202      	movs	r2, #2
 8005a58:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005a68:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f042 0202 	orr.w	r2, r2, #2
 8005a78:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 8005a7a:	e006      	b.n	8005a8a <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f7ff fea9 	bl	80057dc <HAL_QSPI_ErrorCallback>
}
 8005a8a:	bf00      	nop
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	60f8      	str	r0, [r7, #12]
 8005a9a:	60b9      	str	r1, [r7, #8]
 8005a9c:	603b      	str	r3, [r7, #0]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005aa2:	e01a      	b.n	8005ada <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aaa:	d016      	beq.n	8005ada <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aac:	f7fd fdfe 	bl	80036ac <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d302      	bcc.n	8005ac2 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d10b      	bne.n	8005ada <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2204      	movs	r2, #4
 8005ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ace:	f043 0201 	orr.w	r2, r3, #1
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e00e      	b.n	8005af8 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	bf14      	ite	ne
 8005ae8:	2301      	movne	r3, #1
 8005aea:	2300      	moveq	r3, #0
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	461a      	mov	r2, r3
 8005af0:	79fb      	ldrb	r3, [r7, #7]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d1d6      	bne.n	8005aa4 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d009      	beq.n	8005b28 <QSPI_Config+0x28>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005b1a:	d005      	beq.n	8005b28 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	3a01      	subs	r2, #1
 8005b26:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 80b9 	beq.w	8005ca4 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d05f      	beq.n	8005bfa <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	6892      	ldr	r2, [r2, #8]
 8005b42:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	69db      	ldr	r3, [r3, #28]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d031      	beq.n	8005bb0 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b54:	431a      	orrs	r2, r3
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b60:	431a      	orrs	r2, r3
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	049b      	lsls	r3, r3, #18
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	431a      	orrs	r2, r3
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	6a1b      	ldr	r3, [r3, #32]
 8005b74:	431a      	orrs	r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	431a      	orrs	r2, r3
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	431a      	orrs	r2, r3
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	ea42 0103 	orr.w	r1, r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005ba0:	f000 812e 	beq.w	8005e00 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68ba      	ldr	r2, [r7, #8]
 8005baa:	6852      	ldr	r2, [r2, #4]
 8005bac:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8005bae:	e127      	b.n	8005e00 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bbe:	431a      	orrs	r2, r3
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	049b      	lsls	r3, r3, #18
 8005bcc:	431a      	orrs	r2, r3
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	431a      	orrs	r2, r3
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	431a      	orrs	r2, r3
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	ea42 0103 	orr.w	r1, r2, r3
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	615a      	str	r2, [r3, #20]
}
 8005bf8:	e102      	b.n	8005e00 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	69db      	ldr	r3, [r3, #28]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d02e      	beq.n	8005c60 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c10:	431a      	orrs	r2, r3
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c16:	431a      	orrs	r2, r3
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	049b      	lsls	r3, r3, #18
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	6a1b      	ldr	r3, [r3, #32]
 8005c24:	431a      	orrs	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	431a      	orrs	r2, r3
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	431a      	orrs	r2, r3
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	431a      	orrs	r2, r3
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	ea42 0103 	orr.w	r1, r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005c50:	f000 80d6 	beq.w	8005e00 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	6852      	ldr	r2, [r2, #4]
 8005c5c:	619a      	str	r2, [r3, #24]
}
 8005c5e:	e0cf      	b.n	8005e00 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c74:	431a      	orrs	r2, r3
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	049b      	lsls	r3, r3, #18
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	431a      	orrs	r2, r3
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	69db      	ldr	r3, [r3, #28]
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	ea42 0103 	orr.w	r1, r2, r3
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	615a      	str	r2, [r3, #20]
}
 8005ca2:	e0ad      	b.n	8005e00 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	6a1b      	ldr	r3, [r3, #32]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d058      	beq.n	8005d5e <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	6892      	ldr	r2, [r2, #8]
 8005cb4:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	69db      	ldr	r3, [r3, #28]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d02d      	beq.n	8005d1a <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ccc:	431a      	orrs	r2, r3
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd2:	431a      	orrs	r2, r3
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	049b      	lsls	r3, r3, #18
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	431a      	orrs	r2, r3
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	431a      	orrs	r2, r3
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	431a      	orrs	r2, r3
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	69db      	ldr	r3, [r3, #28]
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	ea42 0103 	orr.w	r1, r2, r3
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005d0c:	d078      	beq.n	8005e00 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	6852      	ldr	r2, [r2, #4]
 8005d16:	619a      	str	r2, [r3, #24]
}
 8005d18:	e072      	b.n	8005e00 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d22:	431a      	orrs	r2, r3
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	049b      	lsls	r3, r3, #18
 8005d36:	431a      	orrs	r2, r3
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	431a      	orrs	r2, r3
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	69db      	ldr	r3, [r3, #28]
 8005d48:	431a      	orrs	r2, r3
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	699b      	ldr	r3, [r3, #24]
 8005d4e:	ea42 0103 	orr.w	r1, r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	615a      	str	r2, [r3, #20]
}
 8005d5c:	e050      	b.n	8005e00 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d02a      	beq.n	8005dbc <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d74:	431a      	orrs	r2, r3
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	049b      	lsls	r3, r3, #18
 8005d82:	431a      	orrs	r2, r3
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	6a1b      	ldr	r3, [r3, #32]
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	431a      	orrs	r2, r3
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	ea42 0103 	orr.w	r1, r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005dae:	d027      	beq.n	8005e00 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68ba      	ldr	r2, [r7, #8]
 8005db6:	6852      	ldr	r2, [r2, #4]
 8005db8:	619a      	str	r2, [r3, #24]
}
 8005dba:	e021      	b.n	8005e00 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01d      	beq.n	8005e00 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dcc:	431a      	orrs	r2, r3
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dd2:	431a      	orrs	r2, r3
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd8:	431a      	orrs	r2, r3
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	049b      	lsls	r3, r3, #18
 8005de0:	431a      	orrs	r2, r3
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	6a1b      	ldr	r3, [r3, #32]
 8005de6:	431a      	orrs	r2, r3
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	69db      	ldr	r3, [r3, #28]
 8005dec:	431a      	orrs	r2, r3
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	ea42 0103 	orr.w	r1, r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	615a      	str	r2, [r3, #20]
}
 8005e00:	bf00      	nop
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e0cc      	b.n	8005fba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e20:	4b68      	ldr	r3, [pc, #416]	; (8005fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 030f 	and.w	r3, r3, #15
 8005e28:	683a      	ldr	r2, [r7, #0]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d90c      	bls.n	8005e48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e2e:	4b65      	ldr	r3, [pc, #404]	; (8005fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	b2d2      	uxtb	r2, r2
 8005e34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e36:	4b63      	ldr	r3, [pc, #396]	; (8005fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 030f 	and.w	r3, r3, #15
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d001      	beq.n	8005e48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e0b8      	b.n	8005fba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d020      	beq.n	8005e96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0304 	and.w	r3, r3, #4
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d005      	beq.n	8005e6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e60:	4b59      	ldr	r3, [pc, #356]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	4a58      	ldr	r2, [pc, #352]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0308 	and.w	r3, r3, #8
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d005      	beq.n	8005e84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e78:	4b53      	ldr	r3, [pc, #332]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	4a52      	ldr	r2, [pc, #328]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e84:	4b50      	ldr	r3, [pc, #320]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	494d      	ldr	r1, [pc, #308]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0301 	and.w	r3, r3, #1
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d044      	beq.n	8005f2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d107      	bne.n	8005eba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eaa:	4b47      	ldr	r3, [pc, #284]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d119      	bne.n	8005eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e07f      	b.n	8005fba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d003      	beq.n	8005eca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ec6:	2b03      	cmp	r3, #3
 8005ec8:	d107      	bne.n	8005eda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005eca:	4b3f      	ldr	r3, [pc, #252]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d109      	bne.n	8005eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e06f      	b.n	8005fba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eda:	4b3b      	ldr	r3, [pc, #236]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d101      	bne.n	8005eea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e067      	b.n	8005fba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005eea:	4b37      	ldr	r3, [pc, #220]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f023 0203 	bic.w	r2, r3, #3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	4934      	ldr	r1, [pc, #208]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005efc:	f7fd fbd6 	bl	80036ac <HAL_GetTick>
 8005f00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f02:	e00a      	b.n	8005f1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f04:	f7fd fbd2 	bl	80036ac <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e04f      	b.n	8005fba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f1a:	4b2b      	ldr	r3, [pc, #172]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f003 020c 	and.w	r2, r3, #12
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d1eb      	bne.n	8005f04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f2c:	4b25      	ldr	r3, [pc, #148]	; (8005fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 030f 	and.w	r3, r3, #15
 8005f34:	683a      	ldr	r2, [r7, #0]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d20c      	bcs.n	8005f54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f3a:	4b22      	ldr	r3, [pc, #136]	; (8005fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	b2d2      	uxtb	r2, r2
 8005f40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f42:	4b20      	ldr	r3, [pc, #128]	; (8005fc4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	683a      	ldr	r2, [r7, #0]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d001      	beq.n	8005f54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e032      	b.n	8005fba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0304 	and.w	r3, r3, #4
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d008      	beq.n	8005f72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f60:	4b19      	ldr	r3, [pc, #100]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	4916      	ldr	r1, [pc, #88]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 0308 	and.w	r3, r3, #8
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d009      	beq.n	8005f92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f7e:	4b12      	ldr	r3, [pc, #72]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	00db      	lsls	r3, r3, #3
 8005f8c:	490e      	ldr	r1, [pc, #56]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f92:	f000 f887 	bl	80060a4 <HAL_RCC_GetSysClockFreq>
 8005f96:	4602      	mov	r2, r0
 8005f98:	4b0b      	ldr	r3, [pc, #44]	; (8005fc8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	091b      	lsrs	r3, r3, #4
 8005f9e:	f003 030f 	and.w	r3, r3, #15
 8005fa2:	490a      	ldr	r1, [pc, #40]	; (8005fcc <HAL_RCC_ClockConfig+0x1c0>)
 8005fa4:	5ccb      	ldrb	r3, [r1, r3]
 8005fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8005faa:	4a09      	ldr	r2, [pc, #36]	; (8005fd0 <HAL_RCC_ClockConfig+0x1c4>)
 8005fac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005fae:	4b09      	ldr	r3, [pc, #36]	; (8005fd4 <HAL_RCC_ClockConfig+0x1c8>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7fc fd76 	bl	8002aa4 <HAL_InitTick>

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40023c00 	.word	0x40023c00
 8005fc8:	40023800 	.word	0x40023800
 8005fcc:	0800af70 	.word	0x0800af70
 8005fd0:	20000040 	.word	0x20000040
 8005fd4:	20000044 	.word	0x20000044

08005fd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fdc:	4b03      	ldr	r3, [pc, #12]	; (8005fec <HAL_RCC_GetHCLKFreq+0x14>)
 8005fde:	681b      	ldr	r3, [r3, #0]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	20000040 	.word	0x20000040

08005ff0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ff4:	f7ff fff0 	bl	8005fd8 <HAL_RCC_GetHCLKFreq>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	4b05      	ldr	r3, [pc, #20]	; (8006010 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	0a9b      	lsrs	r3, r3, #10
 8006000:	f003 0307 	and.w	r3, r3, #7
 8006004:	4903      	ldr	r1, [pc, #12]	; (8006014 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006006:	5ccb      	ldrb	r3, [r1, r3]
 8006008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800600c:	4618      	mov	r0, r3
 800600e:	bd80      	pop	{r7, pc}
 8006010:	40023800 	.word	0x40023800
 8006014:	0800af80 	.word	0x0800af80

08006018 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800601c:	f7ff ffdc 	bl	8005fd8 <HAL_RCC_GetHCLKFreq>
 8006020:	4602      	mov	r2, r0
 8006022:	4b05      	ldr	r3, [pc, #20]	; (8006038 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	0b5b      	lsrs	r3, r3, #13
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	4903      	ldr	r1, [pc, #12]	; (800603c <HAL_RCC_GetPCLK2Freq+0x24>)
 800602e:	5ccb      	ldrb	r3, [r1, r3]
 8006030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006034:	4618      	mov	r0, r3
 8006036:	bd80      	pop	{r7, pc}
 8006038:	40023800 	.word	0x40023800
 800603c:	0800af80 	.word	0x0800af80

08006040 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	220f      	movs	r2, #15
 800604e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006050:	4b12      	ldr	r3, [pc, #72]	; (800609c <HAL_RCC_GetClockConfig+0x5c>)
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f003 0203 	and.w	r2, r3, #3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800605c:	4b0f      	ldr	r3, [pc, #60]	; (800609c <HAL_RCC_GetClockConfig+0x5c>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006068:	4b0c      	ldr	r3, [pc, #48]	; (800609c <HAL_RCC_GetClockConfig+0x5c>)
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006074:	4b09      	ldr	r3, [pc, #36]	; (800609c <HAL_RCC_GetClockConfig+0x5c>)
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	08db      	lsrs	r3, r3, #3
 800607a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006082:	4b07      	ldr	r3, [pc, #28]	; (80060a0 <HAL_RCC_GetClockConfig+0x60>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 020f 	and.w	r2, r3, #15
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	601a      	str	r2, [r3, #0]
}
 800608e:	bf00      	nop
 8006090:	370c      	adds	r7, #12
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	40023800 	.word	0x40023800
 80060a0:	40023c00 	.word	0x40023c00

080060a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060a8:	b087      	sub	sp, #28
 80060aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80060ac:	2600      	movs	r6, #0
 80060ae:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 80060b0:	2600      	movs	r6, #0
 80060b2:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 80060b4:	2600      	movs	r6, #0
 80060b6:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 80060b8:	2600      	movs	r6, #0
 80060ba:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80060bc:	2600      	movs	r6, #0
 80060be:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060c0:	4ea3      	ldr	r6, [pc, #652]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80060c2:	68b6      	ldr	r6, [r6, #8]
 80060c4:	f006 060c 	and.w	r6, r6, #12
 80060c8:	2e0c      	cmp	r6, #12
 80060ca:	f200 8137 	bhi.w	800633c <HAL_RCC_GetSysClockFreq+0x298>
 80060ce:	f20f 0c08 	addw	ip, pc, #8
 80060d2:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 80060d6:	bf00      	nop
 80060d8:	0800610d 	.word	0x0800610d
 80060dc:	0800633d 	.word	0x0800633d
 80060e0:	0800633d 	.word	0x0800633d
 80060e4:	0800633d 	.word	0x0800633d
 80060e8:	08006113 	.word	0x08006113
 80060ec:	0800633d 	.word	0x0800633d
 80060f0:	0800633d 	.word	0x0800633d
 80060f4:	0800633d 	.word	0x0800633d
 80060f8:	08006119 	.word	0x08006119
 80060fc:	0800633d 	.word	0x0800633d
 8006100:	0800633d 	.word	0x0800633d
 8006104:	0800633d 	.word	0x0800633d
 8006108:	0800622f 	.word	0x0800622f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800610c:	4b91      	ldr	r3, [pc, #580]	; (8006354 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800610e:	613b      	str	r3, [r7, #16]
       break;
 8006110:	e117      	b.n	8006342 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006112:	4b91      	ldr	r3, [pc, #580]	; (8006358 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006114:	613b      	str	r3, [r7, #16]
      break;
 8006116:	e114      	b.n	8006342 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006118:	4b8d      	ldr	r3, [pc, #564]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006120:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006122:	4b8b      	ldr	r3, [pc, #556]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d024      	beq.n	8006178 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800612e:	4b88      	ldr	r3, [pc, #544]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	099b      	lsrs	r3, r3, #6
 8006134:	461a      	mov	r2, r3
 8006136:	f04f 0300 	mov.w	r3, #0
 800613a:	f240 14ff 	movw	r4, #511	; 0x1ff
 800613e:	f04f 0500 	mov.w	r5, #0
 8006142:	ea02 0004 	and.w	r0, r2, r4
 8006146:	ea03 0105 	and.w	r1, r3, r5
 800614a:	4b83      	ldr	r3, [pc, #524]	; (8006358 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800614c:	fb03 f201 	mul.w	r2, r3, r1
 8006150:	2300      	movs	r3, #0
 8006152:	fb03 f300 	mul.w	r3, r3, r0
 8006156:	4413      	add	r3, r2
 8006158:	4a7f      	ldr	r2, [pc, #508]	; (8006358 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800615a:	fba0 0102 	umull	r0, r1, r0, r2
 800615e:	440b      	add	r3, r1
 8006160:	4619      	mov	r1, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	461a      	mov	r2, r3
 8006166:	f04f 0300 	mov.w	r3, #0
 800616a:	f7fa f851 	bl	8000210 <__aeabi_uldivmod>
 800616e:	4602      	mov	r2, r0
 8006170:	460b      	mov	r3, r1
 8006172:	4613      	mov	r3, r2
 8006174:	617b      	str	r3, [r7, #20]
 8006176:	e04c      	b.n	8006212 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006178:	4b75      	ldr	r3, [pc, #468]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	099b      	lsrs	r3, r3, #6
 800617e:	461a      	mov	r2, r3
 8006180:	f04f 0300 	mov.w	r3, #0
 8006184:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006188:	f04f 0100 	mov.w	r1, #0
 800618c:	ea02 0800 	and.w	r8, r2, r0
 8006190:	ea03 0901 	and.w	r9, r3, r1
 8006194:	4640      	mov	r0, r8
 8006196:	4649      	mov	r1, r9
 8006198:	f04f 0200 	mov.w	r2, #0
 800619c:	f04f 0300 	mov.w	r3, #0
 80061a0:	014b      	lsls	r3, r1, #5
 80061a2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80061a6:	0142      	lsls	r2, r0, #5
 80061a8:	4610      	mov	r0, r2
 80061aa:	4619      	mov	r1, r3
 80061ac:	ebb0 0008 	subs.w	r0, r0, r8
 80061b0:	eb61 0109 	sbc.w	r1, r1, r9
 80061b4:	f04f 0200 	mov.w	r2, #0
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	018b      	lsls	r3, r1, #6
 80061be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80061c2:	0182      	lsls	r2, r0, #6
 80061c4:	1a12      	subs	r2, r2, r0
 80061c6:	eb63 0301 	sbc.w	r3, r3, r1
 80061ca:	f04f 0000 	mov.w	r0, #0
 80061ce:	f04f 0100 	mov.w	r1, #0
 80061d2:	00d9      	lsls	r1, r3, #3
 80061d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80061d8:	00d0      	lsls	r0, r2, #3
 80061da:	4602      	mov	r2, r0
 80061dc:	460b      	mov	r3, r1
 80061de:	eb12 0208 	adds.w	r2, r2, r8
 80061e2:	eb43 0309 	adc.w	r3, r3, r9
 80061e6:	f04f 0000 	mov.w	r0, #0
 80061ea:	f04f 0100 	mov.w	r1, #0
 80061ee:	0299      	lsls	r1, r3, #10
 80061f0:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80061f4:	0290      	lsls	r0, r2, #10
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4610      	mov	r0, r2
 80061fc:	4619      	mov	r1, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	461a      	mov	r2, r3
 8006202:	f04f 0300 	mov.w	r3, #0
 8006206:	f7fa f803 	bl	8000210 <__aeabi_uldivmod>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4613      	mov	r3, r2
 8006210:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006212:	4b4f      	ldr	r3, [pc, #316]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	0c1b      	lsrs	r3, r3, #16
 8006218:	f003 0303 	and.w	r3, r3, #3
 800621c:	3301      	adds	r3, #1
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	fbb2 f3f3 	udiv	r3, r2, r3
 800622a:	613b      	str	r3, [r7, #16]
      break;
 800622c:	e089      	b.n	8006342 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800622e:	4948      	ldr	r1, [pc, #288]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006230:	6849      	ldr	r1, [r1, #4]
 8006232:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006236:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006238:	4945      	ldr	r1, [pc, #276]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800623a:	6849      	ldr	r1, [r1, #4]
 800623c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006240:	2900      	cmp	r1, #0
 8006242:	d024      	beq.n	800628e <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006244:	4942      	ldr	r1, [pc, #264]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006246:	6849      	ldr	r1, [r1, #4]
 8006248:	0989      	lsrs	r1, r1, #6
 800624a:	4608      	mov	r0, r1
 800624c:	f04f 0100 	mov.w	r1, #0
 8006250:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006254:	f04f 0500 	mov.w	r5, #0
 8006258:	ea00 0204 	and.w	r2, r0, r4
 800625c:	ea01 0305 	and.w	r3, r1, r5
 8006260:	493d      	ldr	r1, [pc, #244]	; (8006358 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006262:	fb01 f003 	mul.w	r0, r1, r3
 8006266:	2100      	movs	r1, #0
 8006268:	fb01 f102 	mul.w	r1, r1, r2
 800626c:	1844      	adds	r4, r0, r1
 800626e:	493a      	ldr	r1, [pc, #232]	; (8006358 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006270:	fba2 0101 	umull	r0, r1, r2, r1
 8006274:	1863      	adds	r3, r4, r1
 8006276:	4619      	mov	r1, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	461a      	mov	r2, r3
 800627c:	f04f 0300 	mov.w	r3, #0
 8006280:	f7f9 ffc6 	bl	8000210 <__aeabi_uldivmod>
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	4613      	mov	r3, r2
 800628a:	617b      	str	r3, [r7, #20]
 800628c:	e04a      	b.n	8006324 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800628e:	4b30      	ldr	r3, [pc, #192]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	099b      	lsrs	r3, r3, #6
 8006294:	461a      	mov	r2, r3
 8006296:	f04f 0300 	mov.w	r3, #0
 800629a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800629e:	f04f 0100 	mov.w	r1, #0
 80062a2:	ea02 0400 	and.w	r4, r2, r0
 80062a6:	ea03 0501 	and.w	r5, r3, r1
 80062aa:	4620      	mov	r0, r4
 80062ac:	4629      	mov	r1, r5
 80062ae:	f04f 0200 	mov.w	r2, #0
 80062b2:	f04f 0300 	mov.w	r3, #0
 80062b6:	014b      	lsls	r3, r1, #5
 80062b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80062bc:	0142      	lsls	r2, r0, #5
 80062be:	4610      	mov	r0, r2
 80062c0:	4619      	mov	r1, r3
 80062c2:	1b00      	subs	r0, r0, r4
 80062c4:	eb61 0105 	sbc.w	r1, r1, r5
 80062c8:	f04f 0200 	mov.w	r2, #0
 80062cc:	f04f 0300 	mov.w	r3, #0
 80062d0:	018b      	lsls	r3, r1, #6
 80062d2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80062d6:	0182      	lsls	r2, r0, #6
 80062d8:	1a12      	subs	r2, r2, r0
 80062da:	eb63 0301 	sbc.w	r3, r3, r1
 80062de:	f04f 0000 	mov.w	r0, #0
 80062e2:	f04f 0100 	mov.w	r1, #0
 80062e6:	00d9      	lsls	r1, r3, #3
 80062e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80062ec:	00d0      	lsls	r0, r2, #3
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	1912      	adds	r2, r2, r4
 80062f4:	eb45 0303 	adc.w	r3, r5, r3
 80062f8:	f04f 0000 	mov.w	r0, #0
 80062fc:	f04f 0100 	mov.w	r1, #0
 8006300:	0299      	lsls	r1, r3, #10
 8006302:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006306:	0290      	lsls	r0, r2, #10
 8006308:	4602      	mov	r2, r0
 800630a:	460b      	mov	r3, r1
 800630c:	4610      	mov	r0, r2
 800630e:	4619      	mov	r1, r3
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	461a      	mov	r2, r3
 8006314:	f04f 0300 	mov.w	r3, #0
 8006318:	f7f9 ff7a 	bl	8000210 <__aeabi_uldivmod>
 800631c:	4602      	mov	r2, r0
 800631e:	460b      	mov	r3, r1
 8006320:	4613      	mov	r3, r2
 8006322:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006324:	4b0a      	ldr	r3, [pc, #40]	; (8006350 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	0f1b      	lsrs	r3, r3, #28
 800632a:	f003 0307 	and.w	r3, r3, #7
 800632e:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8006330:	697a      	ldr	r2, [r7, #20]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	fbb2 f3f3 	udiv	r3, r2, r3
 8006338:	613b      	str	r3, [r7, #16]
      break;
 800633a:	e002      	b.n	8006342 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800633c:	4b05      	ldr	r3, [pc, #20]	; (8006354 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800633e:	613b      	str	r3, [r7, #16]
      break;
 8006340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006342:	693b      	ldr	r3, [r7, #16]
}
 8006344:	4618      	mov	r0, r3
 8006346:	371c      	adds	r7, #28
 8006348:	46bd      	mov	sp, r7
 800634a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800634e:	bf00      	nop
 8006350:	40023800 	.word	0x40023800
 8006354:	00f42400 	.word	0x00f42400
 8006358:	017d7840 	.word	0x017d7840

0800635c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b086      	sub	sp, #24
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006364:	2300      	movs	r3, #0
 8006366:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0301 	and.w	r3, r3, #1
 8006370:	2b00      	cmp	r3, #0
 8006372:	f000 8083 	beq.w	800647c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006376:	4b95      	ldr	r3, [pc, #596]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f003 030c 	and.w	r3, r3, #12
 800637e:	2b04      	cmp	r3, #4
 8006380:	d019      	beq.n	80063b6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006382:	4b92      	ldr	r3, [pc, #584]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800638a:	2b08      	cmp	r3, #8
 800638c:	d106      	bne.n	800639c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800638e:	4b8f      	ldr	r3, [pc, #572]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006396:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800639a:	d00c      	beq.n	80063b6 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800639c:	4b8b      	ldr	r3, [pc, #556]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80063a4:	2b0c      	cmp	r3, #12
 80063a6:	d112      	bne.n	80063ce <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063a8:	4b88      	ldr	r3, [pc, #544]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063b4:	d10b      	bne.n	80063ce <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063b6:	4b85      	ldr	r3, [pc, #532]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d05b      	beq.n	800647a <HAL_RCC_OscConfig+0x11e>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d157      	bne.n	800647a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e216      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063d6:	d106      	bne.n	80063e6 <HAL_RCC_OscConfig+0x8a>
 80063d8:	4b7c      	ldr	r3, [pc, #496]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a7b      	ldr	r2, [pc, #492]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80063de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063e2:	6013      	str	r3, [r2, #0]
 80063e4:	e01d      	b.n	8006422 <HAL_RCC_OscConfig+0xc6>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063ee:	d10c      	bne.n	800640a <HAL_RCC_OscConfig+0xae>
 80063f0:	4b76      	ldr	r3, [pc, #472]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a75      	ldr	r2, [pc, #468]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80063f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063fa:	6013      	str	r3, [r2, #0]
 80063fc:	4b73      	ldr	r3, [pc, #460]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a72      	ldr	r2, [pc, #456]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006406:	6013      	str	r3, [r2, #0]
 8006408:	e00b      	b.n	8006422 <HAL_RCC_OscConfig+0xc6>
 800640a:	4b70      	ldr	r3, [pc, #448]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a6f      	ldr	r2, [pc, #444]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006414:	6013      	str	r3, [r2, #0]
 8006416:	4b6d      	ldr	r3, [pc, #436]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a6c      	ldr	r2, [pc, #432]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800641c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006420:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d013      	beq.n	8006452 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800642a:	f7fd f93f 	bl	80036ac <HAL_GetTick>
 800642e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006430:	e008      	b.n	8006444 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006432:	f7fd f93b 	bl	80036ac <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b64      	cmp	r3, #100	; 0x64
 800643e:	d901      	bls.n	8006444 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	e1db      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006444:	4b61      	ldr	r3, [pc, #388]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800644c:	2b00      	cmp	r3, #0
 800644e:	d0f0      	beq.n	8006432 <HAL_RCC_OscConfig+0xd6>
 8006450:	e014      	b.n	800647c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006452:	f7fd f92b 	bl	80036ac <HAL_GetTick>
 8006456:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006458:	e008      	b.n	800646c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800645a:	f7fd f927 	bl	80036ac <HAL_GetTick>
 800645e:	4602      	mov	r2, r0
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	2b64      	cmp	r3, #100	; 0x64
 8006466:	d901      	bls.n	800646c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e1c7      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800646c:	4b57      	ldr	r3, [pc, #348]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1f0      	bne.n	800645a <HAL_RCC_OscConfig+0xfe>
 8006478:	e000      	b.n	800647c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800647a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d06f      	beq.n	8006568 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006488:	4b50      	ldr	r3, [pc, #320]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	f003 030c 	and.w	r3, r3, #12
 8006490:	2b00      	cmp	r3, #0
 8006492:	d017      	beq.n	80064c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006494:	4b4d      	ldr	r3, [pc, #308]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800649c:	2b08      	cmp	r3, #8
 800649e:	d105      	bne.n	80064ac <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80064a0:	4b4a      	ldr	r3, [pc, #296]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00b      	beq.n	80064c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064ac:	4b47      	ldr	r3, [pc, #284]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80064b4:	2b0c      	cmp	r3, #12
 80064b6:	d11c      	bne.n	80064f2 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064b8:	4b44      	ldr	r3, [pc, #272]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d116      	bne.n	80064f2 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064c4:	4b41      	ldr	r3, [pc, #260]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0302 	and.w	r3, r3, #2
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d005      	beq.n	80064dc <HAL_RCC_OscConfig+0x180>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d001      	beq.n	80064dc <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e18f      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064dc:	4b3b      	ldr	r3, [pc, #236]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	691b      	ldr	r3, [r3, #16]
 80064e8:	00db      	lsls	r3, r3, #3
 80064ea:	4938      	ldr	r1, [pc, #224]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064f0:	e03a      	b.n	8006568 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d020      	beq.n	800653c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064fa:	4b35      	ldr	r3, [pc, #212]	; (80065d0 <HAL_RCC_OscConfig+0x274>)
 80064fc:	2201      	movs	r2, #1
 80064fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006500:	f7fd f8d4 	bl	80036ac <HAL_GetTick>
 8006504:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006506:	e008      	b.n	800651a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006508:	f7fd f8d0 	bl	80036ac <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	2b02      	cmp	r3, #2
 8006514:	d901      	bls.n	800651a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e170      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800651a:	4b2c      	ldr	r3, [pc, #176]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d0f0      	beq.n	8006508 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006526:	4b29      	ldr	r3, [pc, #164]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	4925      	ldr	r1, [pc, #148]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 8006536:	4313      	orrs	r3, r2
 8006538:	600b      	str	r3, [r1, #0]
 800653a:	e015      	b.n	8006568 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800653c:	4b24      	ldr	r3, [pc, #144]	; (80065d0 <HAL_RCC_OscConfig+0x274>)
 800653e:	2200      	movs	r2, #0
 8006540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006542:	f7fd f8b3 	bl	80036ac <HAL_GetTick>
 8006546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006548:	e008      	b.n	800655c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800654a:	f7fd f8af 	bl	80036ac <HAL_GetTick>
 800654e:	4602      	mov	r2, r0
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	2b02      	cmp	r3, #2
 8006556:	d901      	bls.n	800655c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e14f      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800655c:	4b1b      	ldr	r3, [pc, #108]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0302 	and.w	r3, r3, #2
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1f0      	bne.n	800654a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0308 	and.w	r3, r3, #8
 8006570:	2b00      	cmp	r3, #0
 8006572:	d037      	beq.n	80065e4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	695b      	ldr	r3, [r3, #20]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d016      	beq.n	80065aa <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800657c:	4b15      	ldr	r3, [pc, #84]	; (80065d4 <HAL_RCC_OscConfig+0x278>)
 800657e:	2201      	movs	r2, #1
 8006580:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006582:	f7fd f893 	bl	80036ac <HAL_GetTick>
 8006586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006588:	e008      	b.n	800659c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800658a:	f7fd f88f 	bl	80036ac <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d901      	bls.n	800659c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e12f      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800659c:	4b0b      	ldr	r3, [pc, #44]	; (80065cc <HAL_RCC_OscConfig+0x270>)
 800659e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d0f0      	beq.n	800658a <HAL_RCC_OscConfig+0x22e>
 80065a8:	e01c      	b.n	80065e4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065aa:	4b0a      	ldr	r3, [pc, #40]	; (80065d4 <HAL_RCC_OscConfig+0x278>)
 80065ac:	2200      	movs	r2, #0
 80065ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065b0:	f7fd f87c 	bl	80036ac <HAL_GetTick>
 80065b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065b6:	e00f      	b.n	80065d8 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065b8:	f7fd f878 	bl	80036ac <HAL_GetTick>
 80065bc:	4602      	mov	r2, r0
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	d908      	bls.n	80065d8 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e118      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
 80065ca:	bf00      	nop
 80065cc:	40023800 	.word	0x40023800
 80065d0:	42470000 	.word	0x42470000
 80065d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065d8:	4b8a      	ldr	r3, [pc, #552]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 80065da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e9      	bne.n	80065b8 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	f000 8097 	beq.w	8006720 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065f2:	2300      	movs	r3, #0
 80065f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065f6:	4b83      	ldr	r3, [pc, #524]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 80065f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d10f      	bne.n	8006622 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006602:	2300      	movs	r3, #0
 8006604:	60fb      	str	r3, [r7, #12]
 8006606:	4b7f      	ldr	r3, [pc, #508]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660a:	4a7e      	ldr	r2, [pc, #504]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800660c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006610:	6413      	str	r3, [r2, #64]	; 0x40
 8006612:	4b7c      	ldr	r3, [pc, #496]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800661e:	2301      	movs	r3, #1
 8006620:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006622:	4b79      	ldr	r3, [pc, #484]	; (8006808 <HAL_RCC_OscConfig+0x4ac>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800662a:	2b00      	cmp	r3, #0
 800662c:	d118      	bne.n	8006660 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800662e:	4b76      	ldr	r3, [pc, #472]	; (8006808 <HAL_RCC_OscConfig+0x4ac>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a75      	ldr	r2, [pc, #468]	; (8006808 <HAL_RCC_OscConfig+0x4ac>)
 8006634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006638:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800663a:	f7fd f837 	bl	80036ac <HAL_GetTick>
 800663e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006640:	e008      	b.n	8006654 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006642:	f7fd f833 	bl	80036ac <HAL_GetTick>
 8006646:	4602      	mov	r2, r0
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	1ad3      	subs	r3, r2, r3
 800664c:	2b02      	cmp	r3, #2
 800664e:	d901      	bls.n	8006654 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006650:	2303      	movs	r3, #3
 8006652:	e0d3      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006654:	4b6c      	ldr	r3, [pc, #432]	; (8006808 <HAL_RCC_OscConfig+0x4ac>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800665c:	2b00      	cmp	r3, #0
 800665e:	d0f0      	beq.n	8006642 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	2b01      	cmp	r3, #1
 8006666:	d106      	bne.n	8006676 <HAL_RCC_OscConfig+0x31a>
 8006668:	4b66      	ldr	r3, [pc, #408]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800666a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800666c:	4a65      	ldr	r2, [pc, #404]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800666e:	f043 0301 	orr.w	r3, r3, #1
 8006672:	6713      	str	r3, [r2, #112]	; 0x70
 8006674:	e01c      	b.n	80066b0 <HAL_RCC_OscConfig+0x354>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	2b05      	cmp	r3, #5
 800667c:	d10c      	bne.n	8006698 <HAL_RCC_OscConfig+0x33c>
 800667e:	4b61      	ldr	r3, [pc, #388]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006682:	4a60      	ldr	r2, [pc, #384]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006684:	f043 0304 	orr.w	r3, r3, #4
 8006688:	6713      	str	r3, [r2, #112]	; 0x70
 800668a:	4b5e      	ldr	r3, [pc, #376]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800668c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800668e:	4a5d      	ldr	r2, [pc, #372]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006690:	f043 0301 	orr.w	r3, r3, #1
 8006694:	6713      	str	r3, [r2, #112]	; 0x70
 8006696:	e00b      	b.n	80066b0 <HAL_RCC_OscConfig+0x354>
 8006698:	4b5a      	ldr	r3, [pc, #360]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800669a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800669c:	4a59      	ldr	r2, [pc, #356]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800669e:	f023 0301 	bic.w	r3, r3, #1
 80066a2:	6713      	str	r3, [r2, #112]	; 0x70
 80066a4:	4b57      	ldr	r3, [pc, #348]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 80066a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a8:	4a56      	ldr	r2, [pc, #344]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 80066aa:	f023 0304 	bic.w	r3, r3, #4
 80066ae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d015      	beq.n	80066e4 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b8:	f7fc fff8 	bl	80036ac <HAL_GetTick>
 80066bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066be:	e00a      	b.n	80066d6 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066c0:	f7fc fff4 	bl	80036ac <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e092      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066d6:	4b4b      	ldr	r3, [pc, #300]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 80066d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d0ee      	beq.n	80066c0 <HAL_RCC_OscConfig+0x364>
 80066e2:	e014      	b.n	800670e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066e4:	f7fc ffe2 	bl	80036ac <HAL_GetTick>
 80066e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ea:	e00a      	b.n	8006702 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066ec:	f7fc ffde 	bl	80036ac <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d901      	bls.n	8006702 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e07c      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006702:	4b40      	ldr	r3, [pc, #256]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1ee      	bne.n	80066ec <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800670e:	7dfb      	ldrb	r3, [r7, #23]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d105      	bne.n	8006720 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006714:	4b3b      	ldr	r3, [pc, #236]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006718:	4a3a      	ldr	r2, [pc, #232]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800671a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800671e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	699b      	ldr	r3, [r3, #24]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d068      	beq.n	80067fa <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006728:	4b36      	ldr	r3, [pc, #216]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f003 030c 	and.w	r3, r3, #12
 8006730:	2b08      	cmp	r3, #8
 8006732:	d060      	beq.n	80067f6 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	2b02      	cmp	r3, #2
 800673a:	d145      	bne.n	80067c8 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800673c:	4b33      	ldr	r3, [pc, #204]	; (800680c <HAL_RCC_OscConfig+0x4b0>)
 800673e:	2200      	movs	r2, #0
 8006740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006742:	f7fc ffb3 	bl	80036ac <HAL_GetTick>
 8006746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006748:	e008      	b.n	800675c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800674a:	f7fc ffaf 	bl	80036ac <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	2b02      	cmp	r3, #2
 8006756:	d901      	bls.n	800675c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	e04f      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800675c:	4b29      	ldr	r3, [pc, #164]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1f0      	bne.n	800674a <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	69da      	ldr	r2, [r3, #28]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	431a      	orrs	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006776:	019b      	lsls	r3, r3, #6
 8006778:	431a      	orrs	r2, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800677e:	085b      	lsrs	r3, r3, #1
 8006780:	3b01      	subs	r3, #1
 8006782:	041b      	lsls	r3, r3, #16
 8006784:	431a      	orrs	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800678a:	061b      	lsls	r3, r3, #24
 800678c:	431a      	orrs	r2, r3
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006792:	071b      	lsls	r3, r3, #28
 8006794:	491b      	ldr	r1, [pc, #108]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 8006796:	4313      	orrs	r3, r2
 8006798:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800679a:	4b1c      	ldr	r3, [pc, #112]	; (800680c <HAL_RCC_OscConfig+0x4b0>)
 800679c:	2201      	movs	r2, #1
 800679e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a0:	f7fc ff84 	bl	80036ac <HAL_GetTick>
 80067a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a6:	e008      	b.n	80067ba <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067a8:	f7fc ff80 	bl	80036ac <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e020      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067ba:	4b12      	ldr	r3, [pc, #72]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0f0      	beq.n	80067a8 <HAL_RCC_OscConfig+0x44c>
 80067c6:	e018      	b.n	80067fa <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067c8:	4b10      	ldr	r3, [pc, #64]	; (800680c <HAL_RCC_OscConfig+0x4b0>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ce:	f7fc ff6d 	bl	80036ac <HAL_GetTick>
 80067d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067d4:	e008      	b.n	80067e8 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067d6:	f7fc ff69 	bl	80036ac <HAL_GetTick>
 80067da:	4602      	mov	r2, r0
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	2b02      	cmp	r3, #2
 80067e2:	d901      	bls.n	80067e8 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e009      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067e8:	4b06      	ldr	r3, [pc, #24]	; (8006804 <HAL_RCC_OscConfig+0x4a8>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d1f0      	bne.n	80067d6 <HAL_RCC_OscConfig+0x47a>
 80067f4:	e001      	b.n	80067fa <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e000      	b.n	80067fc <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3718      	adds	r7, #24
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	40023800 	.word	0x40023800
 8006808:	40007000 	.word	0x40007000
 800680c:	42470060 	.word	0x42470060

08006810 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d101      	bne.n	8006822 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e01d      	b.n	800685e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006828:	b2db      	uxtb	r3, r3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d106      	bne.n	800683c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f7fc fb8e 	bl	8002f58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2202      	movs	r2, #2
 8006840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	3304      	adds	r3, #4
 800684c:	4619      	mov	r1, r3
 800684e:	4610      	mov	r0, r2
 8006850:	f000 fb1c 	bl	8006e8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800685c:	2300      	movs	r3, #0
}
 800685e:	4618      	mov	r0, r3
 8006860:	3708      	adds	r7, #8
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}

08006866 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006866:	b480      	push	{r7}
 8006868:	b085      	sub	sp, #20
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68da      	ldr	r2, [r3, #12]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f042 0201 	orr.w	r2, r2, #1
 800687c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2b06      	cmp	r3, #6
 800688e:	d007      	beq.n	80068a0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f042 0201 	orr.w	r2, r2, #1
 800689e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068a0:	2300      	movs	r3, #0
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3714      	adds	r7, #20
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr

080068ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068ae:	b580      	push	{r7, lr}
 80068b0:	b082      	sub	sp, #8
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d101      	bne.n	80068c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e01d      	b.n	80068fc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d106      	bne.n	80068da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f815 	bl	8006904 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2202      	movs	r2, #2
 80068de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	3304      	adds	r3, #4
 80068ea:	4619      	mov	r1, r3
 80068ec:	4610      	mov	r0, r2
 80068ee:	f000 facd 	bl	8006e8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800690c:	bf00      	nop
 800690e:	370c      	adds	r7, #12
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr

08006918 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	f003 0302 	and.w	r3, r3, #2
 800692a:	2b02      	cmp	r3, #2
 800692c:	d122      	bne.n	8006974 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	f003 0302 	and.w	r3, r3, #2
 8006938:	2b02      	cmp	r3, #2
 800693a:	d11b      	bne.n	8006974 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f06f 0202 	mvn.w	r2, #2
 8006944:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2201      	movs	r2, #1
 800694a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	f003 0303 	and.w	r3, r3, #3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d003      	beq.n	8006962 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fa78 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 8006960:	e005      	b.n	800696e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 fa6a 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fa7b 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f003 0304 	and.w	r3, r3, #4
 800697e:	2b04      	cmp	r3, #4
 8006980:	d122      	bne.n	80069c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	2b04      	cmp	r3, #4
 800698e:	d11b      	bne.n	80069c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f06f 0204 	mvn.w	r2, #4
 8006998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2202      	movs	r2, #2
 800699e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	699b      	ldr	r3, [r3, #24]
 80069a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d003      	beq.n	80069b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fa4e 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 80069b4:	e005      	b.n	80069c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069b6:	6878      	ldr	r0, [r7, #4]
 80069b8:	f000 fa40 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 fa51 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	f003 0308 	and.w	r3, r3, #8
 80069d2:	2b08      	cmp	r3, #8
 80069d4:	d122      	bne.n	8006a1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	f003 0308 	and.w	r3, r3, #8
 80069e0:	2b08      	cmp	r3, #8
 80069e2:	d11b      	bne.n	8006a1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f06f 0208 	mvn.w	r2, #8
 80069ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2204      	movs	r2, #4
 80069f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	69db      	ldr	r3, [r3, #28]
 80069fa:	f003 0303 	and.w	r3, r3, #3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d003      	beq.n	8006a0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f000 fa24 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 8006a08:	e005      	b.n	8006a16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fa16 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 fa27 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	691b      	ldr	r3, [r3, #16]
 8006a22:	f003 0310 	and.w	r3, r3, #16
 8006a26:	2b10      	cmp	r3, #16
 8006a28:	d122      	bne.n	8006a70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	f003 0310 	and.w	r3, r3, #16
 8006a34:	2b10      	cmp	r3, #16
 8006a36:	d11b      	bne.n	8006a70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f06f 0210 	mvn.w	r2, #16
 8006a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2208      	movs	r2, #8
 8006a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	69db      	ldr	r3, [r3, #28]
 8006a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d003      	beq.n	8006a5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f9fa 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 8006a5c:	e005      	b.n	8006a6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f000 f9ec 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 f9fd 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	691b      	ldr	r3, [r3, #16]
 8006a76:	f003 0301 	and.w	r3, r3, #1
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d10e      	bne.n	8006a9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d107      	bne.n	8006a9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f06f 0201 	mvn.w	r2, #1
 8006a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fb ff12 	bl	80028c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aa6:	2b80      	cmp	r3, #128	; 0x80
 8006aa8:	d10e      	bne.n	8006ac8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ab4:	2b80      	cmp	r3, #128	; 0x80
 8006ab6:	d107      	bne.n	8006ac8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 fdce 	bl	8007664 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad2:	2b40      	cmp	r3, #64	; 0x40
 8006ad4:	d10e      	bne.n	8006af4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ae0:	2b40      	cmp	r3, #64	; 0x40
 8006ae2:	d107      	bne.n	8006af4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f9c2 	bl	8006e78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	f003 0320 	and.w	r3, r3, #32
 8006afe:	2b20      	cmp	r3, #32
 8006b00:	d10e      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	f003 0320 	and.w	r3, r3, #32
 8006b0c:	2b20      	cmp	r3, #32
 8006b0e:	d107      	bne.n	8006b20 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f06f 0220 	mvn.w	r2, #32
 8006b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 fd98 	bl	8007650 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b20:	bf00      	nop
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d101      	bne.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006b3e:	2302      	movs	r3, #2
 8006b40:	e0b4      	b.n	8006cac <HAL_TIM_PWM_ConfigChannel+0x184>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2201      	movs	r2, #1
 8006b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2b0c      	cmp	r3, #12
 8006b56:	f200 809f 	bhi.w	8006c98 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006b5a:	a201      	add	r2, pc, #4	; (adr r2, 8006b60 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b60:	08006b95 	.word	0x08006b95
 8006b64:	08006c99 	.word	0x08006c99
 8006b68:	08006c99 	.word	0x08006c99
 8006b6c:	08006c99 	.word	0x08006c99
 8006b70:	08006bd5 	.word	0x08006bd5
 8006b74:	08006c99 	.word	0x08006c99
 8006b78:	08006c99 	.word	0x08006c99
 8006b7c:	08006c99 	.word	0x08006c99
 8006b80:	08006c17 	.word	0x08006c17
 8006b84:	08006c99 	.word	0x08006c99
 8006b88:	08006c99 	.word	0x08006c99
 8006b8c:	08006c99 	.word	0x08006c99
 8006b90:	08006c57 	.word	0x08006c57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68b9      	ldr	r1, [r7, #8]
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 fa16 	bl	8006fcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	699a      	ldr	r2, [r3, #24]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 0208 	orr.w	r2, r2, #8
 8006bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	699a      	ldr	r2, [r3, #24]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f022 0204 	bic.w	r2, r2, #4
 8006bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6999      	ldr	r1, [r3, #24]
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	691a      	ldr	r2, [r3, #16]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	619a      	str	r2, [r3, #24]
      break;
 8006bd2:	e062      	b.n	8006c9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	68b9      	ldr	r1, [r7, #8]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 fa66 	bl	80070ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	699a      	ldr	r2, [r3, #24]
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699a      	ldr	r2, [r3, #24]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6999      	ldr	r1, [r3, #24]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	021a      	lsls	r2, r3, #8
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	430a      	orrs	r2, r1
 8006c12:	619a      	str	r2, [r3, #24]
      break;
 8006c14:	e041      	b.n	8006c9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68b9      	ldr	r1, [r7, #8]
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 fabb 	bl	8007198 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	69da      	ldr	r2, [r3, #28]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f042 0208 	orr.w	r2, r2, #8
 8006c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	69da      	ldr	r2, [r3, #28]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0204 	bic.w	r2, r2, #4
 8006c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	69d9      	ldr	r1, [r3, #28]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	691a      	ldr	r2, [r3, #16]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	430a      	orrs	r2, r1
 8006c52:	61da      	str	r2, [r3, #28]
      break;
 8006c54:	e021      	b.n	8006c9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68b9      	ldr	r1, [r7, #8]
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	f000 fb0f 	bl	8007280 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	69da      	ldr	r2, [r3, #28]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	69da      	ldr	r2, [r3, #28]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	69d9      	ldr	r1, [r3, #28]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	021a      	lsls	r2, r3, #8
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	430a      	orrs	r2, r1
 8006c94:	61da      	str	r2, [r3, #28]
      break;
 8006c96:	e000      	b.n	8006c9a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006c98:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d101      	bne.n	8006ccc <HAL_TIM_ConfigClockSource+0x18>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	e0b3      	b.n	8006e34 <HAL_TIM_ConfigClockSource+0x180>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2202      	movs	r2, #2
 8006cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006cea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cf2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68fa      	ldr	r2, [r7, #12]
 8006cfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d04:	d03e      	beq.n	8006d84 <HAL_TIM_ConfigClockSource+0xd0>
 8006d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d0a:	f200 8087 	bhi.w	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d12:	f000 8085 	beq.w	8006e20 <HAL_TIM_ConfigClockSource+0x16c>
 8006d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d1a:	d87f      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d1c:	2b70      	cmp	r3, #112	; 0x70
 8006d1e:	d01a      	beq.n	8006d56 <HAL_TIM_ConfigClockSource+0xa2>
 8006d20:	2b70      	cmp	r3, #112	; 0x70
 8006d22:	d87b      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d24:	2b60      	cmp	r3, #96	; 0x60
 8006d26:	d050      	beq.n	8006dca <HAL_TIM_ConfigClockSource+0x116>
 8006d28:	2b60      	cmp	r3, #96	; 0x60
 8006d2a:	d877      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d2c:	2b50      	cmp	r3, #80	; 0x50
 8006d2e:	d03c      	beq.n	8006daa <HAL_TIM_ConfigClockSource+0xf6>
 8006d30:	2b50      	cmp	r3, #80	; 0x50
 8006d32:	d873      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d34:	2b40      	cmp	r3, #64	; 0x40
 8006d36:	d058      	beq.n	8006dea <HAL_TIM_ConfigClockSource+0x136>
 8006d38:	2b40      	cmp	r3, #64	; 0x40
 8006d3a:	d86f      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d3c:	2b30      	cmp	r3, #48	; 0x30
 8006d3e:	d064      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x156>
 8006d40:	2b30      	cmp	r3, #48	; 0x30
 8006d42:	d86b      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d44:	2b20      	cmp	r3, #32
 8006d46:	d060      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x156>
 8006d48:	2b20      	cmp	r3, #32
 8006d4a:	d867      	bhi.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d05c      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x156>
 8006d50:	2b10      	cmp	r3, #16
 8006d52:	d05a      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006d54:	e062      	b.n	8006e1c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	6899      	ldr	r1, [r3, #8]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	685a      	ldr	r2, [r3, #4]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	f000 fb5b 	bl	8007420 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d78:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	609a      	str	r2, [r3, #8]
      break;
 8006d82:	e04e      	b.n	8006e22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	6899      	ldr	r1, [r3, #8]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685a      	ldr	r2, [r3, #4]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	f000 fb44 	bl	8007420 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689a      	ldr	r2, [r3, #8]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006da6:	609a      	str	r2, [r3, #8]
      break;
 8006da8:	e03b      	b.n	8006e22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6818      	ldr	r0, [r3, #0]
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	6859      	ldr	r1, [r3, #4]
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	461a      	mov	r2, r3
 8006db8:	f000 fab8 	bl	800732c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2150      	movs	r1, #80	; 0x50
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 fb11 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006dc8:	e02b      	b.n	8006e22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6818      	ldr	r0, [r3, #0]
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	6859      	ldr	r1, [r3, #4]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f000 fad7 	bl	800738a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2160      	movs	r1, #96	; 0x60
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fb01 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006de8:	e01b      	b.n	8006e22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6818      	ldr	r0, [r3, #0]
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	6859      	ldr	r1, [r3, #4]
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	461a      	mov	r2, r3
 8006df8:	f000 fa98 	bl	800732c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2140      	movs	r1, #64	; 0x40
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 faf1 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006e08:	e00b      	b.n	8006e22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4619      	mov	r1, r3
 8006e14:	4610      	mov	r0, r2
 8006e16:	f000 fae8 	bl	80073ea <TIM_ITRx_SetConfig>
      break;
 8006e1a:	e002      	b.n	8006e22 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006e1c:	bf00      	nop
 8006e1e:	e000      	b.n	8006e22 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006e20:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2201      	movs	r2, #1
 8006e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3710      	adds	r7, #16
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e58:	bf00      	nop
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a40      	ldr	r2, [pc, #256]	; (8006fa0 <TIM_Base_SetConfig+0x114>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d013      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eaa:	d00f      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a3d      	ldr	r2, [pc, #244]	; (8006fa4 <TIM_Base_SetConfig+0x118>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d00b      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4a3c      	ldr	r2, [pc, #240]	; (8006fa8 <TIM_Base_SetConfig+0x11c>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d007      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a3b      	ldr	r2, [pc, #236]	; (8006fac <TIM_Base_SetConfig+0x120>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d003      	beq.n	8006ecc <TIM_Base_SetConfig+0x40>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a3a      	ldr	r2, [pc, #232]	; (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d108      	bne.n	8006ede <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a2f      	ldr	r2, [pc, #188]	; (8006fa0 <TIM_Base_SetConfig+0x114>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d02b      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eec:	d027      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a2c      	ldr	r2, [pc, #176]	; (8006fa4 <TIM_Base_SetConfig+0x118>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d023      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a2b      	ldr	r2, [pc, #172]	; (8006fa8 <TIM_Base_SetConfig+0x11c>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d01f      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a2a      	ldr	r2, [pc, #168]	; (8006fac <TIM_Base_SetConfig+0x120>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d01b      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a29      	ldr	r2, [pc, #164]	; (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d017      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a28      	ldr	r2, [pc, #160]	; (8006fb4 <TIM_Base_SetConfig+0x128>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d013      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a27      	ldr	r2, [pc, #156]	; (8006fb8 <TIM_Base_SetConfig+0x12c>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d00f      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a26      	ldr	r2, [pc, #152]	; (8006fbc <TIM_Base_SetConfig+0x130>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d00b      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a25      	ldr	r2, [pc, #148]	; (8006fc0 <TIM_Base_SetConfig+0x134>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d007      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a24      	ldr	r2, [pc, #144]	; (8006fc4 <TIM_Base_SetConfig+0x138>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d003      	beq.n	8006f3e <TIM_Base_SetConfig+0xb2>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a23      	ldr	r2, [pc, #140]	; (8006fc8 <TIM_Base_SetConfig+0x13c>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d108      	bne.n	8006f50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68fa      	ldr	r2, [r7, #12]
 8006f62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	689a      	ldr	r2, [r3, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a0a      	ldr	r2, [pc, #40]	; (8006fa0 <TIM_Base_SetConfig+0x114>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_Base_SetConfig+0xf8>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a0c      	ldr	r2, [pc, #48]	; (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d103      	bne.n	8006f8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	691a      	ldr	r2, [r3, #16]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	615a      	str	r2, [r3, #20]
}
 8006f92:	bf00      	nop
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
 8006f9e:	bf00      	nop
 8006fa0:	40010000 	.word	0x40010000
 8006fa4:	40000400 	.word	0x40000400
 8006fa8:	40000800 	.word	0x40000800
 8006fac:	40000c00 	.word	0x40000c00
 8006fb0:	40010400 	.word	0x40010400
 8006fb4:	40014000 	.word	0x40014000
 8006fb8:	40014400 	.word	0x40014400
 8006fbc:	40014800 	.word	0x40014800
 8006fc0:	40001800 	.word	0x40001800
 8006fc4:	40001c00 	.word	0x40001c00
 8006fc8:	40002000 	.word	0x40002000

08006fcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	f023 0201 	bic.w	r2, r3, #1
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f023 0303 	bic.w	r3, r3, #3
 8007002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	4313      	orrs	r3, r2
 800700c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	f023 0302 	bic.w	r3, r3, #2
 8007014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	4313      	orrs	r3, r2
 800701e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a20      	ldr	r2, [pc, #128]	; (80070a4 <TIM_OC1_SetConfig+0xd8>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d003      	beq.n	8007030 <TIM_OC1_SetConfig+0x64>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a1f      	ldr	r2, [pc, #124]	; (80070a8 <TIM_OC1_SetConfig+0xdc>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d10c      	bne.n	800704a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	f023 0308 	bic.w	r3, r3, #8
 8007036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	68db      	ldr	r3, [r3, #12]
 800703c:	697a      	ldr	r2, [r7, #20]
 800703e:	4313      	orrs	r3, r2
 8007040:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f023 0304 	bic.w	r3, r3, #4
 8007048:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a15      	ldr	r2, [pc, #84]	; (80070a4 <TIM_OC1_SetConfig+0xd8>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d003      	beq.n	800705a <TIM_OC1_SetConfig+0x8e>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a14      	ldr	r2, [pc, #80]	; (80070a8 <TIM_OC1_SetConfig+0xdc>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d111      	bne.n	800707e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	695b      	ldr	r3, [r3, #20]
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	4313      	orrs	r3, r2
 8007072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	699b      	ldr	r3, [r3, #24]
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	4313      	orrs	r3, r2
 800707c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	693a      	ldr	r2, [r7, #16]
 8007082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	685a      	ldr	r2, [r3, #4]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	621a      	str	r2, [r3, #32]
}
 8007098:	bf00      	nop
 800709a:	371c      	adds	r7, #28
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	40010000 	.word	0x40010000
 80070a8:	40010400 	.word	0x40010400

080070ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b087      	sub	sp, #28
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	f023 0210 	bic.w	r2, r3, #16
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	699b      	ldr	r3, [r3, #24]
 80070d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	021b      	lsls	r3, r3, #8
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f023 0320 	bic.w	r3, r3, #32
 80070f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	011b      	lsls	r3, r3, #4
 80070fe:	697a      	ldr	r2, [r7, #20]
 8007100:	4313      	orrs	r3, r2
 8007102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a22      	ldr	r2, [pc, #136]	; (8007190 <TIM_OC2_SetConfig+0xe4>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d003      	beq.n	8007114 <TIM_OC2_SetConfig+0x68>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a21      	ldr	r2, [pc, #132]	; (8007194 <TIM_OC2_SetConfig+0xe8>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d10d      	bne.n	8007130 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800711a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	011b      	lsls	r3, r3, #4
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	4313      	orrs	r3, r2
 8007126:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800712e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a17      	ldr	r2, [pc, #92]	; (8007190 <TIM_OC2_SetConfig+0xe4>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d003      	beq.n	8007140 <TIM_OC2_SetConfig+0x94>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a16      	ldr	r2, [pc, #88]	; (8007194 <TIM_OC2_SetConfig+0xe8>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d113      	bne.n	8007168 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007146:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800714e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	695b      	ldr	r3, [r3, #20]
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	4313      	orrs	r3, r2
 800715a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	699b      	ldr	r3, [r3, #24]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	4313      	orrs	r3, r2
 8007166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	621a      	str	r2, [r3, #32]
}
 8007182:	bf00      	nop
 8007184:	371c      	adds	r7, #28
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	40010000 	.word	0x40010000
 8007194:	40010400 	.word	0x40010400

08007198 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007198:	b480      	push	{r7}
 800719a:	b087      	sub	sp, #28
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a1b      	ldr	r3, [r3, #32]
 80071a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f023 0303 	bic.w	r3, r3, #3
 80071ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	4313      	orrs	r3, r2
 80071d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	021b      	lsls	r3, r3, #8
 80071e8:	697a      	ldr	r2, [r7, #20]
 80071ea:	4313      	orrs	r3, r2
 80071ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a21      	ldr	r2, [pc, #132]	; (8007278 <TIM_OC3_SetConfig+0xe0>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d003      	beq.n	80071fe <TIM_OC3_SetConfig+0x66>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a20      	ldr	r2, [pc, #128]	; (800727c <TIM_OC3_SetConfig+0xe4>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d10d      	bne.n	800721a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007204:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	68db      	ldr	r3, [r3, #12]
 800720a:	021b      	lsls	r3, r3, #8
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	4313      	orrs	r3, r2
 8007210:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007218:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a16      	ldr	r2, [pc, #88]	; (8007278 <TIM_OC3_SetConfig+0xe0>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d003      	beq.n	800722a <TIM_OC3_SetConfig+0x92>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a15      	ldr	r2, [pc, #84]	; (800727c <TIM_OC3_SetConfig+0xe4>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d113      	bne.n	8007252 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007230:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007238:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	011b      	lsls	r3, r3, #4
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	4313      	orrs	r3, r2
 8007244:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	011b      	lsls	r3, r3, #4
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	4313      	orrs	r3, r2
 8007250:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	697a      	ldr	r2, [r7, #20]
 800726a:	621a      	str	r2, [r3, #32]
}
 800726c:	bf00      	nop
 800726e:	371c      	adds	r7, #28
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr
 8007278:	40010000 	.word	0x40010000
 800727c:	40010400 	.word	0x40010400

08007280 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007280:	b480      	push	{r7}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	69db      	ldr	r3, [r3, #28]
 80072a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	021b      	lsls	r3, r3, #8
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	4313      	orrs	r3, r2
 80072c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	031b      	lsls	r3, r3, #12
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a12      	ldr	r2, [pc, #72]	; (8007324 <TIM_OC4_SetConfig+0xa4>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d003      	beq.n	80072e8 <TIM_OC4_SetConfig+0x68>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4a11      	ldr	r2, [pc, #68]	; (8007328 <TIM_OC4_SetConfig+0xa8>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d109      	bne.n	80072fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	695b      	ldr	r3, [r3, #20]
 80072f4:	019b      	lsls	r3, r3, #6
 80072f6:	697a      	ldr	r2, [r7, #20]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	693a      	ldr	r2, [r7, #16]
 8007314:	621a      	str	r2, [r3, #32]
}
 8007316:	bf00      	nop
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	40010000 	.word	0x40010000
 8007328:	40010400 	.word	0x40010400

0800732c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800732c:	b480      	push	{r7}
 800732e:	b087      	sub	sp, #28
 8007330:	af00      	add	r7, sp, #0
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6a1b      	ldr	r3, [r3, #32]
 800733c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	f023 0201 	bic.w	r2, r3, #1
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	011b      	lsls	r3, r3, #4
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	4313      	orrs	r3, r2
 8007360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007362:	697b      	ldr	r3, [r7, #20]
 8007364:	f023 030a 	bic.w	r3, r3, #10
 8007368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800736a:	697a      	ldr	r2, [r7, #20]
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	4313      	orrs	r3, r2
 8007370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	621a      	str	r2, [r3, #32]
}
 800737e:	bf00      	nop
 8007380:	371c      	adds	r7, #28
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr

0800738a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800738a:	b480      	push	{r7}
 800738c:	b087      	sub	sp, #28
 800738e:	af00      	add	r7, sp, #0
 8007390:	60f8      	str	r0, [r7, #12]
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	f023 0210 	bic.w	r2, r3, #16
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6a1b      	ldr	r3, [r3, #32]
 80073ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	031b      	lsls	r3, r3, #12
 80073ba:	697a      	ldr	r2, [r7, #20]
 80073bc:	4313      	orrs	r3, r2
 80073be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80073c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	011b      	lsls	r3, r3, #4
 80073cc:	693a      	ldr	r2, [r7, #16]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	621a      	str	r2, [r3, #32]
}
 80073de:	bf00      	nop
 80073e0:	371c      	adds	r7, #28
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b085      	sub	sp, #20
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
 80073f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4313      	orrs	r3, r2
 8007408:	f043 0307 	orr.w	r3, r3, #7
 800740c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	609a      	str	r2, [r3, #8]
}
 8007414:	bf00      	nop
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
 800742c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800743a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	021a      	lsls	r2, r3, #8
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	431a      	orrs	r2, r3
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	4313      	orrs	r3, r2
 8007448:	697a      	ldr	r2, [r7, #20]
 800744a:	4313      	orrs	r3, r2
 800744c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	697a      	ldr	r2, [r7, #20]
 8007452:	609a      	str	r2, [r3, #8]
}
 8007454:	bf00      	nop
 8007456:	371c      	adds	r7, #28
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2204      	movs	r2, #4
 8007470:	6839      	ldr	r1, [r7, #0]
 8007472:	4618      	mov	r0, r3
 8007474:	f000 f900 	bl	8007678 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007486:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f003 0307 	and.w	r3, r3, #7
 8007492:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2b06      	cmp	r3, #6
 8007498:	d007      	beq.n	80074aa <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f042 0201 	orr.w	r2, r2, #1
 80074a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3710      	adds	r7, #16
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d101      	bne.n	80074cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074c8:	2302      	movs	r3, #2
 80074ca:	e05a      	b.n	8007582 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2202      	movs	r2, #2
 80074d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a21      	ldr	r2, [pc, #132]	; (8007590 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d022      	beq.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007518:	d01d      	beq.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a1d      	ldr	r2, [pc, #116]	; (8007594 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d018      	beq.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a1b      	ldr	r2, [pc, #108]	; (8007598 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d013      	beq.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a1a      	ldr	r2, [pc, #104]	; (800759c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d00e      	beq.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a18      	ldr	r2, [pc, #96]	; (80075a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d009      	beq.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a17      	ldr	r2, [pc, #92]	; (80075a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d004      	beq.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a15      	ldr	r2, [pc, #84]	; (80075a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d10c      	bne.n	8007570 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800755c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	4313      	orrs	r3, r2
 8007566:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007580:	2300      	movs	r3, #0
}
 8007582:	4618      	mov	r0, r3
 8007584:	3714      	adds	r7, #20
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	40010000 	.word	0x40010000
 8007594:	40000400 	.word	0x40000400
 8007598:	40000800 	.word	0x40000800
 800759c:	40000c00 	.word	0x40000c00
 80075a0:	40010400 	.word	0x40010400
 80075a4:	40014000 	.word	0x40014000
 80075a8:	40001800 	.word	0x40001800

080075ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80075b6:	2300      	movs	r3, #0
 80075b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80075c4:	2302      	movs	r3, #2
 80075c6:	e03d      	b.n	8007644 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	4313      	orrs	r3, r2
 80075dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4313      	orrs	r3, r2
 8007606:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	4313      	orrs	r3, r2
 8007614:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	695b      	ldr	r3, [r3, #20]
 8007620:	4313      	orrs	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	69db      	ldr	r3, [r3, #28]
 800762e:	4313      	orrs	r3, r2
 8007630:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68fa      	ldr	r2, [r7, #12]
 8007638:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007642:	2300      	movs	r3, #0
}
 8007644:	4618      	mov	r0, r3
 8007646:	3714      	adds	r7, #20
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007678:	b480      	push	{r7}
 800767a:	b087      	sub	sp, #28
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	f003 031f 	and.w	r3, r3, #31
 800768a:	2204      	movs	r2, #4
 800768c:	fa02 f303 	lsl.w	r3, r2, r3
 8007690:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6a1a      	ldr	r2, [r3, #32]
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	43db      	mvns	r3, r3
 800769a:	401a      	ands	r2, r3
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6a1a      	ldr	r2, [r3, #32]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	f003 031f 	and.w	r3, r3, #31
 80076aa:	6879      	ldr	r1, [r7, #4]
 80076ac:	fa01 f303 	lsl.w	r3, r1, r3
 80076b0:	431a      	orrs	r2, r3
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	621a      	str	r2, [r3, #32]
}
 80076b6:	bf00      	nop
 80076b8:	371c      	adds	r7, #28
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b082      	sub	sp, #8
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d101      	bne.n	80076d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e03f      	b.n	8007754 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d106      	bne.n	80076ee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f7fb fd59 	bl	80031a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2224      	movs	r2, #36	; 0x24
 80076f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007704:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 fc8c 	bl	8008024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	691a      	ldr	r2, [r3, #16]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800771a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	695a      	ldr	r2, [r3, #20]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800772a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	68da      	ldr	r2, [r3, #12]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800773a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2220      	movs	r2, #32
 8007746:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	3708      	adds	r7, #8
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d101      	bne.n	800776e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e047      	b.n	80077fe <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	d106      	bne.n	8007788 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7fb fd0c 	bl	80031a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2224      	movs	r2, #36	; 0x24
 800778c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	68da      	ldr	r2, [r3, #12]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800779e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 fc3f 	bl	8008024 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	691a      	ldr	r2, [r3, #16]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80077b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	695a      	ldr	r2, [r3, #20]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80077c4:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	695a      	ldr	r2, [r3, #20]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f042 0208 	orr.w	r2, r2, #8
 80077d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	68da      	ldr	r2, [r3, #12]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2220      	movs	r2, #32
 80077f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2220      	movs	r2, #32
 80077f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
	...

08007808 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	4613      	mov	r3, r2
 8007814:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800781c:	b2db      	uxtb	r3, r3
 800781e:	2b20      	cmp	r3, #32
 8007820:	d153      	bne.n	80078ca <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d002      	beq.n	800782e <HAL_UART_Transmit_DMA+0x26>
 8007828:	88fb      	ldrh	r3, [r7, #6]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e04c      	b.n	80078cc <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007838:	2b01      	cmp	r3, #1
 800783a:	d101      	bne.n	8007840 <HAL_UART_Transmit_DMA+0x38>
 800783c:	2302      	movs	r3, #2
 800783e:	e045      	b.n	80078cc <HAL_UART_Transmit_DMA+0xc4>
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007848:	68ba      	ldr	r2, [r7, #8]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	88fa      	ldrh	r2, [r7, #6]
 8007852:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	88fa      	ldrh	r2, [r7, #6]
 8007858:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2200      	movs	r2, #0
 800785e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2221      	movs	r2, #33	; 0x21
 8007864:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800786c:	4a19      	ldr	r2, [pc, #100]	; (80078d4 <HAL_UART_Transmit_DMA+0xcc>)
 800786e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007874:	4a18      	ldr	r2, [pc, #96]	; (80078d8 <HAL_UART_Transmit_DMA+0xd0>)
 8007876:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787c:	4a17      	ldr	r2, [pc, #92]	; (80078dc <HAL_UART_Transmit_DMA+0xd4>)
 800787e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007884:	2200      	movs	r2, #0
 8007886:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8007888:	f107 0308 	add.w	r3, r7, #8
 800788c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	6819      	ldr	r1, [r3, #0]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	3304      	adds	r3, #4
 800789c:	461a      	mov	r2, r3
 800789e:	88fb      	ldrh	r3, [r7, #6]
 80078a0:	f7fc fe50 	bl	8004544 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80078ac:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	695a      	ldr	r2, [r3, #20]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80078c4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	e000      	b.n	80078cc <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80078ca:	2302      	movs	r3, #2
  }
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3718      	adds	r7, #24
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	08007c31 	.word	0x08007c31
 80078d8:	08007c83 	.word	0x08007c83
 80078dc:	08007d23 	.word	0x08007d23

080078e0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	4613      	mov	r3, r2
 80078ec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b20      	cmp	r3, #32
 80078f8:	d166      	bne.n	80079c8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d002      	beq.n	8007906 <HAL_UART_Receive_DMA+0x26>
 8007900:	88fb      	ldrh	r3, [r7, #6]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d101      	bne.n	800790a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	e05f      	b.n	80079ca <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007910:	2b01      	cmp	r3, #1
 8007912:	d101      	bne.n	8007918 <HAL_UART_Receive_DMA+0x38>
 8007914:	2302      	movs	r3, #2
 8007916:	e058      	b.n	80079ca <HAL_UART_Receive_DMA+0xea>
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	88fa      	ldrh	r2, [r7, #6]
 800792a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2222      	movs	r2, #34	; 0x22
 8007936:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800793e:	4a25      	ldr	r2, [pc, #148]	; (80079d4 <HAL_UART_Receive_DMA+0xf4>)
 8007940:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007946:	4a24      	ldr	r2, [pc, #144]	; (80079d8 <HAL_UART_Receive_DMA+0xf8>)
 8007948:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800794e:	4a23      	ldr	r2, [pc, #140]	; (80079dc <HAL_UART_Receive_DMA+0xfc>)
 8007950:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007956:	2200      	movs	r2, #0
 8007958:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800795a:	f107 0308 	add.w	r3, r7, #8
 800795e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	3304      	adds	r3, #4
 800796a:	4619      	mov	r1, r3
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	88fb      	ldrh	r3, [r7, #6]
 8007972:	f7fc fde7 	bl	8004544 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8007976:	2300      	movs	r3, #0
 8007978:	613b      	str	r3, [r7, #16]
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	613b      	str	r3, [r7, #16]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	613b      	str	r3, [r7, #16]
 800798a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	68da      	ldr	r2, [r3, #12]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80079a2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	695a      	ldr	r2, [r3, #20]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f042 0201 	orr.w	r2, r2, #1
 80079b2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	695a      	ldr	r2, [r3, #20]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80079c2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80079c4:	2300      	movs	r3, #0
 80079c6:	e000      	b.n	80079ca <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80079c8:	2302      	movs	r3, #2
  }
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	08007c9f 	.word	0x08007c9f
 80079d8:	08007d07 	.word	0x08007d07
 80079dc:	08007d23 	.word	0x08007d23

080079e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b088      	sub	sp, #32
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	695b      	ldr	r3, [r3, #20]
 80079fe:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007a00:	2300      	movs	r3, #0
 8007a02:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007a04:	2300      	movs	r3, #0
 8007a06:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a08:	69fb      	ldr	r3, [r7, #28]
 8007a0a:	f003 030f 	and.w	r3, r3, #15
 8007a0e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10d      	bne.n	8007a32 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	f003 0320 	and.w	r3, r3, #32
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d008      	beq.n	8007a32 <HAL_UART_IRQHandler+0x52>
 8007a20:	69bb      	ldr	r3, [r7, #24]
 8007a22:	f003 0320 	and.w	r3, r3, #32
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d003      	beq.n	8007a32 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fa79 	bl	8007f22 <UART_Receive_IT>
      return;
 8007a30:	e0d0      	b.n	8007bd4 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f000 80b0 	beq.w	8007b9a <HAL_UART_IRQHandler+0x1ba>
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	f003 0301 	and.w	r3, r3, #1
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d105      	bne.n	8007a50 <HAL_UART_IRQHandler+0x70>
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f000 80a5 	beq.w	8007b9a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	f003 0301 	and.w	r3, r3, #1
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00a      	beq.n	8007a70 <HAL_UART_IRQHandler+0x90>
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d005      	beq.n	8007a70 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a68:	f043 0201 	orr.w	r2, r3, #1
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	f003 0304 	and.w	r3, r3, #4
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d00a      	beq.n	8007a90 <HAL_UART_IRQHandler+0xb0>
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	f003 0301 	and.w	r3, r3, #1
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d005      	beq.n	8007a90 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a88:	f043 0202 	orr.w	r2, r3, #2
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	f003 0302 	and.w	r3, r3, #2
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d00a      	beq.n	8007ab0 <HAL_UART_IRQHandler+0xd0>
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aa8:	f043 0204 	orr.w	r2, r3, #4
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007ab0:	69fb      	ldr	r3, [r7, #28]
 8007ab2:	f003 0308 	and.w	r3, r3, #8
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d00f      	beq.n	8007ada <HAL_UART_IRQHandler+0xfa>
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	f003 0320 	and.w	r3, r3, #32
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d104      	bne.n	8007ace <HAL_UART_IRQHandler+0xee>
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	f003 0301 	and.w	r3, r3, #1
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d005      	beq.n	8007ada <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ad2:	f043 0208 	orr.w	r2, r3, #8
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d077      	beq.n	8007bd2 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	f003 0320 	and.w	r3, r3, #32
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d007      	beq.n	8007afc <HAL_UART_IRQHandler+0x11c>
 8007aec:	69bb      	ldr	r3, [r7, #24]
 8007aee:	f003 0320 	and.w	r3, r3, #32
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d002      	beq.n	8007afc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 fa13 	bl	8007f22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	695b      	ldr	r3, [r3, #20]
 8007b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b06:	2b40      	cmp	r3, #64	; 0x40
 8007b08:	bf0c      	ite	eq
 8007b0a:	2301      	moveq	r3, #1
 8007b0c:	2300      	movne	r3, #0
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b16:	f003 0308 	and.w	r3, r3, #8
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d102      	bne.n	8007b24 <HAL_UART_IRQHandler+0x144>
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d031      	beq.n	8007b88 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 f95c 	bl	8007de2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b34:	2b40      	cmp	r3, #64	; 0x40
 8007b36:	d123      	bne.n	8007b80 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	695a      	ldr	r2, [r3, #20]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b46:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d013      	beq.n	8007b78 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b54:	4a21      	ldr	r2, [pc, #132]	; (8007bdc <HAL_UART_IRQHandler+0x1fc>)
 8007b56:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7fc fdb9 	bl	80046d4 <HAL_DMA_Abort_IT>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d016      	beq.n	8007b96 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007b72:	4610      	mov	r0, r2
 8007b74:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b76:	e00e      	b.n	8007b96 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 f84f 	bl	8007c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b7e:	e00a      	b.n	8007b96 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f84b 	bl	8007c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b86:	e006      	b.n	8007b96 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 f847 	bl	8007c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007b94:	e01d      	b.n	8007bd2 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b96:	bf00      	nop
    return;
 8007b98:	e01b      	b.n	8007bd2 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d008      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x1d6>
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d003      	beq.n	8007bb6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f000 f949 	bl	8007e46 <UART_Transmit_IT>
    return;
 8007bb4:	e00e      	b.n	8007bd4 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d009      	beq.n	8007bd4 <HAL_UART_IRQHandler+0x1f4>
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d004      	beq.n	8007bd4 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 f991 	bl	8007ef2 <UART_EndTransmit_IT>
    return;
 8007bd0:	e000      	b.n	8007bd4 <HAL_UART_IRQHandler+0x1f4>
    return;
 8007bd2:	bf00      	nop
  }
}
 8007bd4:	3720      	adds	r7, #32
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	08007e1f 	.word	0x08007e1f

08007be0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007be8:	bf00      	nop
 8007bea:	370c      	adds	r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007c10:	bf00      	nop
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b083      	sub	sp, #12
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c3c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d113      	bne.n	8007c74 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	695a      	ldr	r2, [r3, #20]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c60:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	68da      	ldr	r2, [r3, #12]
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c70:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c72:	e002      	b.n	8007c7a <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f7ff ffb3 	bl	8007be0 <HAL_UART_TxCpltCallback>
}
 8007c7a:	bf00      	nop
 8007c7c:	3710      	adds	r7, #16
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}

08007c82 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c82:	b580      	push	{r7, lr}
 8007c84:	b084      	sub	sp, #16
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c8e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	f7ff ffaf 	bl	8007bf4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c96:	bf00      	nop
 8007c98:	3710      	adds	r7, #16
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b084      	sub	sp, #16
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007caa:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d11e      	bne.n	8007cf8 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68da      	ldr	r2, [r3, #12]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cce:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	695a      	ldr	r2, [r3, #20]
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f022 0201 	bic.w	r2, r2, #1
 8007cde:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	695a      	ldr	r2, [r3, #20]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cee:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f7f9 fd4d 	bl	8001798 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cfe:	bf00      	nop
 8007d00:	3710      	adds	r7, #16
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}

08007d06 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d06:	b580      	push	{r7, lr}
 8007d08:	b084      	sub	sp, #16
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d12:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	f7ff ff77 	bl	8007c08 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d1a:	bf00      	nop
 8007d1c:	3710      	adds	r7, #16
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}

08007d22 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b084      	sub	sp, #16
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d32:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d3e:	2b80      	cmp	r3, #128	; 0x80
 8007d40:	bf0c      	ite	eq
 8007d42:	2301      	moveq	r3, #1
 8007d44:	2300      	movne	r3, #0
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007d50:	b2db      	uxtb	r3, r3
 8007d52:	2b21      	cmp	r3, #33	; 0x21
 8007d54:	d108      	bne.n	8007d68 <UART_DMAError+0x46>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d005      	beq.n	8007d68 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007d62:	68b8      	ldr	r0, [r7, #8]
 8007d64:	f000 f827 	bl	8007db6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d72:	2b40      	cmp	r3, #64	; 0x40
 8007d74:	bf0c      	ite	eq
 8007d76:	2301      	moveq	r3, #1
 8007d78:	2300      	movne	r3, #0
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	2b22      	cmp	r3, #34	; 0x22
 8007d88:	d108      	bne.n	8007d9c <UART_DMAError+0x7a>
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d005      	beq.n	8007d9c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	2200      	movs	r2, #0
 8007d94:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007d96:	68b8      	ldr	r0, [r7, #8]
 8007d98:	f000 f823 	bl	8007de2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007da0:	f043 0210 	orr.w	r2, r3, #16
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007da8:	68b8      	ldr	r0, [r7, #8]
 8007daa:	f7ff ff37 	bl	8007c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dae:	bf00      	nop
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007db6:	b480      	push	{r7}
 8007db8:	b083      	sub	sp, #12
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	68da      	ldr	r2, [r3, #12]
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007dcc:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2220      	movs	r2, #32
 8007dd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007dd6:	bf00      	nop
 8007dd8:	370c      	adds	r7, #12
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de0:	4770      	bx	lr

08007de2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007de2:	b480      	push	{r7}
 8007de4:	b083      	sub	sp, #12
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	68da      	ldr	r2, [r3, #12]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007df8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	695a      	ldr	r2, [r3, #20]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f022 0201 	bic.w	r2, r2, #1
 8007e08:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2220      	movs	r2, #32
 8007e0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007e12:	bf00      	nop
 8007e14:	370c      	adds	r7, #12
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b084      	sub	sp, #16
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f7ff feef 	bl	8007c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e3e:	bf00      	nop
 8007e40:	3710      	adds	r7, #16
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}

08007e46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b085      	sub	sp, #20
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b21      	cmp	r3, #33	; 0x21
 8007e58:	d144      	bne.n	8007ee4 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e62:	d11a      	bne.n	8007e9a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a1b      	ldr	r3, [r3, #32]
 8007e68:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	881b      	ldrh	r3, [r3, #0]
 8007e6e:	461a      	mov	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e78:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d105      	bne.n	8007e8e <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a1b      	ldr	r3, [r3, #32]
 8007e86:	1c9a      	adds	r2, r3, #2
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	621a      	str	r2, [r3, #32]
 8007e8c:	e00e      	b.n	8007eac <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	1c5a      	adds	r2, r3, #1
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	621a      	str	r2, [r3, #32]
 8007e98:	e008      	b.n	8007eac <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a1b      	ldr	r3, [r3, #32]
 8007e9e:	1c59      	adds	r1, r3, #1
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	6211      	str	r1, [r2, #32]
 8007ea4:	781a      	ldrb	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	3b01      	subs	r3, #1
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	4619      	mov	r1, r3
 8007eba:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d10f      	bne.n	8007ee0 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	68da      	ldr	r2, [r3, #12]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ece:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	68da      	ldr	r2, [r3, #12]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ede:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e000      	b.n	8007ee6 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007ee4:	2302      	movs	r3, #2
  }
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3714      	adds	r7, #20
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr

08007ef2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b082      	sub	sp, #8
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	68da      	ldr	r2, [r3, #12]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f08:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2220      	movs	r2, #32
 8007f0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7ff fe64 	bl	8007be0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007f18:	2300      	movs	r3, #0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007f22:	b580      	push	{r7, lr}
 8007f24:	b084      	sub	sp, #16
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b22      	cmp	r3, #34	; 0x22
 8007f34:	d171      	bne.n	800801a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f3e:	d123      	bne.n	8007f88 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f44:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10e      	bne.n	8007f6c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f5a:	b29a      	uxth	r2, r3
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f64:	1c9a      	adds	r2, r3, #2
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	629a      	str	r2, [r3, #40]	; 0x28
 8007f6a:	e029      	b.n	8007fc0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	b2db      	uxtb	r3, r3
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f80:	1c5a      	adds	r2, r3, #1
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	629a      	str	r2, [r3, #40]	; 0x28
 8007f86:	e01b      	b.n	8007fc0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	691b      	ldr	r3, [r3, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10a      	bne.n	8007fa6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	6858      	ldr	r0, [r3, #4]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f9a:	1c59      	adds	r1, r3, #1
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	6291      	str	r1, [r2, #40]	; 0x28
 8007fa0:	b2c2      	uxtb	r2, r0
 8007fa2:	701a      	strb	r2, [r3, #0]
 8007fa4:	e00c      	b.n	8007fc0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	b2da      	uxtb	r2, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fb2:	1c58      	adds	r0, r3, #1
 8007fb4:	6879      	ldr	r1, [r7, #4]
 8007fb6:	6288      	str	r0, [r1, #40]	; 0x28
 8007fb8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007fbc:	b2d2      	uxtb	r2, r2
 8007fbe:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	4619      	mov	r1, r3
 8007fce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d120      	bne.n	8008016 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68da      	ldr	r2, [r3, #12]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f022 0220 	bic.w	r2, r2, #32
 8007fe2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68da      	ldr	r2, [r3, #12]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007ff2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	695a      	ldr	r2, [r3, #20]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f022 0201 	bic.w	r2, r2, #1
 8008002:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2220      	movs	r2, #32
 8008008:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f7f9 fbc3 	bl	8001798 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008012:	2300      	movs	r3, #0
 8008014:	e002      	b.n	800801c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008016:	2300      	movs	r3, #0
 8008018:	e000      	b.n	800801c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800801a:	2302      	movs	r3, #2
  }
}
 800801c:	4618      	mov	r0, r3
 800801e:	3710      	adds	r7, #16
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008028:	b0bd      	sub	sp, #244	; 0xf4
 800802a:	af00      	add	r7, sp, #0
 800802c:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800803c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008040:	68d9      	ldr	r1, [r3, #12]
 8008042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	ea40 0301 	orr.w	r3, r0, r1
 800804c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800804e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008052:	689a      	ldr	r2, [r3, #8]
 8008054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	431a      	orrs	r2, r3
 800805c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	431a      	orrs	r2, r3
 8008064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008068:	69db      	ldr	r3, [r3, #28]
 800806a:	4313      	orrs	r3, r2
 800806c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8008070:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800807c:	f021 010c 	bic.w	r1, r1, #12
 8008080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800808a:	430b      	orrs	r3, r1
 800808c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800808e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	695b      	ldr	r3, [r3, #20]
 8008096:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800809a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800809e:	6999      	ldr	r1, [r3, #24]
 80080a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	ea40 0301 	orr.w	r3, r0, r1
 80080aa:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080b6:	f040 81a5 	bne.w	8008404 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80080ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	4bcd      	ldr	r3, [pc, #820]	; (80083f8 <UART_SetConfig+0x3d4>)
 80080c2:	429a      	cmp	r2, r3
 80080c4:	d006      	beq.n	80080d4 <UART_SetConfig+0xb0>
 80080c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	4bcb      	ldr	r3, [pc, #812]	; (80083fc <UART_SetConfig+0x3d8>)
 80080ce:	429a      	cmp	r2, r3
 80080d0:	f040 80cb 	bne.w	800826a <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80080d4:	f7fd ffa0 	bl	8006018 <HAL_RCC_GetPCLK2Freq>
 80080d8:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80080dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80080e0:	461c      	mov	r4, r3
 80080e2:	f04f 0500 	mov.w	r5, #0
 80080e6:	4622      	mov	r2, r4
 80080e8:	462b      	mov	r3, r5
 80080ea:	1891      	adds	r1, r2, r2
 80080ec:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80080f0:	415b      	adcs	r3, r3
 80080f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80080f6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80080fa:	1912      	adds	r2, r2, r4
 80080fc:	eb45 0303 	adc.w	r3, r5, r3
 8008100:	f04f 0000 	mov.w	r0, #0
 8008104:	f04f 0100 	mov.w	r1, #0
 8008108:	00d9      	lsls	r1, r3, #3
 800810a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800810e:	00d0      	lsls	r0, r2, #3
 8008110:	4602      	mov	r2, r0
 8008112:	460b      	mov	r3, r1
 8008114:	1911      	adds	r1, r2, r4
 8008116:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800811a:	416b      	adcs	r3, r5
 800811c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	461a      	mov	r2, r3
 8008128:	f04f 0300 	mov.w	r3, #0
 800812c:	1891      	adds	r1, r2, r2
 800812e:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8008132:	415b      	adcs	r3, r3
 8008134:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008138:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800813c:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8008140:	f7f8 f866 	bl	8000210 <__aeabi_uldivmod>
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	4bad      	ldr	r3, [pc, #692]	; (8008400 <UART_SetConfig+0x3dc>)
 800814a:	fba3 2302 	umull	r2, r3, r3, r2
 800814e:	095b      	lsrs	r3, r3, #5
 8008150:	011e      	lsls	r6, r3, #4
 8008152:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008156:	461c      	mov	r4, r3
 8008158:	f04f 0500 	mov.w	r5, #0
 800815c:	4622      	mov	r2, r4
 800815e:	462b      	mov	r3, r5
 8008160:	1891      	adds	r1, r2, r2
 8008162:	67b9      	str	r1, [r7, #120]	; 0x78
 8008164:	415b      	adcs	r3, r3
 8008166:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008168:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800816c:	1912      	adds	r2, r2, r4
 800816e:	eb45 0303 	adc.w	r3, r5, r3
 8008172:	f04f 0000 	mov.w	r0, #0
 8008176:	f04f 0100 	mov.w	r1, #0
 800817a:	00d9      	lsls	r1, r3, #3
 800817c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008180:	00d0      	lsls	r0, r2, #3
 8008182:	4602      	mov	r2, r0
 8008184:	460b      	mov	r3, r1
 8008186:	1911      	adds	r1, r2, r4
 8008188:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800818c:	416b      	adcs	r3, r5
 800818e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	461a      	mov	r2, r3
 800819a:	f04f 0300 	mov.w	r3, #0
 800819e:	1891      	adds	r1, r2, r2
 80081a0:	6739      	str	r1, [r7, #112]	; 0x70
 80081a2:	415b      	adcs	r3, r3
 80081a4:	677b      	str	r3, [r7, #116]	; 0x74
 80081a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80081aa:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80081ae:	f7f8 f82f 	bl	8000210 <__aeabi_uldivmod>
 80081b2:	4602      	mov	r2, r0
 80081b4:	460b      	mov	r3, r1
 80081b6:	4b92      	ldr	r3, [pc, #584]	; (8008400 <UART_SetConfig+0x3dc>)
 80081b8:	fba3 1302 	umull	r1, r3, r3, r2
 80081bc:	095b      	lsrs	r3, r3, #5
 80081be:	2164      	movs	r1, #100	; 0x64
 80081c0:	fb01 f303 	mul.w	r3, r1, r3
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	00db      	lsls	r3, r3, #3
 80081c8:	3332      	adds	r3, #50	; 0x32
 80081ca:	4a8d      	ldr	r2, [pc, #564]	; (8008400 <UART_SetConfig+0x3dc>)
 80081cc:	fba2 2303 	umull	r2, r3, r2, r3
 80081d0:	095b      	lsrs	r3, r3, #5
 80081d2:	005b      	lsls	r3, r3, #1
 80081d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80081d8:	441e      	add	r6, r3
 80081da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80081de:	4618      	mov	r0, r3
 80081e0:	f04f 0100 	mov.w	r1, #0
 80081e4:	4602      	mov	r2, r0
 80081e6:	460b      	mov	r3, r1
 80081e8:	1894      	adds	r4, r2, r2
 80081ea:	66bc      	str	r4, [r7, #104]	; 0x68
 80081ec:	415b      	adcs	r3, r3
 80081ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80081f0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80081f4:	1812      	adds	r2, r2, r0
 80081f6:	eb41 0303 	adc.w	r3, r1, r3
 80081fa:	f04f 0400 	mov.w	r4, #0
 80081fe:	f04f 0500 	mov.w	r5, #0
 8008202:	00dd      	lsls	r5, r3, #3
 8008204:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008208:	00d4      	lsls	r4, r2, #3
 800820a:	4622      	mov	r2, r4
 800820c:	462b      	mov	r3, r5
 800820e:	1814      	adds	r4, r2, r0
 8008210:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8008214:	414b      	adcs	r3, r1
 8008216:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800821a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	461a      	mov	r2, r3
 8008222:	f04f 0300 	mov.w	r3, #0
 8008226:	1891      	adds	r1, r2, r2
 8008228:	6639      	str	r1, [r7, #96]	; 0x60
 800822a:	415b      	adcs	r3, r3
 800822c:	667b      	str	r3, [r7, #100]	; 0x64
 800822e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8008232:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008236:	f7f7 ffeb 	bl	8000210 <__aeabi_uldivmod>
 800823a:	4602      	mov	r2, r0
 800823c:	460b      	mov	r3, r1
 800823e:	4b70      	ldr	r3, [pc, #448]	; (8008400 <UART_SetConfig+0x3dc>)
 8008240:	fba3 1302 	umull	r1, r3, r3, r2
 8008244:	095b      	lsrs	r3, r3, #5
 8008246:	2164      	movs	r1, #100	; 0x64
 8008248:	fb01 f303 	mul.w	r3, r1, r3
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	00db      	lsls	r3, r3, #3
 8008250:	3332      	adds	r3, #50	; 0x32
 8008252:	4a6b      	ldr	r2, [pc, #428]	; (8008400 <UART_SetConfig+0x3dc>)
 8008254:	fba2 2303 	umull	r2, r3, r2, r3
 8008258:	095b      	lsrs	r3, r3, #5
 800825a:	f003 0207 	and.w	r2, r3, #7
 800825e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4432      	add	r2, r6
 8008266:	609a      	str	r2, [r3, #8]
 8008268:	e26d      	b.n	8008746 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800826a:	f7fd fec1 	bl	8005ff0 <HAL_RCC_GetPCLK1Freq>
 800826e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008272:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008276:	461c      	mov	r4, r3
 8008278:	f04f 0500 	mov.w	r5, #0
 800827c:	4622      	mov	r2, r4
 800827e:	462b      	mov	r3, r5
 8008280:	1891      	adds	r1, r2, r2
 8008282:	65b9      	str	r1, [r7, #88]	; 0x58
 8008284:	415b      	adcs	r3, r3
 8008286:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008288:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800828c:	1912      	adds	r2, r2, r4
 800828e:	eb45 0303 	adc.w	r3, r5, r3
 8008292:	f04f 0000 	mov.w	r0, #0
 8008296:	f04f 0100 	mov.w	r1, #0
 800829a:	00d9      	lsls	r1, r3, #3
 800829c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80082a0:	00d0      	lsls	r0, r2, #3
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	1911      	adds	r1, r2, r4
 80082a8:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 80082ac:	416b      	adcs	r3, r5
 80082ae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80082b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	461a      	mov	r2, r3
 80082ba:	f04f 0300 	mov.w	r3, #0
 80082be:	1891      	adds	r1, r2, r2
 80082c0:	6539      	str	r1, [r7, #80]	; 0x50
 80082c2:	415b      	adcs	r3, r3
 80082c4:	657b      	str	r3, [r7, #84]	; 0x54
 80082c6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80082ca:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80082ce:	f7f7 ff9f 	bl	8000210 <__aeabi_uldivmod>
 80082d2:	4602      	mov	r2, r0
 80082d4:	460b      	mov	r3, r1
 80082d6:	4b4a      	ldr	r3, [pc, #296]	; (8008400 <UART_SetConfig+0x3dc>)
 80082d8:	fba3 2302 	umull	r2, r3, r3, r2
 80082dc:	095b      	lsrs	r3, r3, #5
 80082de:	011e      	lsls	r6, r3, #4
 80082e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80082e4:	461c      	mov	r4, r3
 80082e6:	f04f 0500 	mov.w	r5, #0
 80082ea:	4622      	mov	r2, r4
 80082ec:	462b      	mov	r3, r5
 80082ee:	1891      	adds	r1, r2, r2
 80082f0:	64b9      	str	r1, [r7, #72]	; 0x48
 80082f2:	415b      	adcs	r3, r3
 80082f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082f6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80082fa:	1912      	adds	r2, r2, r4
 80082fc:	eb45 0303 	adc.w	r3, r5, r3
 8008300:	f04f 0000 	mov.w	r0, #0
 8008304:	f04f 0100 	mov.w	r1, #0
 8008308:	00d9      	lsls	r1, r3, #3
 800830a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800830e:	00d0      	lsls	r0, r2, #3
 8008310:	4602      	mov	r2, r0
 8008312:	460b      	mov	r3, r1
 8008314:	1911      	adds	r1, r2, r4
 8008316:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800831a:	416b      	adcs	r3, r5
 800831c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8008320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	461a      	mov	r2, r3
 8008328:	f04f 0300 	mov.w	r3, #0
 800832c:	1891      	adds	r1, r2, r2
 800832e:	6439      	str	r1, [r7, #64]	; 0x40
 8008330:	415b      	adcs	r3, r3
 8008332:	647b      	str	r3, [r7, #68]	; 0x44
 8008334:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008338:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800833c:	f7f7 ff68 	bl	8000210 <__aeabi_uldivmod>
 8008340:	4602      	mov	r2, r0
 8008342:	460b      	mov	r3, r1
 8008344:	4b2e      	ldr	r3, [pc, #184]	; (8008400 <UART_SetConfig+0x3dc>)
 8008346:	fba3 1302 	umull	r1, r3, r3, r2
 800834a:	095b      	lsrs	r3, r3, #5
 800834c:	2164      	movs	r1, #100	; 0x64
 800834e:	fb01 f303 	mul.w	r3, r1, r3
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	00db      	lsls	r3, r3, #3
 8008356:	3332      	adds	r3, #50	; 0x32
 8008358:	4a29      	ldr	r2, [pc, #164]	; (8008400 <UART_SetConfig+0x3dc>)
 800835a:	fba2 2303 	umull	r2, r3, r2, r3
 800835e:	095b      	lsrs	r3, r3, #5
 8008360:	005b      	lsls	r3, r3, #1
 8008362:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008366:	441e      	add	r6, r3
 8008368:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800836c:	4618      	mov	r0, r3
 800836e:	f04f 0100 	mov.w	r1, #0
 8008372:	4602      	mov	r2, r0
 8008374:	460b      	mov	r3, r1
 8008376:	1894      	adds	r4, r2, r2
 8008378:	63bc      	str	r4, [r7, #56]	; 0x38
 800837a:	415b      	adcs	r3, r3
 800837c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800837e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008382:	1812      	adds	r2, r2, r0
 8008384:	eb41 0303 	adc.w	r3, r1, r3
 8008388:	f04f 0400 	mov.w	r4, #0
 800838c:	f04f 0500 	mov.w	r5, #0
 8008390:	00dd      	lsls	r5, r3, #3
 8008392:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008396:	00d4      	lsls	r4, r2, #3
 8008398:	4622      	mov	r2, r4
 800839a:	462b      	mov	r3, r5
 800839c:	1814      	adds	r4, r2, r0
 800839e:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 80083a2:	414b      	adcs	r3, r1
 80083a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80083a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	461a      	mov	r2, r3
 80083b0:	f04f 0300 	mov.w	r3, #0
 80083b4:	1891      	adds	r1, r2, r2
 80083b6:	6339      	str	r1, [r7, #48]	; 0x30
 80083b8:	415b      	adcs	r3, r3
 80083ba:	637b      	str	r3, [r7, #52]	; 0x34
 80083bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80083c0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80083c4:	f7f7 ff24 	bl	8000210 <__aeabi_uldivmod>
 80083c8:	4602      	mov	r2, r0
 80083ca:	460b      	mov	r3, r1
 80083cc:	4b0c      	ldr	r3, [pc, #48]	; (8008400 <UART_SetConfig+0x3dc>)
 80083ce:	fba3 1302 	umull	r1, r3, r3, r2
 80083d2:	095b      	lsrs	r3, r3, #5
 80083d4:	2164      	movs	r1, #100	; 0x64
 80083d6:	fb01 f303 	mul.w	r3, r1, r3
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	00db      	lsls	r3, r3, #3
 80083de:	3332      	adds	r3, #50	; 0x32
 80083e0:	4a07      	ldr	r2, [pc, #28]	; (8008400 <UART_SetConfig+0x3dc>)
 80083e2:	fba2 2303 	umull	r2, r3, r2, r3
 80083e6:	095b      	lsrs	r3, r3, #5
 80083e8:	f003 0207 	and.w	r2, r3, #7
 80083ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4432      	add	r2, r6
 80083f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80083f6:	e1a6      	b.n	8008746 <UART_SetConfig+0x722>
 80083f8:	40011000 	.word	0x40011000
 80083fc:	40011400 	.word	0x40011400
 8008400:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008408:	681a      	ldr	r2, [r3, #0]
 800840a:	4bd1      	ldr	r3, [pc, #836]	; (8008750 <UART_SetConfig+0x72c>)
 800840c:	429a      	cmp	r2, r3
 800840e:	d006      	beq.n	800841e <UART_SetConfig+0x3fa>
 8008410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	4bcf      	ldr	r3, [pc, #828]	; (8008754 <UART_SetConfig+0x730>)
 8008418:	429a      	cmp	r2, r3
 800841a:	f040 80ca 	bne.w	80085b2 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800841e:	f7fd fdfb 	bl	8006018 <HAL_RCC_GetPCLK2Freq>
 8008422:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008426:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800842a:	461c      	mov	r4, r3
 800842c:	f04f 0500 	mov.w	r5, #0
 8008430:	4622      	mov	r2, r4
 8008432:	462b      	mov	r3, r5
 8008434:	1891      	adds	r1, r2, r2
 8008436:	62b9      	str	r1, [r7, #40]	; 0x28
 8008438:	415b      	adcs	r3, r3
 800843a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800843c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008440:	1912      	adds	r2, r2, r4
 8008442:	eb45 0303 	adc.w	r3, r5, r3
 8008446:	f04f 0000 	mov.w	r0, #0
 800844a:	f04f 0100 	mov.w	r1, #0
 800844e:	00d9      	lsls	r1, r3, #3
 8008450:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008454:	00d0      	lsls	r0, r2, #3
 8008456:	4602      	mov	r2, r0
 8008458:	460b      	mov	r3, r1
 800845a:	eb12 0a04 	adds.w	sl, r2, r4
 800845e:	eb43 0b05 	adc.w	fp, r3, r5
 8008462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	4618      	mov	r0, r3
 800846a:	f04f 0100 	mov.w	r1, #0
 800846e:	f04f 0200 	mov.w	r2, #0
 8008472:	f04f 0300 	mov.w	r3, #0
 8008476:	008b      	lsls	r3, r1, #2
 8008478:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800847c:	0082      	lsls	r2, r0, #2
 800847e:	4650      	mov	r0, sl
 8008480:	4659      	mov	r1, fp
 8008482:	f7f7 fec5 	bl	8000210 <__aeabi_uldivmod>
 8008486:	4602      	mov	r2, r0
 8008488:	460b      	mov	r3, r1
 800848a:	4bb3      	ldr	r3, [pc, #716]	; (8008758 <UART_SetConfig+0x734>)
 800848c:	fba3 2302 	umull	r2, r3, r3, r2
 8008490:	095b      	lsrs	r3, r3, #5
 8008492:	011e      	lsls	r6, r3, #4
 8008494:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008498:	4618      	mov	r0, r3
 800849a:	f04f 0100 	mov.w	r1, #0
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	1894      	adds	r4, r2, r2
 80084a4:	623c      	str	r4, [r7, #32]
 80084a6:	415b      	adcs	r3, r3
 80084a8:	627b      	str	r3, [r7, #36]	; 0x24
 80084aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084ae:	1812      	adds	r2, r2, r0
 80084b0:	eb41 0303 	adc.w	r3, r1, r3
 80084b4:	f04f 0400 	mov.w	r4, #0
 80084b8:	f04f 0500 	mov.w	r5, #0
 80084bc:	00dd      	lsls	r5, r3, #3
 80084be:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80084c2:	00d4      	lsls	r4, r2, #3
 80084c4:	4622      	mov	r2, r4
 80084c6:	462b      	mov	r3, r5
 80084c8:	1814      	adds	r4, r2, r0
 80084ca:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80084ce:	414b      	adcs	r3, r1
 80084d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80084d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	4618      	mov	r0, r3
 80084dc:	f04f 0100 	mov.w	r1, #0
 80084e0:	f04f 0200 	mov.w	r2, #0
 80084e4:	f04f 0300 	mov.w	r3, #0
 80084e8:	008b      	lsls	r3, r1, #2
 80084ea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80084ee:	0082      	lsls	r2, r0, #2
 80084f0:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80084f4:	f7f7 fe8c 	bl	8000210 <__aeabi_uldivmod>
 80084f8:	4602      	mov	r2, r0
 80084fa:	460b      	mov	r3, r1
 80084fc:	4b96      	ldr	r3, [pc, #600]	; (8008758 <UART_SetConfig+0x734>)
 80084fe:	fba3 1302 	umull	r1, r3, r3, r2
 8008502:	095b      	lsrs	r3, r3, #5
 8008504:	2164      	movs	r1, #100	; 0x64
 8008506:	fb01 f303 	mul.w	r3, r1, r3
 800850a:	1ad3      	subs	r3, r2, r3
 800850c:	011b      	lsls	r3, r3, #4
 800850e:	3332      	adds	r3, #50	; 0x32
 8008510:	4a91      	ldr	r2, [pc, #580]	; (8008758 <UART_SetConfig+0x734>)
 8008512:	fba2 2303 	umull	r2, r3, r2, r3
 8008516:	095b      	lsrs	r3, r3, #5
 8008518:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800851c:	441e      	add	r6, r3
 800851e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008522:	4618      	mov	r0, r3
 8008524:	f04f 0100 	mov.w	r1, #0
 8008528:	4602      	mov	r2, r0
 800852a:	460b      	mov	r3, r1
 800852c:	1894      	adds	r4, r2, r2
 800852e:	61bc      	str	r4, [r7, #24]
 8008530:	415b      	adcs	r3, r3
 8008532:	61fb      	str	r3, [r7, #28]
 8008534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008538:	1812      	adds	r2, r2, r0
 800853a:	eb41 0303 	adc.w	r3, r1, r3
 800853e:	f04f 0400 	mov.w	r4, #0
 8008542:	f04f 0500 	mov.w	r5, #0
 8008546:	00dd      	lsls	r5, r3, #3
 8008548:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800854c:	00d4      	lsls	r4, r2, #3
 800854e:	4622      	mov	r2, r4
 8008550:	462b      	mov	r3, r5
 8008552:	1814      	adds	r4, r2, r0
 8008554:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8008558:	414b      	adcs	r3, r1
 800855a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800855e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	4618      	mov	r0, r3
 8008566:	f04f 0100 	mov.w	r1, #0
 800856a:	f04f 0200 	mov.w	r2, #0
 800856e:	f04f 0300 	mov.w	r3, #0
 8008572:	008b      	lsls	r3, r1, #2
 8008574:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008578:	0082      	lsls	r2, r0, #2
 800857a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800857e:	f7f7 fe47 	bl	8000210 <__aeabi_uldivmod>
 8008582:	4602      	mov	r2, r0
 8008584:	460b      	mov	r3, r1
 8008586:	4b74      	ldr	r3, [pc, #464]	; (8008758 <UART_SetConfig+0x734>)
 8008588:	fba3 1302 	umull	r1, r3, r3, r2
 800858c:	095b      	lsrs	r3, r3, #5
 800858e:	2164      	movs	r1, #100	; 0x64
 8008590:	fb01 f303 	mul.w	r3, r1, r3
 8008594:	1ad3      	subs	r3, r2, r3
 8008596:	011b      	lsls	r3, r3, #4
 8008598:	3332      	adds	r3, #50	; 0x32
 800859a:	4a6f      	ldr	r2, [pc, #444]	; (8008758 <UART_SetConfig+0x734>)
 800859c:	fba2 2303 	umull	r2, r3, r2, r3
 80085a0:	095b      	lsrs	r3, r3, #5
 80085a2:	f003 020f 	and.w	r2, r3, #15
 80085a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4432      	add	r2, r6
 80085ae:	609a      	str	r2, [r3, #8]
 80085b0:	e0c9      	b.n	8008746 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 80085b2:	f7fd fd1d 	bl	8005ff0 <HAL_RCC_GetPCLK1Freq>
 80085b6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80085be:	461c      	mov	r4, r3
 80085c0:	f04f 0500 	mov.w	r5, #0
 80085c4:	4622      	mov	r2, r4
 80085c6:	462b      	mov	r3, r5
 80085c8:	1891      	adds	r1, r2, r2
 80085ca:	6139      	str	r1, [r7, #16]
 80085cc:	415b      	adcs	r3, r3
 80085ce:	617b      	str	r3, [r7, #20]
 80085d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80085d4:	1912      	adds	r2, r2, r4
 80085d6:	eb45 0303 	adc.w	r3, r5, r3
 80085da:	f04f 0000 	mov.w	r0, #0
 80085de:	f04f 0100 	mov.w	r1, #0
 80085e2:	00d9      	lsls	r1, r3, #3
 80085e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80085e8:	00d0      	lsls	r0, r2, #3
 80085ea:	4602      	mov	r2, r0
 80085ec:	460b      	mov	r3, r1
 80085ee:	eb12 0804 	adds.w	r8, r2, r4
 80085f2:	eb43 0905 	adc.w	r9, r3, r5
 80085f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	4618      	mov	r0, r3
 80085fe:	f04f 0100 	mov.w	r1, #0
 8008602:	f04f 0200 	mov.w	r2, #0
 8008606:	f04f 0300 	mov.w	r3, #0
 800860a:	008b      	lsls	r3, r1, #2
 800860c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008610:	0082      	lsls	r2, r0, #2
 8008612:	4640      	mov	r0, r8
 8008614:	4649      	mov	r1, r9
 8008616:	f7f7 fdfb 	bl	8000210 <__aeabi_uldivmod>
 800861a:	4602      	mov	r2, r0
 800861c:	460b      	mov	r3, r1
 800861e:	4b4e      	ldr	r3, [pc, #312]	; (8008758 <UART_SetConfig+0x734>)
 8008620:	fba3 2302 	umull	r2, r3, r3, r2
 8008624:	095b      	lsrs	r3, r3, #5
 8008626:	011e      	lsls	r6, r3, #4
 8008628:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800862c:	4618      	mov	r0, r3
 800862e:	f04f 0100 	mov.w	r1, #0
 8008632:	4602      	mov	r2, r0
 8008634:	460b      	mov	r3, r1
 8008636:	1894      	adds	r4, r2, r2
 8008638:	60bc      	str	r4, [r7, #8]
 800863a:	415b      	adcs	r3, r3
 800863c:	60fb      	str	r3, [r7, #12]
 800863e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008642:	1812      	adds	r2, r2, r0
 8008644:	eb41 0303 	adc.w	r3, r1, r3
 8008648:	f04f 0400 	mov.w	r4, #0
 800864c:	f04f 0500 	mov.w	r5, #0
 8008650:	00dd      	lsls	r5, r3, #3
 8008652:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008656:	00d4      	lsls	r4, r2, #3
 8008658:	4622      	mov	r2, r4
 800865a:	462b      	mov	r3, r5
 800865c:	1814      	adds	r4, r2, r0
 800865e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8008662:	414b      	adcs	r3, r1
 8008664:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	4618      	mov	r0, r3
 8008670:	f04f 0100 	mov.w	r1, #0
 8008674:	f04f 0200 	mov.w	r2, #0
 8008678:	f04f 0300 	mov.w	r3, #0
 800867c:	008b      	lsls	r3, r1, #2
 800867e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008682:	0082      	lsls	r2, r0, #2
 8008684:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008688:	f7f7 fdc2 	bl	8000210 <__aeabi_uldivmod>
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	4b31      	ldr	r3, [pc, #196]	; (8008758 <UART_SetConfig+0x734>)
 8008692:	fba3 1302 	umull	r1, r3, r3, r2
 8008696:	095b      	lsrs	r3, r3, #5
 8008698:	2164      	movs	r1, #100	; 0x64
 800869a:	fb01 f303 	mul.w	r3, r1, r3
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	011b      	lsls	r3, r3, #4
 80086a2:	3332      	adds	r3, #50	; 0x32
 80086a4:	4a2c      	ldr	r2, [pc, #176]	; (8008758 <UART_SetConfig+0x734>)
 80086a6:	fba2 2303 	umull	r2, r3, r2, r3
 80086aa:	095b      	lsrs	r3, r3, #5
 80086ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086b0:	441e      	add	r6, r3
 80086b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80086b6:	4618      	mov	r0, r3
 80086b8:	f04f 0100 	mov.w	r1, #0
 80086bc:	4602      	mov	r2, r0
 80086be:	460b      	mov	r3, r1
 80086c0:	1894      	adds	r4, r2, r2
 80086c2:	603c      	str	r4, [r7, #0]
 80086c4:	415b      	adcs	r3, r3
 80086c6:	607b      	str	r3, [r7, #4]
 80086c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086cc:	1812      	adds	r2, r2, r0
 80086ce:	eb41 0303 	adc.w	r3, r1, r3
 80086d2:	f04f 0400 	mov.w	r4, #0
 80086d6:	f04f 0500 	mov.w	r5, #0
 80086da:	00dd      	lsls	r5, r3, #3
 80086dc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80086e0:	00d4      	lsls	r4, r2, #3
 80086e2:	4622      	mov	r2, r4
 80086e4:	462b      	mov	r3, r5
 80086e6:	1814      	adds	r4, r2, r0
 80086e8:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 80086ec:	414b      	adcs	r3, r1
 80086ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80086f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	4618      	mov	r0, r3
 80086fa:	f04f 0100 	mov.w	r1, #0
 80086fe:	f04f 0200 	mov.w	r2, #0
 8008702:	f04f 0300 	mov.w	r3, #0
 8008706:	008b      	lsls	r3, r1, #2
 8008708:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800870c:	0082      	lsls	r2, r0, #2
 800870e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8008712:	f7f7 fd7d 	bl	8000210 <__aeabi_uldivmod>
 8008716:	4602      	mov	r2, r0
 8008718:	460b      	mov	r3, r1
 800871a:	4b0f      	ldr	r3, [pc, #60]	; (8008758 <UART_SetConfig+0x734>)
 800871c:	fba3 1302 	umull	r1, r3, r3, r2
 8008720:	095b      	lsrs	r3, r3, #5
 8008722:	2164      	movs	r1, #100	; 0x64
 8008724:	fb01 f303 	mul.w	r3, r1, r3
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	011b      	lsls	r3, r3, #4
 800872c:	3332      	adds	r3, #50	; 0x32
 800872e:	4a0a      	ldr	r2, [pc, #40]	; (8008758 <UART_SetConfig+0x734>)
 8008730:	fba2 2303 	umull	r2, r3, r2, r3
 8008734:	095b      	lsrs	r3, r3, #5
 8008736:	f003 020f 	and.w	r2, r3, #15
 800873a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4432      	add	r2, r6
 8008742:	609a      	str	r2, [r3, #8]
}
 8008744:	e7ff      	b.n	8008746 <UART_SetConfig+0x722>
 8008746:	bf00      	nop
 8008748:	37f4      	adds	r7, #244	; 0xf4
 800874a:	46bd      	mov	sp, r7
 800874c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008750:	40011000 	.word	0x40011000
 8008754:	40011400 	.word	0x40011400
 8008758:	51eb851f 	.word	0x51eb851f

0800875c <__read_flags>:


/*
 * Reads the flag status register and returns the value of the 8-bits register
 */
uint8_t __read_flags() {
 800875c:	b580      	push	{r7, lr}
 800875e:	b090      	sub	sp, #64	; 0x40
 8008760:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8008762:	f107 0308 	add.w	r3, r7, #8
 8008766:	4618      	mov	r0, r3
 8008768:	f000 f988 	bl	8008a7c <get_default_command>
	with_data(&cmd, 1);
 800876c:	f107 0308 	add.w	r3, r7, #8
 8008770:	2101      	movs	r1, #1
 8008772:	4618      	mov	r0, r3
 8008774:	f000 f9b8 	bl	8008ae8 <with_data>

	if(!qspi_run(&cmd, READ_FLAG_STATUS_REGISTER)) {
 8008778:	f107 0308 	add.w	r3, r7, #8
 800877c:	2170      	movs	r1, #112	; 0x70
 800877e:	4618      	mov	r0, r3
 8008780:	f000 f9c4 	bl	8008b0c <qspi_run>

	}

	uint8_t flags;

	if(!qspi_receive(&flags)) {
 8008784:	1dfb      	adds	r3, r7, #7
 8008786:	4618      	mov	r0, r3
 8008788:	f000 fa28 	bl	8008bdc <qspi_receive>

	}

	return flags;
 800878c:	79fb      	ldrb	r3, [r7, #7]
}
 800878e:	4618      	mov	r0, r3
 8008790:	3740      	adds	r7, #64	; 0x40
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <__write_enable_latch>:

/*
 * Enables the write latch.
 * This function must be called before each PROGRAM or ERASE operation.
 */
bool __write_enable_latch() {
 8008796:	b5b0      	push	{r4, r5, r7, lr}
 8008798:	b09c      	sub	sp, #112	; 0x70
 800879a:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 800879c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80087a0:	4618      	mov	r0, r3
 80087a2:	f000 f96b 	bl	8008a7c <get_default_command>

	if(qspi_run(&cmd, WRITE_ENABLE_LATCH)) {
 80087a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80087aa:	2106      	movs	r1, #6
 80087ac:	4618      	mov	r0, r3
 80087ae:	f000 f9ad 	bl	8008b0c <qspi_run>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d022      	beq.n	80087fe <__write_enable_latch+0x68>
		cmd = get_default_command();
 80087b8:	463b      	mov	r3, r7
 80087ba:	4618      	mov	r0, r3
 80087bc:	f000 f95e 	bl	8008a7c <get_default_command>
 80087c0:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80087c4:	463d      	mov	r5, r7
 80087c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80087c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80087ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80087cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80087ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80087d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80087d2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80087d6:	e884 0003 	stmia.w	r4, {r0, r1}

		with_data(&cmd, 1);
 80087da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80087de:	2101      	movs	r1, #1
 80087e0:	4618      	mov	r0, r3
 80087e2:	f000 f981 	bl	8008ae8 <with_data>

		if(qspi_poll(&cmd, READ_STATUS_REGISTER, 1, true)) {
 80087e6:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80087ea:	2301      	movs	r3, #1
 80087ec:	2201      	movs	r2, #1
 80087ee:	2105      	movs	r1, #5
 80087f0:	f000 f9a8 	bl	8008b44 <qspi_poll>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d001      	beq.n	80087fe <__write_enable_latch+0x68>
			return true;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e000      	b.n	8008800 <__write_enable_latch+0x6a>
		}
	}

	return false;
 80087fe:	2300      	movs	r3, #0
}
 8008800:	4618      	mov	r0, r3
 8008802:	3770      	adds	r7, #112	; 0x70
 8008804:	46bd      	mov	sp, r7
 8008806:	bdb0      	pop	{r4, r5, r7, pc}

08008808 <__write_disable_latch>:

/*
 * Call this function to prevent data corruption when a hardware fault (e.g. protection fault) occurs.
 * Please refer to the documentation for details.
 */
bool __write_disable_latch() {
 8008808:	b580      	push	{r7, lr}
 800880a:	b08e      	sub	sp, #56	; 0x38
 800880c:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 800880e:	463b      	mov	r3, r7
 8008810:	4618      	mov	r0, r3
 8008812:	f000 f933 	bl	8008a7c <get_default_command>
	return qspi_run(&cmd, WRITE_ENABLE_LATCH);
 8008816:	463b      	mov	r3, r7
 8008818:	2106      	movs	r1, #6
 800881a:	4618      	mov	r0, r3
 800881c:	f000 f976 	bl	8008b0c <qspi_run>
 8008820:	4603      	mov	r3, r0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3738      	adds	r7, #56	; 0x38
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <flash_init>:

/*
 * Initialises the flash driver
 */
void flash_init() {
 800882a:	b580      	push	{r7, lr}
 800882c:	b090      	sub	sp, #64	; 0x40
 800882e:	af00      	add	r7, sp, #0
	uint8_t configuration = 0b00011011; // 1 Dummy cycle
 8008830:	231b      	movs	r3, #27
 8008832:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	Command cmd = get_default_command();
 8008836:	1d3b      	adds	r3, r7, #4
 8008838:	4618      	mov	r0, r3
 800883a:	f000 f91f 	bl	8008a7c <get_default_command>
	with_data(&cmd, 1);
 800883e:	1d3b      	adds	r3, r7, #4
 8008840:	2101      	movs	r1, #1
 8008842:	4618      	mov	r0, r3
 8008844:	f000 f950 	bl	8008ae8 <with_data>

	__write_enable_latch();
 8008848:	f7ff ffa5 	bl	8008796 <__write_enable_latch>

	if(!qspi_run(&cmd, 0x81)) { // Write volatile configuration register
 800884c:	1d3b      	adds	r3, r7, #4
 800884e:	2181      	movs	r1, #129	; 0x81
 8008850:	4618      	mov	r0, r3
 8008852:	f000 f95b 	bl	8008b0c <qspi_run>

	}

	if(!qspi_transmit(&configuration)) {
 8008856:	f107 033f 	add.w	r3, r7, #63	; 0x3f
 800885a:	4618      	mov	r0, r3
 800885c:	f000 f9a8 	bl	8008bb0 <qspi_transmit>

	}

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8008860:	1d38      	adds	r0, r7, #4
 8008862:	2301      	movs	r3, #1
 8008864:	2207      	movs	r2, #7
 8008866:	2170      	movs	r1, #112	; 0x70
 8008868:	f000 f96c 	bl	8008b44 <qspi_poll>

	}
}
 800886c:	bf00      	nop
 800886e:	3740      	adds	r7, #64	; 0x40
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <flash_read>:
 * Test providers:
 * 	 - read_ut.c
 *
 */

void flash_read(uint32_t address, uint8_t* buffer, uint32_t length) {
 8008874:	b580      	push	{r7, lr}
 8008876:	b084      	sub	sp, #16
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008880:	bf00      	nop
 8008882:	4b12      	ldr	r3, [pc, #72]	; (80088cc <flash_read+0x58>)
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	f003 0320 	and.w	r3, r3, #32
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1f9      	bne.n	8008882 <flash_read+0xe>
	QUADSPI->CCR = (uint32_t) (FREAD_SINGLE) | (0b00000001 << 24) | (0b00000100 << 16) | (0b00100101 << 8);
 800888e:	4b0f      	ldr	r3, [pc, #60]	; (80088cc <flash_read+0x58>)
 8008890:	4a0f      	ldr	r2, [pc, #60]	; (80088d0 <flash_read+0x5c>)
 8008892:	615a      	str	r2, [r3, #20]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8008894:	bf00      	nop
 8008896:	4b0d      	ldr	r3, [pc, #52]	; (80088cc <flash_read+0x58>)
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	f003 0320 	and.w	r3, r3, #32
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1f9      	bne.n	8008896 <flash_read+0x22>
	QUADSPI->AR = address;
 80088a2:	4a0a      	ldr	r2, [pc, #40]	; (80088cc <flash_read+0x58>)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6193      	str	r3, [r2, #24]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 80088a8:	bf00      	nop
 80088aa:	4b08      	ldr	r3, [pc, #32]	; (80088cc <flash_read+0x58>)
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f003 0320 	and.w	r3, r3, #32
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1f9      	bne.n	80088aa <flash_read+0x36>
	QUADSPI->DLR = length;
 80088b6:	4a05      	ldr	r2, [pc, #20]	; (80088cc <flash_read+0x58>)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6113      	str	r3, [r2, #16]

	if(!qspi_receive(buffer)) {
 80088bc:	68b8      	ldr	r0, [r7, #8]
 80088be:	f000 f98d 	bl	8008bdc <qspi_receive>

	}
}
 80088c2:	bf00      	nop
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	a0001000 	.word	0xa0001000
 80088d0:	0104250b 	.word	0x0104250b

080088d4 <__flash_write_page>:
 * Test providers:
 * 	 - write_ut.c
 *
 */

void __flash_write_page(uint32_t address, uint8_t* buffer, uint32_t length) {
 80088d4:	b5b0      	push	{r4, r5, r7, lr}
 80088d6:	b0a2      	sub	sp, #136	; 0x88
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6478      	str	r0, [r7, #68]	; 0x44
 80088dc:	6439      	str	r1, [r7, #64]	; 0x40
 80088de:	63fa      	str	r2, [r7, #60]	; 0x3c
	__write_enable_latch();
 80088e0:	f7ff ff59 	bl	8008796 <__write_enable_latch>

	Command cmd = get_default_command();
 80088e4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80088e8:	4618      	mov	r0, r3
 80088ea:	f000 f8c7 	bl	8008a7c <get_default_command>

	with_address(&cmd, address);
 80088ee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80088f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80088f4:	4618      	mov	r0, r3
 80088f6:	f000 f8e1 	bl	8008abc <with_address>
	with_data(&cmd, length);
 80088fa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80088fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008900:	4618      	mov	r0, r3
 8008902:	f000 f8f1 	bl	8008ae8 <with_data>

	if(!qspi_run(&cmd, WRITE_SINGLE)) {
 8008906:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800890a:	2102      	movs	r1, #2
 800890c:	4618      	mov	r0, r3
 800890e:	f000 f8fd 	bl	8008b0c <qspi_run>

	}

	if(!qspi_transmit(buffer)) {
 8008912:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008914:	f000 f94c 	bl	8008bb0 <qspi_transmit>

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */

	cmd = get_default_command();
 8008918:	463b      	mov	r3, r7
 800891a:	4618      	mov	r0, r3
 800891c:	f000 f8ae 	bl	8008a7c <get_default_command>
 8008920:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8008924:	463d      	mov	r5, r7
 8008926:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008928:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800892a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800892c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800892e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008930:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008932:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008936:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 800893a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800893e:	2101      	movs	r1, #1
 8008940:	4618      	mov	r0, r3
 8008942:	f000 f8d1 	bl	8008ae8 <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8008946:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 800894a:	2301      	movs	r3, #1
 800894c:	2207      	movs	r2, #7
 800894e:	2170      	movs	r1, #112	; 0x70
 8008950:	f000 f8f8 	bl	8008b44 <qspi_poll>

	}

	uint8_t flags = __read_flags();
 8008954:	f7ff ff02 	bl	800875c <__read_flags>
 8008958:	4603      	mov	r3, r0
 800895a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	// Checks if the protection fault flag is set
	if(flags & (1 << 4)) {
 800895e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8008962:	f003 0310 	and.w	r3, r3, #16
 8008966:	2b00      	cmp	r3, #0
 8008968:	d001      	beq.n	800896e <__flash_write_page+0x9a>
		__write_disable_latch(); // Manually reset the latch
 800896a:	f7ff ff4d 	bl	8008808 <__write_disable_latch>


	}
}
 800896e:	bf00      	nop
 8008970:	3788      	adds	r7, #136	; 0x88
 8008972:	46bd      	mov	sp, r7
 8008974:	bdb0      	pop	{r4, r5, r7, pc}

08008976 <flash_write>:

void flash_write(uint32_t address, uint8_t* buffer, uint32_t length) {
 8008976:	b580      	push	{r7, lr}
 8008978:	b086      	sub	sp, #24
 800897a:	af00      	add	r7, sp, #0
 800897c:	60f8      	str	r0, [r7, #12]
 800897e:	60b9      	str	r1, [r7, #8]
 8008980:	607a      	str	r2, [r7, #4]
	uint32_t internal_address = address % PAGE_SIZE;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	b2db      	uxtb	r3, r3
 8008986:	617b      	str	r3, [r7, #20]

	while(internal_address + length > PAGE_SIZE) {
 8008988:	e016      	b.n	80089b8 <flash_write+0x42>
		uint32_t write_length = PAGE_SIZE - internal_address;
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8008990:	613b      	str	r3, [r7, #16]

		__flash_write_page(address, buffer, write_length);
 8008992:	693a      	ldr	r2, [r7, #16]
 8008994:	68b9      	ldr	r1, [r7, #8]
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f7ff ff9c 	bl	80088d4 <__flash_write_page>
		buffer += write_length;
 800899c:	68ba      	ldr	r2, [r7, #8]
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	4413      	add	r3, r2
 80089a2:	60bb      	str	r3, [r7, #8]
		address += write_length;
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	4413      	add	r3, r2
 80089aa:	60fb      	str	r3, [r7, #12]
		length -= write_length;
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	607b      	str	r3, [r7, #4]

		internal_address = 0;
 80089b4:	2300      	movs	r3, #0
 80089b6:	617b      	str	r3, [r7, #20]
	while(internal_address + length > PAGE_SIZE) {
 80089b8:	697a      	ldr	r2, [r7, #20]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4413      	add	r3, r2
 80089be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089c2:	d8e2      	bhi.n	800898a <flash_write+0x14>
	}

	__flash_write_page(address, buffer, length);
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	68b9      	ldr	r1, [r7, #8]
 80089c8:	68f8      	ldr	r0, [r7, #12]
 80089ca:	f7ff ff83 	bl	80088d4 <__flash_write_page>
}
 80089ce:	bf00      	nop
 80089d0:	3718      	adds	r7, #24
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <__flash_erase>:


   }
}

void __flash_erase(uint32_t instruction, uint32_t address) {
 80089d6:	b5b0      	push	{r4, r5, r7, lr}
 80089d8:	b0a0      	sub	sp, #128	; 0x80
 80089da:	af00      	add	r7, sp, #0
 80089dc:	63f8      	str	r0, [r7, #60]	; 0x3c
 80089de:	63b9      	str	r1, [r7, #56]	; 0x38

	__write_enable_latch();
 80089e0:	f7ff fed9 	bl	8008796 <__write_enable_latch>


	Command cmd = get_default_command();
 80089e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80089e8:	4618      	mov	r0, r3
 80089ea:	f000 f847 	bl	8008a7c <get_default_command>
	with_address(&cmd, address);
 80089ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80089f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80089f4:	4618      	mov	r0, r3
 80089f6:	f000 f861 	bl	8008abc <with_address>


	if(!qspi_run(&cmd, instruction)) {
 80089fa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80089fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a00:	4618      	mov	r0, r3
 8008a02:	f000 f883 	bl	8008b0c <qspi_run>
	}

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */
	cmd = get_default_command();
 8008a06:	463b      	mov	r3, r7
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 f837 	bl	8008a7c <get_default_command>
 8008a0e:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8008a12:	463d      	mov	r5, r7
 8008a14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a20:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008a24:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 8008a28:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8008a2c:	2101      	movs	r1, #1
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f000 f85a 	bl	8008ae8 <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8008a34:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8008a38:	2301      	movs	r3, #1
 8008a3a:	2207      	movs	r2, #7
 8008a3c:	2170      	movs	r1, #112	; 0x70
 8008a3e:	f000 f881 	bl	8008b44 <qspi_poll>
	}

	/*
	 * Checks if the protection fault flag is set
	 */
	uint8_t flags = __read_flags();
 8008a42:	f7ff fe8b 	bl	800875c <__read_flags>
 8008a46:	4603      	mov	r3, r0
 8008a48:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	if(flags & (1 << 5)) {
 8008a4c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8008a50:	f003 0320 	and.w	r3, r3, #32
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d001      	beq.n	8008a5c <__flash_erase+0x86>
		__write_disable_latch(); // Manually reset the latch
 8008a58:	f7ff fed6 	bl	8008808 <__write_disable_latch>


	}
}
 8008a5c:	bf00      	nop
 8008a5e:	3780      	adds	r7, #128	; 0x80
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bdb0      	pop	{r4, r5, r7, pc}

08008a64 <flash_erase_subsector>:

/*
 * Erases the whole sub-sector represented by the provided address.
 * The address may be any of those within the sub-sector.
 */
void flash_erase_subsector(uint32_t address) {
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
	__flash_erase(ERASE_SUBSECTOR, address);
 8008a6c:	6879      	ldr	r1, [r7, #4]
 8008a6e:	2020      	movs	r0, #32
 8008a70:	f7ff ffb1 	bl	80089d6 <__flash_erase>
}
 8008a74:	bf00      	nop
 8008a76:	3708      	adds	r7, #8
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <get_default_command>:
#include "io_driver.h"




Command get_default_command() {
 8008a7c:	b5b0      	push	{r4, r5, r7, lr}
 8008a7e:	b090      	sub	sp, #64	; 0x40
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
	Command command = {
 8008a84:	f107 0308 	add.w	r3, r7, #8
 8008a88:	2238      	movs	r2, #56	; 0x38
 8008a8a:	2100      	movs	r1, #0
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f002 f92d 	bl	800acec <memset>
 8008a92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008a96:	623b      	str	r3, [r7, #32]
			.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY,
			.SIOOMode = QSPI_SIOO_INST_EVERY_CMD
		}
	};

	return command;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	461d      	mov	r5, r3
 8008a9c:	f107 0408 	add.w	r4, r7, #8
 8008aa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008aa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008aa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008aa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008aa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008aaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008aac:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008ab0:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	3740      	adds	r7, #64	; 0x40
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bdb0      	pop	{r4, r5, r7, pc}

08008abc <with_address>:

/*
 * The two following functions enable the programmer to build a QSPI command very easily.
 */
void with_address(Command* cmd, uint32_t address) {
 8008abc:	b480      	push	{r7}
 8008abe:	b083      	sub	sp, #12
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.AddressMode = QSPI_ADDRESS_1_LINE;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008acc:	61da      	str	r2, [r3, #28]
	cmd->qspi_command.AddressSize = QSPI_ADDRESS_24_BITS;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008ad4:	60da      	str	r2, [r3, #12]
	cmd->qspi_command.Address = address;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	683a      	ldr	r2, [r7, #0]
 8008ada:	605a      	str	r2, [r3, #4]
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <with_data>:

void with_data(Command* cmd, uint32_t length) {
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.DataMode = QSPI_DATA_1_LINE;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008af8:	625a      	str	r2, [r3, #36]	; 0x24
	cmd->qspi_command.NbData = length;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	683a      	ldr	r2, [r7, #0]
 8008afe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008b00:	bf00      	nop
 8008b02:	370c      	adds	r7, #12
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <qspi_run>:


/*
 * Higher-level abstraction layer for the QSPI interface.
 */
bool qspi_run(Command* cmd, uint32_t instruction) {
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.Instruction = instruction;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	601a      	str	r2, [r3, #0]
	return HAL_QSPI_Command(&hqspi, &(cmd->qspi_command), IO_TIMEOUT) == HAL_OK;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008b22:	4619      	mov	r1, r3
 8008b24:	4806      	ldr	r0, [pc, #24]	; (8008b40 <qspi_run+0x34>)
 8008b26:	f7fc fc4b 	bl	80053c0 <HAL_QSPI_Command>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	bf0c      	ite	eq
 8008b30:	2301      	moveq	r3, #1
 8008b32:	2300      	movne	r3, #0
 8008b34:	b2db      	uxtb	r3, r3
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3708      	adds	r7, #8
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	20008598 	.word	0x20008598

08008b44 <qspi_poll>:

bool qspi_poll(Command* cmd, uint32_t instruction, uint8_t bit, bool value) {
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b08a      	sub	sp, #40	; 0x28
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	4611      	mov	r1, r2
 8008b50:	461a      	mov	r2, r3
 8008b52:	460b      	mov	r3, r1
 8008b54:	71fb      	strb	r3, [r7, #7]
 8008b56:	4613      	mov	r3, r2
 8008b58:	71bb      	strb	r3, [r7, #6]
	QSPI_AutoPollingTypeDef poller;

	poller.MatchMode = QSPI_MATCH_MODE_AND;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	623b      	str	r3, [r7, #32]
	poller.StatusBytesSize = 1;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	61fb      	str	r3, [r7, #28]
	poller.Interval = 0x10;
 8008b62:	2310      	movs	r3, #16
 8008b64:	61bb      	str	r3, [r7, #24]
	poller.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8008b66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008b6a:	627b      	str	r3, [r7, #36]	; 0x24
	poller.Match = value << bit;
 8008b6c:	79ba      	ldrb	r2, [r7, #6]
 8008b6e:	79fb      	ldrb	r3, [r7, #7]
 8008b70:	fa02 f303 	lsl.w	r3, r2, r3
 8008b74:	613b      	str	r3, [r7, #16]
	poller.Mask = 1 << bit;
 8008b76:	79fb      	ldrb	r3, [r7, #7]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7e:	617b      	str	r3, [r7, #20]

	cmd->qspi_command.Instruction = instruction;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	68ba      	ldr	r2, [r7, #8]
 8008b84:	601a      	str	r2, [r3, #0]

	return HAL_QSPI_AutoPolling(&hqspi, &(cmd->qspi_command), &poller, IO_TIMEOUT) == HAL_OK;
 8008b86:	68f9      	ldr	r1, [r7, #12]
 8008b88:	f107 0210 	add.w	r2, r7, #16
 8008b8c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8008b90:	4806      	ldr	r0, [pc, #24]	; (8008bac <qspi_poll+0x68>)
 8008b92:	f7fc fdac 	bl	80056ee <HAL_QSPI_AutoPolling>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	bf0c      	ite	eq
 8008b9c:	2301      	moveq	r3, #1
 8008b9e:	2300      	movne	r3, #0
 8008ba0:	b2db      	uxtb	r3, r3
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3728      	adds	r7, #40	; 0x28
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	20008598 	.word	0x20008598

08008bb0 <qspi_transmit>:

bool qspi_transmit(uint8_t* buffer) {
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Transmit(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 8008bb8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008bbc:	6879      	ldr	r1, [r7, #4]
 8008bbe:	4806      	ldr	r0, [pc, #24]	; (8008bd8 <qspi_transmit+0x28>)
 8008bc0:	f7fc fc5c 	bl	800547c <HAL_QSPI_Transmit>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	bf0c      	ite	eq
 8008bca:	2301      	moveq	r3, #1
 8008bcc:	2300      	movne	r3, #0
 8008bce:	b2db      	uxtb	r3, r3
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3708      	adds	r7, #8
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}
 8008bd8:	20008598 	.word	0x20008598

08008bdc <qspi_receive>:

bool qspi_receive(uint8_t* buffer) {
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b082      	sub	sp, #8
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Receive(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 8008be4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008be8:	6879      	ldr	r1, [r7, #4]
 8008bea:	4806      	ldr	r0, [pc, #24]	; (8008c04 <qspi_receive+0x28>)
 8008bec:	f7fc fcdd 	bl	80055aa <HAL_QSPI_Receive>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	bf0c      	ite	eq
 8008bf6:	2301      	moveq	r3, #1
 8008bf8:	2300      	movne	r3, #0
 8008bfa:	b2db      	uxtb	r3, r3
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3708      	adds	r7, #8
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	20008598 	.word	0x20008598

08008c08 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	4603      	mov	r3, r0
 8008c10:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008c12:	2300      	movs	r3, #0
 8008c14:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008c16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c1a:	2b84      	cmp	r3, #132	; 0x84
 8008c1c:	d005      	beq.n	8008c2a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008c1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	4413      	add	r3, r2
 8008c26:	3303      	adds	r3, #3
 8008c28:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3714      	adds	r7, #20
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr

08008c38 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008c3c:	f000 ffb6 	bl	8009bac <vTaskStartScheduler>
  
  return osOK;
 8008c40:	2300      	movs	r3, #0
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008c46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c48:	b089      	sub	sp, #36	; 0x24
 8008c4a:	af04      	add	r7, sp, #16
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685c      	ldr	r4, [r3, #4]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681d      	ldr	r5, [r3, #0]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	691e      	ldr	r6, [r3, #16]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7ff ffd0 	bl	8008c08 <makeFreeRtosPriority>
 8008c68:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	695b      	ldr	r3, [r3, #20]
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c72:	9202      	str	r2, [sp, #8]
 8008c74:	9301      	str	r3, [sp, #4]
 8008c76:	9100      	str	r1, [sp, #0]
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	4632      	mov	r2, r6
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	4620      	mov	r0, r4
 8008c80:	f000 fd98 	bl	80097b4 <xTaskCreateStatic>
 8008c84:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008c86:	68fb      	ldr	r3, [r7, #12]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008c90 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b084      	sub	sp, #16
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <osDelay+0x16>
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	e000      	b.n	8008ca8 <osDelay+0x18>
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	4618      	mov	r0, r3
 8008caa:	f000 ff4b 	bl	8009b44 <vTaskDelay>
  
  return osOK;
 8008cae:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3710      	adds	r7, #16
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b083      	sub	sp, #12
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f103 0208 	add.w	r2, r3, #8
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8008cd0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f103 0208 	add.w	r2, r3, #8
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f103 0208 	add.w	r2, r3, #8
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008d06:	bf00      	nop
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d12:	b480      	push	{r7}
 8008d14:	b085      	sub	sp, #20
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
 8008d1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	689a      	ldr	r2, [r3, #8]
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	689b      	ldr	r3, [r3, #8]
 8008d34:	683a      	ldr	r2, [r7, #0]
 8008d36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	683a      	ldr	r2, [r7, #0]
 8008d3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	1c5a      	adds	r2, r3, #1
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	601a      	str	r2, [r3, #0]
}
 8008d4e:	bf00      	nop
 8008d50:	3714      	adds	r7, #20
 8008d52:	46bd      	mov	sp, r7
 8008d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d58:	4770      	bx	lr

08008d5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d5a:	b480      	push	{r7}
 8008d5c:	b085      	sub	sp, #20
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
 8008d62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d70:	d103      	bne.n	8008d7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	60fb      	str	r3, [r7, #12]
 8008d78:	e00c      	b.n	8008d94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	3308      	adds	r3, #8
 8008d7e:	60fb      	str	r3, [r7, #12]
 8008d80:	e002      	b.n	8008d88 <vListInsert+0x2e>
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	60fb      	str	r3, [r7, #12]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68ba      	ldr	r2, [r7, #8]
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d2f6      	bcs.n	8008d82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	685a      	ldr	r2, [r3, #4]
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	683a      	ldr	r2, [r7, #0]
 8008da2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	68fa      	ldr	r2, [r7, #12]
 8008da8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	683a      	ldr	r2, [r7, #0]
 8008dae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	1c5a      	adds	r2, r3, #1
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	601a      	str	r2, [r3, #0]
}
 8008dc0:	bf00      	nop
 8008dc2:	3714      	adds	r7, #20
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	691b      	ldr	r3, [r3, #16]
 8008dd8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	6892      	ldr	r2, [r2, #8]
 8008de2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	6852      	ldr	r2, [r2, #4]
 8008dec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d103      	bne.n	8008e00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	689a      	ldr	r2, [r3, #8]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	1e5a      	subs	r2, r3, #1
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3714      	adds	r7, #20
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b084      	sub	sp, #16
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d10a      	bne.n	8008e4a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e38:	f383 8811 	msr	BASEPRI, r3
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008e46:	bf00      	nop
 8008e48:	e7fe      	b.n	8008e48 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008e4a:	f001 fdfb 	bl	800aa44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	681a      	ldr	r2, [r3, #0]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e56:	68f9      	ldr	r1, [r7, #12]
 8008e58:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008e5a:	fb01 f303 	mul.w	r3, r1, r3
 8008e5e:	441a      	add	r2, r3
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2200      	movs	r2, #0
 8008e68:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	68f9      	ldr	r1, [r7, #12]
 8008e7e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008e80:	fb01 f303 	mul.w	r3, r1, r3
 8008e84:	441a      	add	r2, r3
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	22ff      	movs	r2, #255	; 0xff
 8008e8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	22ff      	movs	r2, #255	; 0xff
 8008e96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d114      	bne.n	8008eca <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	691b      	ldr	r3, [r3, #16]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d01a      	beq.n	8008ede <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	3310      	adds	r3, #16
 8008eac:	4618      	mov	r0, r3
 8008eae:	f001 f8cf 	bl	800a050 <xTaskRemoveFromEventList>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d012      	beq.n	8008ede <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008eb8:	4b0c      	ldr	r3, [pc, #48]	; (8008eec <xQueueGenericReset+0xcc>)
 8008eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ebe:	601a      	str	r2, [r3, #0]
 8008ec0:	f3bf 8f4f 	dsb	sy
 8008ec4:	f3bf 8f6f 	isb	sy
 8008ec8:	e009      	b.n	8008ede <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	3310      	adds	r3, #16
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7ff fef2 	bl	8008cb8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	3324      	adds	r3, #36	; 0x24
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f7ff feed 	bl	8008cb8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008ede:	f001 fde1 	bl	800aaa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008ee2:	2301      	movs	r3, #1
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3710      	adds	r7, #16
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	e000ed04 	.word	0xe000ed04

08008ef0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b08e      	sub	sp, #56	; 0x38
 8008ef4:	af02      	add	r7, sp, #8
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	607a      	str	r2, [r7, #4]
 8008efc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10a      	bne.n	8008f1a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f08:	f383 8811 	msr	BASEPRI, r3
 8008f0c:	f3bf 8f6f 	isb	sy
 8008f10:	f3bf 8f4f 	dsb	sy
 8008f14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008f16:	bf00      	nop
 8008f18:	e7fe      	b.n	8008f18 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d10a      	bne.n	8008f36 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f24:	f383 8811 	msr	BASEPRI, r3
 8008f28:	f3bf 8f6f 	isb	sy
 8008f2c:	f3bf 8f4f 	dsb	sy
 8008f30:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008f32:	bf00      	nop
 8008f34:	e7fe      	b.n	8008f34 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d002      	beq.n	8008f42 <xQueueGenericCreateStatic+0x52>
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d001      	beq.n	8008f46 <xQueueGenericCreateStatic+0x56>
 8008f42:	2301      	movs	r3, #1
 8008f44:	e000      	b.n	8008f48 <xQueueGenericCreateStatic+0x58>
 8008f46:	2300      	movs	r3, #0
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d10a      	bne.n	8008f62 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f50:	f383 8811 	msr	BASEPRI, r3
 8008f54:	f3bf 8f6f 	isb	sy
 8008f58:	f3bf 8f4f 	dsb	sy
 8008f5c:	623b      	str	r3, [r7, #32]
}
 8008f5e:	bf00      	nop
 8008f60:	e7fe      	b.n	8008f60 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d102      	bne.n	8008f6e <xQueueGenericCreateStatic+0x7e>
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <xQueueGenericCreateStatic+0x82>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e000      	b.n	8008f74 <xQueueGenericCreateStatic+0x84>
 8008f72:	2300      	movs	r3, #0
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d10a      	bne.n	8008f8e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7c:	f383 8811 	msr	BASEPRI, r3
 8008f80:	f3bf 8f6f 	isb	sy
 8008f84:	f3bf 8f4f 	dsb	sy
 8008f88:	61fb      	str	r3, [r7, #28]
}
 8008f8a:	bf00      	nop
 8008f8c:	e7fe      	b.n	8008f8c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008f8e:	2348      	movs	r3, #72	; 0x48
 8008f90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	2b48      	cmp	r3, #72	; 0x48
 8008f96:	d00a      	beq.n	8008fae <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f9c:	f383 8811 	msr	BASEPRI, r3
 8008fa0:	f3bf 8f6f 	isb	sy
 8008fa4:	f3bf 8f4f 	dsb	sy
 8008fa8:	61bb      	str	r3, [r7, #24]
}
 8008faa:	bf00      	nop
 8008fac:	e7fe      	b.n	8008fac <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008fae:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d009      	beq.n	8008fce <xQueueGenericCreateStatic+0xde>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008fba:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fc0:	9300      	str	r3, [sp, #0]
 8008fc2:	4613      	mov	r3, r2
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	68b9      	ldr	r1, [r7, #8]
 8008fc8:	68f8      	ldr	r0, [r7, #12]
 8008fca:	f000 f805 	bl	8008fd8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3730      	adds	r7, #48	; 0x30
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]
 8008fe4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d103      	bne.n	8008ff4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	69ba      	ldr	r2, [r7, #24]
 8008ff0:	601a      	str	r2, [r3, #0]
 8008ff2:	e002      	b.n	8008ffa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008ff4:	69bb      	ldr	r3, [r7, #24]
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	68fa      	ldr	r2, [r7, #12]
 8008ffe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	68ba      	ldr	r2, [r7, #8]
 8009004:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009006:	2101      	movs	r1, #1
 8009008:	69b8      	ldr	r0, [r7, #24]
 800900a:	f7ff ff09 	bl	8008e20 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800900e:	bf00      	nop
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009016:	b580      	push	{r7, lr}
 8009018:	b082      	sub	sp, #8
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d00e      	beq.n	8009042 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2200      	movs	r2, #0
 8009034:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009036:	2300      	movs	r3, #0
 8009038:	2200      	movs	r2, #0
 800903a:	2100      	movs	r1, #0
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 f81f 	bl	8009080 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009042:	bf00      	nop
 8009044:	3708      	adds	r7, #8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}

0800904a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800904a:	b580      	push	{r7, lr}
 800904c:	b088      	sub	sp, #32
 800904e:	af02      	add	r7, sp, #8
 8009050:	4603      	mov	r3, r0
 8009052:	6039      	str	r1, [r7, #0]
 8009054:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009056:	2301      	movs	r3, #1
 8009058:	617b      	str	r3, [r7, #20]
 800905a:	2300      	movs	r3, #0
 800905c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800905e:	79fb      	ldrb	r3, [r7, #7]
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	2200      	movs	r2, #0
 8009066:	6939      	ldr	r1, [r7, #16]
 8009068:	6978      	ldr	r0, [r7, #20]
 800906a:	f7ff ff41 	bl	8008ef0 <xQueueGenericCreateStatic>
 800906e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009070:	68f8      	ldr	r0, [r7, #12]
 8009072:	f7ff ffd0 	bl	8009016 <prvInitialiseMutex>

		return xNewQueue;
 8009076:	68fb      	ldr	r3, [r7, #12]
	}
 8009078:	4618      	mov	r0, r3
 800907a:	3718      	adds	r7, #24
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}

08009080 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b08e      	sub	sp, #56	; 0x38
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	607a      	str	r2, [r7, #4]
 800908c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800908e:	2300      	movs	r3, #0
 8009090:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10a      	bne.n	80090b2 <xQueueGenericSend+0x32>
	__asm volatile
 800909c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80090ae:	bf00      	nop
 80090b0:	e7fe      	b.n	80090b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d103      	bne.n	80090c0 <xQueueGenericSend+0x40>
 80090b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d101      	bne.n	80090c4 <xQueueGenericSend+0x44>
 80090c0:	2301      	movs	r3, #1
 80090c2:	e000      	b.n	80090c6 <xQueueGenericSend+0x46>
 80090c4:	2300      	movs	r3, #0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d10a      	bne.n	80090e0 <xQueueGenericSend+0x60>
	__asm volatile
 80090ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ce:	f383 8811 	msr	BASEPRI, r3
 80090d2:	f3bf 8f6f 	isb	sy
 80090d6:	f3bf 8f4f 	dsb	sy
 80090da:	627b      	str	r3, [r7, #36]	; 0x24
}
 80090dc:	bf00      	nop
 80090de:	e7fe      	b.n	80090de <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	2b02      	cmp	r3, #2
 80090e4:	d103      	bne.n	80090ee <xQueueGenericSend+0x6e>
 80090e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d101      	bne.n	80090f2 <xQueueGenericSend+0x72>
 80090ee:	2301      	movs	r3, #1
 80090f0:	e000      	b.n	80090f4 <xQueueGenericSend+0x74>
 80090f2:	2300      	movs	r3, #0
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d10a      	bne.n	800910e <xQueueGenericSend+0x8e>
	__asm volatile
 80090f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fc:	f383 8811 	msr	BASEPRI, r3
 8009100:	f3bf 8f6f 	isb	sy
 8009104:	f3bf 8f4f 	dsb	sy
 8009108:	623b      	str	r3, [r7, #32]
}
 800910a:	bf00      	nop
 800910c:	e7fe      	b.n	800910c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800910e:	f001 f935 	bl	800a37c <xTaskGetSchedulerState>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d102      	bne.n	800911e <xQueueGenericSend+0x9e>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d101      	bne.n	8009122 <xQueueGenericSend+0xa2>
 800911e:	2301      	movs	r3, #1
 8009120:	e000      	b.n	8009124 <xQueueGenericSend+0xa4>
 8009122:	2300      	movs	r3, #0
 8009124:	2b00      	cmp	r3, #0
 8009126:	d10a      	bne.n	800913e <xQueueGenericSend+0xbe>
	__asm volatile
 8009128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800912c:	f383 8811 	msr	BASEPRI, r3
 8009130:	f3bf 8f6f 	isb	sy
 8009134:	f3bf 8f4f 	dsb	sy
 8009138:	61fb      	str	r3, [r7, #28]
}
 800913a:	bf00      	nop
 800913c:	e7fe      	b.n	800913c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800913e:	f001 fc81 	bl	800aa44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009144:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800914a:	429a      	cmp	r2, r3
 800914c:	d302      	bcc.n	8009154 <xQueueGenericSend+0xd4>
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	2b02      	cmp	r3, #2
 8009152:	d129      	bne.n	80091a8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009154:	683a      	ldr	r2, [r7, #0]
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800915a:	f000 fa41 	bl	80095e0 <prvCopyDataToQueue>
 800915e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009164:	2b00      	cmp	r3, #0
 8009166:	d010      	beq.n	800918a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800916a:	3324      	adds	r3, #36	; 0x24
 800916c:	4618      	mov	r0, r3
 800916e:	f000 ff6f 	bl	800a050 <xTaskRemoveFromEventList>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d013      	beq.n	80091a0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009178:	4b3f      	ldr	r3, [pc, #252]	; (8009278 <xQueueGenericSend+0x1f8>)
 800917a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800917e:	601a      	str	r2, [r3, #0]
 8009180:	f3bf 8f4f 	dsb	sy
 8009184:	f3bf 8f6f 	isb	sy
 8009188:	e00a      	b.n	80091a0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800918a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800918c:	2b00      	cmp	r3, #0
 800918e:	d007      	beq.n	80091a0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009190:	4b39      	ldr	r3, [pc, #228]	; (8009278 <xQueueGenericSend+0x1f8>)
 8009192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009196:	601a      	str	r2, [r3, #0]
 8009198:	f3bf 8f4f 	dsb	sy
 800919c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80091a0:	f001 fc80 	bl	800aaa4 <vPortExitCritical>
				return pdPASS;
 80091a4:	2301      	movs	r3, #1
 80091a6:	e063      	b.n	8009270 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d103      	bne.n	80091b6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80091ae:	f001 fc79 	bl	800aaa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80091b2:	2300      	movs	r3, #0
 80091b4:	e05c      	b.n	8009270 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d106      	bne.n	80091ca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091bc:	f107 0314 	add.w	r3, r7, #20
 80091c0:	4618      	mov	r0, r3
 80091c2:	f000 ffa7 	bl	800a114 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091c6:	2301      	movs	r3, #1
 80091c8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091ca:	f001 fc6b 	bl	800aaa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091ce:	f000 fd4d 	bl	8009c6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091d2:	f001 fc37 	bl	800aa44 <vPortEnterCritical>
 80091d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091dc:	b25b      	sxtb	r3, r3
 80091de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e2:	d103      	bne.n	80091ec <xQueueGenericSend+0x16c>
 80091e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e6:	2200      	movs	r2, #0
 80091e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091f2:	b25b      	sxtb	r3, r3
 80091f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091f8:	d103      	bne.n	8009202 <xQueueGenericSend+0x182>
 80091fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091fc:	2200      	movs	r2, #0
 80091fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009202:	f001 fc4f 	bl	800aaa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009206:	1d3a      	adds	r2, r7, #4
 8009208:	f107 0314 	add.w	r3, r7, #20
 800920c:	4611      	mov	r1, r2
 800920e:	4618      	mov	r0, r3
 8009210:	f000 ff96 	bl	800a140 <xTaskCheckForTimeOut>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d124      	bne.n	8009264 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800921a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800921c:	f000 fab2 	bl	8009784 <prvIsQueueFull>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d018      	beq.n	8009258 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009228:	3310      	adds	r3, #16
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	4611      	mov	r1, r2
 800922e:	4618      	mov	r0, r3
 8009230:	f000 feea 	bl	800a008 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009234:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009236:	f000 fa3d 	bl	80096b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800923a:	f000 fd25 	bl	8009c88 <xTaskResumeAll>
 800923e:	4603      	mov	r3, r0
 8009240:	2b00      	cmp	r3, #0
 8009242:	f47f af7c 	bne.w	800913e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009246:	4b0c      	ldr	r3, [pc, #48]	; (8009278 <xQueueGenericSend+0x1f8>)
 8009248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800924c:	601a      	str	r2, [r3, #0]
 800924e:	f3bf 8f4f 	dsb	sy
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	e772      	b.n	800913e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009258:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800925a:	f000 fa2b 	bl	80096b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800925e:	f000 fd13 	bl	8009c88 <xTaskResumeAll>
 8009262:	e76c      	b.n	800913e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009264:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009266:	f000 fa25 	bl	80096b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800926a:	f000 fd0d 	bl	8009c88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800926e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009270:	4618      	mov	r0, r3
 8009272:	3738      	adds	r7, #56	; 0x38
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}
 8009278:	e000ed04 	.word	0xe000ed04

0800927c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b08e      	sub	sp, #56	; 0x38
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800928a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928c:	2b00      	cmp	r3, #0
 800928e:	d10a      	bne.n	80092a6 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009294:	f383 8811 	msr	BASEPRI, r3
 8009298:	f3bf 8f6f 	isb	sy
 800929c:	f3bf 8f4f 	dsb	sy
 80092a0:	623b      	str	r3, [r7, #32]
}
 80092a2:	bf00      	nop
 80092a4:	e7fe      	b.n	80092a4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80092a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00a      	beq.n	80092c4 <xQueueGiveFromISR+0x48>
	__asm volatile
 80092ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b2:	f383 8811 	msr	BASEPRI, r3
 80092b6:	f3bf 8f6f 	isb	sy
 80092ba:	f3bf 8f4f 	dsb	sy
 80092be:	61fb      	str	r3, [r7, #28]
}
 80092c0:	bf00      	nop
 80092c2:	e7fe      	b.n	80092c2 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80092c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d103      	bne.n	80092d4 <xQueueGiveFromISR+0x58>
 80092cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d101      	bne.n	80092d8 <xQueueGiveFromISR+0x5c>
 80092d4:	2301      	movs	r3, #1
 80092d6:	e000      	b.n	80092da <xQueueGiveFromISR+0x5e>
 80092d8:	2300      	movs	r3, #0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d10a      	bne.n	80092f4 <xQueueGiveFromISR+0x78>
	__asm volatile
 80092de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e2:	f383 8811 	msr	BASEPRI, r3
 80092e6:	f3bf 8f6f 	isb	sy
 80092ea:	f3bf 8f4f 	dsb	sy
 80092ee:	61bb      	str	r3, [r7, #24]
}
 80092f0:	bf00      	nop
 80092f2:	e7fe      	b.n	80092f2 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80092f4:	f001 fc88 	bl	800ac08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80092f8:	f3ef 8211 	mrs	r2, BASEPRI
 80092fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009300:	f383 8811 	msr	BASEPRI, r3
 8009304:	f3bf 8f6f 	isb	sy
 8009308:	f3bf 8f4f 	dsb	sy
 800930c:	617a      	str	r2, [r7, #20]
 800930e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009310:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009312:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009318:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800931a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800931c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800931e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009320:	429a      	cmp	r2, r3
 8009322:	d22b      	bcs.n	800937c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800932a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800932e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009330:	1c5a      	adds	r2, r3, #1
 8009332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009334:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009336:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800933a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800933e:	d112      	bne.n	8009366 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009344:	2b00      	cmp	r3, #0
 8009346:	d016      	beq.n	8009376 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800934a:	3324      	adds	r3, #36	; 0x24
 800934c:	4618      	mov	r0, r3
 800934e:	f000 fe7f 	bl	800a050 <xTaskRemoveFromEventList>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00e      	beq.n	8009376 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00b      	beq.n	8009376 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	2201      	movs	r2, #1
 8009362:	601a      	str	r2, [r3, #0]
 8009364:	e007      	b.n	8009376 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009366:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800936a:	3301      	adds	r3, #1
 800936c:	b2db      	uxtb	r3, r3
 800936e:	b25a      	sxtb	r2, r3
 8009370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009376:	2301      	movs	r3, #1
 8009378:	637b      	str	r3, [r7, #52]	; 0x34
 800937a:	e001      	b.n	8009380 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800937c:	2300      	movs	r3, #0
 800937e:	637b      	str	r3, [r7, #52]	; 0x34
 8009380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009382:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800938a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800938c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800938e:	4618      	mov	r0, r3
 8009390:	3738      	adds	r7, #56	; 0x38
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
	...

08009398 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b08e      	sub	sp, #56	; 0x38
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80093a2:	2300      	movs	r3, #0
 80093a4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80093aa:	2300      	movs	r3, #0
 80093ac:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80093ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d10a      	bne.n	80093ca <xQueueSemaphoreTake+0x32>
	__asm volatile
 80093b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b8:	f383 8811 	msr	BASEPRI, r3
 80093bc:	f3bf 8f6f 	isb	sy
 80093c0:	f3bf 8f4f 	dsb	sy
 80093c4:	623b      	str	r3, [r7, #32]
}
 80093c6:	bf00      	nop
 80093c8:	e7fe      	b.n	80093c8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80093ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00a      	beq.n	80093e8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80093d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d6:	f383 8811 	msr	BASEPRI, r3
 80093da:	f3bf 8f6f 	isb	sy
 80093de:	f3bf 8f4f 	dsb	sy
 80093e2:	61fb      	str	r3, [r7, #28]
}
 80093e4:	bf00      	nop
 80093e6:	e7fe      	b.n	80093e6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093e8:	f000 ffc8 	bl	800a37c <xTaskGetSchedulerState>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d102      	bne.n	80093f8 <xQueueSemaphoreTake+0x60>
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d101      	bne.n	80093fc <xQueueSemaphoreTake+0x64>
 80093f8:	2301      	movs	r3, #1
 80093fa:	e000      	b.n	80093fe <xQueueSemaphoreTake+0x66>
 80093fc:	2300      	movs	r3, #0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d10a      	bne.n	8009418 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009406:	f383 8811 	msr	BASEPRI, r3
 800940a:	f3bf 8f6f 	isb	sy
 800940e:	f3bf 8f4f 	dsb	sy
 8009412:	61bb      	str	r3, [r7, #24]
}
 8009414:	bf00      	nop
 8009416:	e7fe      	b.n	8009416 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009418:	f001 fb14 	bl	800aa44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800941c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800941e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009420:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009424:	2b00      	cmp	r3, #0
 8009426:	d024      	beq.n	8009472 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942a:	1e5a      	subs	r2, r3, #1
 800942c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800942e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d104      	bne.n	8009442 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009438:	f001 f95e 	bl	800a6f8 <pvTaskIncrementMutexHeldCount>
 800943c:	4602      	mov	r2, r0
 800943e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009440:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00f      	beq.n	800946a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800944a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800944c:	3310      	adds	r3, #16
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fdfe 	bl	800a050 <xTaskRemoveFromEventList>
 8009454:	4603      	mov	r3, r0
 8009456:	2b00      	cmp	r3, #0
 8009458:	d007      	beq.n	800946a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800945a:	4b54      	ldr	r3, [pc, #336]	; (80095ac <xQueueSemaphoreTake+0x214>)
 800945c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009460:	601a      	str	r2, [r3, #0]
 8009462:	f3bf 8f4f 	dsb	sy
 8009466:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800946a:	f001 fb1b 	bl	800aaa4 <vPortExitCritical>
				return pdPASS;
 800946e:	2301      	movs	r3, #1
 8009470:	e097      	b.n	80095a2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d111      	bne.n	800949c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800947a:	2b00      	cmp	r3, #0
 800947c:	d00a      	beq.n	8009494 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800947e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009482:	f383 8811 	msr	BASEPRI, r3
 8009486:	f3bf 8f6f 	isb	sy
 800948a:	f3bf 8f4f 	dsb	sy
 800948e:	617b      	str	r3, [r7, #20]
}
 8009490:	bf00      	nop
 8009492:	e7fe      	b.n	8009492 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009494:	f001 fb06 	bl	800aaa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009498:	2300      	movs	r3, #0
 800949a:	e082      	b.n	80095a2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800949c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d106      	bne.n	80094b0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80094a2:	f107 030c 	add.w	r3, r7, #12
 80094a6:	4618      	mov	r0, r3
 80094a8:	f000 fe34 	bl	800a114 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80094ac:	2301      	movs	r3, #1
 80094ae:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80094b0:	f001 faf8 	bl	800aaa4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80094b4:	f000 fbda 	bl	8009c6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80094b8:	f001 fac4 	bl	800aa44 <vPortEnterCritical>
 80094bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80094c2:	b25b      	sxtb	r3, r3
 80094c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094c8:	d103      	bne.n	80094d2 <xQueueSemaphoreTake+0x13a>
 80094ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094cc:	2200      	movs	r2, #0
 80094ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094d8:	b25b      	sxtb	r3, r3
 80094da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094de:	d103      	bne.n	80094e8 <xQueueSemaphoreTake+0x150>
 80094e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094e2:	2200      	movs	r2, #0
 80094e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80094e8:	f001 fadc 	bl	800aaa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094ec:	463a      	mov	r2, r7
 80094ee:	f107 030c 	add.w	r3, r7, #12
 80094f2:	4611      	mov	r1, r2
 80094f4:	4618      	mov	r0, r3
 80094f6:	f000 fe23 	bl	800a140 <xTaskCheckForTimeOut>
 80094fa:	4603      	mov	r3, r0
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d132      	bne.n	8009566 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009500:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009502:	f000 f929 	bl	8009758 <prvIsQueueEmpty>
 8009506:	4603      	mov	r3, r0
 8009508:	2b00      	cmp	r3, #0
 800950a:	d026      	beq.n	800955a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800950c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d109      	bne.n	8009528 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009514:	f001 fa96 	bl	800aa44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	4618      	mov	r0, r3
 800951e:	f000 ff4b 	bl	800a3b8 <xTaskPriorityInherit>
 8009522:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009524:	f001 fabe 	bl	800aaa4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800952a:	3324      	adds	r3, #36	; 0x24
 800952c:	683a      	ldr	r2, [r7, #0]
 800952e:	4611      	mov	r1, r2
 8009530:	4618      	mov	r0, r3
 8009532:	f000 fd69 	bl	800a008 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009536:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009538:	f000 f8bc 	bl	80096b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800953c:	f000 fba4 	bl	8009c88 <xTaskResumeAll>
 8009540:	4603      	mov	r3, r0
 8009542:	2b00      	cmp	r3, #0
 8009544:	f47f af68 	bne.w	8009418 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009548:	4b18      	ldr	r3, [pc, #96]	; (80095ac <xQueueSemaphoreTake+0x214>)
 800954a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800954e:	601a      	str	r2, [r3, #0]
 8009550:	f3bf 8f4f 	dsb	sy
 8009554:	f3bf 8f6f 	isb	sy
 8009558:	e75e      	b.n	8009418 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800955a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800955c:	f000 f8aa 	bl	80096b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009560:	f000 fb92 	bl	8009c88 <xTaskResumeAll>
 8009564:	e758      	b.n	8009418 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009566:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009568:	f000 f8a4 	bl	80096b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800956c:	f000 fb8c 	bl	8009c88 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009570:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009572:	f000 f8f1 	bl	8009758 <prvIsQueueEmpty>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	f43f af4d 	beq.w	8009418 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800957e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00d      	beq.n	80095a0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009584:	f001 fa5e 	bl	800aa44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009588:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800958a:	f000 f811 	bl	80095b0 <prvGetDisinheritPriorityAfterTimeout>
 800958e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009596:	4618      	mov	r0, r3
 8009598:	f001 f814 	bl	800a5c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800959c:	f001 fa82 	bl	800aaa4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80095a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3738      	adds	r7, #56	; 0x38
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	e000ed04 	.word	0xe000ed04

080095b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80095b0:	b480      	push	{r7}
 80095b2:	b085      	sub	sp, #20
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d006      	beq.n	80095ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f1c3 0307 	rsb	r3, r3, #7
 80095ca:	60fb      	str	r3, [r7, #12]
 80095cc:	e001      	b.n	80095d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80095ce:	2300      	movs	r3, #0
 80095d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80095d2:	68fb      	ldr	r3, [r7, #12]
	}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3714      	adds	r7, #20
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b086      	sub	sp, #24
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	60f8      	str	r0, [r7, #12]
 80095e8:	60b9      	str	r1, [r7, #8]
 80095ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80095ec:	2300      	movs	r3, #0
 80095ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d10d      	bne.n	800961a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d14d      	bne.n	80096a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	4618      	mov	r0, r3
 800960c:	f000 ff54 	bl	800a4b8 <xTaskPriorityDisinherit>
 8009610:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2200      	movs	r2, #0
 8009616:	609a      	str	r2, [r3, #8]
 8009618:	e043      	b.n	80096a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d119      	bne.n	8009654 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6858      	ldr	r0, [r3, #4]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009628:	461a      	mov	r2, r3
 800962a:	68b9      	ldr	r1, [r7, #8]
 800962c:	f001 fb50 	bl	800acd0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	685a      	ldr	r2, [r3, #4]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009638:	441a      	add	r2, r3
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	429a      	cmp	r2, r3
 8009648:	d32b      	bcc.n	80096a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	605a      	str	r2, [r3, #4]
 8009652:	e026      	b.n	80096a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	68d8      	ldr	r0, [r3, #12]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800965c:	461a      	mov	r2, r3
 800965e:	68b9      	ldr	r1, [r7, #8]
 8009660:	f001 fb36 	bl	800acd0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	68da      	ldr	r2, [r3, #12]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800966c:	425b      	negs	r3, r3
 800966e:	441a      	add	r2, r3
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	68da      	ldr	r2, [r3, #12]
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	429a      	cmp	r2, r3
 800967e:	d207      	bcs.n	8009690 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	689a      	ldr	r2, [r3, #8]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009688:	425b      	negs	r3, r3
 800968a:	441a      	add	r2, r3
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2b02      	cmp	r3, #2
 8009694:	d105      	bne.n	80096a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d002      	beq.n	80096a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	3b01      	subs	r3, #1
 80096a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	1c5a      	adds	r2, r3, #1
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80096aa:	697b      	ldr	r3, [r7, #20]
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3718      	adds	r7, #24
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b084      	sub	sp, #16
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80096bc:	f001 f9c2 	bl	800aa44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80096c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80096c8:	e011      	b.n	80096ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d012      	beq.n	80096f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	3324      	adds	r3, #36	; 0x24
 80096d6:	4618      	mov	r0, r3
 80096d8:	f000 fcba 	bl	800a050 <xTaskRemoveFromEventList>
 80096dc:	4603      	mov	r3, r0
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d001      	beq.n	80096e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80096e2:	f000 fd8f 	bl	800a204 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80096e6:	7bfb      	ldrb	r3, [r7, #15]
 80096e8:	3b01      	subs	r3, #1
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80096ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	dce9      	bgt.n	80096ca <prvUnlockQueue+0x16>
 80096f6:	e000      	b.n	80096fa <prvUnlockQueue+0x46>
					break;
 80096f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	22ff      	movs	r2, #255	; 0xff
 80096fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009702:	f001 f9cf 	bl	800aaa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009706:	f001 f99d 	bl	800aa44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009710:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009712:	e011      	b.n	8009738 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	691b      	ldr	r3, [r3, #16]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d012      	beq.n	8009742 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	3310      	adds	r3, #16
 8009720:	4618      	mov	r0, r3
 8009722:	f000 fc95 	bl	800a050 <xTaskRemoveFromEventList>
 8009726:	4603      	mov	r3, r0
 8009728:	2b00      	cmp	r3, #0
 800972a:	d001      	beq.n	8009730 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800972c:	f000 fd6a 	bl	800a204 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009730:	7bbb      	ldrb	r3, [r7, #14]
 8009732:	3b01      	subs	r3, #1
 8009734:	b2db      	uxtb	r3, r3
 8009736:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009738:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800973c:	2b00      	cmp	r3, #0
 800973e:	dce9      	bgt.n	8009714 <prvUnlockQueue+0x60>
 8009740:	e000      	b.n	8009744 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009742:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	22ff      	movs	r2, #255	; 0xff
 8009748:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800974c:	f001 f9aa 	bl	800aaa4 <vPortExitCritical>
}
 8009750:	bf00      	nop
 8009752:	3710      	adds	r7, #16
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b084      	sub	sp, #16
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009760:	f001 f970 	bl	800aa44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009768:	2b00      	cmp	r3, #0
 800976a:	d102      	bne.n	8009772 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800976c:	2301      	movs	r3, #1
 800976e:	60fb      	str	r3, [r7, #12]
 8009770:	e001      	b.n	8009776 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009772:	2300      	movs	r3, #0
 8009774:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009776:	f001 f995 	bl	800aaa4 <vPortExitCritical>

	return xReturn;
 800977a:	68fb      	ldr	r3, [r7, #12]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3710      	adds	r7, #16
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800978c:	f001 f95a 	bl	800aa44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009798:	429a      	cmp	r2, r3
 800979a:	d102      	bne.n	80097a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800979c:	2301      	movs	r3, #1
 800979e:	60fb      	str	r3, [r7, #12]
 80097a0:	e001      	b.n	80097a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80097a2:	2300      	movs	r3, #0
 80097a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80097a6:	f001 f97d 	bl	800aaa4 <vPortExitCritical>

	return xReturn;
 80097aa:	68fb      	ldr	r3, [r7, #12]
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3710      	adds	r7, #16
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b08e      	sub	sp, #56	; 0x38
 80097b8:	af04      	add	r7, sp, #16
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	607a      	str	r2, [r7, #4]
 80097c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80097c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d10a      	bne.n	80097de <xTaskCreateStatic+0x2a>
	__asm volatile
 80097c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097cc:	f383 8811 	msr	BASEPRI, r3
 80097d0:	f3bf 8f6f 	isb	sy
 80097d4:	f3bf 8f4f 	dsb	sy
 80097d8:	623b      	str	r3, [r7, #32]
}
 80097da:	bf00      	nop
 80097dc:	e7fe      	b.n	80097dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80097de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d10a      	bne.n	80097fa <xTaskCreateStatic+0x46>
	__asm volatile
 80097e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e8:	f383 8811 	msr	BASEPRI, r3
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f3bf 8f4f 	dsb	sy
 80097f4:	61fb      	str	r3, [r7, #28]
}
 80097f6:	bf00      	nop
 80097f8:	e7fe      	b.n	80097f8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80097fa:	2354      	movs	r3, #84	; 0x54
 80097fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	2b54      	cmp	r3, #84	; 0x54
 8009802:	d00a      	beq.n	800981a <xTaskCreateStatic+0x66>
	__asm volatile
 8009804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009808:	f383 8811 	msr	BASEPRI, r3
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f3bf 8f4f 	dsb	sy
 8009814:	61bb      	str	r3, [r7, #24]
}
 8009816:	bf00      	nop
 8009818:	e7fe      	b.n	8009818 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800981a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800981c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800981e:	2b00      	cmp	r3, #0
 8009820:	d01a      	beq.n	8009858 <xTaskCreateStatic+0xa4>
 8009822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009824:	2b00      	cmp	r3, #0
 8009826:	d017      	beq.n	8009858 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800982a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800982c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800982e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009830:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009832:	2300      	movs	r3, #0
 8009834:	9303      	str	r3, [sp, #12]
 8009836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009838:	9302      	str	r3, [sp, #8]
 800983a:	f107 0314 	add.w	r3, r7, #20
 800983e:	9301      	str	r3, [sp, #4]
 8009840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009842:	9300      	str	r3, [sp, #0]
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	68b9      	ldr	r1, [r7, #8]
 800984a:	68f8      	ldr	r0, [r7, #12]
 800984c:	f000 f80b 	bl	8009866 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009850:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009852:	f000 f88f 	bl	8009974 <prvAddNewTaskToReadyList>
 8009856:	e001      	b.n	800985c <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8009858:	2300      	movs	r3, #0
 800985a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800985c:	697b      	ldr	r3, [r7, #20]
	}
 800985e:	4618      	mov	r0, r3
 8009860:	3728      	adds	r7, #40	; 0x28
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009866:	b580      	push	{r7, lr}
 8009868:	b088      	sub	sp, #32
 800986a:	af00      	add	r7, sp, #0
 800986c:	60f8      	str	r0, [r7, #12]
 800986e:	60b9      	str	r1, [r7, #8]
 8009870:	607a      	str	r2, [r7, #4]
 8009872:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800987e:	3b01      	subs	r3, #1
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	4413      	add	r3, r2
 8009884:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	f023 0307 	bic.w	r3, r3, #7
 800988c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	f003 0307 	and.w	r3, r3, #7
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00a      	beq.n	80098ae <prvInitialiseNewTask+0x48>
	__asm volatile
 8009898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	617b      	str	r3, [r7, #20]
}
 80098aa:	bf00      	nop
 80098ac:	e7fe      	b.n	80098ac <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d01f      	beq.n	80098f4 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098b4:	2300      	movs	r3, #0
 80098b6:	61fb      	str	r3, [r7, #28]
 80098b8:	e012      	b.n	80098e0 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	69fb      	ldr	r3, [r7, #28]
 80098be:	4413      	add	r3, r2
 80098c0:	7819      	ldrb	r1, [r3, #0]
 80098c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098c4:	69fb      	ldr	r3, [r7, #28]
 80098c6:	4413      	add	r3, r2
 80098c8:	3334      	adds	r3, #52	; 0x34
 80098ca:	460a      	mov	r2, r1
 80098cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80098ce:	68ba      	ldr	r2, [r7, #8]
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	4413      	add	r3, r2
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d006      	beq.n	80098e8 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80098da:	69fb      	ldr	r3, [r7, #28]
 80098dc:	3301      	adds	r3, #1
 80098de:	61fb      	str	r3, [r7, #28]
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	2b0f      	cmp	r3, #15
 80098e4:	d9e9      	bls.n	80098ba <prvInitialiseNewTask+0x54>
 80098e6:	e000      	b.n	80098ea <prvInitialiseNewTask+0x84>
			{
				break;
 80098e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80098ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098ec:	2200      	movs	r2, #0
 80098ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80098f2:	e003      	b.n	80098fc <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80098f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098f6:	2200      	movs	r2, #0
 80098f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80098fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098fe:	2b06      	cmp	r3, #6
 8009900:	d901      	bls.n	8009906 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009902:	2306      	movs	r3, #6
 8009904:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800990a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800990c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009910:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009914:	2200      	movs	r2, #0
 8009916:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800991a:	3304      	adds	r3, #4
 800991c:	4618      	mov	r0, r3
 800991e:	f7ff f9eb 	bl	8008cf8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009924:	3318      	adds	r3, #24
 8009926:	4618      	mov	r0, r3
 8009928:	f7ff f9e6 	bl	8008cf8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800992c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800992e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009930:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009934:	f1c3 0207 	rsb	r2, r3, #7
 8009938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800993a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800993c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800993e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009940:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009944:	2200      	movs	r2, #0
 8009946:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800994a:	2200      	movs	r2, #0
 800994c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009950:	683a      	ldr	r2, [r7, #0]
 8009952:	68f9      	ldr	r1, [r7, #12]
 8009954:	69b8      	ldr	r0, [r7, #24]
 8009956:	f000 ff49 	bl	800a7ec <pxPortInitialiseStack>
 800995a:	4602      	mov	r2, r0
 800995c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009962:	2b00      	cmp	r3, #0
 8009964:	d002      	beq.n	800996c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800996a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800996c:	bf00      	nop
 800996e:	3720      	adds	r7, #32
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800997c:	f001 f862 	bl	800aa44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009980:	4b2a      	ldr	r3, [pc, #168]	; (8009a2c <prvAddNewTaskToReadyList+0xb8>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	3301      	adds	r3, #1
 8009986:	4a29      	ldr	r2, [pc, #164]	; (8009a2c <prvAddNewTaskToReadyList+0xb8>)
 8009988:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800998a:	4b29      	ldr	r3, [pc, #164]	; (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d109      	bne.n	80099a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009992:	4a27      	ldr	r2, [pc, #156]	; (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009998:	4b24      	ldr	r3, [pc, #144]	; (8009a2c <prvAddNewTaskToReadyList+0xb8>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2b01      	cmp	r3, #1
 800999e:	d110      	bne.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80099a0:	f000 fc54 	bl	800a24c <prvInitialiseTaskLists>
 80099a4:	e00d      	b.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80099a6:	4b23      	ldr	r3, [pc, #140]	; (8009a34 <prvAddNewTaskToReadyList+0xc0>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d109      	bne.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80099ae:	4b20      	ldr	r3, [pc, #128]	; (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d802      	bhi.n	80099c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80099bc:	4a1c      	ldr	r2, [pc, #112]	; (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80099c2:	4b1d      	ldr	r3, [pc, #116]	; (8009a38 <prvAddNewTaskToReadyList+0xc4>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	3301      	adds	r3, #1
 80099c8:	4a1b      	ldr	r2, [pc, #108]	; (8009a38 <prvAddNewTaskToReadyList+0xc4>)
 80099ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099d0:	2201      	movs	r2, #1
 80099d2:	409a      	lsls	r2, r3
 80099d4:	4b19      	ldr	r3, [pc, #100]	; (8009a3c <prvAddNewTaskToReadyList+0xc8>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4313      	orrs	r3, r2
 80099da:	4a18      	ldr	r2, [pc, #96]	; (8009a3c <prvAddNewTaskToReadyList+0xc8>)
 80099dc:	6013      	str	r3, [r2, #0]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099e2:	4613      	mov	r3, r2
 80099e4:	009b      	lsls	r3, r3, #2
 80099e6:	4413      	add	r3, r2
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	4a15      	ldr	r2, [pc, #84]	; (8009a40 <prvAddNewTaskToReadyList+0xcc>)
 80099ec:	441a      	add	r2, r3
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	3304      	adds	r3, #4
 80099f2:	4619      	mov	r1, r3
 80099f4:	4610      	mov	r0, r2
 80099f6:	f7ff f98c 	bl	8008d12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80099fa:	f001 f853 	bl	800aaa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80099fe:	4b0d      	ldr	r3, [pc, #52]	; (8009a34 <prvAddNewTaskToReadyList+0xc0>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00e      	beq.n	8009a24 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009a06:	4b0a      	ldr	r3, [pc, #40]	; (8009a30 <prvAddNewTaskToReadyList+0xbc>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d207      	bcs.n	8009a24 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009a14:	4b0b      	ldr	r3, [pc, #44]	; (8009a44 <prvAddNewTaskToReadyList+0xd0>)
 8009a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a1a:	601a      	str	r2, [r3, #0]
 8009a1c:	f3bf 8f4f 	dsb	sy
 8009a20:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a24:	bf00      	nop
 8009a26:	3708      	adds	r7, #8
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	20007e94 	.word	0x20007e94
 8009a30:	20007d94 	.word	0x20007d94
 8009a34:	20007ea0 	.word	0x20007ea0
 8009a38:	20007eb0 	.word	0x20007eb0
 8009a3c:	20007e9c 	.word	0x20007e9c
 8009a40:	20007d98 	.word	0x20007d98
 8009a44:	e000ed04 	.word	0xe000ed04

08009a48 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b08a      	sub	sp, #40	; 0x28
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
 8009a50:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009a52:	2300      	movs	r3, #0
 8009a54:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d10a      	bne.n	8009a72 <vTaskDelayUntil+0x2a>
	__asm volatile
 8009a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a60:	f383 8811 	msr	BASEPRI, r3
 8009a64:	f3bf 8f6f 	isb	sy
 8009a68:	f3bf 8f4f 	dsb	sy
 8009a6c:	617b      	str	r3, [r7, #20]
}
 8009a6e:	bf00      	nop
 8009a70:	e7fe      	b.n	8009a70 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d10a      	bne.n	8009a8e <vTaskDelayUntil+0x46>
	__asm volatile
 8009a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7c:	f383 8811 	msr	BASEPRI, r3
 8009a80:	f3bf 8f6f 	isb	sy
 8009a84:	f3bf 8f4f 	dsb	sy
 8009a88:	613b      	str	r3, [r7, #16]
}
 8009a8a:	bf00      	nop
 8009a8c:	e7fe      	b.n	8009a8c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8009a8e:	4b2a      	ldr	r3, [pc, #168]	; (8009b38 <vTaskDelayUntil+0xf0>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00a      	beq.n	8009aac <vTaskDelayUntil+0x64>
	__asm volatile
 8009a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9a:	f383 8811 	msr	BASEPRI, r3
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f3bf 8f4f 	dsb	sy
 8009aa6:	60fb      	str	r3, [r7, #12]
}
 8009aa8:	bf00      	nop
 8009aaa:	e7fe      	b.n	8009aaa <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8009aac:	f000 f8de 	bl	8009c6c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8009ab0:	4b22      	ldr	r3, [pc, #136]	; (8009b3c <vTaskDelayUntil+0xf4>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	683a      	ldr	r2, [r7, #0]
 8009abc:	4413      	add	r3, r2
 8009abe:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	6a3a      	ldr	r2, [r7, #32]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d20b      	bcs.n	8009ae2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	69fa      	ldr	r2, [r7, #28]
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d211      	bcs.n	8009af8 <vTaskDelayUntil+0xb0>
 8009ad4:	69fa      	ldr	r2, [r7, #28]
 8009ad6:	6a3b      	ldr	r3, [r7, #32]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d90d      	bls.n	8009af8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8009adc:	2301      	movs	r3, #1
 8009ade:	627b      	str	r3, [r7, #36]	; 0x24
 8009ae0:	e00a      	b.n	8009af8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	69fa      	ldr	r2, [r7, #28]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d303      	bcc.n	8009af4 <vTaskDelayUntil+0xac>
 8009aec:	69fa      	ldr	r2, [r7, #28]
 8009aee:	6a3b      	ldr	r3, [r7, #32]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d901      	bls.n	8009af8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8009af4:	2301      	movs	r3, #1
 8009af6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	69fa      	ldr	r2, [r7, #28]
 8009afc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8009afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d006      	beq.n	8009b12 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8009b04:	69fa      	ldr	r2, [r7, #28]
 8009b06:	6a3b      	ldr	r3, [r7, #32]
 8009b08:	1ad3      	subs	r3, r2, r3
 8009b0a:	2100      	movs	r1, #0
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f000 fe07 	bl	800a720 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8009b12:	f000 f8b9 	bl	8009c88 <xTaskResumeAll>
 8009b16:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b18:	69bb      	ldr	r3, [r7, #24]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d107      	bne.n	8009b2e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8009b1e:	4b08      	ldr	r3, [pc, #32]	; (8009b40 <vTaskDelayUntil+0xf8>)
 8009b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b24:	601a      	str	r2, [r3, #0]
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b2e:	bf00      	nop
 8009b30:	3728      	adds	r7, #40	; 0x28
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	20007ebc 	.word	0x20007ebc
 8009b3c:	20007e98 	.word	0x20007e98
 8009b40:	e000ed04 	.word	0xe000ed04

08009b44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d017      	beq.n	8009b86 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009b56:	4b13      	ldr	r3, [pc, #76]	; (8009ba4 <vTaskDelay+0x60>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00a      	beq.n	8009b74 <vTaskDelay+0x30>
	__asm volatile
 8009b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b62:	f383 8811 	msr	BASEPRI, r3
 8009b66:	f3bf 8f6f 	isb	sy
 8009b6a:	f3bf 8f4f 	dsb	sy
 8009b6e:	60bb      	str	r3, [r7, #8]
}
 8009b70:	bf00      	nop
 8009b72:	e7fe      	b.n	8009b72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009b74:	f000 f87a 	bl	8009c6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009b78:	2100      	movs	r1, #0
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 fdd0 	bl	800a720 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009b80:	f000 f882 	bl	8009c88 <xTaskResumeAll>
 8009b84:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d107      	bne.n	8009b9c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009b8c:	4b06      	ldr	r3, [pc, #24]	; (8009ba8 <vTaskDelay+0x64>)
 8009b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b92:	601a      	str	r2, [r3, #0]
 8009b94:	f3bf 8f4f 	dsb	sy
 8009b98:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b9c:	bf00      	nop
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}
 8009ba4:	20007ebc 	.word	0x20007ebc
 8009ba8:	e000ed04 	.word	0xe000ed04

08009bac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009bac:	b580      	push	{r7, lr}
 8009bae:	b08a      	sub	sp, #40	; 0x28
 8009bb0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009bba:	463a      	mov	r2, r7
 8009bbc:	1d39      	adds	r1, r7, #4
 8009bbe:	f107 0308 	add.w	r3, r7, #8
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7f8 fd3a 	bl	800263c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009bc8:	6839      	ldr	r1, [r7, #0]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	68ba      	ldr	r2, [r7, #8]
 8009bce:	9202      	str	r2, [sp, #8]
 8009bd0:	9301      	str	r3, [sp, #4]
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	9300      	str	r3, [sp, #0]
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	460a      	mov	r2, r1
 8009bda:	491e      	ldr	r1, [pc, #120]	; (8009c54 <vTaskStartScheduler+0xa8>)
 8009bdc:	481e      	ldr	r0, [pc, #120]	; (8009c58 <vTaskStartScheduler+0xac>)
 8009bde:	f7ff fde9 	bl	80097b4 <xTaskCreateStatic>
 8009be2:	4603      	mov	r3, r0
 8009be4:	4a1d      	ldr	r2, [pc, #116]	; (8009c5c <vTaskStartScheduler+0xb0>)
 8009be6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009be8:	4b1c      	ldr	r3, [pc, #112]	; (8009c5c <vTaskStartScheduler+0xb0>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d002      	beq.n	8009bf6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	617b      	str	r3, [r7, #20]
 8009bf4:	e001      	b.n	8009bfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	d116      	bne.n	8009c2e <vTaskStartScheduler+0x82>
	__asm volatile
 8009c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c04:	f383 8811 	msr	BASEPRI, r3
 8009c08:	f3bf 8f6f 	isb	sy
 8009c0c:	f3bf 8f4f 	dsb	sy
 8009c10:	613b      	str	r3, [r7, #16]
}
 8009c12:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c14:	4b12      	ldr	r3, [pc, #72]	; (8009c60 <vTaskStartScheduler+0xb4>)
 8009c16:	f04f 32ff 	mov.w	r2, #4294967295
 8009c1a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c1c:	4b11      	ldr	r3, [pc, #68]	; (8009c64 <vTaskStartScheduler+0xb8>)
 8009c1e:	2201      	movs	r2, #1
 8009c20:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c22:	4b11      	ldr	r3, [pc, #68]	; (8009c68 <vTaskStartScheduler+0xbc>)
 8009c24:	2200      	movs	r2, #0
 8009c26:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009c28:	f000 fe6a 	bl	800a900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009c2c:	e00e      	b.n	8009c4c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c34:	d10a      	bne.n	8009c4c <vTaskStartScheduler+0xa0>
	__asm volatile
 8009c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c3a:	f383 8811 	msr	BASEPRI, r3
 8009c3e:	f3bf 8f6f 	isb	sy
 8009c42:	f3bf 8f4f 	dsb	sy
 8009c46:	60fb      	str	r3, [r7, #12]
}
 8009c48:	bf00      	nop
 8009c4a:	e7fe      	b.n	8009c4a <vTaskStartScheduler+0x9e>
}
 8009c4c:	bf00      	nop
 8009c4e:	3718      	adds	r7, #24
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}
 8009c54:	0800af60 	.word	0x0800af60
 8009c58:	0800a21d 	.word	0x0800a21d
 8009c5c:	20007eb8 	.word	0x20007eb8
 8009c60:	20007eb4 	.word	0x20007eb4
 8009c64:	20007ea0 	.word	0x20007ea0
 8009c68:	20007e98 	.word	0x20007e98

08009c6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009c70:	4b04      	ldr	r3, [pc, #16]	; (8009c84 <vTaskSuspendAll+0x18>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	3301      	adds	r3, #1
 8009c76:	4a03      	ldr	r2, [pc, #12]	; (8009c84 <vTaskSuspendAll+0x18>)
 8009c78:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009c7a:	bf00      	nop
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr
 8009c84:	20007ebc 	.word	0x20007ebc

08009c88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b084      	sub	sp, #16
 8009c8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009c92:	2300      	movs	r3, #0
 8009c94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009c96:	4b41      	ldr	r3, [pc, #260]	; (8009d9c <xTaskResumeAll+0x114>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d10a      	bne.n	8009cb4 <xTaskResumeAll+0x2c>
	__asm volatile
 8009c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ca2:	f383 8811 	msr	BASEPRI, r3
 8009ca6:	f3bf 8f6f 	isb	sy
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	603b      	str	r3, [r7, #0]
}
 8009cb0:	bf00      	nop
 8009cb2:	e7fe      	b.n	8009cb2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009cb4:	f000 fec6 	bl	800aa44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009cb8:	4b38      	ldr	r3, [pc, #224]	; (8009d9c <xTaskResumeAll+0x114>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	3b01      	subs	r3, #1
 8009cbe:	4a37      	ldr	r2, [pc, #220]	; (8009d9c <xTaskResumeAll+0x114>)
 8009cc0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cc2:	4b36      	ldr	r3, [pc, #216]	; (8009d9c <xTaskResumeAll+0x114>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d161      	bne.n	8009d8e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009cca:	4b35      	ldr	r3, [pc, #212]	; (8009da0 <xTaskResumeAll+0x118>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d05d      	beq.n	8009d8e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009cd2:	e02e      	b.n	8009d32 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cd4:	4b33      	ldr	r3, [pc, #204]	; (8009da4 <xTaskResumeAll+0x11c>)
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	3318      	adds	r3, #24
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f7ff f873 	bl	8008dcc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	3304      	adds	r3, #4
 8009cea:	4618      	mov	r0, r3
 8009cec:	f7ff f86e 	bl	8008dcc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	409a      	lsls	r2, r3
 8009cf8:	4b2b      	ldr	r3, [pc, #172]	; (8009da8 <xTaskResumeAll+0x120>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	4a2a      	ldr	r2, [pc, #168]	; (8009da8 <xTaskResumeAll+0x120>)
 8009d00:	6013      	str	r3, [r2, #0]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d06:	4613      	mov	r3, r2
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	4413      	add	r3, r2
 8009d0c:	009b      	lsls	r3, r3, #2
 8009d0e:	4a27      	ldr	r2, [pc, #156]	; (8009dac <xTaskResumeAll+0x124>)
 8009d10:	441a      	add	r2, r3
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	3304      	adds	r3, #4
 8009d16:	4619      	mov	r1, r3
 8009d18:	4610      	mov	r0, r2
 8009d1a:	f7fe fffa 	bl	8008d12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d22:	4b23      	ldr	r3, [pc, #140]	; (8009db0 <xTaskResumeAll+0x128>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d302      	bcc.n	8009d32 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009d2c:	4b21      	ldr	r3, [pc, #132]	; (8009db4 <xTaskResumeAll+0x12c>)
 8009d2e:	2201      	movs	r2, #1
 8009d30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d32:	4b1c      	ldr	r3, [pc, #112]	; (8009da4 <xTaskResumeAll+0x11c>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d1cc      	bne.n	8009cd4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d001      	beq.n	8009d44 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d40:	f000 fafc 	bl	800a33c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009d44:	4b1c      	ldr	r3, [pc, #112]	; (8009db8 <xTaskResumeAll+0x130>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d010      	beq.n	8009d72 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009d50:	f000 f846 	bl	8009de0 <xTaskIncrementTick>
 8009d54:	4603      	mov	r3, r0
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d002      	beq.n	8009d60 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009d5a:	4b16      	ldr	r3, [pc, #88]	; (8009db4 <xTaskResumeAll+0x12c>)
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	3b01      	subs	r3, #1
 8009d64:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d1f1      	bne.n	8009d50 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8009d6c:	4b12      	ldr	r3, [pc, #72]	; (8009db8 <xTaskResumeAll+0x130>)
 8009d6e:	2200      	movs	r2, #0
 8009d70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009d72:	4b10      	ldr	r3, [pc, #64]	; (8009db4 <xTaskResumeAll+0x12c>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d009      	beq.n	8009d8e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009d7e:	4b0f      	ldr	r3, [pc, #60]	; (8009dbc <xTaskResumeAll+0x134>)
 8009d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d84:	601a      	str	r2, [r3, #0]
 8009d86:	f3bf 8f4f 	dsb	sy
 8009d8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d8e:	f000 fe89 	bl	800aaa4 <vPortExitCritical>

	return xAlreadyYielded;
 8009d92:	68bb      	ldr	r3, [r7, #8]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}
 8009d9c:	20007ebc 	.word	0x20007ebc
 8009da0:	20007e94 	.word	0x20007e94
 8009da4:	20007e54 	.word	0x20007e54
 8009da8:	20007e9c 	.word	0x20007e9c
 8009dac:	20007d98 	.word	0x20007d98
 8009db0:	20007d94 	.word	0x20007d94
 8009db4:	20007ea8 	.word	0x20007ea8
 8009db8:	20007ea4 	.word	0x20007ea4
 8009dbc:	e000ed04 	.word	0xe000ed04

08009dc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009dc6:	4b05      	ldr	r3, [pc, #20]	; (8009ddc <xTaskGetTickCount+0x1c>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009dcc:	687b      	ldr	r3, [r7, #4]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	370c      	adds	r7, #12
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr
 8009dda:	bf00      	nop
 8009ddc:	20007e98 	.word	0x20007e98

08009de0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b086      	sub	sp, #24
 8009de4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009de6:	2300      	movs	r3, #0
 8009de8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dea:	4b4e      	ldr	r3, [pc, #312]	; (8009f24 <xTaskIncrementTick+0x144>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	f040 8088 	bne.w	8009f04 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009df4:	4b4c      	ldr	r3, [pc, #304]	; (8009f28 <xTaskIncrementTick+0x148>)
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	3301      	adds	r3, #1
 8009dfa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009dfc:	4a4a      	ldr	r2, [pc, #296]	; (8009f28 <xTaskIncrementTick+0x148>)
 8009dfe:	693b      	ldr	r3, [r7, #16]
 8009e00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d120      	bne.n	8009e4a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e08:	4b48      	ldr	r3, [pc, #288]	; (8009f2c <xTaskIncrementTick+0x14c>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d00a      	beq.n	8009e28 <xTaskIncrementTick+0x48>
	__asm volatile
 8009e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e16:	f383 8811 	msr	BASEPRI, r3
 8009e1a:	f3bf 8f6f 	isb	sy
 8009e1e:	f3bf 8f4f 	dsb	sy
 8009e22:	603b      	str	r3, [r7, #0]
}
 8009e24:	bf00      	nop
 8009e26:	e7fe      	b.n	8009e26 <xTaskIncrementTick+0x46>
 8009e28:	4b40      	ldr	r3, [pc, #256]	; (8009f2c <xTaskIncrementTick+0x14c>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	60fb      	str	r3, [r7, #12]
 8009e2e:	4b40      	ldr	r3, [pc, #256]	; (8009f30 <xTaskIncrementTick+0x150>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a3e      	ldr	r2, [pc, #248]	; (8009f2c <xTaskIncrementTick+0x14c>)
 8009e34:	6013      	str	r3, [r2, #0]
 8009e36:	4a3e      	ldr	r2, [pc, #248]	; (8009f30 <xTaskIncrementTick+0x150>)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	6013      	str	r3, [r2, #0]
 8009e3c:	4b3d      	ldr	r3, [pc, #244]	; (8009f34 <xTaskIncrementTick+0x154>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	3301      	adds	r3, #1
 8009e42:	4a3c      	ldr	r2, [pc, #240]	; (8009f34 <xTaskIncrementTick+0x154>)
 8009e44:	6013      	str	r3, [r2, #0]
 8009e46:	f000 fa79 	bl	800a33c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009e4a:	4b3b      	ldr	r3, [pc, #236]	; (8009f38 <xTaskIncrementTick+0x158>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	693a      	ldr	r2, [r7, #16]
 8009e50:	429a      	cmp	r2, r3
 8009e52:	d348      	bcc.n	8009ee6 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e54:	4b35      	ldr	r3, [pc, #212]	; (8009f2c <xTaskIncrementTick+0x14c>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d104      	bne.n	8009e68 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e5e:	4b36      	ldr	r3, [pc, #216]	; (8009f38 <xTaskIncrementTick+0x158>)
 8009e60:	f04f 32ff 	mov.w	r2, #4294967295
 8009e64:	601a      	str	r2, [r3, #0]
					break;
 8009e66:	e03e      	b.n	8009ee6 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e68:	4b30      	ldr	r3, [pc, #192]	; (8009f2c <xTaskIncrementTick+0x14c>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68db      	ldr	r3, [r3, #12]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009e78:	693a      	ldr	r2, [r7, #16]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d203      	bcs.n	8009e88 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009e80:	4a2d      	ldr	r2, [pc, #180]	; (8009f38 <xTaskIncrementTick+0x158>)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009e86:	e02e      	b.n	8009ee6 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f7fe ff9d 	bl	8008dcc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d004      	beq.n	8009ea4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	3318      	adds	r3, #24
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f7fe ff94 	bl	8008dcc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ea8:	2201      	movs	r2, #1
 8009eaa:	409a      	lsls	r2, r3
 8009eac:	4b23      	ldr	r3, [pc, #140]	; (8009f3c <xTaskIncrementTick+0x15c>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	4a22      	ldr	r2, [pc, #136]	; (8009f3c <xTaskIncrementTick+0x15c>)
 8009eb4:	6013      	str	r3, [r2, #0]
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eba:	4613      	mov	r3, r2
 8009ebc:	009b      	lsls	r3, r3, #2
 8009ebe:	4413      	add	r3, r2
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	4a1f      	ldr	r2, [pc, #124]	; (8009f40 <xTaskIncrementTick+0x160>)
 8009ec4:	441a      	add	r2, r3
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	3304      	adds	r3, #4
 8009eca:	4619      	mov	r1, r3
 8009ecc:	4610      	mov	r0, r2
 8009ece:	f7fe ff20 	bl	8008d12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ed6:	4b1b      	ldr	r3, [pc, #108]	; (8009f44 <xTaskIncrementTick+0x164>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d3b9      	bcc.n	8009e54 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ee4:	e7b6      	b.n	8009e54 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ee6:	4b17      	ldr	r3, [pc, #92]	; (8009f44 <xTaskIncrementTick+0x164>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009eec:	4914      	ldr	r1, [pc, #80]	; (8009f40 <xTaskIncrementTick+0x160>)
 8009eee:	4613      	mov	r3, r2
 8009ef0:	009b      	lsls	r3, r3, #2
 8009ef2:	4413      	add	r3, r2
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	440b      	add	r3, r1
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d907      	bls.n	8009f0e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8009efe:	2301      	movs	r3, #1
 8009f00:	617b      	str	r3, [r7, #20]
 8009f02:	e004      	b.n	8009f0e <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009f04:	4b10      	ldr	r3, [pc, #64]	; (8009f48 <xTaskIncrementTick+0x168>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	4a0f      	ldr	r2, [pc, #60]	; (8009f48 <xTaskIncrementTick+0x168>)
 8009f0c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009f0e:	4b0f      	ldr	r3, [pc, #60]	; (8009f4c <xTaskIncrementTick+0x16c>)
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d001      	beq.n	8009f1a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8009f16:	2301      	movs	r3, #1
 8009f18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009f1a:	697b      	ldr	r3, [r7, #20]
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3718      	adds	r7, #24
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}
 8009f24:	20007ebc 	.word	0x20007ebc
 8009f28:	20007e98 	.word	0x20007e98
 8009f2c:	20007e4c 	.word	0x20007e4c
 8009f30:	20007e50 	.word	0x20007e50
 8009f34:	20007eac 	.word	0x20007eac
 8009f38:	20007eb4 	.word	0x20007eb4
 8009f3c:	20007e9c 	.word	0x20007e9c
 8009f40:	20007d98 	.word	0x20007d98
 8009f44:	20007d94 	.word	0x20007d94
 8009f48:	20007ea4 	.word	0x20007ea4
 8009f4c:	20007ea8 	.word	0x20007ea8

08009f50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009f50:	b480      	push	{r7}
 8009f52:	b087      	sub	sp, #28
 8009f54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009f56:	4b27      	ldr	r3, [pc, #156]	; (8009ff4 <vTaskSwitchContext+0xa4>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d003      	beq.n	8009f66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009f5e:	4b26      	ldr	r3, [pc, #152]	; (8009ff8 <vTaskSwitchContext+0xa8>)
 8009f60:	2201      	movs	r2, #1
 8009f62:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009f64:	e03f      	b.n	8009fe6 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8009f66:	4b24      	ldr	r3, [pc, #144]	; (8009ff8 <vTaskSwitchContext+0xa8>)
 8009f68:	2200      	movs	r2, #0
 8009f6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f6c:	4b23      	ldr	r3, [pc, #140]	; (8009ffc <vTaskSwitchContext+0xac>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	fab3 f383 	clz	r3, r3
 8009f78:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009f7a:	7afb      	ldrb	r3, [r7, #11]
 8009f7c:	f1c3 031f 	rsb	r3, r3, #31
 8009f80:	617b      	str	r3, [r7, #20]
 8009f82:	491f      	ldr	r1, [pc, #124]	; (800a000 <vTaskSwitchContext+0xb0>)
 8009f84:	697a      	ldr	r2, [r7, #20]
 8009f86:	4613      	mov	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	4413      	add	r3, r2
 8009f8c:	009b      	lsls	r3, r3, #2
 8009f8e:	440b      	add	r3, r1
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d10a      	bne.n	8009fac <vTaskSwitchContext+0x5c>
	__asm volatile
 8009f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f9a:	f383 8811 	msr	BASEPRI, r3
 8009f9e:	f3bf 8f6f 	isb	sy
 8009fa2:	f3bf 8f4f 	dsb	sy
 8009fa6:	607b      	str	r3, [r7, #4]
}
 8009fa8:	bf00      	nop
 8009faa:	e7fe      	b.n	8009faa <vTaskSwitchContext+0x5a>
 8009fac:	697a      	ldr	r2, [r7, #20]
 8009fae:	4613      	mov	r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	4a12      	ldr	r2, [pc, #72]	; (800a000 <vTaskSwitchContext+0xb0>)
 8009fb8:	4413      	add	r3, r2
 8009fba:	613b      	str	r3, [r7, #16]
 8009fbc:	693b      	ldr	r3, [r7, #16]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	685a      	ldr	r2, [r3, #4]
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	605a      	str	r2, [r3, #4]
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	685a      	ldr	r2, [r3, #4]
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	3308      	adds	r3, #8
 8009fce:	429a      	cmp	r2, r3
 8009fd0:	d104      	bne.n	8009fdc <vTaskSwitchContext+0x8c>
 8009fd2:	693b      	ldr	r3, [r7, #16]
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	685a      	ldr	r2, [r3, #4]
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	605a      	str	r2, [r3, #4]
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	68db      	ldr	r3, [r3, #12]
 8009fe2:	4a08      	ldr	r2, [pc, #32]	; (800a004 <vTaskSwitchContext+0xb4>)
 8009fe4:	6013      	str	r3, [r2, #0]
}
 8009fe6:	bf00      	nop
 8009fe8:	371c      	adds	r7, #28
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr
 8009ff2:	bf00      	nop
 8009ff4:	20007ebc 	.word	0x20007ebc
 8009ff8:	20007ea8 	.word	0x20007ea8
 8009ffc:	20007e9c 	.word	0x20007e9c
 800a000:	20007d98 	.word	0x20007d98
 800a004:	20007d94 	.word	0x20007d94

0800a008 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d10a      	bne.n	800a02e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a01c:	f383 8811 	msr	BASEPRI, r3
 800a020:	f3bf 8f6f 	isb	sy
 800a024:	f3bf 8f4f 	dsb	sy
 800a028:	60fb      	str	r3, [r7, #12]
}
 800a02a:	bf00      	nop
 800a02c:	e7fe      	b.n	800a02c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a02e:	4b07      	ldr	r3, [pc, #28]	; (800a04c <vTaskPlaceOnEventList+0x44>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	3318      	adds	r3, #24
 800a034:	4619      	mov	r1, r3
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f7fe fe8f 	bl	8008d5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a03c:	2101      	movs	r1, #1
 800a03e:	6838      	ldr	r0, [r7, #0]
 800a040:	f000 fb6e 	bl	800a720 <prvAddCurrentTaskToDelayedList>
}
 800a044:	bf00      	nop
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}
 800a04c:	20007d94 	.word	0x20007d94

0800a050 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b086      	sub	sp, #24
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	68db      	ldr	r3, [r3, #12]
 800a05e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d10a      	bne.n	800a07c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a06a:	f383 8811 	msr	BASEPRI, r3
 800a06e:	f3bf 8f6f 	isb	sy
 800a072:	f3bf 8f4f 	dsb	sy
 800a076:	60fb      	str	r3, [r7, #12]
}
 800a078:	bf00      	nop
 800a07a:	e7fe      	b.n	800a07a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	3318      	adds	r3, #24
 800a080:	4618      	mov	r0, r3
 800a082:	f7fe fea3 	bl	8008dcc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a086:	4b1d      	ldr	r3, [pc, #116]	; (800a0fc <xTaskRemoveFromEventList+0xac>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d11c      	bne.n	800a0c8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	3304      	adds	r3, #4
 800a092:	4618      	mov	r0, r3
 800a094:	f7fe fe9a 	bl	8008dcc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a098:	693b      	ldr	r3, [r7, #16]
 800a09a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a09c:	2201      	movs	r2, #1
 800a09e:	409a      	lsls	r2, r3
 800a0a0:	4b17      	ldr	r3, [pc, #92]	; (800a100 <xTaskRemoveFromEventList+0xb0>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	4a16      	ldr	r2, [pc, #88]	; (800a100 <xTaskRemoveFromEventList+0xb0>)
 800a0a8:	6013      	str	r3, [r2, #0]
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	009b      	lsls	r3, r3, #2
 800a0b2:	4413      	add	r3, r2
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	4a13      	ldr	r2, [pc, #76]	; (800a104 <xTaskRemoveFromEventList+0xb4>)
 800a0b8:	441a      	add	r2, r3
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	3304      	adds	r3, #4
 800a0be:	4619      	mov	r1, r3
 800a0c0:	4610      	mov	r0, r2
 800a0c2:	f7fe fe26 	bl	8008d12 <vListInsertEnd>
 800a0c6:	e005      	b.n	800a0d4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	3318      	adds	r3, #24
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	480e      	ldr	r0, [pc, #56]	; (800a108 <xTaskRemoveFromEventList+0xb8>)
 800a0d0:	f7fe fe1f 	bl	8008d12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0d8:	4b0c      	ldr	r3, [pc, #48]	; (800a10c <xTaskRemoveFromEventList+0xbc>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d905      	bls.n	800a0ee <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a0e6:	4b0a      	ldr	r3, [pc, #40]	; (800a110 <xTaskRemoveFromEventList+0xc0>)
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	601a      	str	r2, [r3, #0]
 800a0ec:	e001      	b.n	800a0f2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a0f2:	697b      	ldr	r3, [r7, #20]
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3718      	adds	r7, #24
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}
 800a0fc:	20007ebc 	.word	0x20007ebc
 800a100:	20007e9c 	.word	0x20007e9c
 800a104:	20007d98 	.word	0x20007d98
 800a108:	20007e54 	.word	0x20007e54
 800a10c:	20007d94 	.word	0x20007d94
 800a110:	20007ea8 	.word	0x20007ea8

0800a114 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a11c:	4b06      	ldr	r3, [pc, #24]	; (800a138 <vTaskInternalSetTimeOutState+0x24>)
 800a11e:	681a      	ldr	r2, [r3, #0]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a124:	4b05      	ldr	r3, [pc, #20]	; (800a13c <vTaskInternalSetTimeOutState+0x28>)
 800a126:	681a      	ldr	r2, [r3, #0]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	605a      	str	r2, [r3, #4]
}
 800a12c:	bf00      	nop
 800a12e:	370c      	adds	r7, #12
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr
 800a138:	20007eac 	.word	0x20007eac
 800a13c:	20007e98 	.word	0x20007e98

0800a140 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b088      	sub	sp, #32
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d10a      	bne.n	800a166 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a150:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a154:	f383 8811 	msr	BASEPRI, r3
 800a158:	f3bf 8f6f 	isb	sy
 800a15c:	f3bf 8f4f 	dsb	sy
 800a160:	613b      	str	r3, [r7, #16]
}
 800a162:	bf00      	nop
 800a164:	e7fe      	b.n	800a164 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d10a      	bne.n	800a182 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a16c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a170:	f383 8811 	msr	BASEPRI, r3
 800a174:	f3bf 8f6f 	isb	sy
 800a178:	f3bf 8f4f 	dsb	sy
 800a17c:	60fb      	str	r3, [r7, #12]
}
 800a17e:	bf00      	nop
 800a180:	e7fe      	b.n	800a180 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a182:	f000 fc5f 	bl	800aa44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a186:	4b1d      	ldr	r3, [pc, #116]	; (800a1fc <xTaskCheckForTimeOut+0xbc>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	69ba      	ldr	r2, [r7, #24]
 800a192:	1ad3      	subs	r3, r2, r3
 800a194:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a19e:	d102      	bne.n	800a1a6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	61fb      	str	r3, [r7, #28]
 800a1a4:	e023      	b.n	800a1ee <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	4b15      	ldr	r3, [pc, #84]	; (800a200 <xTaskCheckForTimeOut+0xc0>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d007      	beq.n	800a1c2 <xTaskCheckForTimeOut+0x82>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	69ba      	ldr	r2, [r7, #24]
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d302      	bcc.n	800a1c2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	61fb      	str	r3, [r7, #28]
 800a1c0:	e015      	b.n	800a1ee <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	697a      	ldr	r2, [r7, #20]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d20b      	bcs.n	800a1e4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	1ad2      	subs	r2, r2, r3
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f7ff ff9b 	bl	800a114 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	61fb      	str	r3, [r7, #28]
 800a1e2:	e004      	b.n	800a1ee <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a1ee:	f000 fc59 	bl	800aaa4 <vPortExitCritical>

	return xReturn;
 800a1f2:	69fb      	ldr	r3, [r7, #28]
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3720      	adds	r7, #32
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}
 800a1fc:	20007e98 	.word	0x20007e98
 800a200:	20007eac 	.word	0x20007eac

0800a204 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a204:	b480      	push	{r7}
 800a206:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a208:	4b03      	ldr	r3, [pc, #12]	; (800a218 <vTaskMissedYield+0x14>)
 800a20a:	2201      	movs	r2, #1
 800a20c:	601a      	str	r2, [r3, #0]
}
 800a20e:	bf00      	nop
 800a210:	46bd      	mov	sp, r7
 800a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a216:	4770      	bx	lr
 800a218:	20007ea8 	.word	0x20007ea8

0800a21c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b082      	sub	sp, #8
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a224:	f000 f852 	bl	800a2cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a228:	4b06      	ldr	r3, [pc, #24]	; (800a244 <prvIdleTask+0x28>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	2b01      	cmp	r3, #1
 800a22e:	d9f9      	bls.n	800a224 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a230:	4b05      	ldr	r3, [pc, #20]	; (800a248 <prvIdleTask+0x2c>)
 800a232:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a236:	601a      	str	r2, [r3, #0]
 800a238:	f3bf 8f4f 	dsb	sy
 800a23c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a240:	e7f0      	b.n	800a224 <prvIdleTask+0x8>
 800a242:	bf00      	nop
 800a244:	20007d98 	.word	0x20007d98
 800a248:	e000ed04 	.word	0xe000ed04

0800a24c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b082      	sub	sp, #8
 800a250:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a252:	2300      	movs	r3, #0
 800a254:	607b      	str	r3, [r7, #4]
 800a256:	e00c      	b.n	800a272 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	4613      	mov	r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	4413      	add	r3, r2
 800a260:	009b      	lsls	r3, r3, #2
 800a262:	4a12      	ldr	r2, [pc, #72]	; (800a2ac <prvInitialiseTaskLists+0x60>)
 800a264:	4413      	add	r3, r2
 800a266:	4618      	mov	r0, r3
 800a268:	f7fe fd26 	bl	8008cb8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	3301      	adds	r3, #1
 800a270:	607b      	str	r3, [r7, #4]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2b06      	cmp	r3, #6
 800a276:	d9ef      	bls.n	800a258 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a278:	480d      	ldr	r0, [pc, #52]	; (800a2b0 <prvInitialiseTaskLists+0x64>)
 800a27a:	f7fe fd1d 	bl	8008cb8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a27e:	480d      	ldr	r0, [pc, #52]	; (800a2b4 <prvInitialiseTaskLists+0x68>)
 800a280:	f7fe fd1a 	bl	8008cb8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a284:	480c      	ldr	r0, [pc, #48]	; (800a2b8 <prvInitialiseTaskLists+0x6c>)
 800a286:	f7fe fd17 	bl	8008cb8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a28a:	480c      	ldr	r0, [pc, #48]	; (800a2bc <prvInitialiseTaskLists+0x70>)
 800a28c:	f7fe fd14 	bl	8008cb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a290:	480b      	ldr	r0, [pc, #44]	; (800a2c0 <prvInitialiseTaskLists+0x74>)
 800a292:	f7fe fd11 	bl	8008cb8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a296:	4b0b      	ldr	r3, [pc, #44]	; (800a2c4 <prvInitialiseTaskLists+0x78>)
 800a298:	4a05      	ldr	r2, [pc, #20]	; (800a2b0 <prvInitialiseTaskLists+0x64>)
 800a29a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a29c:	4b0a      	ldr	r3, [pc, #40]	; (800a2c8 <prvInitialiseTaskLists+0x7c>)
 800a29e:	4a05      	ldr	r2, [pc, #20]	; (800a2b4 <prvInitialiseTaskLists+0x68>)
 800a2a0:	601a      	str	r2, [r3, #0]
}
 800a2a2:	bf00      	nop
 800a2a4:	3708      	adds	r7, #8
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	20007d98 	.word	0x20007d98
 800a2b0:	20007e24 	.word	0x20007e24
 800a2b4:	20007e38 	.word	0x20007e38
 800a2b8:	20007e54 	.word	0x20007e54
 800a2bc:	20007e68 	.word	0x20007e68
 800a2c0:	20007e80 	.word	0x20007e80
 800a2c4:	20007e4c 	.word	0x20007e4c
 800a2c8:	20007e50 	.word	0x20007e50

0800a2cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2d2:	e019      	b.n	800a308 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a2d4:	f000 fbb6 	bl	800aa44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2d8:	4b10      	ldr	r3, [pc, #64]	; (800a31c <prvCheckTasksWaitingTermination+0x50>)
 800a2da:	68db      	ldr	r3, [r3, #12]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	3304      	adds	r3, #4
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f7fe fd71 	bl	8008dcc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a2ea:	4b0d      	ldr	r3, [pc, #52]	; (800a320 <prvCheckTasksWaitingTermination+0x54>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3b01      	subs	r3, #1
 800a2f0:	4a0b      	ldr	r2, [pc, #44]	; (800a320 <prvCheckTasksWaitingTermination+0x54>)
 800a2f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a2f4:	4b0b      	ldr	r3, [pc, #44]	; (800a324 <prvCheckTasksWaitingTermination+0x58>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	3b01      	subs	r3, #1
 800a2fa:	4a0a      	ldr	r2, [pc, #40]	; (800a324 <prvCheckTasksWaitingTermination+0x58>)
 800a2fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a2fe:	f000 fbd1 	bl	800aaa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f000 f810 	bl	800a328 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a308:	4b06      	ldr	r3, [pc, #24]	; (800a324 <prvCheckTasksWaitingTermination+0x58>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d1e1      	bne.n	800a2d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a310:	bf00      	nop
 800a312:	bf00      	nop
 800a314:	3708      	adds	r7, #8
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	bf00      	nop
 800a31c:	20007e68 	.word	0x20007e68
 800a320:	20007e94 	.word	0x20007e94
 800a324:	20007e7c 	.word	0x20007e7c

0800a328 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a328:	b480      	push	{r7}
 800a32a:	b083      	sub	sp, #12
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a330:	bf00      	nop
 800a332:	370c      	adds	r7, #12
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a342:	4b0c      	ldr	r3, [pc, #48]	; (800a374 <prvResetNextTaskUnblockTime+0x38>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d104      	bne.n	800a356 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a34c:	4b0a      	ldr	r3, [pc, #40]	; (800a378 <prvResetNextTaskUnblockTime+0x3c>)
 800a34e:	f04f 32ff 	mov.w	r2, #4294967295
 800a352:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a354:	e008      	b.n	800a368 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a356:	4b07      	ldr	r3, [pc, #28]	; (800a374 <prvResetNextTaskUnblockTime+0x38>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	68db      	ldr	r3, [r3, #12]
 800a35c:	68db      	ldr	r3, [r3, #12]
 800a35e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	4a04      	ldr	r2, [pc, #16]	; (800a378 <prvResetNextTaskUnblockTime+0x3c>)
 800a366:	6013      	str	r3, [r2, #0]
}
 800a368:	bf00      	nop
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr
 800a374:	20007e4c 	.word	0x20007e4c
 800a378:	20007eb4 	.word	0x20007eb4

0800a37c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a37c:	b480      	push	{r7}
 800a37e:	b083      	sub	sp, #12
 800a380:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a382:	4b0b      	ldr	r3, [pc, #44]	; (800a3b0 <xTaskGetSchedulerState+0x34>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d102      	bne.n	800a390 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a38a:	2301      	movs	r3, #1
 800a38c:	607b      	str	r3, [r7, #4]
 800a38e:	e008      	b.n	800a3a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a390:	4b08      	ldr	r3, [pc, #32]	; (800a3b4 <xTaskGetSchedulerState+0x38>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d102      	bne.n	800a39e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a398:	2302      	movs	r3, #2
 800a39a:	607b      	str	r3, [r7, #4]
 800a39c:	e001      	b.n	800a3a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a3a2:	687b      	ldr	r3, [r7, #4]
	}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	370c      	adds	r7, #12
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr
 800a3b0:	20007ea0 	.word	0x20007ea0
 800a3b4:	20007ebc 	.word	0x20007ebc

0800a3b8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d069      	beq.n	800a4a2 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3d2:	4b36      	ldr	r3, [pc, #216]	; (800a4ac <xTaskPriorityInherit+0xf4>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	d259      	bcs.n	800a490 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	699b      	ldr	r3, [r3, #24]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	db06      	blt.n	800a3f2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3e4:	4b31      	ldr	r3, [pc, #196]	; (800a4ac <xTaskPriorityInherit+0xf4>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3ea:	f1c3 0207 	rsb	r2, r3, #7
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	6959      	ldr	r1, [r3, #20]
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3fa:	4613      	mov	r3, r2
 800a3fc:	009b      	lsls	r3, r3, #2
 800a3fe:	4413      	add	r3, r2
 800a400:	009b      	lsls	r3, r3, #2
 800a402:	4a2b      	ldr	r2, [pc, #172]	; (800a4b0 <xTaskPriorityInherit+0xf8>)
 800a404:	4413      	add	r3, r2
 800a406:	4299      	cmp	r1, r3
 800a408:	d13a      	bne.n	800a480 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	3304      	adds	r3, #4
 800a40e:	4618      	mov	r0, r3
 800a410:	f7fe fcdc 	bl	8008dcc <uxListRemove>
 800a414:	4603      	mov	r3, r0
 800a416:	2b00      	cmp	r3, #0
 800a418:	d115      	bne.n	800a446 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a41e:	4924      	ldr	r1, [pc, #144]	; (800a4b0 <xTaskPriorityInherit+0xf8>)
 800a420:	4613      	mov	r3, r2
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	4413      	add	r3, r2
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	440b      	add	r3, r1
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d10a      	bne.n	800a446 <xTaskPriorityInherit+0x8e>
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a434:	2201      	movs	r2, #1
 800a436:	fa02 f303 	lsl.w	r3, r2, r3
 800a43a:	43da      	mvns	r2, r3
 800a43c:	4b1d      	ldr	r3, [pc, #116]	; (800a4b4 <xTaskPriorityInherit+0xfc>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4013      	ands	r3, r2
 800a442:	4a1c      	ldr	r2, [pc, #112]	; (800a4b4 <xTaskPriorityInherit+0xfc>)
 800a444:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a446:	4b19      	ldr	r3, [pc, #100]	; (800a4ac <xTaskPriorityInherit+0xf4>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a454:	2201      	movs	r2, #1
 800a456:	409a      	lsls	r2, r3
 800a458:	4b16      	ldr	r3, [pc, #88]	; (800a4b4 <xTaskPriorityInherit+0xfc>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	4a15      	ldr	r2, [pc, #84]	; (800a4b4 <xTaskPriorityInherit+0xfc>)
 800a460:	6013      	str	r3, [r2, #0]
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a466:	4613      	mov	r3, r2
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	4413      	add	r3, r2
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	4a10      	ldr	r2, [pc, #64]	; (800a4b0 <xTaskPriorityInherit+0xf8>)
 800a470:	441a      	add	r2, r3
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	3304      	adds	r3, #4
 800a476:	4619      	mov	r1, r3
 800a478:	4610      	mov	r0, r2
 800a47a:	f7fe fc4a 	bl	8008d12 <vListInsertEnd>
 800a47e:	e004      	b.n	800a48a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a480:	4b0a      	ldr	r3, [pc, #40]	; (800a4ac <xTaskPriorityInherit+0xf4>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a48a:	2301      	movs	r3, #1
 800a48c:	60fb      	str	r3, [r7, #12]
 800a48e:	e008      	b.n	800a4a2 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a494:	4b05      	ldr	r3, [pc, #20]	; (800a4ac <xTaskPriorityInherit+0xf4>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d201      	bcs.n	800a4a2 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a49e:	2301      	movs	r3, #1
 800a4a0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
	}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3710      	adds	r7, #16
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	20007d94 	.word	0x20007d94
 800a4b0:	20007d98 	.word	0x20007d98
 800a4b4:	20007e9c 	.word	0x20007e9c

0800a4b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b086      	sub	sp, #24
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d06e      	beq.n	800a5ac <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a4ce:	4b3a      	ldr	r3, [pc, #232]	; (800a5b8 <xTaskPriorityDisinherit+0x100>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	693a      	ldr	r2, [r7, #16]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d00a      	beq.n	800a4ee <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a4d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4dc:	f383 8811 	msr	BASEPRI, r3
 800a4e0:	f3bf 8f6f 	isb	sy
 800a4e4:	f3bf 8f4f 	dsb	sy
 800a4e8:	60fb      	str	r3, [r7, #12]
}
 800a4ea:	bf00      	nop
 800a4ec:	e7fe      	b.n	800a4ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d10a      	bne.n	800a50c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a4f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4fa:	f383 8811 	msr	BASEPRI, r3
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	f3bf 8f4f 	dsb	sy
 800a506:	60bb      	str	r3, [r7, #8]
}
 800a508:	bf00      	nop
 800a50a:	e7fe      	b.n	800a50a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a510:	1e5a      	subs	r2, r3, #1
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a51a:	693b      	ldr	r3, [r7, #16]
 800a51c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a51e:	429a      	cmp	r2, r3
 800a520:	d044      	beq.n	800a5ac <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a526:	2b00      	cmp	r3, #0
 800a528:	d140      	bne.n	800a5ac <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	3304      	adds	r3, #4
 800a52e:	4618      	mov	r0, r3
 800a530:	f7fe fc4c 	bl	8008dcc <uxListRemove>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d115      	bne.n	800a566 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a53e:	491f      	ldr	r1, [pc, #124]	; (800a5bc <xTaskPriorityDisinherit+0x104>)
 800a540:	4613      	mov	r3, r2
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	4413      	add	r3, r2
 800a546:	009b      	lsls	r3, r3, #2
 800a548:	440b      	add	r3, r1
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10a      	bne.n	800a566 <xTaskPriorityDisinherit+0xae>
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a554:	2201      	movs	r2, #1
 800a556:	fa02 f303 	lsl.w	r3, r2, r3
 800a55a:	43da      	mvns	r2, r3
 800a55c:	4b18      	ldr	r3, [pc, #96]	; (800a5c0 <xTaskPriorityDisinherit+0x108>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4013      	ands	r3, r2
 800a562:	4a17      	ldr	r2, [pc, #92]	; (800a5c0 <xTaskPriorityDisinherit+0x108>)
 800a564:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a572:	f1c3 0207 	rsb	r2, r3, #7
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a57e:	2201      	movs	r2, #1
 800a580:	409a      	lsls	r2, r3
 800a582:	4b0f      	ldr	r3, [pc, #60]	; (800a5c0 <xTaskPriorityDisinherit+0x108>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4313      	orrs	r3, r2
 800a588:	4a0d      	ldr	r2, [pc, #52]	; (800a5c0 <xTaskPriorityDisinherit+0x108>)
 800a58a:	6013      	str	r3, [r2, #0]
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a590:	4613      	mov	r3, r2
 800a592:	009b      	lsls	r3, r3, #2
 800a594:	4413      	add	r3, r2
 800a596:	009b      	lsls	r3, r3, #2
 800a598:	4a08      	ldr	r2, [pc, #32]	; (800a5bc <xTaskPriorityDisinherit+0x104>)
 800a59a:	441a      	add	r2, r3
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	3304      	adds	r3, #4
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	4610      	mov	r0, r2
 800a5a4:	f7fe fbb5 	bl	8008d12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5ac:	697b      	ldr	r3, [r7, #20]
	}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3718      	adds	r7, #24
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}
 800a5b6:	bf00      	nop
 800a5b8:	20007d94 	.word	0x20007d94
 800a5bc:	20007d98 	.word	0x20007d98
 800a5c0:	20007e9c 	.word	0x20007e9c

0800a5c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b088      	sub	sp, #32
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
 800a5cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f000 8083 	beq.w	800a6e4 <vTaskPriorityDisinheritAfterTimeout+0x120>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a5de:	69bb      	ldr	r3, [r7, #24]
 800a5e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d10a      	bne.n	800a5fc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a5e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ea:	f383 8811 	msr	BASEPRI, r3
 800a5ee:	f3bf 8f6f 	isb	sy
 800a5f2:	f3bf 8f4f 	dsb	sy
 800a5f6:	60fb      	str	r3, [r7, #12]
}
 800a5f8:	bf00      	nop
 800a5fa:	e7fe      	b.n	800a5fa <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a5fc:	69bb      	ldr	r3, [r7, #24]
 800a5fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a600:	683a      	ldr	r2, [r7, #0]
 800a602:	429a      	cmp	r2, r3
 800a604:	d902      	bls.n	800a60c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	61fb      	str	r3, [r7, #28]
 800a60a:	e002      	b.n	800a612 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a60c:	69bb      	ldr	r3, [r7, #24]
 800a60e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a610:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a616:	69fa      	ldr	r2, [r7, #28]
 800a618:	429a      	cmp	r2, r3
 800a61a:	d063      	beq.n	800a6e4 <vTaskPriorityDisinheritAfterTimeout+0x120>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a61c:	69bb      	ldr	r3, [r7, #24]
 800a61e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	429a      	cmp	r2, r3
 800a624:	d15e      	bne.n	800a6e4 <vTaskPriorityDisinheritAfterTimeout+0x120>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a626:	4b31      	ldr	r3, [pc, #196]	; (800a6ec <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	69ba      	ldr	r2, [r7, #24]
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d10a      	bne.n	800a646 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 800a630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a634:	f383 8811 	msr	BASEPRI, r3
 800a638:	f3bf 8f6f 	isb	sy
 800a63c:	f3bf 8f4f 	dsb	sy
 800a640:	60bb      	str	r3, [r7, #8]
}
 800a642:	bf00      	nop
 800a644:	e7fe      	b.n	800a644 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a646:	69bb      	ldr	r3, [r7, #24]
 800a648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a64a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a64c:	69bb      	ldr	r3, [r7, #24]
 800a64e:	69fa      	ldr	r2, [r7, #28]
 800a650:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	699b      	ldr	r3, [r3, #24]
 800a656:	2b00      	cmp	r3, #0
 800a658:	db04      	blt.n	800a664 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a65a:	69fb      	ldr	r3, [r7, #28]
 800a65c:	f1c3 0207 	rsb	r2, r3, #7
 800a660:	69bb      	ldr	r3, [r7, #24]
 800a662:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a664:	69bb      	ldr	r3, [r7, #24]
 800a666:	6959      	ldr	r1, [r3, #20]
 800a668:	693a      	ldr	r2, [r7, #16]
 800a66a:	4613      	mov	r3, r2
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	4413      	add	r3, r2
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4a1f      	ldr	r2, [pc, #124]	; (800a6f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a674:	4413      	add	r3, r2
 800a676:	4299      	cmp	r1, r3
 800a678:	d134      	bne.n	800a6e4 <vTaskPriorityDisinheritAfterTimeout+0x120>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a67a:	69bb      	ldr	r3, [r7, #24]
 800a67c:	3304      	adds	r3, #4
 800a67e:	4618      	mov	r0, r3
 800a680:	f7fe fba4 	bl	8008dcc <uxListRemove>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d115      	bne.n	800a6b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a68a:	69bb      	ldr	r3, [r7, #24]
 800a68c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a68e:	4918      	ldr	r1, [pc, #96]	; (800a6f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a690:	4613      	mov	r3, r2
 800a692:	009b      	lsls	r3, r3, #2
 800a694:	4413      	add	r3, r2
 800a696:	009b      	lsls	r3, r3, #2
 800a698:	440b      	add	r3, r1
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d10a      	bne.n	800a6b6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
 800a6a0:	69bb      	ldr	r3, [r7, #24]
 800a6a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	fa02 f303 	lsl.w	r3, r2, r3
 800a6aa:	43da      	mvns	r2, r3
 800a6ac:	4b11      	ldr	r3, [pc, #68]	; (800a6f4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4013      	ands	r3, r2
 800a6b2:	4a10      	ldr	r2, [pc, #64]	; (800a6f4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a6b4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a6b6:	69bb      	ldr	r3, [r7, #24]
 800a6b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	409a      	lsls	r2, r3
 800a6be:	4b0d      	ldr	r3, [pc, #52]	; (800a6f4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4313      	orrs	r3, r2
 800a6c4:	4a0b      	ldr	r2, [pc, #44]	; (800a6f4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800a6c6:	6013      	str	r3, [r2, #0]
 800a6c8:	69bb      	ldr	r3, [r7, #24]
 800a6ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6cc:	4613      	mov	r3, r2
 800a6ce:	009b      	lsls	r3, r3, #2
 800a6d0:	4413      	add	r3, r2
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	4a06      	ldr	r2, [pc, #24]	; (800a6f0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a6d6:	441a      	add	r2, r3
 800a6d8:	69bb      	ldr	r3, [r7, #24]
 800a6da:	3304      	adds	r3, #4
 800a6dc:	4619      	mov	r1, r3
 800a6de:	4610      	mov	r0, r2
 800a6e0:	f7fe fb17 	bl	8008d12 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6e4:	bf00      	nop
 800a6e6:	3720      	adds	r7, #32
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}
 800a6ec:	20007d94 	.word	0x20007d94
 800a6f0:	20007d98 	.word	0x20007d98
 800a6f4:	20007e9c 	.word	0x20007e9c

0800a6f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a6f8:	b480      	push	{r7}
 800a6fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a6fc:	4b07      	ldr	r3, [pc, #28]	; (800a71c <pvTaskIncrementMutexHeldCount+0x24>)
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d004      	beq.n	800a70e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a704:	4b05      	ldr	r3, [pc, #20]	; (800a71c <pvTaskIncrementMutexHeldCount+0x24>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a70a:	3201      	adds	r2, #1
 800a70c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800a70e:	4b03      	ldr	r3, [pc, #12]	; (800a71c <pvTaskIncrementMutexHeldCount+0x24>)
 800a710:	681b      	ldr	r3, [r3, #0]
	}
 800a712:	4618      	mov	r0, r3
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr
 800a71c:	20007d94 	.word	0x20007d94

0800a720 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a72a:	4b29      	ldr	r3, [pc, #164]	; (800a7d0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a730:	4b28      	ldr	r3, [pc, #160]	; (800a7d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	3304      	adds	r3, #4
 800a736:	4618      	mov	r0, r3
 800a738:	f7fe fb48 	bl	8008dcc <uxListRemove>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d10b      	bne.n	800a75a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a742:	4b24      	ldr	r3, [pc, #144]	; (800a7d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a748:	2201      	movs	r2, #1
 800a74a:	fa02 f303 	lsl.w	r3, r2, r3
 800a74e:	43da      	mvns	r2, r3
 800a750:	4b21      	ldr	r3, [pc, #132]	; (800a7d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4013      	ands	r3, r2
 800a756:	4a20      	ldr	r2, [pc, #128]	; (800a7d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a758:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a760:	d10a      	bne.n	800a778 <prvAddCurrentTaskToDelayedList+0x58>
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d007      	beq.n	800a778 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a768:	4b1a      	ldr	r3, [pc, #104]	; (800a7d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	3304      	adds	r3, #4
 800a76e:	4619      	mov	r1, r3
 800a770:	481a      	ldr	r0, [pc, #104]	; (800a7dc <prvAddCurrentTaskToDelayedList+0xbc>)
 800a772:	f7fe face 	bl	8008d12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a776:	e026      	b.n	800a7c6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a778:	68fa      	ldr	r2, [r7, #12]
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	4413      	add	r3, r2
 800a77e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a780:	4b14      	ldr	r3, [pc, #80]	; (800a7d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	68ba      	ldr	r2, [r7, #8]
 800a786:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a788:	68ba      	ldr	r2, [r7, #8]
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d209      	bcs.n	800a7a4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a790:	4b13      	ldr	r3, [pc, #76]	; (800a7e0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	4b0f      	ldr	r3, [pc, #60]	; (800a7d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	3304      	adds	r3, #4
 800a79a:	4619      	mov	r1, r3
 800a79c:	4610      	mov	r0, r2
 800a79e:	f7fe fadc 	bl	8008d5a <vListInsert>
}
 800a7a2:	e010      	b.n	800a7c6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a7a4:	4b0f      	ldr	r3, [pc, #60]	; (800a7e4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	4b0a      	ldr	r3, [pc, #40]	; (800a7d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	3304      	adds	r3, #4
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	f7fe fad2 	bl	8008d5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a7b6:	4b0c      	ldr	r3, [pc, #48]	; (800a7e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d202      	bcs.n	800a7c6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a7c0:	4a09      	ldr	r2, [pc, #36]	; (800a7e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	6013      	str	r3, [r2, #0]
}
 800a7c6:	bf00      	nop
 800a7c8:	3710      	adds	r7, #16
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}
 800a7ce:	bf00      	nop
 800a7d0:	20007e98 	.word	0x20007e98
 800a7d4:	20007d94 	.word	0x20007d94
 800a7d8:	20007e9c 	.word	0x20007e9c
 800a7dc:	20007e80 	.word	0x20007e80
 800a7e0:	20007e50 	.word	0x20007e50
 800a7e4:	20007e4c 	.word	0x20007e4c
 800a7e8:	20007eb4 	.word	0x20007eb4

0800a7ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b085      	sub	sp, #20
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	60f8      	str	r0, [r7, #12]
 800a7f4:	60b9      	str	r1, [r7, #8]
 800a7f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	3b04      	subs	r3, #4
 800a7fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a804:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	3b04      	subs	r3, #4
 800a80a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	f023 0201 	bic.w	r2, r3, #1
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	3b04      	subs	r3, #4
 800a81a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a81c:	4a0c      	ldr	r2, [pc, #48]	; (800a850 <pxPortInitialiseStack+0x64>)
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	3b14      	subs	r3, #20
 800a826:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a828:	687a      	ldr	r2, [r7, #4]
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	3b04      	subs	r3, #4
 800a832:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f06f 0202 	mvn.w	r2, #2
 800a83a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	3b20      	subs	r3, #32
 800a840:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a842:	68fb      	ldr	r3, [r7, #12]
}
 800a844:	4618      	mov	r0, r3
 800a846:	3714      	adds	r7, #20
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr
 800a850:	0800a855 	.word	0x0800a855

0800a854 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a854:	b480      	push	{r7}
 800a856:	b085      	sub	sp, #20
 800a858:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a85a:	2300      	movs	r3, #0
 800a85c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a85e:	4b12      	ldr	r3, [pc, #72]	; (800a8a8 <prvTaskExitError+0x54>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a866:	d00a      	beq.n	800a87e <prvTaskExitError+0x2a>
	__asm volatile
 800a868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86c:	f383 8811 	msr	BASEPRI, r3
 800a870:	f3bf 8f6f 	isb	sy
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	60fb      	str	r3, [r7, #12]
}
 800a87a:	bf00      	nop
 800a87c:	e7fe      	b.n	800a87c <prvTaskExitError+0x28>
	__asm volatile
 800a87e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a882:	f383 8811 	msr	BASEPRI, r3
 800a886:	f3bf 8f6f 	isb	sy
 800a88a:	f3bf 8f4f 	dsb	sy
 800a88e:	60bb      	str	r3, [r7, #8]
}
 800a890:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a892:	bf00      	nop
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d0fc      	beq.n	800a894 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a89a:	bf00      	nop
 800a89c:	bf00      	nop
 800a89e:	3714      	adds	r7, #20
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr
 800a8a8:	2000004c 	.word	0x2000004c
 800a8ac:	00000000 	.word	0x00000000

0800a8b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a8b0:	4b07      	ldr	r3, [pc, #28]	; (800a8d0 <pxCurrentTCBConst2>)
 800a8b2:	6819      	ldr	r1, [r3, #0]
 800a8b4:	6808      	ldr	r0, [r1, #0]
 800a8b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ba:	f380 8809 	msr	PSP, r0
 800a8be:	f3bf 8f6f 	isb	sy
 800a8c2:	f04f 0000 	mov.w	r0, #0
 800a8c6:	f380 8811 	msr	BASEPRI, r0
 800a8ca:	4770      	bx	lr
 800a8cc:	f3af 8000 	nop.w

0800a8d0 <pxCurrentTCBConst2>:
 800a8d0:	20007d94 	.word	0x20007d94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a8d4:	bf00      	nop
 800a8d6:	bf00      	nop

0800a8d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a8d8:	4808      	ldr	r0, [pc, #32]	; (800a8fc <prvPortStartFirstTask+0x24>)
 800a8da:	6800      	ldr	r0, [r0, #0]
 800a8dc:	6800      	ldr	r0, [r0, #0]
 800a8de:	f380 8808 	msr	MSP, r0
 800a8e2:	f04f 0000 	mov.w	r0, #0
 800a8e6:	f380 8814 	msr	CONTROL, r0
 800a8ea:	b662      	cpsie	i
 800a8ec:	b661      	cpsie	f
 800a8ee:	f3bf 8f4f 	dsb	sy
 800a8f2:	f3bf 8f6f 	isb	sy
 800a8f6:	df00      	svc	0
 800a8f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a8fa:	bf00      	nop
 800a8fc:	e000ed08 	.word	0xe000ed08

0800a900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b086      	sub	sp, #24
 800a904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a906:	4b46      	ldr	r3, [pc, #280]	; (800aa20 <xPortStartScheduler+0x120>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4a46      	ldr	r2, [pc, #280]	; (800aa24 <xPortStartScheduler+0x124>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d10a      	bne.n	800a926 <xPortStartScheduler+0x26>
	__asm volatile
 800a910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a914:	f383 8811 	msr	BASEPRI, r3
 800a918:	f3bf 8f6f 	isb	sy
 800a91c:	f3bf 8f4f 	dsb	sy
 800a920:	613b      	str	r3, [r7, #16]
}
 800a922:	bf00      	nop
 800a924:	e7fe      	b.n	800a924 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a926:	4b3e      	ldr	r3, [pc, #248]	; (800aa20 <xPortStartScheduler+0x120>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	4a3f      	ldr	r2, [pc, #252]	; (800aa28 <xPortStartScheduler+0x128>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d10a      	bne.n	800a946 <xPortStartScheduler+0x46>
	__asm volatile
 800a930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a934:	f383 8811 	msr	BASEPRI, r3
 800a938:	f3bf 8f6f 	isb	sy
 800a93c:	f3bf 8f4f 	dsb	sy
 800a940:	60fb      	str	r3, [r7, #12]
}
 800a942:	bf00      	nop
 800a944:	e7fe      	b.n	800a944 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a946:	4b39      	ldr	r3, [pc, #228]	; (800aa2c <xPortStartScheduler+0x12c>)
 800a948:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	b2db      	uxtb	r3, r3
 800a950:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	22ff      	movs	r2, #255	; 0xff
 800a956:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	b2db      	uxtb	r3, r3
 800a95e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a960:	78fb      	ldrb	r3, [r7, #3]
 800a962:	b2db      	uxtb	r3, r3
 800a964:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a968:	b2da      	uxtb	r2, r3
 800a96a:	4b31      	ldr	r3, [pc, #196]	; (800aa30 <xPortStartScheduler+0x130>)
 800a96c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a96e:	4b31      	ldr	r3, [pc, #196]	; (800aa34 <xPortStartScheduler+0x134>)
 800a970:	2207      	movs	r2, #7
 800a972:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a974:	e009      	b.n	800a98a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a976:	4b2f      	ldr	r3, [pc, #188]	; (800aa34 <xPortStartScheduler+0x134>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	3b01      	subs	r3, #1
 800a97c:	4a2d      	ldr	r2, [pc, #180]	; (800aa34 <xPortStartScheduler+0x134>)
 800a97e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a980:	78fb      	ldrb	r3, [r7, #3]
 800a982:	b2db      	uxtb	r3, r3
 800a984:	005b      	lsls	r3, r3, #1
 800a986:	b2db      	uxtb	r3, r3
 800a988:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a98a:	78fb      	ldrb	r3, [r7, #3]
 800a98c:	b2db      	uxtb	r3, r3
 800a98e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a992:	2b80      	cmp	r3, #128	; 0x80
 800a994:	d0ef      	beq.n	800a976 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a996:	4b27      	ldr	r3, [pc, #156]	; (800aa34 <xPortStartScheduler+0x134>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f1c3 0307 	rsb	r3, r3, #7
 800a99e:	2b04      	cmp	r3, #4
 800a9a0:	d00a      	beq.n	800a9b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a6:	f383 8811 	msr	BASEPRI, r3
 800a9aa:	f3bf 8f6f 	isb	sy
 800a9ae:	f3bf 8f4f 	dsb	sy
 800a9b2:	60bb      	str	r3, [r7, #8]
}
 800a9b4:	bf00      	nop
 800a9b6:	e7fe      	b.n	800a9b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a9b8:	4b1e      	ldr	r3, [pc, #120]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	021b      	lsls	r3, r3, #8
 800a9be:	4a1d      	ldr	r2, [pc, #116]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a9c2:	4b1c      	ldr	r3, [pc, #112]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a9ca:	4a1a      	ldr	r2, [pc, #104]	; (800aa34 <xPortStartScheduler+0x134>)
 800a9cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a9d6:	4b18      	ldr	r3, [pc, #96]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	4a17      	ldr	r2, [pc, #92]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a9e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a9e2:	4b15      	ldr	r3, [pc, #84]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a14      	ldr	r2, [pc, #80]	; (800aa38 <xPortStartScheduler+0x138>)
 800a9e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a9ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a9ee:	f000 f8dd 	bl	800abac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a9f2:	4b12      	ldr	r3, [pc, #72]	; (800aa3c <xPortStartScheduler+0x13c>)
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a9f8:	f000 f8fc 	bl	800abf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a9fc:	4b10      	ldr	r3, [pc, #64]	; (800aa40 <xPortStartScheduler+0x140>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4a0f      	ldr	r2, [pc, #60]	; (800aa40 <xPortStartScheduler+0x140>)
 800aa02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800aa06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aa08:	f7ff ff66 	bl	800a8d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aa0c:	f7ff faa0 	bl	8009f50 <vTaskSwitchContext>
	prvTaskExitError();
 800aa10:	f7ff ff20 	bl	800a854 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3718      	adds	r7, #24
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	e000ed00 	.word	0xe000ed00
 800aa24:	410fc271 	.word	0x410fc271
 800aa28:	410fc270 	.word	0x410fc270
 800aa2c:	e000e400 	.word	0xe000e400
 800aa30:	20007ec0 	.word	0x20007ec0
 800aa34:	20007ec4 	.word	0x20007ec4
 800aa38:	e000ed20 	.word	0xe000ed20
 800aa3c:	2000004c 	.word	0x2000004c
 800aa40:	e000ef34 	.word	0xe000ef34

0800aa44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
	__asm volatile
 800aa4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4e:	f383 8811 	msr	BASEPRI, r3
 800aa52:	f3bf 8f6f 	isb	sy
 800aa56:	f3bf 8f4f 	dsb	sy
 800aa5a:	607b      	str	r3, [r7, #4]
}
 800aa5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aa5e:	4b0f      	ldr	r3, [pc, #60]	; (800aa9c <vPortEnterCritical+0x58>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	3301      	adds	r3, #1
 800aa64:	4a0d      	ldr	r2, [pc, #52]	; (800aa9c <vPortEnterCritical+0x58>)
 800aa66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aa68:	4b0c      	ldr	r3, [pc, #48]	; (800aa9c <vPortEnterCritical+0x58>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d10f      	bne.n	800aa90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aa70:	4b0b      	ldr	r3, [pc, #44]	; (800aaa0 <vPortEnterCritical+0x5c>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	b2db      	uxtb	r3, r3
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d00a      	beq.n	800aa90 <vPortEnterCritical+0x4c>
	__asm volatile
 800aa7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa7e:	f383 8811 	msr	BASEPRI, r3
 800aa82:	f3bf 8f6f 	isb	sy
 800aa86:	f3bf 8f4f 	dsb	sy
 800aa8a:	603b      	str	r3, [r7, #0]
}
 800aa8c:	bf00      	nop
 800aa8e:	e7fe      	b.n	800aa8e <vPortEnterCritical+0x4a>
	}
}
 800aa90:	bf00      	nop
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr
 800aa9c:	2000004c 	.word	0x2000004c
 800aaa0:	e000ed04 	.word	0xe000ed04

0800aaa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aaaa:	4b12      	ldr	r3, [pc, #72]	; (800aaf4 <vPortExitCritical+0x50>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d10a      	bne.n	800aac8 <vPortExitCritical+0x24>
	__asm volatile
 800aab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab6:	f383 8811 	msr	BASEPRI, r3
 800aaba:	f3bf 8f6f 	isb	sy
 800aabe:	f3bf 8f4f 	dsb	sy
 800aac2:	607b      	str	r3, [r7, #4]
}
 800aac4:	bf00      	nop
 800aac6:	e7fe      	b.n	800aac6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aac8:	4b0a      	ldr	r3, [pc, #40]	; (800aaf4 <vPortExitCritical+0x50>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	3b01      	subs	r3, #1
 800aace:	4a09      	ldr	r2, [pc, #36]	; (800aaf4 <vPortExitCritical+0x50>)
 800aad0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aad2:	4b08      	ldr	r3, [pc, #32]	; (800aaf4 <vPortExitCritical+0x50>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d105      	bne.n	800aae6 <vPortExitCritical+0x42>
 800aada:	2300      	movs	r3, #0
 800aadc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	f383 8811 	msr	BASEPRI, r3
}
 800aae4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aae6:	bf00      	nop
 800aae8:	370c      	adds	r7, #12
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	2000004c 	.word	0x2000004c
	...

0800ab00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ab00:	f3ef 8009 	mrs	r0, PSP
 800ab04:	f3bf 8f6f 	isb	sy
 800ab08:	4b15      	ldr	r3, [pc, #84]	; (800ab60 <pxCurrentTCBConst>)
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	f01e 0f10 	tst.w	lr, #16
 800ab10:	bf08      	it	eq
 800ab12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ab16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1a:	6010      	str	r0, [r2, #0]
 800ab1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ab20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ab24:	f380 8811 	msr	BASEPRI, r0
 800ab28:	f3bf 8f4f 	dsb	sy
 800ab2c:	f3bf 8f6f 	isb	sy
 800ab30:	f7ff fa0e 	bl	8009f50 <vTaskSwitchContext>
 800ab34:	f04f 0000 	mov.w	r0, #0
 800ab38:	f380 8811 	msr	BASEPRI, r0
 800ab3c:	bc09      	pop	{r0, r3}
 800ab3e:	6819      	ldr	r1, [r3, #0]
 800ab40:	6808      	ldr	r0, [r1, #0]
 800ab42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab46:	f01e 0f10 	tst.w	lr, #16
 800ab4a:	bf08      	it	eq
 800ab4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ab50:	f380 8809 	msr	PSP, r0
 800ab54:	f3bf 8f6f 	isb	sy
 800ab58:	4770      	bx	lr
 800ab5a:	bf00      	nop
 800ab5c:	f3af 8000 	nop.w

0800ab60 <pxCurrentTCBConst>:
 800ab60:	20007d94 	.word	0x20007d94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ab64:	bf00      	nop
 800ab66:	bf00      	nop

0800ab68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab72:	f383 8811 	msr	BASEPRI, r3
 800ab76:	f3bf 8f6f 	isb	sy
 800ab7a:	f3bf 8f4f 	dsb	sy
 800ab7e:	607b      	str	r3, [r7, #4]
}
 800ab80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ab82:	f7ff f92d 	bl	8009de0 <xTaskIncrementTick>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d003      	beq.n	800ab94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ab8c:	4b06      	ldr	r3, [pc, #24]	; (800aba8 <SysTick_Handler+0x40>)
 800ab8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab92:	601a      	str	r2, [r3, #0]
 800ab94:	2300      	movs	r3, #0
 800ab96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	f383 8811 	msr	BASEPRI, r3
}
 800ab9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aba0:	bf00      	nop
 800aba2:	3708      	adds	r7, #8
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	e000ed04 	.word	0xe000ed04

0800abac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800abac:	b480      	push	{r7}
 800abae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800abb0:	4b0b      	ldr	r3, [pc, #44]	; (800abe0 <vPortSetupTimerInterrupt+0x34>)
 800abb2:	2200      	movs	r2, #0
 800abb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800abb6:	4b0b      	ldr	r3, [pc, #44]	; (800abe4 <vPortSetupTimerInterrupt+0x38>)
 800abb8:	2200      	movs	r2, #0
 800abba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800abbc:	4b0a      	ldr	r3, [pc, #40]	; (800abe8 <vPortSetupTimerInterrupt+0x3c>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a0a      	ldr	r2, [pc, #40]	; (800abec <vPortSetupTimerInterrupt+0x40>)
 800abc2:	fba2 2303 	umull	r2, r3, r2, r3
 800abc6:	099b      	lsrs	r3, r3, #6
 800abc8:	4a09      	ldr	r2, [pc, #36]	; (800abf0 <vPortSetupTimerInterrupt+0x44>)
 800abca:	3b01      	subs	r3, #1
 800abcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800abce:	4b04      	ldr	r3, [pc, #16]	; (800abe0 <vPortSetupTimerInterrupt+0x34>)
 800abd0:	2207      	movs	r2, #7
 800abd2:	601a      	str	r2, [r3, #0]
}
 800abd4:	bf00      	nop
 800abd6:	46bd      	mov	sp, r7
 800abd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abdc:	4770      	bx	lr
 800abde:	bf00      	nop
 800abe0:	e000e010 	.word	0xe000e010
 800abe4:	e000e018 	.word	0xe000e018
 800abe8:	20000040 	.word	0x20000040
 800abec:	10624dd3 	.word	0x10624dd3
 800abf0:	e000e014 	.word	0xe000e014

0800abf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800abf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ac04 <vPortEnableVFP+0x10>
 800abf8:	6801      	ldr	r1, [r0, #0]
 800abfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800abfe:	6001      	str	r1, [r0, #0]
 800ac00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ac02:	bf00      	nop
 800ac04:	e000ed88 	.word	0xe000ed88

0800ac08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ac08:	b480      	push	{r7}
 800ac0a:	b085      	sub	sp, #20
 800ac0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ac0e:	f3ef 8305 	mrs	r3, IPSR
 800ac12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2b0f      	cmp	r3, #15
 800ac18:	d914      	bls.n	800ac44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ac1a:	4a17      	ldr	r2, [pc, #92]	; (800ac78 <vPortValidateInterruptPriority+0x70>)
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	4413      	add	r3, r2
 800ac20:	781b      	ldrb	r3, [r3, #0]
 800ac22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ac24:	4b15      	ldr	r3, [pc, #84]	; (800ac7c <vPortValidateInterruptPriority+0x74>)
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	7afa      	ldrb	r2, [r7, #11]
 800ac2a:	429a      	cmp	r2, r3
 800ac2c:	d20a      	bcs.n	800ac44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	607b      	str	r3, [r7, #4]
}
 800ac40:	bf00      	nop
 800ac42:	e7fe      	b.n	800ac42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ac44:	4b0e      	ldr	r3, [pc, #56]	; (800ac80 <vPortValidateInterruptPriority+0x78>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ac4c:	4b0d      	ldr	r3, [pc, #52]	; (800ac84 <vPortValidateInterruptPriority+0x7c>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d90a      	bls.n	800ac6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ac54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac58:	f383 8811 	msr	BASEPRI, r3
 800ac5c:	f3bf 8f6f 	isb	sy
 800ac60:	f3bf 8f4f 	dsb	sy
 800ac64:	603b      	str	r3, [r7, #0]
}
 800ac66:	bf00      	nop
 800ac68:	e7fe      	b.n	800ac68 <vPortValidateInterruptPriority+0x60>
	}
 800ac6a:	bf00      	nop
 800ac6c:	3714      	adds	r7, #20
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr
 800ac76:	bf00      	nop
 800ac78:	e000e3f0 	.word	0xe000e3f0
 800ac7c:	20007ec0 	.word	0x20007ec0
 800ac80:	e000ed0c 	.word	0xe000ed0c
 800ac84:	20007ec4 	.word	0x20007ec4

0800ac88 <__libc_init_array>:
 800ac88:	b570      	push	{r4, r5, r6, lr}
 800ac8a:	4d0d      	ldr	r5, [pc, #52]	; (800acc0 <__libc_init_array+0x38>)
 800ac8c:	4c0d      	ldr	r4, [pc, #52]	; (800acc4 <__libc_init_array+0x3c>)
 800ac8e:	1b64      	subs	r4, r4, r5
 800ac90:	10a4      	asrs	r4, r4, #2
 800ac92:	2600      	movs	r6, #0
 800ac94:	42a6      	cmp	r6, r4
 800ac96:	d109      	bne.n	800acac <__libc_init_array+0x24>
 800ac98:	4d0b      	ldr	r5, [pc, #44]	; (800acc8 <__libc_init_array+0x40>)
 800ac9a:	4c0c      	ldr	r4, [pc, #48]	; (800accc <__libc_init_array+0x44>)
 800ac9c:	f000 f82e 	bl	800acfc <_init>
 800aca0:	1b64      	subs	r4, r4, r5
 800aca2:	10a4      	asrs	r4, r4, #2
 800aca4:	2600      	movs	r6, #0
 800aca6:	42a6      	cmp	r6, r4
 800aca8:	d105      	bne.n	800acb6 <__libc_init_array+0x2e>
 800acaa:	bd70      	pop	{r4, r5, r6, pc}
 800acac:	f855 3b04 	ldr.w	r3, [r5], #4
 800acb0:	4798      	blx	r3
 800acb2:	3601      	adds	r6, #1
 800acb4:	e7ee      	b.n	800ac94 <__libc_init_array+0xc>
 800acb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800acba:	4798      	blx	r3
 800acbc:	3601      	adds	r6, #1
 800acbe:	e7f2      	b.n	800aca6 <__libc_init_array+0x1e>
 800acc0:	0800af98 	.word	0x0800af98
 800acc4:	0800af98 	.word	0x0800af98
 800acc8:	0800af98 	.word	0x0800af98
 800accc:	0800af9c 	.word	0x0800af9c

0800acd0 <memcpy>:
 800acd0:	440a      	add	r2, r1
 800acd2:	4291      	cmp	r1, r2
 800acd4:	f100 33ff 	add.w	r3, r0, #4294967295
 800acd8:	d100      	bne.n	800acdc <memcpy+0xc>
 800acda:	4770      	bx	lr
 800acdc:	b510      	push	{r4, lr}
 800acde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ace2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ace6:	4291      	cmp	r1, r2
 800ace8:	d1f9      	bne.n	800acde <memcpy+0xe>
 800acea:	bd10      	pop	{r4, pc}

0800acec <memset>:
 800acec:	4402      	add	r2, r0
 800acee:	4603      	mov	r3, r0
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d100      	bne.n	800acf6 <memset+0xa>
 800acf4:	4770      	bx	lr
 800acf6:	f803 1b01 	strb.w	r1, [r3], #1
 800acfa:	e7f9      	b.n	800acf0 <memset+0x4>

0800acfc <_init>:
 800acfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acfe:	bf00      	nop
 800ad00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad02:	bc08      	pop	{r3}
 800ad04:	469e      	mov	lr, r3
 800ad06:	4770      	bx	lr

0800ad08 <_fini>:
 800ad08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad0a:	bf00      	nop
 800ad0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad0e:	bc08      	pop	{r3}
 800ad10:	469e      	mov	lr, r3
 800ad12:	4770      	bx	lr
