# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/not_gate_behave/not_gate_behave_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/not_gate_behave/not_gate_behave_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation not_gate_behave_impl_1 in project C:/HDS/CAD/CAD_lib/ps/not_gate_behave/not_gate_behave.psp.
new_impl -name not_gate_behave_impl_1
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/not_gate_behave.vhd" ...
# Error: [42571]: "C:/HDS/CAD/CAD_lib/hdl/not_gate_behave.vhd", line 24: Can not assign to IN port Dout
# Error: [40008]: HDL analysis failed.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/not_gate_behave/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation not_gate_behave_impl_1.
