
Blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c30  08040200  08040200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08044e30  08044e30  00014e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08044f54  08044f54  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08044f54  08044f54  00014f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08044f5c  08044f5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08044f5c  08044f5c  00014f5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08044f60  08044f60  00014f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08044f64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  20000070  08044fd4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  08044fd4  000201d4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc1f  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d7  00000000  00000000  0002bcbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  0002dd98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a0  00000000  00000000  0002e700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027e5f  00000000  00000000  0002efa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae1f  00000000  00000000  00056dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2a09  00000000  00000000  00061c1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00154627  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d10  00000000  00000000  0015467c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	; (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	; (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	; (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	f3af 8000 	nop.w
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	20000070 	.word	0x20000070
 804021c:	00000000 	.word	0x00000000
 8040220:	08044e18 	.word	0x08044e18

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	; (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	; (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	; (804023c <frame_dummy+0x18>)
 804022e:	f3af 8000 	nop.w
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	20000074 	.word	0x20000074
 804023c:	08044e18 	.word	0x08044e18

08040240 <memchr>:
 8040240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8040244:	2a10      	cmp	r2, #16
 8040246:	db2b      	blt.n	80402a0 <memchr+0x60>
 8040248:	f010 0f07 	tst.w	r0, #7
 804024c:	d008      	beq.n	8040260 <memchr+0x20>
 804024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8040252:	3a01      	subs	r2, #1
 8040254:	428b      	cmp	r3, r1
 8040256:	d02d      	beq.n	80402b4 <memchr+0x74>
 8040258:	f010 0f07 	tst.w	r0, #7
 804025c:	b342      	cbz	r2, 80402b0 <memchr+0x70>
 804025e:	d1f6      	bne.n	804024e <memchr+0xe>
 8040260:	b4f0      	push	{r4, r5, r6, r7}
 8040262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8040266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 804026a:	f022 0407 	bic.w	r4, r2, #7
 804026e:	f07f 0700 	mvns.w	r7, #0
 8040272:	2300      	movs	r3, #0
 8040274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8040278:	3c08      	subs	r4, #8
 804027a:	ea85 0501 	eor.w	r5, r5, r1
 804027e:	ea86 0601 	eor.w	r6, r6, r1
 8040282:	fa85 f547 	uadd8	r5, r5, r7
 8040286:	faa3 f587 	sel	r5, r3, r7
 804028a:	fa86 f647 	uadd8	r6, r6, r7
 804028e:	faa5 f687 	sel	r6, r5, r7
 8040292:	b98e      	cbnz	r6, 80402b8 <memchr+0x78>
 8040294:	d1ee      	bne.n	8040274 <memchr+0x34>
 8040296:	bcf0      	pop	{r4, r5, r6, r7}
 8040298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 804029c:	f002 0207 	and.w	r2, r2, #7
 80402a0:	b132      	cbz	r2, 80402b0 <memchr+0x70>
 80402a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80402a6:	3a01      	subs	r2, #1
 80402a8:	ea83 0301 	eor.w	r3, r3, r1
 80402ac:	b113      	cbz	r3, 80402b4 <memchr+0x74>
 80402ae:	d1f8      	bne.n	80402a2 <memchr+0x62>
 80402b0:	2000      	movs	r0, #0
 80402b2:	4770      	bx	lr
 80402b4:	3801      	subs	r0, #1
 80402b6:	4770      	bx	lr
 80402b8:	2d00      	cmp	r5, #0
 80402ba:	bf06      	itte	eq
 80402bc:	4635      	moveq	r5, r6
 80402be:	3803      	subeq	r0, #3
 80402c0:	3807      	subne	r0, #7
 80402c2:	f015 0f01 	tst.w	r5, #1
 80402c6:	d107      	bne.n	80402d8 <memchr+0x98>
 80402c8:	3001      	adds	r0, #1
 80402ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80402ce:	bf02      	ittt	eq
 80402d0:	3001      	addeq	r0, #1
 80402d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80402d6:	3001      	addeq	r0, #1
 80402d8:	bcf0      	pop	{r4, r5, r6, r7}
 80402da:	3801      	subs	r0, #1
 80402dc:	4770      	bx	lr
 80402de:	bf00      	nop

080402e0 <__aeabi_uldivmod>:
 80402e0:	b953      	cbnz	r3, 80402f8 <__aeabi_uldivmod+0x18>
 80402e2:	b94a      	cbnz	r2, 80402f8 <__aeabi_uldivmod+0x18>
 80402e4:	2900      	cmp	r1, #0
 80402e6:	bf08      	it	eq
 80402e8:	2800      	cmpeq	r0, #0
 80402ea:	bf1c      	itt	ne
 80402ec:	f04f 31ff 	movne.w	r1, #4294967295
 80402f0:	f04f 30ff 	movne.w	r0, #4294967295
 80402f4:	f000 b96e 	b.w	80405d4 <__aeabi_idiv0>
 80402f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80402fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040300:	f000 f806 	bl	8040310 <__udivmoddi4>
 8040304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 804030c:	b004      	add	sp, #16
 804030e:	4770      	bx	lr

08040310 <__udivmoddi4>:
 8040310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8040314:	9d08      	ldr	r5, [sp, #32]
 8040316:	4604      	mov	r4, r0
 8040318:	468c      	mov	ip, r1
 804031a:	2b00      	cmp	r3, #0
 804031c:	f040 8083 	bne.w	8040426 <__udivmoddi4+0x116>
 8040320:	428a      	cmp	r2, r1
 8040322:	4617      	mov	r7, r2
 8040324:	d947      	bls.n	80403b6 <__udivmoddi4+0xa6>
 8040326:	fab2 f282 	clz	r2, r2
 804032a:	b142      	cbz	r2, 804033e <__udivmoddi4+0x2e>
 804032c:	f1c2 0020 	rsb	r0, r2, #32
 8040330:	fa24 f000 	lsr.w	r0, r4, r0
 8040334:	4091      	lsls	r1, r2
 8040336:	4097      	lsls	r7, r2
 8040338:	ea40 0c01 	orr.w	ip, r0, r1
 804033c:	4094      	lsls	r4, r2
 804033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8040342:	0c23      	lsrs	r3, r4, #16
 8040344:	fbbc f6f8 	udiv	r6, ip, r8
 8040348:	fa1f fe87 	uxth.w	lr, r7
 804034c:	fb08 c116 	mls	r1, r8, r6, ip
 8040350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040354:	fb06 f10e 	mul.w	r1, r6, lr
 8040358:	4299      	cmp	r1, r3
 804035a:	d909      	bls.n	8040370 <__udivmoddi4+0x60>
 804035c:	18fb      	adds	r3, r7, r3
 804035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8040362:	f080 8119 	bcs.w	8040598 <__udivmoddi4+0x288>
 8040366:	4299      	cmp	r1, r3
 8040368:	f240 8116 	bls.w	8040598 <__udivmoddi4+0x288>
 804036c:	3e02      	subs	r6, #2
 804036e:	443b      	add	r3, r7
 8040370:	1a5b      	subs	r3, r3, r1
 8040372:	b2a4      	uxth	r4, r4
 8040374:	fbb3 f0f8 	udiv	r0, r3, r8
 8040378:	fb08 3310 	mls	r3, r8, r0, r3
 804037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8040380:	fb00 fe0e 	mul.w	lr, r0, lr
 8040384:	45a6      	cmp	lr, r4
 8040386:	d909      	bls.n	804039c <__udivmoddi4+0x8c>
 8040388:	193c      	adds	r4, r7, r4
 804038a:	f100 33ff 	add.w	r3, r0, #4294967295
 804038e:	f080 8105 	bcs.w	804059c <__udivmoddi4+0x28c>
 8040392:	45a6      	cmp	lr, r4
 8040394:	f240 8102 	bls.w	804059c <__udivmoddi4+0x28c>
 8040398:	3802      	subs	r0, #2
 804039a:	443c      	add	r4, r7
 804039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80403a0:	eba4 040e 	sub.w	r4, r4, lr
 80403a4:	2600      	movs	r6, #0
 80403a6:	b11d      	cbz	r5, 80403b0 <__udivmoddi4+0xa0>
 80403a8:	40d4      	lsrs	r4, r2
 80403aa:	2300      	movs	r3, #0
 80403ac:	e9c5 4300 	strd	r4, r3, [r5]
 80403b0:	4631      	mov	r1, r6
 80403b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80403b6:	b902      	cbnz	r2, 80403ba <__udivmoddi4+0xaa>
 80403b8:	deff      	udf	#255	; 0xff
 80403ba:	fab2 f282 	clz	r2, r2
 80403be:	2a00      	cmp	r2, #0
 80403c0:	d150      	bne.n	8040464 <__udivmoddi4+0x154>
 80403c2:	1bcb      	subs	r3, r1, r7
 80403c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80403c8:	fa1f f887 	uxth.w	r8, r7
 80403cc:	2601      	movs	r6, #1
 80403ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80403d2:	0c21      	lsrs	r1, r4, #16
 80403d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80403d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80403dc:	fb08 f30c 	mul.w	r3, r8, ip
 80403e0:	428b      	cmp	r3, r1
 80403e2:	d907      	bls.n	80403f4 <__udivmoddi4+0xe4>
 80403e4:	1879      	adds	r1, r7, r1
 80403e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80403ea:	d202      	bcs.n	80403f2 <__udivmoddi4+0xe2>
 80403ec:	428b      	cmp	r3, r1
 80403ee:	f200 80e9 	bhi.w	80405c4 <__udivmoddi4+0x2b4>
 80403f2:	4684      	mov	ip, r0
 80403f4:	1ac9      	subs	r1, r1, r3
 80403f6:	b2a3      	uxth	r3, r4
 80403f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80403fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8040400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8040404:	fb08 f800 	mul.w	r8, r8, r0
 8040408:	45a0      	cmp	r8, r4
 804040a:	d907      	bls.n	804041c <__udivmoddi4+0x10c>
 804040c:	193c      	adds	r4, r7, r4
 804040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8040412:	d202      	bcs.n	804041a <__udivmoddi4+0x10a>
 8040414:	45a0      	cmp	r8, r4
 8040416:	f200 80d9 	bhi.w	80405cc <__udivmoddi4+0x2bc>
 804041a:	4618      	mov	r0, r3
 804041c:	eba4 0408 	sub.w	r4, r4, r8
 8040420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8040424:	e7bf      	b.n	80403a6 <__udivmoddi4+0x96>
 8040426:	428b      	cmp	r3, r1
 8040428:	d909      	bls.n	804043e <__udivmoddi4+0x12e>
 804042a:	2d00      	cmp	r5, #0
 804042c:	f000 80b1 	beq.w	8040592 <__udivmoddi4+0x282>
 8040430:	2600      	movs	r6, #0
 8040432:	e9c5 0100 	strd	r0, r1, [r5]
 8040436:	4630      	mov	r0, r6
 8040438:	4631      	mov	r1, r6
 804043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804043e:	fab3 f683 	clz	r6, r3
 8040442:	2e00      	cmp	r6, #0
 8040444:	d14a      	bne.n	80404dc <__udivmoddi4+0x1cc>
 8040446:	428b      	cmp	r3, r1
 8040448:	d302      	bcc.n	8040450 <__udivmoddi4+0x140>
 804044a:	4282      	cmp	r2, r0
 804044c:	f200 80b8 	bhi.w	80405c0 <__udivmoddi4+0x2b0>
 8040450:	1a84      	subs	r4, r0, r2
 8040452:	eb61 0103 	sbc.w	r1, r1, r3
 8040456:	2001      	movs	r0, #1
 8040458:	468c      	mov	ip, r1
 804045a:	2d00      	cmp	r5, #0
 804045c:	d0a8      	beq.n	80403b0 <__udivmoddi4+0xa0>
 804045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8040462:	e7a5      	b.n	80403b0 <__udivmoddi4+0xa0>
 8040464:	f1c2 0320 	rsb	r3, r2, #32
 8040468:	fa20 f603 	lsr.w	r6, r0, r3
 804046c:	4097      	lsls	r7, r2
 804046e:	fa01 f002 	lsl.w	r0, r1, r2
 8040472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8040476:	40d9      	lsrs	r1, r3
 8040478:	4330      	orrs	r0, r6
 804047a:	0c03      	lsrs	r3, r0, #16
 804047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8040480:	fa1f f887 	uxth.w	r8, r7
 8040484:	fb0e 1116 	mls	r1, lr, r6, r1
 8040488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 804048c:	fb06 f108 	mul.w	r1, r6, r8
 8040490:	4299      	cmp	r1, r3
 8040492:	fa04 f402 	lsl.w	r4, r4, r2
 8040496:	d909      	bls.n	80404ac <__udivmoddi4+0x19c>
 8040498:	18fb      	adds	r3, r7, r3
 804049a:	f106 3cff 	add.w	ip, r6, #4294967295
 804049e:	f080 808d 	bcs.w	80405bc <__udivmoddi4+0x2ac>
 80404a2:	4299      	cmp	r1, r3
 80404a4:	f240 808a 	bls.w	80405bc <__udivmoddi4+0x2ac>
 80404a8:	3e02      	subs	r6, #2
 80404aa:	443b      	add	r3, r7
 80404ac:	1a5b      	subs	r3, r3, r1
 80404ae:	b281      	uxth	r1, r0
 80404b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80404b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80404b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80404bc:	fb00 f308 	mul.w	r3, r0, r8
 80404c0:	428b      	cmp	r3, r1
 80404c2:	d907      	bls.n	80404d4 <__udivmoddi4+0x1c4>
 80404c4:	1879      	adds	r1, r7, r1
 80404c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80404ca:	d273      	bcs.n	80405b4 <__udivmoddi4+0x2a4>
 80404cc:	428b      	cmp	r3, r1
 80404ce:	d971      	bls.n	80405b4 <__udivmoddi4+0x2a4>
 80404d0:	3802      	subs	r0, #2
 80404d2:	4439      	add	r1, r7
 80404d4:	1acb      	subs	r3, r1, r3
 80404d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80404da:	e778      	b.n	80403ce <__udivmoddi4+0xbe>
 80404dc:	f1c6 0c20 	rsb	ip, r6, #32
 80404e0:	fa03 f406 	lsl.w	r4, r3, r6
 80404e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80404e8:	431c      	orrs	r4, r3
 80404ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80404ee:	fa01 f306 	lsl.w	r3, r1, r6
 80404f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80404f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80404fa:	431f      	orrs	r7, r3
 80404fc:	0c3b      	lsrs	r3, r7, #16
 80404fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8040502:	fa1f f884 	uxth.w	r8, r4
 8040506:	fb0e 1119 	mls	r1, lr, r9, r1
 804050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 804050e:	fb09 fa08 	mul.w	sl, r9, r8
 8040512:	458a      	cmp	sl, r1
 8040514:	fa02 f206 	lsl.w	r2, r2, r6
 8040518:	fa00 f306 	lsl.w	r3, r0, r6
 804051c:	d908      	bls.n	8040530 <__udivmoddi4+0x220>
 804051e:	1861      	adds	r1, r4, r1
 8040520:	f109 30ff 	add.w	r0, r9, #4294967295
 8040524:	d248      	bcs.n	80405b8 <__udivmoddi4+0x2a8>
 8040526:	458a      	cmp	sl, r1
 8040528:	d946      	bls.n	80405b8 <__udivmoddi4+0x2a8>
 804052a:	f1a9 0902 	sub.w	r9, r9, #2
 804052e:	4421      	add	r1, r4
 8040530:	eba1 010a 	sub.w	r1, r1, sl
 8040534:	b2bf      	uxth	r7, r7
 8040536:	fbb1 f0fe 	udiv	r0, r1, lr
 804053a:	fb0e 1110 	mls	r1, lr, r0, r1
 804053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8040542:	fb00 f808 	mul.w	r8, r0, r8
 8040546:	45b8      	cmp	r8, r7
 8040548:	d907      	bls.n	804055a <__udivmoddi4+0x24a>
 804054a:	19e7      	adds	r7, r4, r7
 804054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8040550:	d22e      	bcs.n	80405b0 <__udivmoddi4+0x2a0>
 8040552:	45b8      	cmp	r8, r7
 8040554:	d92c      	bls.n	80405b0 <__udivmoddi4+0x2a0>
 8040556:	3802      	subs	r0, #2
 8040558:	4427      	add	r7, r4
 804055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 804055e:	eba7 0708 	sub.w	r7, r7, r8
 8040562:	fba0 8902 	umull	r8, r9, r0, r2
 8040566:	454f      	cmp	r7, r9
 8040568:	46c6      	mov	lr, r8
 804056a:	4649      	mov	r1, r9
 804056c:	d31a      	bcc.n	80405a4 <__udivmoddi4+0x294>
 804056e:	d017      	beq.n	80405a0 <__udivmoddi4+0x290>
 8040570:	b15d      	cbz	r5, 804058a <__udivmoddi4+0x27a>
 8040572:	ebb3 020e 	subs.w	r2, r3, lr
 8040576:	eb67 0701 	sbc.w	r7, r7, r1
 804057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 804057e:	40f2      	lsrs	r2, r6
 8040580:	ea4c 0202 	orr.w	r2, ip, r2
 8040584:	40f7      	lsrs	r7, r6
 8040586:	e9c5 2700 	strd	r2, r7, [r5]
 804058a:	2600      	movs	r6, #0
 804058c:	4631      	mov	r1, r6
 804058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8040592:	462e      	mov	r6, r5
 8040594:	4628      	mov	r0, r5
 8040596:	e70b      	b.n	80403b0 <__udivmoddi4+0xa0>
 8040598:	4606      	mov	r6, r0
 804059a:	e6e9      	b.n	8040370 <__udivmoddi4+0x60>
 804059c:	4618      	mov	r0, r3
 804059e:	e6fd      	b.n	804039c <__udivmoddi4+0x8c>
 80405a0:	4543      	cmp	r3, r8
 80405a2:	d2e5      	bcs.n	8040570 <__udivmoddi4+0x260>
 80405a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80405a8:	eb69 0104 	sbc.w	r1, r9, r4
 80405ac:	3801      	subs	r0, #1
 80405ae:	e7df      	b.n	8040570 <__udivmoddi4+0x260>
 80405b0:	4608      	mov	r0, r1
 80405b2:	e7d2      	b.n	804055a <__udivmoddi4+0x24a>
 80405b4:	4660      	mov	r0, ip
 80405b6:	e78d      	b.n	80404d4 <__udivmoddi4+0x1c4>
 80405b8:	4681      	mov	r9, r0
 80405ba:	e7b9      	b.n	8040530 <__udivmoddi4+0x220>
 80405bc:	4666      	mov	r6, ip
 80405be:	e775      	b.n	80404ac <__udivmoddi4+0x19c>
 80405c0:	4630      	mov	r0, r6
 80405c2:	e74a      	b.n	804045a <__udivmoddi4+0x14a>
 80405c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80405c8:	4439      	add	r1, r7
 80405ca:	e713      	b.n	80403f4 <__udivmoddi4+0xe4>
 80405cc:	3802      	subs	r0, #2
 80405ce:	443c      	add	r4, r7
 80405d0:	e724      	b.n	804041c <__udivmoddi4+0x10c>
 80405d2:	bf00      	nop

080405d4 <__aeabi_idiv0>:
 80405d4:	4770      	bx	lr
 80405d6:	bf00      	nop

080405d8 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80405d8:	b5b0      	push	{r4, r5, r7, lr}
 80405da:	b090      	sub	sp, #64	; 0x40
 80405dc:	af00      	add	r7, sp, #0
 80405de:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 80405e0:	687b      	ldr	r3, [r7, #4]
 80405e2:	681b      	ldr	r3, [r3, #0]
 80405e4:	4a18      	ldr	r2, [pc, #96]	; (8040648 <HAL_UART_RxCpltCallback+0x70>)
 80405e6:	4293      	cmp	r3, r2
 80405e8:	d12a      	bne.n	8040640 <HAL_UART_RxCpltCallback+0x68>
  {
    if( !strncmp("ota", (char*)rx_buf, 3) )
 80405ea:	2203      	movs	r2, #3
 80405ec:	4917      	ldr	r1, [pc, #92]	; (804064c <HAL_UART_RxCpltCallback+0x74>)
 80405ee:	4818      	ldr	r0, [pc, #96]	; (8040650 <HAL_UART_RxCpltCallback+0x78>)
 80405f0:	f003 fcc2 	bl	8043f78 <strncmp>
 80405f4:	4603      	mov	r3, r0
 80405f6:	2b00      	cmp	r3, #0
 80405f8:	d118      	bne.n	804062c <HAL_UART_RxCpltCallback+0x54>
    {
      printf("Received OTA Request from Mobile Application\r\n");
 80405fa:	4816      	ldr	r0, [pc, #88]	; (8040654 <HAL_UART_RxCpltCallback+0x7c>)
 80405fc:	f003 fcb4 	bl	8043f68 <puts>

      /* Update the reboot reason as OTA request */

      /* Read the configuration */
      ETX_GNRL_CFG_ cfg;
      memcpy( &cfg, (ETX_GNRL_CFG_*) (ETX_CONFIG_FLASH_ADDR), sizeof(ETX_GNRL_CFG_) );
 8040600:	4b15      	ldr	r3, [pc, #84]	; (8040658 <HAL_UART_RxCpltCallback+0x80>)
 8040602:	f107 040c 	add.w	r4, r7, #12
 8040606:	461d      	mov	r5, r3
 8040608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 804060a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 804060c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 804060e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8040610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8040612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8040614:	682b      	ldr	r3, [r5, #0]
 8040616:	8023      	strh	r3, [r4, #0]

      //update the reboot reason
      cfg.reboot_cause = ETX_OTA_REQUEST;
 8040618:	4b10      	ldr	r3, [pc, #64]	; (804065c <HAL_UART_RxCpltCallback+0x84>)
 804061a:	60fb      	str	r3, [r7, #12]

      /* write back the updated config */
      write_cfg_to_flash( &cfg );
 804061c:	f107 030c 	add.w	r3, r7, #12
 8040620:	4618      	mov	r0, r3
 8040622:	f000 f97b 	bl	804091c <write_cfg_to_flash>

      // Reset the controller
      HAL_NVIC_SystemReset();
 8040626:	f000 fd4a 	bl	80410be <HAL_NVIC_SystemReset>
 804062a:	e004      	b.n	8040636 <HAL_UART_RxCpltCallback+0x5e>
    }
    else
    {
      HAL_UART_Receive_IT(&huart2, rx_buf, 3);
 804062c:	2203      	movs	r2, #3
 804062e:	4907      	ldr	r1, [pc, #28]	; (804064c <HAL_UART_RxCpltCallback+0x74>)
 8040630:	480b      	ldr	r0, [pc, #44]	; (8040660 <HAL_UART_RxCpltCallback+0x88>)
 8040632:	f002 fbf6 	bl	8042e22 <HAL_UART_Receive_IT>
    }
    memset(rx_buf, 0, sizeof(rx_buf));
 8040636:	2204      	movs	r2, #4
 8040638:	2100      	movs	r1, #0
 804063a:	4804      	ldr	r0, [pc, #16]	; (804064c <HAL_UART_RxCpltCallback+0x74>)
 804063c:	f003 fc06 	bl	8043e4c <memset>
  }
}
 8040640:	bf00      	nop
 8040642:	3740      	adds	r7, #64	; 0x40
 8040644:	46bd      	mov	sp, r7
 8040646:	bdb0      	pop	{r4, r5, r7, pc}
 8040648:	40004400 	.word	0x40004400
 804064c:	2000011c 	.word	0x2000011c
 8040650:	08044e30 	.word	0x08044e30
 8040654:	08044e34 	.word	0x08044e34
 8040658:	08020000 	.word	0x08020000
 804065c:	deadbeef 	.word	0xdeadbeef
 8040660:	20000120 	.word	0x20000120

08040664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040664:	b580      	push	{r7, lr}
 8040666:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8040668:	f000 fb8d 	bl	8040d86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 804066c:	f000 f82a 	bl	80406c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8040670:	f000 f904 	bl	804087c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8040674:	f000 f8d2 	bl	804081c <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8040678:	f000 f8a0 	bl	80407bc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Starting Application(%d.%d)\r\n", APP_Version[0], APP_Version[1] );
 804067c:	2300      	movs	r3, #0
 804067e:	2204      	movs	r2, #4
 8040680:	4619      	mov	r1, r3
 8040682:	480c      	ldr	r0, [pc, #48]	; (80406b4 <main+0x50>)
 8040684:	f003 fbea 	bl	8043e5c <iprintf>
  HAL_UART_Receive_IT(&huart2, rx_buf, 3);
 8040688:	2203      	movs	r2, #3
 804068a:	490b      	ldr	r1, [pc, #44]	; (80406b8 <main+0x54>)
 804068c:	480b      	ldr	r0, [pc, #44]	; (80406bc <main+0x58>)
 804068e:	f002 fbc8 	bl	8042e22 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_SET );
 8040692:	2201      	movs	r2, #1
 8040694:	2180      	movs	r1, #128	; 0x80
 8040696:	480a      	ldr	r0, [pc, #40]	; (80406c0 <main+0x5c>)
 8040698:	f001 fa1c 	bl	8041ad4 <HAL_GPIO_WritePin>
    HAL_Delay(200);    //200ms delay
 804069c:	20c8      	movs	r0, #200	; 0xc8
 804069e:	f000 fbcf 	bl	8040e40 <HAL_Delay>
    HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_RESET );
 80406a2:	2200      	movs	r2, #0
 80406a4:	2180      	movs	r1, #128	; 0x80
 80406a6:	4806      	ldr	r0, [pc, #24]	; (80406c0 <main+0x5c>)
 80406a8:	f001 fa14 	bl	8041ad4 <HAL_GPIO_WritePin>
    HAL_Delay(200);	  //200ms delay
 80406ac:	20c8      	movs	r0, #200	; 0xc8
 80406ae:	f000 fbc7 	bl	8040e40 <HAL_Delay>
    HAL_GPIO_WritePin( GPIOB, GPIO_PIN_7, GPIO_PIN_SET );
 80406b2:	e7ee      	b.n	8040692 <main+0x2e>
 80406b4:	08044e64 	.word	0x08044e64
 80406b8:	2000011c 	.word	0x2000011c
 80406bc:	20000120 	.word	0x20000120
 80406c0:	40020400 	.word	0x40020400

080406c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80406c4:	b580      	push	{r7, lr}
 80406c6:	b0b8      	sub	sp, #224	; 0xe0
 80406c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80406ca:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80406ce:	2234      	movs	r2, #52	; 0x34
 80406d0:	2100      	movs	r1, #0
 80406d2:	4618      	mov	r0, r3
 80406d4:	f003 fbba 	bl	8043e4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80406d8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80406dc:	2200      	movs	r2, #0
 80406de:	601a      	str	r2, [r3, #0]
 80406e0:	605a      	str	r2, [r3, #4]
 80406e2:	609a      	str	r2, [r3, #8]
 80406e4:	60da      	str	r2, [r3, #12]
 80406e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80406e8:	f107 0308 	add.w	r3, r7, #8
 80406ec:	2290      	movs	r2, #144	; 0x90
 80406ee:	2100      	movs	r1, #0
 80406f0:	4618      	mov	r0, r3
 80406f2:	f003 fbab 	bl	8043e4c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80406f6:	4b2f      	ldr	r3, [pc, #188]	; (80407b4 <SystemClock_Config+0xf0>)
 80406f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80406fa:	4a2e      	ldr	r2, [pc, #184]	; (80407b4 <SystemClock_Config+0xf0>)
 80406fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040700:	6413      	str	r3, [r2, #64]	; 0x40
 8040702:	4b2c      	ldr	r3, [pc, #176]	; (80407b4 <SystemClock_Config+0xf0>)
 8040704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 804070a:	607b      	str	r3, [r7, #4]
 804070c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 804070e:	4b2a      	ldr	r3, [pc, #168]	; (80407b8 <SystemClock_Config+0xf4>)
 8040710:	681b      	ldr	r3, [r3, #0]
 8040712:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8040716:	4a28      	ldr	r2, [pc, #160]	; (80407b8 <SystemClock_Config+0xf4>)
 8040718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 804071c:	6013      	str	r3, [r2, #0]
 804071e:	4b26      	ldr	r3, [pc, #152]	; (80407b8 <SystemClock_Config+0xf4>)
 8040720:	681b      	ldr	r3, [r3, #0]
 8040722:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8040726:	603b      	str	r3, [r7, #0]
 8040728:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 804072a:	2302      	movs	r3, #2
 804072c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8040730:	2301      	movs	r3, #1
 8040732:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8040736:	2310      	movs	r3, #16
 8040738:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 804073c:	2300      	movs	r3, #0
 804073e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8040742:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8040746:	4618      	mov	r0, r3
 8040748:	f001 f9de 	bl	8041b08 <HAL_RCC_OscConfig>
 804074c:	4603      	mov	r3, r0
 804074e:	2b00      	cmp	r3, #0
 8040750:	d001      	beq.n	8040756 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8040752:	f000 f95b 	bl	8040a0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8040756:	230f      	movs	r3, #15
 8040758:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 804075c:	2300      	movs	r3, #0
 804075e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8040762:	2300      	movs	r3, #0
 8040764:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8040768:	2300      	movs	r3, #0
 804076a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 804076e:	2300      	movs	r3, #0
 8040770:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8040774:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8040778:	2100      	movs	r1, #0
 804077a:	4618      	mov	r0, r3
 804077c:	f001 fc72 	bl	8042064 <HAL_RCC_ClockConfig>
 8040780:	4603      	mov	r3, r0
 8040782:	2b00      	cmp	r3, #0
 8040784:	d001      	beq.n	804078a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8040786:	f000 f941 	bl	8040a0c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3;
 804078a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 804078e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8040790:	2300      	movs	r3, #0
 8040792:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8040794:	2300      	movs	r3, #0
 8040796:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8040798:	f107 0308 	add.w	r3, r7, #8
 804079c:	4618      	mov	r0, r3
 804079e:	f001 fe37 	bl	8042410 <HAL_RCCEx_PeriphCLKConfig>
 80407a2:	4603      	mov	r3, r0
 80407a4:	2b00      	cmp	r3, #0
 80407a6:	d001      	beq.n	80407ac <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80407a8:	f000 f930 	bl	8040a0c <Error_Handler>
  }
}
 80407ac:	bf00      	nop
 80407ae:	37e0      	adds	r7, #224	; 0xe0
 80407b0:	46bd      	mov	sp, r7
 80407b2:	bd80      	pop	{r7, pc}
 80407b4:	40023800 	.word	0x40023800
 80407b8:	40007000 	.word	0x40007000

080407bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80407bc:	b580      	push	{r7, lr}
 80407be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80407c0:	4b14      	ldr	r3, [pc, #80]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407c2:	4a15      	ldr	r2, [pc, #84]	; (8040818 <MX_USART2_UART_Init+0x5c>)
 80407c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80407c6:	4b13      	ldr	r3, [pc, #76]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407c8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80407cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80407ce:	4b11      	ldr	r3, [pc, #68]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407d0:	2200      	movs	r2, #0
 80407d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80407d4:	4b0f      	ldr	r3, [pc, #60]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407d6:	2200      	movs	r2, #0
 80407d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80407da:	4b0e      	ldr	r3, [pc, #56]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407dc:	2200      	movs	r2, #0
 80407de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80407e0:	4b0c      	ldr	r3, [pc, #48]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407e2:	220c      	movs	r2, #12
 80407e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80407e6:	4b0b      	ldr	r3, [pc, #44]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407e8:	2200      	movs	r2, #0
 80407ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80407ec:	4b09      	ldr	r3, [pc, #36]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407ee:	2200      	movs	r2, #0
 80407f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80407f2:	4b08      	ldr	r3, [pc, #32]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407f4:	2200      	movs	r2, #0
 80407f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80407f8:	4b06      	ldr	r3, [pc, #24]	; (8040814 <MX_USART2_UART_Init+0x58>)
 80407fa:	2200      	movs	r2, #0
 80407fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80407fe:	4805      	ldr	r0, [pc, #20]	; (8040814 <MX_USART2_UART_Init+0x58>)
 8040800:	f002 fa2e 	bl	8042c60 <HAL_UART_Init>
 8040804:	4603      	mov	r3, r0
 8040806:	2b00      	cmp	r3, #0
 8040808:	d001      	beq.n	804080e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 804080a:	f000 f8ff 	bl	8040a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 804080e:	bf00      	nop
 8040810:	bd80      	pop	{r7, pc}
 8040812:	bf00      	nop
 8040814:	20000120 	.word	0x20000120
 8040818:	40004400 	.word	0x40004400

0804081c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 804081c:	b580      	push	{r7, lr}
 804081e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8040820:	4b14      	ldr	r3, [pc, #80]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040822:	4a15      	ldr	r2, [pc, #84]	; (8040878 <MX_USART3_UART_Init+0x5c>)
 8040824:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8040826:	4b13      	ldr	r3, [pc, #76]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 804082c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 804082e:	4b11      	ldr	r3, [pc, #68]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040830:	2200      	movs	r2, #0
 8040832:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8040834:	4b0f      	ldr	r3, [pc, #60]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040836:	2200      	movs	r2, #0
 8040838:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 804083a:	4b0e      	ldr	r3, [pc, #56]	; (8040874 <MX_USART3_UART_Init+0x58>)
 804083c:	2200      	movs	r2, #0
 804083e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8040840:	4b0c      	ldr	r3, [pc, #48]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040842:	220c      	movs	r2, #12
 8040844:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040846:	4b0b      	ldr	r3, [pc, #44]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040848:	2200      	movs	r2, #0
 804084a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 804084c:	4b09      	ldr	r3, [pc, #36]	; (8040874 <MX_USART3_UART_Init+0x58>)
 804084e:	2200      	movs	r2, #0
 8040850:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8040852:	4b08      	ldr	r3, [pc, #32]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040854:	2200      	movs	r2, #0
 8040856:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8040858:	4b06      	ldr	r3, [pc, #24]	; (8040874 <MX_USART3_UART_Init+0x58>)
 804085a:	2200      	movs	r2, #0
 804085c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 804085e:	4805      	ldr	r0, [pc, #20]	; (8040874 <MX_USART3_UART_Init+0x58>)
 8040860:	f002 f9fe 	bl	8042c60 <HAL_UART_Init>
 8040864:	4603      	mov	r3, r0
 8040866:	2b00      	cmp	r3, #0
 8040868:	d001      	beq.n	804086e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 804086a:	f000 f8cf 	bl	8040a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 804086e:	bf00      	nop
 8040870:	bd80      	pop	{r7, pc}
 8040872:	bf00      	nop
 8040874:	20000098 	.word	0x20000098
 8040878:	40004800 	.word	0x40004800

0804087c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 804087c:	b580      	push	{r7, lr}
 804087e:	b088      	sub	sp, #32
 8040880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040882:	f107 030c 	add.w	r3, r7, #12
 8040886:	2200      	movs	r2, #0
 8040888:	601a      	str	r2, [r3, #0]
 804088a:	605a      	str	r2, [r3, #4]
 804088c:	609a      	str	r2, [r3, #8]
 804088e:	60da      	str	r2, [r3, #12]
 8040890:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8040892:	4b17      	ldr	r3, [pc, #92]	; (80408f0 <MX_GPIO_Init+0x74>)
 8040894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040896:	4a16      	ldr	r2, [pc, #88]	; (80408f0 <MX_GPIO_Init+0x74>)
 8040898:	f043 0308 	orr.w	r3, r3, #8
 804089c:	6313      	str	r3, [r2, #48]	; 0x30
 804089e:	4b14      	ldr	r3, [pc, #80]	; (80408f0 <MX_GPIO_Init+0x74>)
 80408a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80408a2:	f003 0308 	and.w	r3, r3, #8
 80408a6:	60bb      	str	r3, [r7, #8]
 80408a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80408aa:	4b11      	ldr	r3, [pc, #68]	; (80408f0 <MX_GPIO_Init+0x74>)
 80408ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80408ae:	4a10      	ldr	r2, [pc, #64]	; (80408f0 <MX_GPIO_Init+0x74>)
 80408b0:	f043 0302 	orr.w	r3, r3, #2
 80408b4:	6313      	str	r3, [r2, #48]	; 0x30
 80408b6:	4b0e      	ldr	r3, [pc, #56]	; (80408f0 <MX_GPIO_Init+0x74>)
 80408b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80408ba:	f003 0302 	and.w	r3, r3, #2
 80408be:	607b      	str	r3, [r7, #4]
 80408c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80408c2:	2200      	movs	r2, #0
 80408c4:	2180      	movs	r1, #128	; 0x80
 80408c6:	480b      	ldr	r0, [pc, #44]	; (80408f4 <MX_GPIO_Init+0x78>)
 80408c8:	f001 f904 	bl	8041ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80408cc:	2380      	movs	r3, #128	; 0x80
 80408ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80408d0:	2301      	movs	r3, #1
 80408d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80408d4:	2300      	movs	r3, #0
 80408d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80408d8:	2300      	movs	r3, #0
 80408da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80408dc:	f107 030c 	add.w	r3, r7, #12
 80408e0:	4619      	mov	r1, r3
 80408e2:	4804      	ldr	r0, [pc, #16]	; (80408f4 <MX_GPIO_Init+0x78>)
 80408e4:	f000 ff4a 	bl	804177c <HAL_GPIO_Init>

}
 80408e8:	bf00      	nop
 80408ea:	3720      	adds	r7, #32
 80408ec:	46bd      	mov	sp, r7
 80408ee:	bd80      	pop	{r7, pc}
 80408f0:	40023800 	.word	0x40023800
 80408f4:	40020400 	.word	0x40020400

080408f8 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80408f8:	b580      	push	{r7, lr}
 80408fa:	b082      	sub	sp, #8
 80408fc:	af00      	add	r7, sp, #0
 80408fe:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8040900:	1d39      	adds	r1, r7, #4
 8040902:	f04f 33ff 	mov.w	r3, #4294967295
 8040906:	2201      	movs	r2, #1
 8040908:	4803      	ldr	r0, [pc, #12]	; (8040918 <__io_putchar+0x20>)
 804090a:	f002 f9f7 	bl	8042cfc <HAL_UART_Transmit>

  return ch;
 804090e:	687b      	ldr	r3, [r7, #4]
}
 8040910:	4618      	mov	r0, r3
 8040912:	3708      	adds	r7, #8
 8040914:	46bd      	mov	sp, r7
 8040916:	bd80      	pop	{r7, pc}
 8040918:	20000098 	.word	0x20000098

0804091c <write_cfg_to_flash>:
  * @brief Write the configuration to flash
  * @param cfg config structure
  * @retval none
  */
static HAL_StatusTypeDef write_cfg_to_flash( ETX_GNRL_CFG_ *cfg )
{
 804091c:	b580      	push	{r7, lr}
 804091e:	b08c      	sub	sp, #48	; 0x30
 8040920:	af00      	add	r7, sp, #0
 8040922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret;

  do
  {
    if( cfg == NULL )
 8040924:	687b      	ldr	r3, [r7, #4]
 8040926:	2b00      	cmp	r3, #0
 8040928:	d103      	bne.n	8040932 <write_cfg_to_flash+0x16>
    {
      ret = HAL_ERROR;
 804092a:	2301      	movs	r3, #1
 804092c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8040930:	e05f      	b.n	80409f2 <write_cfg_to_flash+0xd6>
    }

    ret = HAL_FLASH_Unlock();
 8040932:	f000 fcc3 	bl	80412bc <HAL_FLASH_Unlock>
 8040936:	4603      	mov	r3, r0
 8040938:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if( ret != HAL_OK )
 804093c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8040940:	2b00      	cmp	r3, #0
 8040942:	d151      	bne.n	80409e8 <write_cfg_to_flash+0xcc>
    {
      break;
    }

    //Check if the FLASH_FLAG_BSY.
    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 8040944:	f04f 30ff 	mov.w	r0, #4294967295
 8040948:	f000 fcea 	bl	8041320 <FLASH_WaitForLastOperation>

    //Erase the Flash
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError;

    EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 804094c:	2300      	movs	r3, #0
 804094e:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Sector        = FLASH_SECTOR_4;
 8040950:	2304      	movs	r3, #4
 8040952:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors     = 1;                    //erase only sector 4
 8040954:	2301      	movs	r3, #1
 8040956:	61fb      	str	r3, [r7, #28]
    EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8040958:	2302      	movs	r3, #2
 804095a:	623b      	str	r3, [r7, #32]

    // clear all flags before you write it to flash
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 804095c:	4b28      	ldr	r3, [pc, #160]	; (8040a00 <write_cfg_to_flash+0xe4>)
 804095e:	2273      	movs	r2, #115	; 0x73
 8040960:	60da      	str	r2, [r3, #12]
                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

    ret = HAL_FLASHEx_Erase( &EraseInitStruct, &SectorError );
 8040962:	f107 020c 	add.w	r2, r7, #12
 8040966:	f107 0310 	add.w	r3, r7, #16
 804096a:	4611      	mov	r1, r2
 804096c:	4618      	mov	r0, r3
 804096e:	f000 fe07 	bl	8041580 <HAL_FLASHEx_Erase>
 8040972:	4603      	mov	r3, r0
 8040974:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if( ret != HAL_OK )
 8040978:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 804097c:	2b00      	cmp	r3, #0
 804097e:	d135      	bne.n	80409ec <write_cfg_to_flash+0xd0>
    {
      break;
    }

    //write the configuration
    uint8_t *data = (uint8_t *) cfg;
 8040980:	687b      	ldr	r3, [r7, #4]
 8040982:	627b      	str	r3, [r7, #36]	; 0x24
    for( uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++ )
 8040984:	2300      	movs	r3, #0
 8040986:	62bb      	str	r3, [r7, #40]	; 0x28
 8040988:	e01a      	b.n	80409c0 <write_cfg_to_flash+0xa4>
    {
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 804098a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 804098c:	491d      	ldr	r1, [pc, #116]	; (8040a04 <write_cfg_to_flash+0xe8>)
 804098e:	4419      	add	r1, r3
                               ETX_CONFIG_FLASH_ADDR + i,
                               data[i]
 8040990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8040992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8040994:	4413      	add	r3, r2
 8040996:	781b      	ldrb	r3, [r3, #0]
      ret = HAL_FLASH_Program( FLASH_TYPEPROGRAM_BYTE,
 8040998:	b2da      	uxtb	r2, r3
 804099a:	f04f 0300 	mov.w	r3, #0
 804099e:	2000      	movs	r0, #0
 80409a0:	f000 fc30 	bl	8041204 <HAL_FLASH_Program>
 80409a4:	4603      	mov	r3, r0
 80409a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                             );
      if( ret != HAL_OK )
 80409aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80409ae:	2b00      	cmp	r3, #0
 80409b0:	d003      	beq.n	80409ba <write_cfg_to_flash+0x9e>
      {
        printf("Slot table Flash Write Error\r\n");
 80409b2:	4815      	ldr	r0, [pc, #84]	; (8040a08 <write_cfg_to_flash+0xec>)
 80409b4:	f003 fad8 	bl	8043f68 <puts>
        break;
 80409b8:	e005      	b.n	80409c6 <write_cfg_to_flash+0xaa>
    for( uint32_t i = 0u; i < sizeof(ETX_GNRL_CFG_); i++ )
 80409ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80409bc:	3301      	adds	r3, #1
 80409be:	62bb      	str	r3, [r7, #40]	; 0x28
 80409c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80409c2:	2b31      	cmp	r3, #49	; 0x31
 80409c4:	d9e1      	bls.n	804098a <write_cfg_to_flash+0x6e>
      }
    }

    //Check if the FLASH_FLAG_BSY.
    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 80409c6:	f04f 30ff 	mov.w	r0, #4294967295
 80409ca:	f000 fca9 	bl	8041320 <FLASH_WaitForLastOperation>

    if( ret != HAL_OK )
 80409ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80409d2:	2b00      	cmp	r3, #0
 80409d4:	d10c      	bne.n	80409f0 <write_cfg_to_flash+0xd4>
    {
      break;
    }

    ret = HAL_FLASH_Lock();
 80409d6:	f000 fc93 	bl	8041300 <HAL_FLASH_Lock>
 80409da:	4603      	mov	r3, r0
 80409dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if( ret != HAL_OK )
 80409e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80409e4:	2b00      	cmp	r3, #0
 80409e6:	e004      	b.n	80409f2 <write_cfg_to_flash+0xd6>
      break;
 80409e8:	bf00      	nop
 80409ea:	e002      	b.n	80409f2 <write_cfg_to_flash+0xd6>
      break;
 80409ec:	bf00      	nop
 80409ee:	e000      	b.n	80409f2 <write_cfg_to_flash+0xd6>
      break;
 80409f0:	bf00      	nop
    {
      break;
    }
  }while( false );

  return ret;
 80409f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80409f6:	4618      	mov	r0, r3
 80409f8:	3730      	adds	r7, #48	; 0x30
 80409fa:	46bd      	mov	sp, r7
 80409fc:	bd80      	pop	{r7, pc}
 80409fe:	bf00      	nop
 8040a00:	40023c00 	.word	0x40023c00
 8040a04:	08020000 	.word	0x08020000
 8040a08:	08044e84 	.word	0x08044e84

08040a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040a0c:	b480      	push	{r7}
 8040a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8040a10:	b672      	cpsid	i
}
 8040a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8040a14:	e7fe      	b.n	8040a14 <Error_Handler+0x8>
	...

08040a18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040a18:	b480      	push	{r7}
 8040a1a:	b083      	sub	sp, #12
 8040a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8040a1e:	4b0f      	ldr	r3, [pc, #60]	; (8040a5c <HAL_MspInit+0x44>)
 8040a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040a22:	4a0e      	ldr	r2, [pc, #56]	; (8040a5c <HAL_MspInit+0x44>)
 8040a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8040a28:	6413      	str	r3, [r2, #64]	; 0x40
 8040a2a:	4b0c      	ldr	r3, [pc, #48]	; (8040a5c <HAL_MspInit+0x44>)
 8040a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040a32:	607b      	str	r3, [r7, #4]
 8040a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040a36:	4b09      	ldr	r3, [pc, #36]	; (8040a5c <HAL_MspInit+0x44>)
 8040a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040a3a:	4a08      	ldr	r2, [pc, #32]	; (8040a5c <HAL_MspInit+0x44>)
 8040a3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8040a40:	6453      	str	r3, [r2, #68]	; 0x44
 8040a42:	4b06      	ldr	r3, [pc, #24]	; (8040a5c <HAL_MspInit+0x44>)
 8040a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8040a46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8040a4a:	603b      	str	r3, [r7, #0]
 8040a4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8040a4e:	bf00      	nop
 8040a50:	370c      	adds	r7, #12
 8040a52:	46bd      	mov	sp, r7
 8040a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040a58:	4770      	bx	lr
 8040a5a:	bf00      	nop
 8040a5c:	40023800 	.word	0x40023800

08040a60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8040a60:	b580      	push	{r7, lr}
 8040a62:	b08c      	sub	sp, #48	; 0x30
 8040a64:	af00      	add	r7, sp, #0
 8040a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040a68:	f107 031c 	add.w	r3, r7, #28
 8040a6c:	2200      	movs	r2, #0
 8040a6e:	601a      	str	r2, [r3, #0]
 8040a70:	605a      	str	r2, [r3, #4]
 8040a72:	609a      	str	r2, [r3, #8]
 8040a74:	60da      	str	r2, [r3, #12]
 8040a76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8040a78:	687b      	ldr	r3, [r7, #4]
 8040a7a:	681b      	ldr	r3, [r3, #0]
 8040a7c:	4a32      	ldr	r2, [pc, #200]	; (8040b48 <HAL_UART_MspInit+0xe8>)
 8040a7e:	4293      	cmp	r3, r2
 8040a80:	d130      	bne.n	8040ae4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8040a82:	4b32      	ldr	r3, [pc, #200]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040a86:	4a31      	ldr	r2, [pc, #196]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8040a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8040a8e:	4b2f      	ldr	r3, [pc, #188]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040a96:	61bb      	str	r3, [r7, #24]
 8040a98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8040a9a:	4b2c      	ldr	r3, [pc, #176]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040a9e:	4a2b      	ldr	r2, [pc, #172]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040aa0:	f043 0308 	orr.w	r3, r3, #8
 8040aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8040aa6:	4b29      	ldr	r3, [pc, #164]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040aaa:	f003 0308 	and.w	r3, r3, #8
 8040aae:	617b      	str	r3, [r7, #20]
 8040ab0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8040ab2:	2360      	movs	r3, #96	; 0x60
 8040ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8040ab6:	2302      	movs	r3, #2
 8040ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040aba:	2300      	movs	r3, #0
 8040abc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8040abe:	2303      	movs	r3, #3
 8040ac0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8040ac2:	2307      	movs	r3, #7
 8040ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8040ac6:	f107 031c 	add.w	r3, r7, #28
 8040aca:	4619      	mov	r1, r3
 8040acc:	4820      	ldr	r0, [pc, #128]	; (8040b50 <HAL_UART_MspInit+0xf0>)
 8040ace:	f000 fe55 	bl	804177c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8040ad2:	2200      	movs	r2, #0
 8040ad4:	2100      	movs	r1, #0
 8040ad6:	2026      	movs	r0, #38	; 0x26
 8040ad8:	f000 fac7 	bl	804106a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8040adc:	2026      	movs	r0, #38	; 0x26
 8040ade:	f000 fae0 	bl	80410a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8040ae2:	e02d      	b.n	8040b40 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8040ae4:	687b      	ldr	r3, [r7, #4]
 8040ae6:	681b      	ldr	r3, [r3, #0]
 8040ae8:	4a1a      	ldr	r2, [pc, #104]	; (8040b54 <HAL_UART_MspInit+0xf4>)
 8040aea:	4293      	cmp	r3, r2
 8040aec:	d128      	bne.n	8040b40 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8040aee:	4b17      	ldr	r3, [pc, #92]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040af2:	4a16      	ldr	r2, [pc, #88]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8040af8:	6413      	str	r3, [r2, #64]	; 0x40
 8040afa:	4b14      	ldr	r3, [pc, #80]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8040afe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8040b02:	613b      	str	r3, [r7, #16]
 8040b04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8040b06:	4b11      	ldr	r3, [pc, #68]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040b0a:	4a10      	ldr	r2, [pc, #64]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040b0c:	f043 0308 	orr.w	r3, r3, #8
 8040b10:	6313      	str	r3, [r2, #48]	; 0x30
 8040b12:	4b0e      	ldr	r3, [pc, #56]	; (8040b4c <HAL_UART_MspInit+0xec>)
 8040b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8040b16:	f003 0308 	and.w	r3, r3, #8
 8040b1a:	60fb      	str	r3, [r7, #12]
 8040b1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8040b1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8040b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8040b24:	2302      	movs	r3, #2
 8040b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040b28:	2300      	movs	r3, #0
 8040b2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8040b2c:	2303      	movs	r3, #3
 8040b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8040b30:	2307      	movs	r3, #7
 8040b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8040b34:	f107 031c 	add.w	r3, r7, #28
 8040b38:	4619      	mov	r1, r3
 8040b3a:	4805      	ldr	r0, [pc, #20]	; (8040b50 <HAL_UART_MspInit+0xf0>)
 8040b3c:	f000 fe1e 	bl	804177c <HAL_GPIO_Init>
}
 8040b40:	bf00      	nop
 8040b42:	3730      	adds	r7, #48	; 0x30
 8040b44:	46bd      	mov	sp, r7
 8040b46:	bd80      	pop	{r7, pc}
 8040b48:	40004400 	.word	0x40004400
 8040b4c:	40023800 	.word	0x40023800
 8040b50:	40020c00 	.word	0x40020c00
 8040b54:	40004800 	.word	0x40004800

08040b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8040b58:	b480      	push	{r7}
 8040b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8040b5c:	e7fe      	b.n	8040b5c <NMI_Handler+0x4>

08040b5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8040b5e:	b480      	push	{r7}
 8040b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8040b62:	e7fe      	b.n	8040b62 <HardFault_Handler+0x4>

08040b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040b64:	b480      	push	{r7}
 8040b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040b68:	e7fe      	b.n	8040b68 <MemManage_Handler+0x4>

08040b6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8040b6a:	b480      	push	{r7}
 8040b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8040b6e:	e7fe      	b.n	8040b6e <BusFault_Handler+0x4>

08040b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8040b70:	b480      	push	{r7}
 8040b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8040b74:	e7fe      	b.n	8040b74 <UsageFault_Handler+0x4>

08040b76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8040b76:	b480      	push	{r7}
 8040b78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8040b7a:	bf00      	nop
 8040b7c:	46bd      	mov	sp, r7
 8040b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b82:	4770      	bx	lr

08040b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8040b84:	b480      	push	{r7}
 8040b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8040b88:	bf00      	nop
 8040b8a:	46bd      	mov	sp, r7
 8040b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b90:	4770      	bx	lr

08040b92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8040b92:	b480      	push	{r7}
 8040b94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8040b96:	bf00      	nop
 8040b98:	46bd      	mov	sp, r7
 8040b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b9e:	4770      	bx	lr

08040ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8040ba0:	b580      	push	{r7, lr}
 8040ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8040ba4:	f000 f92c 	bl	8040e00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8040ba8:	bf00      	nop
 8040baa:	bd80      	pop	{r7, pc}

08040bac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8040bac:	b580      	push	{r7, lr}
 8040bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8040bb0:	4802      	ldr	r0, [pc, #8]	; (8040bbc <USART2_IRQHandler+0x10>)
 8040bb2:	f002 f973 	bl	8042e9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8040bb6:	bf00      	nop
 8040bb8:	bd80      	pop	{r7, pc}
 8040bba:	bf00      	nop
 8040bbc:	20000120 	.word	0x20000120

08040bc0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8040bc0:	b580      	push	{r7, lr}
 8040bc2:	b086      	sub	sp, #24
 8040bc4:	af00      	add	r7, sp, #0
 8040bc6:	60f8      	str	r0, [r7, #12]
 8040bc8:	60b9      	str	r1, [r7, #8]
 8040bca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040bcc:	2300      	movs	r3, #0
 8040bce:	617b      	str	r3, [r7, #20]
 8040bd0:	e00a      	b.n	8040be8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8040bd2:	f3af 8000 	nop.w
 8040bd6:	4601      	mov	r1, r0
 8040bd8:	68bb      	ldr	r3, [r7, #8]
 8040bda:	1c5a      	adds	r2, r3, #1
 8040bdc:	60ba      	str	r2, [r7, #8]
 8040bde:	b2ca      	uxtb	r2, r1
 8040be0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040be2:	697b      	ldr	r3, [r7, #20]
 8040be4:	3301      	adds	r3, #1
 8040be6:	617b      	str	r3, [r7, #20]
 8040be8:	697a      	ldr	r2, [r7, #20]
 8040bea:	687b      	ldr	r3, [r7, #4]
 8040bec:	429a      	cmp	r2, r3
 8040bee:	dbf0      	blt.n	8040bd2 <_read+0x12>
	}

return len;
 8040bf0:	687b      	ldr	r3, [r7, #4]
}
 8040bf2:	4618      	mov	r0, r3
 8040bf4:	3718      	adds	r7, #24
 8040bf6:	46bd      	mov	sp, r7
 8040bf8:	bd80      	pop	{r7, pc}

08040bfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8040bfa:	b580      	push	{r7, lr}
 8040bfc:	b086      	sub	sp, #24
 8040bfe:	af00      	add	r7, sp, #0
 8040c00:	60f8      	str	r0, [r7, #12]
 8040c02:	60b9      	str	r1, [r7, #8]
 8040c04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040c06:	2300      	movs	r3, #0
 8040c08:	617b      	str	r3, [r7, #20]
 8040c0a:	e009      	b.n	8040c20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8040c0c:	68bb      	ldr	r3, [r7, #8]
 8040c0e:	1c5a      	adds	r2, r3, #1
 8040c10:	60ba      	str	r2, [r7, #8]
 8040c12:	781b      	ldrb	r3, [r3, #0]
 8040c14:	4618      	mov	r0, r3
 8040c16:	f7ff fe6f 	bl	80408f8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040c1a:	697b      	ldr	r3, [r7, #20]
 8040c1c:	3301      	adds	r3, #1
 8040c1e:	617b      	str	r3, [r7, #20]
 8040c20:	697a      	ldr	r2, [r7, #20]
 8040c22:	687b      	ldr	r3, [r7, #4]
 8040c24:	429a      	cmp	r2, r3
 8040c26:	dbf1      	blt.n	8040c0c <_write+0x12>
	}
	return len;
 8040c28:	687b      	ldr	r3, [r7, #4]
}
 8040c2a:	4618      	mov	r0, r3
 8040c2c:	3718      	adds	r7, #24
 8040c2e:	46bd      	mov	sp, r7
 8040c30:	bd80      	pop	{r7, pc}

08040c32 <_close>:

int _close(int file)
{
 8040c32:	b480      	push	{r7}
 8040c34:	b083      	sub	sp, #12
 8040c36:	af00      	add	r7, sp, #0
 8040c38:	6078      	str	r0, [r7, #4]
	return -1;
 8040c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8040c3e:	4618      	mov	r0, r3
 8040c40:	370c      	adds	r7, #12
 8040c42:	46bd      	mov	sp, r7
 8040c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c48:	4770      	bx	lr

08040c4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8040c4a:	b480      	push	{r7}
 8040c4c:	b083      	sub	sp, #12
 8040c4e:	af00      	add	r7, sp, #0
 8040c50:	6078      	str	r0, [r7, #4]
 8040c52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8040c54:	683b      	ldr	r3, [r7, #0]
 8040c56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8040c5a:	605a      	str	r2, [r3, #4]
	return 0;
 8040c5c:	2300      	movs	r3, #0
}
 8040c5e:	4618      	mov	r0, r3
 8040c60:	370c      	adds	r7, #12
 8040c62:	46bd      	mov	sp, r7
 8040c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c68:	4770      	bx	lr

08040c6a <_isatty>:

int _isatty(int file)
{
 8040c6a:	b480      	push	{r7}
 8040c6c:	b083      	sub	sp, #12
 8040c6e:	af00      	add	r7, sp, #0
 8040c70:	6078      	str	r0, [r7, #4]
	return 1;
 8040c72:	2301      	movs	r3, #1
}
 8040c74:	4618      	mov	r0, r3
 8040c76:	370c      	adds	r7, #12
 8040c78:	46bd      	mov	sp, r7
 8040c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c7e:	4770      	bx	lr

08040c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8040c80:	b480      	push	{r7}
 8040c82:	b085      	sub	sp, #20
 8040c84:	af00      	add	r7, sp, #0
 8040c86:	60f8      	str	r0, [r7, #12]
 8040c88:	60b9      	str	r1, [r7, #8]
 8040c8a:	607a      	str	r2, [r7, #4]
	return 0;
 8040c8c:	2300      	movs	r3, #0
}
 8040c8e:	4618      	mov	r0, r3
 8040c90:	3714      	adds	r7, #20
 8040c92:	46bd      	mov	sp, r7
 8040c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040c98:	4770      	bx	lr
	...

08040c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8040c9c:	b580      	push	{r7, lr}
 8040c9e:	b086      	sub	sp, #24
 8040ca0:	af00      	add	r7, sp, #0
 8040ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8040ca4:	4a14      	ldr	r2, [pc, #80]	; (8040cf8 <_sbrk+0x5c>)
 8040ca6:	4b15      	ldr	r3, [pc, #84]	; (8040cfc <_sbrk+0x60>)
 8040ca8:	1ad3      	subs	r3, r2, r3
 8040caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8040cac:	697b      	ldr	r3, [r7, #20]
 8040cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8040cb0:	4b13      	ldr	r3, [pc, #76]	; (8040d00 <_sbrk+0x64>)
 8040cb2:	681b      	ldr	r3, [r3, #0]
 8040cb4:	2b00      	cmp	r3, #0
 8040cb6:	d102      	bne.n	8040cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8040cb8:	4b11      	ldr	r3, [pc, #68]	; (8040d00 <_sbrk+0x64>)
 8040cba:	4a12      	ldr	r2, [pc, #72]	; (8040d04 <_sbrk+0x68>)
 8040cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8040cbe:	4b10      	ldr	r3, [pc, #64]	; (8040d00 <_sbrk+0x64>)
 8040cc0:	681a      	ldr	r2, [r3, #0]
 8040cc2:	687b      	ldr	r3, [r7, #4]
 8040cc4:	4413      	add	r3, r2
 8040cc6:	693a      	ldr	r2, [r7, #16]
 8040cc8:	429a      	cmp	r2, r3
 8040cca:	d207      	bcs.n	8040cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8040ccc:	f003 f894 	bl	8043df8 <__errno>
 8040cd0:	4603      	mov	r3, r0
 8040cd2:	220c      	movs	r2, #12
 8040cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8040cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8040cda:	e009      	b.n	8040cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8040cdc:	4b08      	ldr	r3, [pc, #32]	; (8040d00 <_sbrk+0x64>)
 8040cde:	681b      	ldr	r3, [r3, #0]
 8040ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8040ce2:	4b07      	ldr	r3, [pc, #28]	; (8040d00 <_sbrk+0x64>)
 8040ce4:	681a      	ldr	r2, [r3, #0]
 8040ce6:	687b      	ldr	r3, [r7, #4]
 8040ce8:	4413      	add	r3, r2
 8040cea:	4a05      	ldr	r2, [pc, #20]	; (8040d00 <_sbrk+0x64>)
 8040cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8040cee:	68fb      	ldr	r3, [r7, #12]
}
 8040cf0:	4618      	mov	r0, r3
 8040cf2:	3718      	adds	r7, #24
 8040cf4:	46bd      	mov	sp, r7
 8040cf6:	bd80      	pop	{r7, pc}
 8040cf8:	20080000 	.word	0x20080000
 8040cfc:	00000400 	.word	0x00000400
 8040d00:	2000008c 	.word	0x2000008c
 8040d04:	200001d8 	.word	0x200001d8

08040d08 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8040d08:	b480      	push	{r7}
 8040d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8040d0c:	4b07      	ldr	r3, [pc, #28]	; (8040d2c <SystemInit+0x24>)
 8040d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8040d12:	4a06      	ldr	r2, [pc, #24]	; (8040d2c <SystemInit+0x24>)
 8040d14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8040d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8040d1c:	4b03      	ldr	r3, [pc, #12]	; (8040d2c <SystemInit+0x24>)
 8040d1e:	4a04      	ldr	r2, [pc, #16]	; (8040d30 <SystemInit+0x28>)
 8040d20:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8040d22:	bf00      	nop
 8040d24:	46bd      	mov	sp, r7
 8040d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d2a:	4770      	bx	lr
 8040d2c:	e000ed00 	.word	0xe000ed00
 8040d30:	08040000 	.word	0x08040000

08040d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8040d34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8040d6c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8040d38:	480d      	ldr	r0, [pc, #52]	; (8040d70 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8040d3a:	490e      	ldr	r1, [pc, #56]	; (8040d74 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8040d3c:	4a0e      	ldr	r2, [pc, #56]	; (8040d78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8040d3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8040d40:	e002      	b.n	8040d48 <LoopCopyDataInit>

08040d42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8040d42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8040d44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8040d46:	3304      	adds	r3, #4

08040d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8040d48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8040d4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8040d4c:	d3f9      	bcc.n	8040d42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8040d4e:	4a0b      	ldr	r2, [pc, #44]	; (8040d7c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8040d50:	4c0b      	ldr	r4, [pc, #44]	; (8040d80 <LoopFillZerobss+0x26>)
  movs r3, #0
 8040d52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8040d54:	e001      	b.n	8040d5a <LoopFillZerobss>

08040d56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8040d56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8040d58:	3204      	adds	r2, #4

08040d5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8040d5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8040d5c:	d3fb      	bcc.n	8040d56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8040d5e:	f7ff ffd3 	bl	8040d08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8040d62:	f003 f84f 	bl	8043e04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8040d66:	f7ff fc7d 	bl	8040664 <main>
  bx  lr    
 8040d6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8040d6c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8040d70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8040d74:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8040d78:	08044f64 	.word	0x08044f64
  ldr r2, =_sbss
 8040d7c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8040d80:	200001d4 	.word	0x200001d4

08040d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8040d84:	e7fe      	b.n	8040d84 <ADC_IRQHandler>

08040d86 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8040d86:	b580      	push	{r7, lr}
 8040d88:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8040d8a:	2003      	movs	r0, #3
 8040d8c:	f000 f962 	bl	8041054 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8040d90:	2000      	movs	r0, #0
 8040d92:	f000 f805 	bl	8040da0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8040d96:	f7ff fe3f 	bl	8040a18 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8040d9a:	2300      	movs	r3, #0
}
 8040d9c:	4618      	mov	r0, r3
 8040d9e:	bd80      	pop	{r7, pc}

08040da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040da0:	b580      	push	{r7, lr}
 8040da2:	b082      	sub	sp, #8
 8040da4:	af00      	add	r7, sp, #0
 8040da6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8040da8:	4b12      	ldr	r3, [pc, #72]	; (8040df4 <HAL_InitTick+0x54>)
 8040daa:	681a      	ldr	r2, [r3, #0]
 8040dac:	4b12      	ldr	r3, [pc, #72]	; (8040df8 <HAL_InitTick+0x58>)
 8040dae:	781b      	ldrb	r3, [r3, #0]
 8040db0:	4619      	mov	r1, r3
 8040db2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8040db6:	fbb3 f3f1 	udiv	r3, r3, r1
 8040dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8040dbe:	4618      	mov	r0, r3
 8040dc0:	f000 f981 	bl	80410c6 <HAL_SYSTICK_Config>
 8040dc4:	4603      	mov	r3, r0
 8040dc6:	2b00      	cmp	r3, #0
 8040dc8:	d001      	beq.n	8040dce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8040dca:	2301      	movs	r3, #1
 8040dcc:	e00e      	b.n	8040dec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8040dce:	687b      	ldr	r3, [r7, #4]
 8040dd0:	2b0f      	cmp	r3, #15
 8040dd2:	d80a      	bhi.n	8040dea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8040dd4:	2200      	movs	r2, #0
 8040dd6:	6879      	ldr	r1, [r7, #4]
 8040dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8040ddc:	f000 f945 	bl	804106a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8040de0:	4a06      	ldr	r2, [pc, #24]	; (8040dfc <HAL_InitTick+0x5c>)
 8040de2:	687b      	ldr	r3, [r7, #4]
 8040de4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8040de6:	2300      	movs	r3, #0
 8040de8:	e000      	b.n	8040dec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8040dea:	2301      	movs	r3, #1
}
 8040dec:	4618      	mov	r0, r3
 8040dee:	3708      	adds	r7, #8
 8040df0:	46bd      	mov	sp, r7
 8040df2:	bd80      	pop	{r7, pc}
 8040df4:	20000000 	.word	0x20000000
 8040df8:	20000008 	.word	0x20000008
 8040dfc:	20000004 	.word	0x20000004

08040e00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040e00:	b480      	push	{r7}
 8040e02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8040e04:	4b06      	ldr	r3, [pc, #24]	; (8040e20 <HAL_IncTick+0x20>)
 8040e06:	781b      	ldrb	r3, [r3, #0]
 8040e08:	461a      	mov	r2, r3
 8040e0a:	4b06      	ldr	r3, [pc, #24]	; (8040e24 <HAL_IncTick+0x24>)
 8040e0c:	681b      	ldr	r3, [r3, #0]
 8040e0e:	4413      	add	r3, r2
 8040e10:	4a04      	ldr	r2, [pc, #16]	; (8040e24 <HAL_IncTick+0x24>)
 8040e12:	6013      	str	r3, [r2, #0]
}
 8040e14:	bf00      	nop
 8040e16:	46bd      	mov	sp, r7
 8040e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040e1c:	4770      	bx	lr
 8040e1e:	bf00      	nop
 8040e20:	20000008 	.word	0x20000008
 8040e24:	200001a4 	.word	0x200001a4

08040e28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8040e28:	b480      	push	{r7}
 8040e2a:	af00      	add	r7, sp, #0
  return uwTick;
 8040e2c:	4b03      	ldr	r3, [pc, #12]	; (8040e3c <HAL_GetTick+0x14>)
 8040e2e:	681b      	ldr	r3, [r3, #0]
}
 8040e30:	4618      	mov	r0, r3
 8040e32:	46bd      	mov	sp, r7
 8040e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040e38:	4770      	bx	lr
 8040e3a:	bf00      	nop
 8040e3c:	200001a4 	.word	0x200001a4

08040e40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8040e40:	b580      	push	{r7, lr}
 8040e42:	b084      	sub	sp, #16
 8040e44:	af00      	add	r7, sp, #0
 8040e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8040e48:	f7ff ffee 	bl	8040e28 <HAL_GetTick>
 8040e4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8040e4e:	687b      	ldr	r3, [r7, #4]
 8040e50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8040e52:	68fb      	ldr	r3, [r7, #12]
 8040e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8040e58:	d005      	beq.n	8040e66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8040e5a:	4b0a      	ldr	r3, [pc, #40]	; (8040e84 <HAL_Delay+0x44>)
 8040e5c:	781b      	ldrb	r3, [r3, #0]
 8040e5e:	461a      	mov	r2, r3
 8040e60:	68fb      	ldr	r3, [r7, #12]
 8040e62:	4413      	add	r3, r2
 8040e64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8040e66:	bf00      	nop
 8040e68:	f7ff ffde 	bl	8040e28 <HAL_GetTick>
 8040e6c:	4602      	mov	r2, r0
 8040e6e:	68bb      	ldr	r3, [r7, #8]
 8040e70:	1ad3      	subs	r3, r2, r3
 8040e72:	68fa      	ldr	r2, [r7, #12]
 8040e74:	429a      	cmp	r2, r3
 8040e76:	d8f7      	bhi.n	8040e68 <HAL_Delay+0x28>
  {
  }
}
 8040e78:	bf00      	nop
 8040e7a:	bf00      	nop
 8040e7c:	3710      	adds	r7, #16
 8040e7e:	46bd      	mov	sp, r7
 8040e80:	bd80      	pop	{r7, pc}
 8040e82:	bf00      	nop
 8040e84:	20000008 	.word	0x20000008

08040e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040e88:	b480      	push	{r7}
 8040e8a:	b085      	sub	sp, #20
 8040e8c:	af00      	add	r7, sp, #0
 8040e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8040e90:	687b      	ldr	r3, [r7, #4]
 8040e92:	f003 0307 	and.w	r3, r3, #7
 8040e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8040e98:	4b0b      	ldr	r3, [pc, #44]	; (8040ec8 <__NVIC_SetPriorityGrouping+0x40>)
 8040e9a:	68db      	ldr	r3, [r3, #12]
 8040e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8040e9e:	68ba      	ldr	r2, [r7, #8]
 8040ea0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8040ea4:	4013      	ands	r3, r2
 8040ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8040ea8:	68fb      	ldr	r3, [r7, #12]
 8040eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8040eac:	68bb      	ldr	r3, [r7, #8]
 8040eae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8040eb0:	4b06      	ldr	r3, [pc, #24]	; (8040ecc <__NVIC_SetPriorityGrouping+0x44>)
 8040eb2:	4313      	orrs	r3, r2
 8040eb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8040eb6:	4a04      	ldr	r2, [pc, #16]	; (8040ec8 <__NVIC_SetPriorityGrouping+0x40>)
 8040eb8:	68bb      	ldr	r3, [r7, #8]
 8040eba:	60d3      	str	r3, [r2, #12]
}
 8040ebc:	bf00      	nop
 8040ebe:	3714      	adds	r7, #20
 8040ec0:	46bd      	mov	sp, r7
 8040ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ec6:	4770      	bx	lr
 8040ec8:	e000ed00 	.word	0xe000ed00
 8040ecc:	05fa0000 	.word	0x05fa0000

08040ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8040ed0:	b480      	push	{r7}
 8040ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8040ed4:	4b04      	ldr	r3, [pc, #16]	; (8040ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8040ed6:	68db      	ldr	r3, [r3, #12]
 8040ed8:	0a1b      	lsrs	r3, r3, #8
 8040eda:	f003 0307 	and.w	r3, r3, #7
}
 8040ede:	4618      	mov	r0, r3
 8040ee0:	46bd      	mov	sp, r7
 8040ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ee6:	4770      	bx	lr
 8040ee8:	e000ed00 	.word	0xe000ed00

08040eec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8040eec:	b480      	push	{r7}
 8040eee:	b083      	sub	sp, #12
 8040ef0:	af00      	add	r7, sp, #0
 8040ef2:	4603      	mov	r3, r0
 8040ef4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040efa:	2b00      	cmp	r3, #0
 8040efc:	db0b      	blt.n	8040f16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8040efe:	79fb      	ldrb	r3, [r7, #7]
 8040f00:	f003 021f 	and.w	r2, r3, #31
 8040f04:	4907      	ldr	r1, [pc, #28]	; (8040f24 <__NVIC_EnableIRQ+0x38>)
 8040f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040f0a:	095b      	lsrs	r3, r3, #5
 8040f0c:	2001      	movs	r0, #1
 8040f0e:	fa00 f202 	lsl.w	r2, r0, r2
 8040f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8040f16:	bf00      	nop
 8040f18:	370c      	adds	r7, #12
 8040f1a:	46bd      	mov	sp, r7
 8040f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040f20:	4770      	bx	lr
 8040f22:	bf00      	nop
 8040f24:	e000e100 	.word	0xe000e100

08040f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8040f28:	b480      	push	{r7}
 8040f2a:	b083      	sub	sp, #12
 8040f2c:	af00      	add	r7, sp, #0
 8040f2e:	4603      	mov	r3, r0
 8040f30:	6039      	str	r1, [r7, #0]
 8040f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040f38:	2b00      	cmp	r3, #0
 8040f3a:	db0a      	blt.n	8040f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040f3c:	683b      	ldr	r3, [r7, #0]
 8040f3e:	b2da      	uxtb	r2, r3
 8040f40:	490c      	ldr	r1, [pc, #48]	; (8040f74 <__NVIC_SetPriority+0x4c>)
 8040f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040f46:	0112      	lsls	r2, r2, #4
 8040f48:	b2d2      	uxtb	r2, r2
 8040f4a:	440b      	add	r3, r1
 8040f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040f50:	e00a      	b.n	8040f68 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040f52:	683b      	ldr	r3, [r7, #0]
 8040f54:	b2da      	uxtb	r2, r3
 8040f56:	4908      	ldr	r1, [pc, #32]	; (8040f78 <__NVIC_SetPriority+0x50>)
 8040f58:	79fb      	ldrb	r3, [r7, #7]
 8040f5a:	f003 030f 	and.w	r3, r3, #15
 8040f5e:	3b04      	subs	r3, #4
 8040f60:	0112      	lsls	r2, r2, #4
 8040f62:	b2d2      	uxtb	r2, r2
 8040f64:	440b      	add	r3, r1
 8040f66:	761a      	strb	r2, [r3, #24]
}
 8040f68:	bf00      	nop
 8040f6a:	370c      	adds	r7, #12
 8040f6c:	46bd      	mov	sp, r7
 8040f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040f72:	4770      	bx	lr
 8040f74:	e000e100 	.word	0xe000e100
 8040f78:	e000ed00 	.word	0xe000ed00

08040f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040f7c:	b480      	push	{r7}
 8040f7e:	b089      	sub	sp, #36	; 0x24
 8040f80:	af00      	add	r7, sp, #0
 8040f82:	60f8      	str	r0, [r7, #12]
 8040f84:	60b9      	str	r1, [r7, #8]
 8040f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8040f88:	68fb      	ldr	r3, [r7, #12]
 8040f8a:	f003 0307 	and.w	r3, r3, #7
 8040f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8040f90:	69fb      	ldr	r3, [r7, #28]
 8040f92:	f1c3 0307 	rsb	r3, r3, #7
 8040f96:	2b04      	cmp	r3, #4
 8040f98:	bf28      	it	cs
 8040f9a:	2304      	movcs	r3, #4
 8040f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8040f9e:	69fb      	ldr	r3, [r7, #28]
 8040fa0:	3304      	adds	r3, #4
 8040fa2:	2b06      	cmp	r3, #6
 8040fa4:	d902      	bls.n	8040fac <NVIC_EncodePriority+0x30>
 8040fa6:	69fb      	ldr	r3, [r7, #28]
 8040fa8:	3b03      	subs	r3, #3
 8040faa:	e000      	b.n	8040fae <NVIC_EncodePriority+0x32>
 8040fac:	2300      	movs	r3, #0
 8040fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8040fb4:	69bb      	ldr	r3, [r7, #24]
 8040fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8040fba:	43da      	mvns	r2, r3
 8040fbc:	68bb      	ldr	r3, [r7, #8]
 8040fbe:	401a      	ands	r2, r3
 8040fc0:	697b      	ldr	r3, [r7, #20]
 8040fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8040fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8040fc8:	697b      	ldr	r3, [r7, #20]
 8040fca:	fa01 f303 	lsl.w	r3, r1, r3
 8040fce:	43d9      	mvns	r1, r3
 8040fd0:	687b      	ldr	r3, [r7, #4]
 8040fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040fd4:	4313      	orrs	r3, r2
         );
}
 8040fd6:	4618      	mov	r0, r3
 8040fd8:	3724      	adds	r7, #36	; 0x24
 8040fda:	46bd      	mov	sp, r7
 8040fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040fe0:	4770      	bx	lr
	...

08040fe4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8040fe4:	b480      	push	{r7}
 8040fe6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8040fe8:	f3bf 8f4f 	dsb	sy
}
 8040fec:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8040fee:	4b06      	ldr	r3, [pc, #24]	; (8041008 <__NVIC_SystemReset+0x24>)
 8040ff0:	68db      	ldr	r3, [r3, #12]
 8040ff2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8040ff6:	4904      	ldr	r1, [pc, #16]	; (8041008 <__NVIC_SystemReset+0x24>)
 8040ff8:	4b04      	ldr	r3, [pc, #16]	; (804100c <__NVIC_SystemReset+0x28>)
 8040ffa:	4313      	orrs	r3, r2
 8040ffc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8040ffe:	f3bf 8f4f 	dsb	sy
}
 8041002:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8041004:	bf00      	nop
 8041006:	e7fd      	b.n	8041004 <__NVIC_SystemReset+0x20>
 8041008:	e000ed00 	.word	0xe000ed00
 804100c:	05fa0004 	.word	0x05fa0004

08041010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8041010:	b580      	push	{r7, lr}
 8041012:	b082      	sub	sp, #8
 8041014:	af00      	add	r7, sp, #0
 8041016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8041018:	687b      	ldr	r3, [r7, #4]
 804101a:	3b01      	subs	r3, #1
 804101c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8041020:	d301      	bcc.n	8041026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8041022:	2301      	movs	r3, #1
 8041024:	e00f      	b.n	8041046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8041026:	4a0a      	ldr	r2, [pc, #40]	; (8041050 <SysTick_Config+0x40>)
 8041028:	687b      	ldr	r3, [r7, #4]
 804102a:	3b01      	subs	r3, #1
 804102c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 804102e:	210f      	movs	r1, #15
 8041030:	f04f 30ff 	mov.w	r0, #4294967295
 8041034:	f7ff ff78 	bl	8040f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8041038:	4b05      	ldr	r3, [pc, #20]	; (8041050 <SysTick_Config+0x40>)
 804103a:	2200      	movs	r2, #0
 804103c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 804103e:	4b04      	ldr	r3, [pc, #16]	; (8041050 <SysTick_Config+0x40>)
 8041040:	2207      	movs	r2, #7
 8041042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8041044:	2300      	movs	r3, #0
}
 8041046:	4618      	mov	r0, r3
 8041048:	3708      	adds	r7, #8
 804104a:	46bd      	mov	sp, r7
 804104c:	bd80      	pop	{r7, pc}
 804104e:	bf00      	nop
 8041050:	e000e010 	.word	0xe000e010

08041054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8041054:	b580      	push	{r7, lr}
 8041056:	b082      	sub	sp, #8
 8041058:	af00      	add	r7, sp, #0
 804105a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 804105c:	6878      	ldr	r0, [r7, #4]
 804105e:	f7ff ff13 	bl	8040e88 <__NVIC_SetPriorityGrouping>
}
 8041062:	bf00      	nop
 8041064:	3708      	adds	r7, #8
 8041066:	46bd      	mov	sp, r7
 8041068:	bd80      	pop	{r7, pc}

0804106a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 804106a:	b580      	push	{r7, lr}
 804106c:	b086      	sub	sp, #24
 804106e:	af00      	add	r7, sp, #0
 8041070:	4603      	mov	r3, r0
 8041072:	60b9      	str	r1, [r7, #8]
 8041074:	607a      	str	r2, [r7, #4]
 8041076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8041078:	2300      	movs	r3, #0
 804107a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 804107c:	f7ff ff28 	bl	8040ed0 <__NVIC_GetPriorityGrouping>
 8041080:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8041082:	687a      	ldr	r2, [r7, #4]
 8041084:	68b9      	ldr	r1, [r7, #8]
 8041086:	6978      	ldr	r0, [r7, #20]
 8041088:	f7ff ff78 	bl	8040f7c <NVIC_EncodePriority>
 804108c:	4602      	mov	r2, r0
 804108e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8041092:	4611      	mov	r1, r2
 8041094:	4618      	mov	r0, r3
 8041096:	f7ff ff47 	bl	8040f28 <__NVIC_SetPriority>
}
 804109a:	bf00      	nop
 804109c:	3718      	adds	r7, #24
 804109e:	46bd      	mov	sp, r7
 80410a0:	bd80      	pop	{r7, pc}

080410a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80410a2:	b580      	push	{r7, lr}
 80410a4:	b082      	sub	sp, #8
 80410a6:	af00      	add	r7, sp, #0
 80410a8:	4603      	mov	r3, r0
 80410aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80410ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80410b0:	4618      	mov	r0, r3
 80410b2:	f7ff ff1b 	bl	8040eec <__NVIC_EnableIRQ>
}
 80410b6:	bf00      	nop
 80410b8:	3708      	adds	r7, #8
 80410ba:	46bd      	mov	sp, r7
 80410bc:	bd80      	pop	{r7, pc}

080410be <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80410be:	b580      	push	{r7, lr}
 80410c0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80410c2:	f7ff ff8f 	bl	8040fe4 <__NVIC_SystemReset>

080410c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80410c6:	b580      	push	{r7, lr}
 80410c8:	b082      	sub	sp, #8
 80410ca:	af00      	add	r7, sp, #0
 80410cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80410ce:	6878      	ldr	r0, [r7, #4]
 80410d0:	f7ff ff9e 	bl	8041010 <SysTick_Config>
 80410d4:	4603      	mov	r3, r0
}
 80410d6:	4618      	mov	r0, r3
 80410d8:	3708      	adds	r7, #8
 80410da:	46bd      	mov	sp, r7
 80410dc:	bd80      	pop	{r7, pc}

080410de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80410de:	b580      	push	{r7, lr}
 80410e0:	b084      	sub	sp, #16
 80410e2:	af00      	add	r7, sp, #0
 80410e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80410e6:	687b      	ldr	r3, [r7, #4]
 80410e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80410ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80410ec:	f7ff fe9c 	bl	8040e28 <HAL_GetTick>
 80410f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80410f2:	687b      	ldr	r3, [r7, #4]
 80410f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80410f8:	b2db      	uxtb	r3, r3
 80410fa:	2b02      	cmp	r3, #2
 80410fc:	d008      	beq.n	8041110 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80410fe:	687b      	ldr	r3, [r7, #4]
 8041100:	2280      	movs	r2, #128	; 0x80
 8041102:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8041104:	687b      	ldr	r3, [r7, #4]
 8041106:	2200      	movs	r2, #0
 8041108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 804110c:	2301      	movs	r3, #1
 804110e:	e052      	b.n	80411b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8041110:	687b      	ldr	r3, [r7, #4]
 8041112:	681b      	ldr	r3, [r3, #0]
 8041114:	681a      	ldr	r2, [r3, #0]
 8041116:	687b      	ldr	r3, [r7, #4]
 8041118:	681b      	ldr	r3, [r3, #0]
 804111a:	f022 0216 	bic.w	r2, r2, #22
 804111e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8041120:	687b      	ldr	r3, [r7, #4]
 8041122:	681b      	ldr	r3, [r3, #0]
 8041124:	695a      	ldr	r2, [r3, #20]
 8041126:	687b      	ldr	r3, [r7, #4]
 8041128:	681b      	ldr	r3, [r3, #0]
 804112a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 804112e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8041130:	687b      	ldr	r3, [r7, #4]
 8041132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041134:	2b00      	cmp	r3, #0
 8041136:	d103      	bne.n	8041140 <HAL_DMA_Abort+0x62>
 8041138:	687b      	ldr	r3, [r7, #4]
 804113a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 804113c:	2b00      	cmp	r3, #0
 804113e:	d007      	beq.n	8041150 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8041140:	687b      	ldr	r3, [r7, #4]
 8041142:	681b      	ldr	r3, [r3, #0]
 8041144:	681a      	ldr	r2, [r3, #0]
 8041146:	687b      	ldr	r3, [r7, #4]
 8041148:	681b      	ldr	r3, [r3, #0]
 804114a:	f022 0208 	bic.w	r2, r2, #8
 804114e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8041150:	687b      	ldr	r3, [r7, #4]
 8041152:	681b      	ldr	r3, [r3, #0]
 8041154:	681a      	ldr	r2, [r3, #0]
 8041156:	687b      	ldr	r3, [r7, #4]
 8041158:	681b      	ldr	r3, [r3, #0]
 804115a:	f022 0201 	bic.w	r2, r2, #1
 804115e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8041160:	e013      	b.n	804118a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8041162:	f7ff fe61 	bl	8040e28 <HAL_GetTick>
 8041166:	4602      	mov	r2, r0
 8041168:	68bb      	ldr	r3, [r7, #8]
 804116a:	1ad3      	subs	r3, r2, r3
 804116c:	2b05      	cmp	r3, #5
 804116e:	d90c      	bls.n	804118a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8041170:	687b      	ldr	r3, [r7, #4]
 8041172:	2220      	movs	r2, #32
 8041174:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8041176:	687b      	ldr	r3, [r7, #4]
 8041178:	2200      	movs	r2, #0
 804117a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 804117e:	687b      	ldr	r3, [r7, #4]
 8041180:	2203      	movs	r2, #3
 8041182:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8041186:	2303      	movs	r3, #3
 8041188:	e015      	b.n	80411b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 804118a:	687b      	ldr	r3, [r7, #4]
 804118c:	681b      	ldr	r3, [r3, #0]
 804118e:	681b      	ldr	r3, [r3, #0]
 8041190:	f003 0301 	and.w	r3, r3, #1
 8041194:	2b00      	cmp	r3, #0
 8041196:	d1e4      	bne.n	8041162 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8041198:	687b      	ldr	r3, [r7, #4]
 804119a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 804119c:	223f      	movs	r2, #63	; 0x3f
 804119e:	409a      	lsls	r2, r3
 80411a0:	68fb      	ldr	r3, [r7, #12]
 80411a2:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80411a4:	687b      	ldr	r3, [r7, #4]
 80411a6:	2200      	movs	r2, #0
 80411a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80411ac:	687b      	ldr	r3, [r7, #4]
 80411ae:	2201      	movs	r2, #1
 80411b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80411b4:	2300      	movs	r3, #0
}
 80411b6:	4618      	mov	r0, r3
 80411b8:	3710      	adds	r7, #16
 80411ba:	46bd      	mov	sp, r7
 80411bc:	bd80      	pop	{r7, pc}

080411be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80411be:	b480      	push	{r7}
 80411c0:	b083      	sub	sp, #12
 80411c2:	af00      	add	r7, sp, #0
 80411c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80411c6:	687b      	ldr	r3, [r7, #4]
 80411c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80411cc:	b2db      	uxtb	r3, r3
 80411ce:	2b02      	cmp	r3, #2
 80411d0:	d004      	beq.n	80411dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80411d2:	687b      	ldr	r3, [r7, #4]
 80411d4:	2280      	movs	r2, #128	; 0x80
 80411d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80411d8:	2301      	movs	r3, #1
 80411da:	e00c      	b.n	80411f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80411dc:	687b      	ldr	r3, [r7, #4]
 80411de:	2205      	movs	r2, #5
 80411e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80411e4:	687b      	ldr	r3, [r7, #4]
 80411e6:	681b      	ldr	r3, [r3, #0]
 80411e8:	681a      	ldr	r2, [r3, #0]
 80411ea:	687b      	ldr	r3, [r7, #4]
 80411ec:	681b      	ldr	r3, [r3, #0]
 80411ee:	f022 0201 	bic.w	r2, r2, #1
 80411f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80411f4:	2300      	movs	r3, #0
}
 80411f6:	4618      	mov	r0, r3
 80411f8:	370c      	adds	r7, #12
 80411fa:	46bd      	mov	sp, r7
 80411fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041200:	4770      	bx	lr
	...

08041204 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8041204:	b580      	push	{r7, lr}
 8041206:	b086      	sub	sp, #24
 8041208:	af00      	add	r7, sp, #0
 804120a:	60f8      	str	r0, [r7, #12]
 804120c:	60b9      	str	r1, [r7, #8]
 804120e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8041212:	2301      	movs	r3, #1
 8041214:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8041216:	4b27      	ldr	r3, [pc, #156]	; (80412b4 <HAL_FLASH_Program+0xb0>)
 8041218:	7d1b      	ldrb	r3, [r3, #20]
 804121a:	2b01      	cmp	r3, #1
 804121c:	d101      	bne.n	8041222 <HAL_FLASH_Program+0x1e>
 804121e:	2302      	movs	r3, #2
 8041220:	e043      	b.n	80412aa <HAL_FLASH_Program+0xa6>
 8041222:	4b24      	ldr	r3, [pc, #144]	; (80412b4 <HAL_FLASH_Program+0xb0>)
 8041224:	2201      	movs	r2, #1
 8041226:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041228:	f24c 3050 	movw	r0, #50000	; 0xc350
 804122c:	f000 f878 	bl	8041320 <FLASH_WaitForLastOperation>
 8041230:	4603      	mov	r3, r0
 8041232:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8041234:	7dfb      	ldrb	r3, [r7, #23]
 8041236:	2b00      	cmp	r3, #0
 8041238:	d133      	bne.n	80412a2 <HAL_FLASH_Program+0x9e>
 804123a:	68fb      	ldr	r3, [r7, #12]
 804123c:	2b03      	cmp	r3, #3
 804123e:	d823      	bhi.n	8041288 <HAL_FLASH_Program+0x84>
 8041240:	a201      	add	r2, pc, #4	; (adr r2, 8041248 <HAL_FLASH_Program+0x44>)
 8041242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8041246:	bf00      	nop
 8041248:	08041259 	.word	0x08041259
 804124c:	08041265 	.word	0x08041265
 8041250:	08041271 	.word	0x08041271
 8041254:	0804127d 	.word	0x0804127d
    switch(TypeProgram)
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8041258:	783b      	ldrb	r3, [r7, #0]
 804125a:	4619      	mov	r1, r3
 804125c:	68b8      	ldr	r0, [r7, #8]
 804125e:	f000 f921 	bl	80414a4 <FLASH_Program_Byte>
        break;
 8041262:	e012      	b.n	804128a <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8041264:	883b      	ldrh	r3, [r7, #0]
 8041266:	4619      	mov	r1, r3
 8041268:	68b8      	ldr	r0, [r7, #8]
 804126a:	f000 f8f5 	bl	8041458 <FLASH_Program_HalfWord>
        break;
 804126e:	e00c      	b.n	804128a <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8041270:	683b      	ldr	r3, [r7, #0]
 8041272:	4619      	mov	r1, r3
 8041274:	68b8      	ldr	r0, [r7, #8]
 8041276:	f000 f8c9 	bl	804140c <FLASH_Program_Word>
        break;
 804127a:	e006      	b.n	804128a <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 804127c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8041280:	68b8      	ldr	r0, [r7, #8]
 8041282:	f000 f88d 	bl	80413a0 <FLASH_Program_DoubleWord>
        break;
 8041286:	e000      	b.n	804128a <HAL_FLASH_Program+0x86>
      }
      default :
        break;
 8041288:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 804128a:	f24c 3050 	movw	r0, #50000	; 0xc350
 804128e:	f000 f847 	bl	8041320 <FLASH_WaitForLastOperation>
 8041292:	4603      	mov	r3, r0
 8041294:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8041296:	4b08      	ldr	r3, [pc, #32]	; (80412b8 <HAL_FLASH_Program+0xb4>)
 8041298:	691b      	ldr	r3, [r3, #16]
 804129a:	4a07      	ldr	r2, [pc, #28]	; (80412b8 <HAL_FLASH_Program+0xb4>)
 804129c:	f023 0301 	bic.w	r3, r3, #1
 80412a0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80412a2:	4b04      	ldr	r3, [pc, #16]	; (80412b4 <HAL_FLASH_Program+0xb0>)
 80412a4:	2200      	movs	r2, #0
 80412a6:	751a      	strb	r2, [r3, #20]

  return status;
 80412a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80412aa:	4618      	mov	r0, r3
 80412ac:	3718      	adds	r7, #24
 80412ae:	46bd      	mov	sp, r7
 80412b0:	bd80      	pop	{r7, pc}
 80412b2:	bf00      	nop
 80412b4:	200001a8 	.word	0x200001a8
 80412b8:	40023c00 	.word	0x40023c00

080412bc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80412bc:	b480      	push	{r7}
 80412be:	b083      	sub	sp, #12
 80412c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80412c2:	2300      	movs	r3, #0
 80412c4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80412c6:	4b0b      	ldr	r3, [pc, #44]	; (80412f4 <HAL_FLASH_Unlock+0x38>)
 80412c8:	691b      	ldr	r3, [r3, #16]
 80412ca:	2b00      	cmp	r3, #0
 80412cc:	da0b      	bge.n	80412e6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80412ce:	4b09      	ldr	r3, [pc, #36]	; (80412f4 <HAL_FLASH_Unlock+0x38>)
 80412d0:	4a09      	ldr	r2, [pc, #36]	; (80412f8 <HAL_FLASH_Unlock+0x3c>)
 80412d2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80412d4:	4b07      	ldr	r3, [pc, #28]	; (80412f4 <HAL_FLASH_Unlock+0x38>)
 80412d6:	4a09      	ldr	r2, [pc, #36]	; (80412fc <HAL_FLASH_Unlock+0x40>)
 80412d8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80412da:	4b06      	ldr	r3, [pc, #24]	; (80412f4 <HAL_FLASH_Unlock+0x38>)
 80412dc:	691b      	ldr	r3, [r3, #16]
 80412de:	2b00      	cmp	r3, #0
 80412e0:	da01      	bge.n	80412e6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80412e2:	2301      	movs	r3, #1
 80412e4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80412e6:	79fb      	ldrb	r3, [r7, #7]
}
 80412e8:	4618      	mov	r0, r3
 80412ea:	370c      	adds	r7, #12
 80412ec:	46bd      	mov	sp, r7
 80412ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80412f2:	4770      	bx	lr
 80412f4:	40023c00 	.word	0x40023c00
 80412f8:	45670123 	.word	0x45670123
 80412fc:	cdef89ab 	.word	0xcdef89ab

08041300 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8041300:	b480      	push	{r7}
 8041302:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8041304:	4b05      	ldr	r3, [pc, #20]	; (804131c <HAL_FLASH_Lock+0x1c>)
 8041306:	691b      	ldr	r3, [r3, #16]
 8041308:	4a04      	ldr	r2, [pc, #16]	; (804131c <HAL_FLASH_Lock+0x1c>)
 804130a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 804130e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8041310:	2300      	movs	r3, #0
}
 8041312:	4618      	mov	r0, r3
 8041314:	46bd      	mov	sp, r7
 8041316:	f85d 7b04 	ldr.w	r7, [sp], #4
 804131a:	4770      	bx	lr
 804131c:	40023c00 	.word	0x40023c00

08041320 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8041320:	b580      	push	{r7, lr}
 8041322:	b084      	sub	sp, #16
 8041324:	af00      	add	r7, sp, #0
 8041326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8041328:	2300      	movs	r3, #0
 804132a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 804132c:	4b1a      	ldr	r3, [pc, #104]	; (8041398 <FLASH_WaitForLastOperation+0x78>)
 804132e:	2200      	movs	r2, #0
 8041330:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8041332:	f7ff fd79 	bl	8040e28 <HAL_GetTick>
 8041336:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8041338:	e010      	b.n	804135c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 804133a:	687b      	ldr	r3, [r7, #4]
 804133c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8041340:	d00c      	beq.n	804135c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8041342:	687b      	ldr	r3, [r7, #4]
 8041344:	2b00      	cmp	r3, #0
 8041346:	d007      	beq.n	8041358 <FLASH_WaitForLastOperation+0x38>
 8041348:	f7ff fd6e 	bl	8040e28 <HAL_GetTick>
 804134c:	4602      	mov	r2, r0
 804134e:	68fb      	ldr	r3, [r7, #12]
 8041350:	1ad3      	subs	r3, r2, r3
 8041352:	687a      	ldr	r2, [r7, #4]
 8041354:	429a      	cmp	r2, r3
 8041356:	d201      	bcs.n	804135c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8041358:	2303      	movs	r3, #3
 804135a:	e019      	b.n	8041390 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 804135c:	4b0f      	ldr	r3, [pc, #60]	; (804139c <FLASH_WaitForLastOperation+0x7c>)
 804135e:	68db      	ldr	r3, [r3, #12]
 8041360:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8041364:	2b00      	cmp	r3, #0
 8041366:	d1e8      	bne.n	804133a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8041368:	4b0c      	ldr	r3, [pc, #48]	; (804139c <FLASH_WaitForLastOperation+0x7c>)
 804136a:	68db      	ldr	r3, [r3, #12]
 804136c:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8041370:	2b00      	cmp	r3, #0
 8041372:	d003      	beq.n	804137c <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8041374:	f000 f8ba 	bl	80414ec <FLASH_SetErrorCode>
    return HAL_ERROR;
 8041378:	2301      	movs	r3, #1
 804137a:	e009      	b.n	8041390 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 804137c:	4b07      	ldr	r3, [pc, #28]	; (804139c <FLASH_WaitForLastOperation+0x7c>)
 804137e:	68db      	ldr	r3, [r3, #12]
 8041380:	f003 0301 	and.w	r3, r3, #1
 8041384:	2b00      	cmp	r3, #0
 8041386:	d002      	beq.n	804138e <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8041388:	4b04      	ldr	r3, [pc, #16]	; (804139c <FLASH_WaitForLastOperation+0x7c>)
 804138a:	2201      	movs	r2, #1
 804138c:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 804138e:	2300      	movs	r3, #0
  
}  
 8041390:	4618      	mov	r0, r3
 8041392:	3710      	adds	r7, #16
 8041394:	46bd      	mov	sp, r7
 8041396:	bd80      	pop	{r7, pc}
 8041398:	200001a8 	.word	0x200001a8
 804139c:	40023c00 	.word	0x40023c00

080413a0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80413a0:	b480      	push	{r7}
 80413a2:	b085      	sub	sp, #20
 80413a4:	af00      	add	r7, sp, #0
 80413a6:	60f8      	str	r0, [r7, #12]
 80413a8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80413ac:	4b16      	ldr	r3, [pc, #88]	; (8041408 <FLASH_Program_DoubleWord+0x68>)
 80413ae:	691b      	ldr	r3, [r3, #16]
 80413b0:	4a15      	ldr	r2, [pc, #84]	; (8041408 <FLASH_Program_DoubleWord+0x68>)
 80413b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80413b6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80413b8:	4b13      	ldr	r3, [pc, #76]	; (8041408 <FLASH_Program_DoubleWord+0x68>)
 80413ba:	691b      	ldr	r3, [r3, #16]
 80413bc:	4a12      	ldr	r2, [pc, #72]	; (8041408 <FLASH_Program_DoubleWord+0x68>)
 80413be:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80413c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80413c4:	4b10      	ldr	r3, [pc, #64]	; (8041408 <FLASH_Program_DoubleWord+0x68>)
 80413c6:	691b      	ldr	r3, [r3, #16]
 80413c8:	4a0f      	ldr	r2, [pc, #60]	; (8041408 <FLASH_Program_DoubleWord+0x68>)
 80413ca:	f043 0301 	orr.w	r3, r3, #1
 80413ce:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80413d0:	68fb      	ldr	r3, [r7, #12]
 80413d2:	683a      	ldr	r2, [r7, #0]
 80413d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80413d6:	f3bf 8f6f 	isb	sy
}
 80413da:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80413dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80413e0:	f04f 0200 	mov.w	r2, #0
 80413e4:	f04f 0300 	mov.w	r3, #0
 80413e8:	000a      	movs	r2, r1
 80413ea:	2300      	movs	r3, #0
 80413ec:	68f9      	ldr	r1, [r7, #12]
 80413ee:	3104      	adds	r1, #4
 80413f0:	4613      	mov	r3, r2
 80413f2:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80413f4:	f3bf 8f4f 	dsb	sy
}
 80413f8:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80413fa:	bf00      	nop
 80413fc:	3714      	adds	r7, #20
 80413fe:	46bd      	mov	sp, r7
 8041400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041404:	4770      	bx	lr
 8041406:	bf00      	nop
 8041408:	40023c00 	.word	0x40023c00

0804140c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 804140c:	b480      	push	{r7}
 804140e:	b083      	sub	sp, #12
 8041410:	af00      	add	r7, sp, #0
 8041412:	6078      	str	r0, [r7, #4]
 8041414:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8041416:	4b0f      	ldr	r3, [pc, #60]	; (8041454 <FLASH_Program_Word+0x48>)
 8041418:	691b      	ldr	r3, [r3, #16]
 804141a:	4a0e      	ldr	r2, [pc, #56]	; (8041454 <FLASH_Program_Word+0x48>)
 804141c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8041420:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8041422:	4b0c      	ldr	r3, [pc, #48]	; (8041454 <FLASH_Program_Word+0x48>)
 8041424:	691b      	ldr	r3, [r3, #16]
 8041426:	4a0b      	ldr	r2, [pc, #44]	; (8041454 <FLASH_Program_Word+0x48>)
 8041428:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 804142c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 804142e:	4b09      	ldr	r3, [pc, #36]	; (8041454 <FLASH_Program_Word+0x48>)
 8041430:	691b      	ldr	r3, [r3, #16]
 8041432:	4a08      	ldr	r2, [pc, #32]	; (8041454 <FLASH_Program_Word+0x48>)
 8041434:	f043 0301 	orr.w	r3, r3, #1
 8041438:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 804143a:	687b      	ldr	r3, [r7, #4]
 804143c:	683a      	ldr	r2, [r7, #0]
 804143e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8041440:	f3bf 8f4f 	dsb	sy
}
 8041444:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8041446:	bf00      	nop
 8041448:	370c      	adds	r7, #12
 804144a:	46bd      	mov	sp, r7
 804144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041450:	4770      	bx	lr
 8041452:	bf00      	nop
 8041454:	40023c00 	.word	0x40023c00

08041458 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8041458:	b480      	push	{r7}
 804145a:	b083      	sub	sp, #12
 804145c:	af00      	add	r7, sp, #0
 804145e:	6078      	str	r0, [r7, #4]
 8041460:	460b      	mov	r3, r1
 8041462:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8041464:	4b0e      	ldr	r3, [pc, #56]	; (80414a0 <FLASH_Program_HalfWord+0x48>)
 8041466:	691b      	ldr	r3, [r3, #16]
 8041468:	4a0d      	ldr	r2, [pc, #52]	; (80414a0 <FLASH_Program_HalfWord+0x48>)
 804146a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 804146e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8041470:	4b0b      	ldr	r3, [pc, #44]	; (80414a0 <FLASH_Program_HalfWord+0x48>)
 8041472:	691b      	ldr	r3, [r3, #16]
 8041474:	4a0a      	ldr	r2, [pc, #40]	; (80414a0 <FLASH_Program_HalfWord+0x48>)
 8041476:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 804147a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 804147c:	4b08      	ldr	r3, [pc, #32]	; (80414a0 <FLASH_Program_HalfWord+0x48>)
 804147e:	691b      	ldr	r3, [r3, #16]
 8041480:	4a07      	ldr	r2, [pc, #28]	; (80414a0 <FLASH_Program_HalfWord+0x48>)
 8041482:	f043 0301 	orr.w	r3, r3, #1
 8041486:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8041488:	687b      	ldr	r3, [r7, #4]
 804148a:	887a      	ldrh	r2, [r7, #2]
 804148c:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 804148e:	f3bf 8f4f 	dsb	sy
}
 8041492:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8041494:	bf00      	nop
 8041496:	370c      	adds	r7, #12
 8041498:	46bd      	mov	sp, r7
 804149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804149e:	4770      	bx	lr
 80414a0:	40023c00 	.word	0x40023c00

080414a4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80414a4:	b480      	push	{r7}
 80414a6:	b083      	sub	sp, #12
 80414a8:	af00      	add	r7, sp, #0
 80414aa:	6078      	str	r0, [r7, #4]
 80414ac:	460b      	mov	r3, r1
 80414ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 80414b0:	4b0d      	ldr	r3, [pc, #52]	; (80414e8 <FLASH_Program_Byte+0x44>)
 80414b2:	691b      	ldr	r3, [r3, #16]
 80414b4:	4a0c      	ldr	r2, [pc, #48]	; (80414e8 <FLASH_Program_Byte+0x44>)
 80414b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80414ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80414bc:	4b0a      	ldr	r3, [pc, #40]	; (80414e8 <FLASH_Program_Byte+0x44>)
 80414be:	4a0a      	ldr	r2, [pc, #40]	; (80414e8 <FLASH_Program_Byte+0x44>)
 80414c0:	691b      	ldr	r3, [r3, #16]
 80414c2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80414c4:	4b08      	ldr	r3, [pc, #32]	; (80414e8 <FLASH_Program_Byte+0x44>)
 80414c6:	691b      	ldr	r3, [r3, #16]
 80414c8:	4a07      	ldr	r2, [pc, #28]	; (80414e8 <FLASH_Program_Byte+0x44>)
 80414ca:	f043 0301 	orr.w	r3, r3, #1
 80414ce:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80414d0:	687b      	ldr	r3, [r7, #4]
 80414d2:	78fa      	ldrb	r2, [r7, #3]
 80414d4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80414d6:	f3bf 8f4f 	dsb	sy
}
 80414da:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80414dc:	bf00      	nop
 80414de:	370c      	adds	r7, #12
 80414e0:	46bd      	mov	sp, r7
 80414e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80414e6:	4770      	bx	lr
 80414e8:	40023c00 	.word	0x40023c00

080414ec <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80414ec:	b480      	push	{r7}
 80414ee:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80414f0:	4b21      	ldr	r3, [pc, #132]	; (8041578 <FLASH_SetErrorCode+0x8c>)
 80414f2:	68db      	ldr	r3, [r3, #12]
 80414f4:	f003 0302 	and.w	r3, r3, #2
 80414f8:	2b00      	cmp	r3, #0
 80414fa:	d005      	beq.n	8041508 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80414fc:	4b1f      	ldr	r3, [pc, #124]	; (804157c <FLASH_SetErrorCode+0x90>)
 80414fe:	699b      	ldr	r3, [r3, #24]
 8041500:	f043 0320 	orr.w	r3, r3, #32
 8041504:	4a1d      	ldr	r2, [pc, #116]	; (804157c <FLASH_SetErrorCode+0x90>)
 8041506:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8041508:	4b1b      	ldr	r3, [pc, #108]	; (8041578 <FLASH_SetErrorCode+0x8c>)
 804150a:	68db      	ldr	r3, [r3, #12]
 804150c:	f003 0310 	and.w	r3, r3, #16
 8041510:	2b00      	cmp	r3, #0
 8041512:	d005      	beq.n	8041520 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8041514:	4b19      	ldr	r3, [pc, #100]	; (804157c <FLASH_SetErrorCode+0x90>)
 8041516:	699b      	ldr	r3, [r3, #24]
 8041518:	f043 0310 	orr.w	r3, r3, #16
 804151c:	4a17      	ldr	r2, [pc, #92]	; (804157c <FLASH_SetErrorCode+0x90>)
 804151e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8041520:	4b15      	ldr	r3, [pc, #84]	; (8041578 <FLASH_SetErrorCode+0x8c>)
 8041522:	68db      	ldr	r3, [r3, #12]
 8041524:	f003 0320 	and.w	r3, r3, #32
 8041528:	2b00      	cmp	r3, #0
 804152a:	d005      	beq.n	8041538 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 804152c:	4b13      	ldr	r3, [pc, #76]	; (804157c <FLASH_SetErrorCode+0x90>)
 804152e:	699b      	ldr	r3, [r3, #24]
 8041530:	f043 0308 	orr.w	r3, r3, #8
 8041534:	4a11      	ldr	r2, [pc, #68]	; (804157c <FLASH_SetErrorCode+0x90>)
 8041536:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8041538:	4b0f      	ldr	r3, [pc, #60]	; (8041578 <FLASH_SetErrorCode+0x8c>)
 804153a:	68db      	ldr	r3, [r3, #12]
 804153c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8041540:	2b00      	cmp	r3, #0
 8041542:	d005      	beq.n	8041550 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8041544:	4b0d      	ldr	r3, [pc, #52]	; (804157c <FLASH_SetErrorCode+0x90>)
 8041546:	699b      	ldr	r3, [r3, #24]
 8041548:	f043 0304 	orr.w	r3, r3, #4
 804154c:	4a0b      	ldr	r2, [pc, #44]	; (804157c <FLASH_SetErrorCode+0x90>)
 804154e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8041550:	4b09      	ldr	r3, [pc, #36]	; (8041578 <FLASH_SetErrorCode+0x8c>)
 8041552:	68db      	ldr	r3, [r3, #12]
 8041554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8041558:	2b00      	cmp	r3, #0
 804155a:	d005      	beq.n	8041568 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 804155c:	4b07      	ldr	r3, [pc, #28]	; (804157c <FLASH_SetErrorCode+0x90>)
 804155e:	699b      	ldr	r3, [r3, #24]
 8041560:	f043 0302 	orr.w	r3, r3, #2
 8041564:	4a05      	ldr	r2, [pc, #20]	; (804157c <FLASH_SetErrorCode+0x90>)
 8041566:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8041568:	4b03      	ldr	r3, [pc, #12]	; (8041578 <FLASH_SetErrorCode+0x8c>)
 804156a:	22f2      	movs	r2, #242	; 0xf2
 804156c:	60da      	str	r2, [r3, #12]
}
 804156e:	bf00      	nop
 8041570:	46bd      	mov	sp, r7
 8041572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041576:	4770      	bx	lr
 8041578:	40023c00 	.word	0x40023c00
 804157c:	200001a8 	.word	0x200001a8

08041580 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8041580:	b580      	push	{r7, lr}
 8041582:	b084      	sub	sp, #16
 8041584:	af00      	add	r7, sp, #0
 8041586:	6078      	str	r0, [r7, #4]
 8041588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 804158a:	2301      	movs	r3, #1
 804158c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0;
 804158e:	2300      	movs	r3, #0
 8041590:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8041592:	4b30      	ldr	r3, [pc, #192]	; (8041654 <HAL_FLASHEx_Erase+0xd4>)
 8041594:	7d1b      	ldrb	r3, [r3, #20]
 8041596:	2b01      	cmp	r3, #1
 8041598:	d101      	bne.n	804159e <HAL_FLASHEx_Erase+0x1e>
 804159a:	2302      	movs	r3, #2
 804159c:	e056      	b.n	804164c <HAL_FLASHEx_Erase+0xcc>
 804159e:	4b2d      	ldr	r3, [pc, #180]	; (8041654 <HAL_FLASHEx_Erase+0xd4>)
 80415a0:	2201      	movs	r2, #1
 80415a2:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80415a4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80415a8:	f7ff feba 	bl	8041320 <FLASH_WaitForLastOperation>
 80415ac:	4603      	mov	r3, r0
 80415ae:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80415b0:	7bfb      	ldrb	r3, [r7, #15]
 80415b2:	2b00      	cmp	r3, #0
 80415b4:	d146      	bne.n	8041644 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80415b6:	683b      	ldr	r3, [r7, #0]
 80415b8:	f04f 32ff 	mov.w	r2, #4294967295
 80415bc:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80415be:	687b      	ldr	r3, [r7, #4]
 80415c0:	681b      	ldr	r3, [r3, #0]
 80415c2:	2b01      	cmp	r3, #1
 80415c4:	d115      	bne.n	80415f2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80415c6:	687b      	ldr	r3, [r7, #4]
 80415c8:	691b      	ldr	r3, [r3, #16]
 80415ca:	b2da      	uxtb	r2, r3
 80415cc:	687b      	ldr	r3, [r7, #4]
 80415ce:	685b      	ldr	r3, [r3, #4]
 80415d0:	4619      	mov	r1, r3
 80415d2:	4610      	mov	r0, r2
 80415d4:	f000 f844 	bl	8041660 <FLASH_MassErase>
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80415d8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80415dc:	f7ff fea0 	bl	8041320 <FLASH_WaitForLastOperation>
 80415e0:	4603      	mov	r3, r0
 80415e2:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80415e4:	4b1c      	ldr	r3, [pc, #112]	; (8041658 <HAL_FLASHEx_Erase+0xd8>)
 80415e6:	691a      	ldr	r2, [r3, #16]
 80415e8:	491b      	ldr	r1, [pc, #108]	; (8041658 <HAL_FLASHEx_Erase+0xd8>)
 80415ea:	4b1c      	ldr	r3, [pc, #112]	; (804165c <HAL_FLASHEx_Erase+0xdc>)
 80415ec:	4013      	ands	r3, r2
 80415ee:	610b      	str	r3, [r1, #16]
 80415f0:	e028      	b.n	8041644 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80415f2:	687b      	ldr	r3, [r7, #4]
 80415f4:	689b      	ldr	r3, [r3, #8]
 80415f6:	60bb      	str	r3, [r7, #8]
 80415f8:	e01c      	b.n	8041634 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80415fa:	687b      	ldr	r3, [r7, #4]
 80415fc:	691b      	ldr	r3, [r3, #16]
 80415fe:	b2db      	uxtb	r3, r3
 8041600:	4619      	mov	r1, r3
 8041602:	68b8      	ldr	r0, [r7, #8]
 8041604:	f000 f868 	bl	80416d8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041608:	f24c 3050 	movw	r0, #50000	; 0xc350
 804160c:	f7ff fe88 	bl	8041320 <FLASH_WaitForLastOperation>
 8041610:	4603      	mov	r3, r0
 8041612:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8041614:	4b10      	ldr	r3, [pc, #64]	; (8041658 <HAL_FLASHEx_Erase+0xd8>)
 8041616:	691b      	ldr	r3, [r3, #16]
 8041618:	4a0f      	ldr	r2, [pc, #60]	; (8041658 <HAL_FLASHEx_Erase+0xd8>)
 804161a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 804161e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8041620:	7bfb      	ldrb	r3, [r7, #15]
 8041622:	2b00      	cmp	r3, #0
 8041624:	d003      	beq.n	804162e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8041626:	683b      	ldr	r3, [r7, #0]
 8041628:	68ba      	ldr	r2, [r7, #8]
 804162a:	601a      	str	r2, [r3, #0]
          break;
 804162c:	e00a      	b.n	8041644 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 804162e:	68bb      	ldr	r3, [r7, #8]
 8041630:	3301      	adds	r3, #1
 8041632:	60bb      	str	r3, [r7, #8]
 8041634:	687b      	ldr	r3, [r7, #4]
 8041636:	68da      	ldr	r2, [r3, #12]
 8041638:	687b      	ldr	r3, [r7, #4]
 804163a:	689b      	ldr	r3, [r3, #8]
 804163c:	4413      	add	r3, r2
 804163e:	68ba      	ldr	r2, [r7, #8]
 8041640:	429a      	cmp	r2, r3
 8041642:	d3da      	bcc.n	80415fa <HAL_FLASHEx_Erase+0x7a>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8041644:	4b03      	ldr	r3, [pc, #12]	; (8041654 <HAL_FLASHEx_Erase+0xd4>)
 8041646:	2200      	movs	r2, #0
 8041648:	751a      	strb	r2, [r3, #20]

  return status;
 804164a:	7bfb      	ldrb	r3, [r7, #15]
}
 804164c:	4618      	mov	r0, r3
 804164e:	3710      	adds	r7, #16
 8041650:	46bd      	mov	sp, r7
 8041652:	bd80      	pop	{r7, pc}
 8041654:	200001a8 	.word	0x200001a8
 8041658:	40023c00 	.word	0x40023c00
 804165c:	ffff7ffb 	.word	0xffff7ffb

08041660 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8041660:	b480      	push	{r7}
 8041662:	b083      	sub	sp, #12
 8041664:	af00      	add	r7, sp, #0
 8041666:	4603      	mov	r3, r0
 8041668:	6039      	str	r1, [r7, #0]
 804166a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 804166c:	4b19      	ldr	r3, [pc, #100]	; (80416d4 <FLASH_MassErase+0x74>)
 804166e:	691b      	ldr	r3, [r3, #16]
 8041670:	4a18      	ldr	r2, [pc, #96]	; (80416d4 <FLASH_MassErase+0x74>)
 8041672:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8041676:	6113      	str	r3, [r2, #16]
  if(Banks == FLASH_BANK_BOTH)
 8041678:	683b      	ldr	r3, [r7, #0]
 804167a:	2b03      	cmp	r3, #3
 804167c:	d107      	bne.n	804168e <FLASH_MassErase+0x2e>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 804167e:	4b15      	ldr	r3, [pc, #84]	; (80416d4 <FLASH_MassErase+0x74>)
 8041680:	691a      	ldr	r2, [r3, #16]
 8041682:	4914      	ldr	r1, [pc, #80]	; (80416d4 <FLASH_MassErase+0x74>)
 8041684:	f248 0304 	movw	r3, #32772	; 0x8004
 8041688:	4313      	orrs	r3, r2
 804168a:	610b      	str	r3, [r1, #16]
 804168c:	e00f      	b.n	80416ae <FLASH_MassErase+0x4e>
  }
  else if(Banks == FLASH_BANK_2)
 804168e:	683b      	ldr	r3, [r7, #0]
 8041690:	2b02      	cmp	r3, #2
 8041692:	d106      	bne.n	80416a2 <FLASH_MassErase+0x42>
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8041694:	4b0f      	ldr	r3, [pc, #60]	; (80416d4 <FLASH_MassErase+0x74>)
 8041696:	691b      	ldr	r3, [r3, #16]
 8041698:	4a0e      	ldr	r2, [pc, #56]	; (80416d4 <FLASH_MassErase+0x74>)
 804169a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 804169e:	6113      	str	r3, [r2, #16]
 80416a0:	e005      	b.n	80416ae <FLASH_MassErase+0x4e>
  }
  else
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;    
 80416a2:	4b0c      	ldr	r3, [pc, #48]	; (80416d4 <FLASH_MassErase+0x74>)
 80416a4:	691b      	ldr	r3, [r3, #16]
 80416a6:	4a0b      	ldr	r2, [pc, #44]	; (80416d4 <FLASH_MassErase+0x74>)
 80416a8:	f043 0304 	orr.w	r3, r3, #4
 80416ac:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 80416ae:	4b09      	ldr	r3, [pc, #36]	; (80416d4 <FLASH_MassErase+0x74>)
 80416b0:	691a      	ldr	r2, [r3, #16]
 80416b2:	79fb      	ldrb	r3, [r7, #7]
 80416b4:	021b      	lsls	r3, r3, #8
 80416b6:	4313      	orrs	r3, r2
 80416b8:	4a06      	ldr	r2, [pc, #24]	; (80416d4 <FLASH_MassErase+0x74>)
 80416ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80416be:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80416c0:	f3bf 8f4f 	dsb	sy
}
 80416c4:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80416c6:	bf00      	nop
 80416c8:	370c      	adds	r7, #12
 80416ca:	46bd      	mov	sp, r7
 80416cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80416d0:	4770      	bx	lr
 80416d2:	bf00      	nop
 80416d4:	40023c00 	.word	0x40023c00

080416d8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80416d8:	b480      	push	{r7}
 80416da:	b085      	sub	sp, #20
 80416dc:	af00      	add	r7, sp, #0
 80416de:	6078      	str	r0, [r7, #4]
 80416e0:	460b      	mov	r3, r1
 80416e2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 80416e4:	2300      	movs	r3, #0
 80416e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80416e8:	78fb      	ldrb	r3, [r7, #3]
 80416ea:	2b00      	cmp	r3, #0
 80416ec:	d102      	bne.n	80416f4 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80416ee:	2300      	movs	r3, #0
 80416f0:	60fb      	str	r3, [r7, #12]
 80416f2:	e010      	b.n	8041716 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80416f4:	78fb      	ldrb	r3, [r7, #3]
 80416f6:	2b01      	cmp	r3, #1
 80416f8:	d103      	bne.n	8041702 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80416fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80416fe:	60fb      	str	r3, [r7, #12]
 8041700:	e009      	b.n	8041716 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8041702:	78fb      	ldrb	r3, [r7, #3]
 8041704:	2b02      	cmp	r3, #2
 8041706:	d103      	bne.n	8041710 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8041708:	f44f 7300 	mov.w	r3, #512	; 0x200
 804170c:	60fb      	str	r3, [r7, #12]
 804170e:	e002      	b.n	8041716 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8041710:	f44f 7340 	mov.w	r3, #768	; 0x300
 8041714:	60fb      	str	r3, [r7, #12]
  }
  
  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8041716:	687b      	ldr	r3, [r7, #4]
 8041718:	2b0b      	cmp	r3, #11
 804171a:	d902      	bls.n	8041722 <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4;
 804171c:	687b      	ldr	r3, [r7, #4]
 804171e:	3304      	adds	r3, #4
 8041720:	607b      	str	r3, [r7, #4]
  }  

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8041722:	4b15      	ldr	r3, [pc, #84]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 8041724:	691b      	ldr	r3, [r3, #16]
 8041726:	4a14      	ldr	r2, [pc, #80]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 8041728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 804172c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 804172e:	4b12      	ldr	r3, [pc, #72]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 8041730:	691a      	ldr	r2, [r3, #16]
 8041732:	4911      	ldr	r1, [pc, #68]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 8041734:	68fb      	ldr	r3, [r7, #12]
 8041736:	4313      	orrs	r3, r2
 8041738:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 804173a:	4b0f      	ldr	r3, [pc, #60]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 804173c:	691b      	ldr	r3, [r3, #16]
 804173e:	4a0e      	ldr	r2, [pc, #56]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 8041740:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8041744:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8041746:	4b0c      	ldr	r3, [pc, #48]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 8041748:	691a      	ldr	r2, [r3, #16]
 804174a:	687b      	ldr	r3, [r7, #4]
 804174c:	00db      	lsls	r3, r3, #3
 804174e:	4313      	orrs	r3, r2
 8041750:	4a09      	ldr	r2, [pc, #36]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 8041752:	f043 0302 	orr.w	r3, r3, #2
 8041756:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8041758:	4b07      	ldr	r3, [pc, #28]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 804175a:	691b      	ldr	r3, [r3, #16]
 804175c:	4a06      	ldr	r2, [pc, #24]	; (8041778 <FLASH_Erase_Sector+0xa0>)
 804175e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8041762:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8041764:	f3bf 8f4f 	dsb	sy
}
 8041768:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 804176a:	bf00      	nop
 804176c:	3714      	adds	r7, #20
 804176e:	46bd      	mov	sp, r7
 8041770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041774:	4770      	bx	lr
 8041776:	bf00      	nop
 8041778:	40023c00 	.word	0x40023c00

0804177c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 804177c:	b480      	push	{r7}
 804177e:	b089      	sub	sp, #36	; 0x24
 8041780:	af00      	add	r7, sp, #0
 8041782:	6078      	str	r0, [r7, #4]
 8041784:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8041786:	2300      	movs	r3, #0
 8041788:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 804178a:	2300      	movs	r3, #0
 804178c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 804178e:	2300      	movs	r3, #0
 8041790:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8041792:	2300      	movs	r3, #0
 8041794:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8041796:	2300      	movs	r3, #0
 8041798:	61fb      	str	r3, [r7, #28]
 804179a:	e175      	b.n	8041a88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 804179c:	2201      	movs	r2, #1
 804179e:	69fb      	ldr	r3, [r7, #28]
 80417a0:	fa02 f303 	lsl.w	r3, r2, r3
 80417a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80417a6:	683b      	ldr	r3, [r7, #0]
 80417a8:	681b      	ldr	r3, [r3, #0]
 80417aa:	697a      	ldr	r2, [r7, #20]
 80417ac:	4013      	ands	r3, r2
 80417ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80417b0:	693a      	ldr	r2, [r7, #16]
 80417b2:	697b      	ldr	r3, [r7, #20]
 80417b4:	429a      	cmp	r2, r3
 80417b6:	f040 8164 	bne.w	8041a82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80417ba:	683b      	ldr	r3, [r7, #0]
 80417bc:	685b      	ldr	r3, [r3, #4]
 80417be:	2b01      	cmp	r3, #1
 80417c0:	d00b      	beq.n	80417da <HAL_GPIO_Init+0x5e>
 80417c2:	683b      	ldr	r3, [r7, #0]
 80417c4:	685b      	ldr	r3, [r3, #4]
 80417c6:	2b02      	cmp	r3, #2
 80417c8:	d007      	beq.n	80417da <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80417ca:	683b      	ldr	r3, [r7, #0]
 80417cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80417ce:	2b11      	cmp	r3, #17
 80417d0:	d003      	beq.n	80417da <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80417d2:	683b      	ldr	r3, [r7, #0]
 80417d4:	685b      	ldr	r3, [r3, #4]
 80417d6:	2b12      	cmp	r3, #18
 80417d8:	d130      	bne.n	804183c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80417da:	687b      	ldr	r3, [r7, #4]
 80417dc:	689b      	ldr	r3, [r3, #8]
 80417de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80417e0:	69fb      	ldr	r3, [r7, #28]
 80417e2:	005b      	lsls	r3, r3, #1
 80417e4:	2203      	movs	r2, #3
 80417e6:	fa02 f303 	lsl.w	r3, r2, r3
 80417ea:	43db      	mvns	r3, r3
 80417ec:	69ba      	ldr	r2, [r7, #24]
 80417ee:	4013      	ands	r3, r2
 80417f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80417f2:	683b      	ldr	r3, [r7, #0]
 80417f4:	68da      	ldr	r2, [r3, #12]
 80417f6:	69fb      	ldr	r3, [r7, #28]
 80417f8:	005b      	lsls	r3, r3, #1
 80417fa:	fa02 f303 	lsl.w	r3, r2, r3
 80417fe:	69ba      	ldr	r2, [r7, #24]
 8041800:	4313      	orrs	r3, r2
 8041802:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8041804:	687b      	ldr	r3, [r7, #4]
 8041806:	69ba      	ldr	r2, [r7, #24]
 8041808:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 804180a:	687b      	ldr	r3, [r7, #4]
 804180c:	685b      	ldr	r3, [r3, #4]
 804180e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8041810:	2201      	movs	r2, #1
 8041812:	69fb      	ldr	r3, [r7, #28]
 8041814:	fa02 f303 	lsl.w	r3, r2, r3
 8041818:	43db      	mvns	r3, r3
 804181a:	69ba      	ldr	r2, [r7, #24]
 804181c:	4013      	ands	r3, r2
 804181e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8041820:	683b      	ldr	r3, [r7, #0]
 8041822:	685b      	ldr	r3, [r3, #4]
 8041824:	091b      	lsrs	r3, r3, #4
 8041826:	f003 0201 	and.w	r2, r3, #1
 804182a:	69fb      	ldr	r3, [r7, #28]
 804182c:	fa02 f303 	lsl.w	r3, r2, r3
 8041830:	69ba      	ldr	r2, [r7, #24]
 8041832:	4313      	orrs	r3, r2
 8041834:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8041836:	687b      	ldr	r3, [r7, #4]
 8041838:	69ba      	ldr	r2, [r7, #24]
 804183a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 804183c:	687b      	ldr	r3, [r7, #4]
 804183e:	68db      	ldr	r3, [r3, #12]
 8041840:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8041842:	69fb      	ldr	r3, [r7, #28]
 8041844:	005b      	lsls	r3, r3, #1
 8041846:	2203      	movs	r2, #3
 8041848:	fa02 f303 	lsl.w	r3, r2, r3
 804184c:	43db      	mvns	r3, r3
 804184e:	69ba      	ldr	r2, [r7, #24]
 8041850:	4013      	ands	r3, r2
 8041852:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8041854:	683b      	ldr	r3, [r7, #0]
 8041856:	689a      	ldr	r2, [r3, #8]
 8041858:	69fb      	ldr	r3, [r7, #28]
 804185a:	005b      	lsls	r3, r3, #1
 804185c:	fa02 f303 	lsl.w	r3, r2, r3
 8041860:	69ba      	ldr	r2, [r7, #24]
 8041862:	4313      	orrs	r3, r2
 8041864:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8041866:	687b      	ldr	r3, [r7, #4]
 8041868:	69ba      	ldr	r2, [r7, #24]
 804186a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 804186c:	683b      	ldr	r3, [r7, #0]
 804186e:	685b      	ldr	r3, [r3, #4]
 8041870:	2b02      	cmp	r3, #2
 8041872:	d003      	beq.n	804187c <HAL_GPIO_Init+0x100>
 8041874:	683b      	ldr	r3, [r7, #0]
 8041876:	685b      	ldr	r3, [r3, #4]
 8041878:	2b12      	cmp	r3, #18
 804187a:	d123      	bne.n	80418c4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 804187c:	69fb      	ldr	r3, [r7, #28]
 804187e:	08da      	lsrs	r2, r3, #3
 8041880:	687b      	ldr	r3, [r7, #4]
 8041882:	3208      	adds	r2, #8
 8041884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8041888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 804188a:	69fb      	ldr	r3, [r7, #28]
 804188c:	f003 0307 	and.w	r3, r3, #7
 8041890:	009b      	lsls	r3, r3, #2
 8041892:	220f      	movs	r2, #15
 8041894:	fa02 f303 	lsl.w	r3, r2, r3
 8041898:	43db      	mvns	r3, r3
 804189a:	69ba      	ldr	r2, [r7, #24]
 804189c:	4013      	ands	r3, r2
 804189e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80418a0:	683b      	ldr	r3, [r7, #0]
 80418a2:	691a      	ldr	r2, [r3, #16]
 80418a4:	69fb      	ldr	r3, [r7, #28]
 80418a6:	f003 0307 	and.w	r3, r3, #7
 80418aa:	009b      	lsls	r3, r3, #2
 80418ac:	fa02 f303 	lsl.w	r3, r2, r3
 80418b0:	69ba      	ldr	r2, [r7, #24]
 80418b2:	4313      	orrs	r3, r2
 80418b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80418b6:	69fb      	ldr	r3, [r7, #28]
 80418b8:	08da      	lsrs	r2, r3, #3
 80418ba:	687b      	ldr	r3, [r7, #4]
 80418bc:	3208      	adds	r2, #8
 80418be:	69b9      	ldr	r1, [r7, #24]
 80418c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80418c4:	687b      	ldr	r3, [r7, #4]
 80418c6:	681b      	ldr	r3, [r3, #0]
 80418c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80418ca:	69fb      	ldr	r3, [r7, #28]
 80418cc:	005b      	lsls	r3, r3, #1
 80418ce:	2203      	movs	r2, #3
 80418d0:	fa02 f303 	lsl.w	r3, r2, r3
 80418d4:	43db      	mvns	r3, r3
 80418d6:	69ba      	ldr	r2, [r7, #24]
 80418d8:	4013      	ands	r3, r2
 80418da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80418dc:	683b      	ldr	r3, [r7, #0]
 80418de:	685b      	ldr	r3, [r3, #4]
 80418e0:	f003 0203 	and.w	r2, r3, #3
 80418e4:	69fb      	ldr	r3, [r7, #28]
 80418e6:	005b      	lsls	r3, r3, #1
 80418e8:	fa02 f303 	lsl.w	r3, r2, r3
 80418ec:	69ba      	ldr	r2, [r7, #24]
 80418ee:	4313      	orrs	r3, r2
 80418f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80418f2:	687b      	ldr	r3, [r7, #4]
 80418f4:	69ba      	ldr	r2, [r7, #24]
 80418f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80418f8:	683b      	ldr	r3, [r7, #0]
 80418fa:	685b      	ldr	r3, [r3, #4]
 80418fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041900:	2b00      	cmp	r3, #0
 8041902:	f000 80be 	beq.w	8041a82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8041906:	4b66      	ldr	r3, [pc, #408]	; (8041aa0 <HAL_GPIO_Init+0x324>)
 8041908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 804190a:	4a65      	ldr	r2, [pc, #404]	; (8041aa0 <HAL_GPIO_Init+0x324>)
 804190c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8041910:	6453      	str	r3, [r2, #68]	; 0x44
 8041912:	4b63      	ldr	r3, [pc, #396]	; (8041aa0 <HAL_GPIO_Init+0x324>)
 8041914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8041916:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 804191a:	60fb      	str	r3, [r7, #12]
 804191c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 804191e:	4a61      	ldr	r2, [pc, #388]	; (8041aa4 <HAL_GPIO_Init+0x328>)
 8041920:	69fb      	ldr	r3, [r7, #28]
 8041922:	089b      	lsrs	r3, r3, #2
 8041924:	3302      	adds	r3, #2
 8041926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 804192a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 804192c:	69fb      	ldr	r3, [r7, #28]
 804192e:	f003 0303 	and.w	r3, r3, #3
 8041932:	009b      	lsls	r3, r3, #2
 8041934:	220f      	movs	r2, #15
 8041936:	fa02 f303 	lsl.w	r3, r2, r3
 804193a:	43db      	mvns	r3, r3
 804193c:	69ba      	ldr	r2, [r7, #24]
 804193e:	4013      	ands	r3, r2
 8041940:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8041942:	687b      	ldr	r3, [r7, #4]
 8041944:	4a58      	ldr	r2, [pc, #352]	; (8041aa8 <HAL_GPIO_Init+0x32c>)
 8041946:	4293      	cmp	r3, r2
 8041948:	d037      	beq.n	80419ba <HAL_GPIO_Init+0x23e>
 804194a:	687b      	ldr	r3, [r7, #4]
 804194c:	4a57      	ldr	r2, [pc, #348]	; (8041aac <HAL_GPIO_Init+0x330>)
 804194e:	4293      	cmp	r3, r2
 8041950:	d031      	beq.n	80419b6 <HAL_GPIO_Init+0x23a>
 8041952:	687b      	ldr	r3, [r7, #4]
 8041954:	4a56      	ldr	r2, [pc, #344]	; (8041ab0 <HAL_GPIO_Init+0x334>)
 8041956:	4293      	cmp	r3, r2
 8041958:	d02b      	beq.n	80419b2 <HAL_GPIO_Init+0x236>
 804195a:	687b      	ldr	r3, [r7, #4]
 804195c:	4a55      	ldr	r2, [pc, #340]	; (8041ab4 <HAL_GPIO_Init+0x338>)
 804195e:	4293      	cmp	r3, r2
 8041960:	d025      	beq.n	80419ae <HAL_GPIO_Init+0x232>
 8041962:	687b      	ldr	r3, [r7, #4]
 8041964:	4a54      	ldr	r2, [pc, #336]	; (8041ab8 <HAL_GPIO_Init+0x33c>)
 8041966:	4293      	cmp	r3, r2
 8041968:	d01f      	beq.n	80419aa <HAL_GPIO_Init+0x22e>
 804196a:	687b      	ldr	r3, [r7, #4]
 804196c:	4a53      	ldr	r2, [pc, #332]	; (8041abc <HAL_GPIO_Init+0x340>)
 804196e:	4293      	cmp	r3, r2
 8041970:	d019      	beq.n	80419a6 <HAL_GPIO_Init+0x22a>
 8041972:	687b      	ldr	r3, [r7, #4]
 8041974:	4a52      	ldr	r2, [pc, #328]	; (8041ac0 <HAL_GPIO_Init+0x344>)
 8041976:	4293      	cmp	r3, r2
 8041978:	d013      	beq.n	80419a2 <HAL_GPIO_Init+0x226>
 804197a:	687b      	ldr	r3, [r7, #4]
 804197c:	4a51      	ldr	r2, [pc, #324]	; (8041ac4 <HAL_GPIO_Init+0x348>)
 804197e:	4293      	cmp	r3, r2
 8041980:	d00d      	beq.n	804199e <HAL_GPIO_Init+0x222>
 8041982:	687b      	ldr	r3, [r7, #4]
 8041984:	4a50      	ldr	r2, [pc, #320]	; (8041ac8 <HAL_GPIO_Init+0x34c>)
 8041986:	4293      	cmp	r3, r2
 8041988:	d007      	beq.n	804199a <HAL_GPIO_Init+0x21e>
 804198a:	687b      	ldr	r3, [r7, #4]
 804198c:	4a4f      	ldr	r2, [pc, #316]	; (8041acc <HAL_GPIO_Init+0x350>)
 804198e:	4293      	cmp	r3, r2
 8041990:	d101      	bne.n	8041996 <HAL_GPIO_Init+0x21a>
 8041992:	2309      	movs	r3, #9
 8041994:	e012      	b.n	80419bc <HAL_GPIO_Init+0x240>
 8041996:	230a      	movs	r3, #10
 8041998:	e010      	b.n	80419bc <HAL_GPIO_Init+0x240>
 804199a:	2308      	movs	r3, #8
 804199c:	e00e      	b.n	80419bc <HAL_GPIO_Init+0x240>
 804199e:	2307      	movs	r3, #7
 80419a0:	e00c      	b.n	80419bc <HAL_GPIO_Init+0x240>
 80419a2:	2306      	movs	r3, #6
 80419a4:	e00a      	b.n	80419bc <HAL_GPIO_Init+0x240>
 80419a6:	2305      	movs	r3, #5
 80419a8:	e008      	b.n	80419bc <HAL_GPIO_Init+0x240>
 80419aa:	2304      	movs	r3, #4
 80419ac:	e006      	b.n	80419bc <HAL_GPIO_Init+0x240>
 80419ae:	2303      	movs	r3, #3
 80419b0:	e004      	b.n	80419bc <HAL_GPIO_Init+0x240>
 80419b2:	2302      	movs	r3, #2
 80419b4:	e002      	b.n	80419bc <HAL_GPIO_Init+0x240>
 80419b6:	2301      	movs	r3, #1
 80419b8:	e000      	b.n	80419bc <HAL_GPIO_Init+0x240>
 80419ba:	2300      	movs	r3, #0
 80419bc:	69fa      	ldr	r2, [r7, #28]
 80419be:	f002 0203 	and.w	r2, r2, #3
 80419c2:	0092      	lsls	r2, r2, #2
 80419c4:	4093      	lsls	r3, r2
 80419c6:	69ba      	ldr	r2, [r7, #24]
 80419c8:	4313      	orrs	r3, r2
 80419ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80419cc:	4935      	ldr	r1, [pc, #212]	; (8041aa4 <HAL_GPIO_Init+0x328>)
 80419ce:	69fb      	ldr	r3, [r7, #28]
 80419d0:	089b      	lsrs	r3, r3, #2
 80419d2:	3302      	adds	r3, #2
 80419d4:	69ba      	ldr	r2, [r7, #24]
 80419d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80419da:	4b3d      	ldr	r3, [pc, #244]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 80419dc:	681b      	ldr	r3, [r3, #0]
 80419de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80419e0:	693b      	ldr	r3, [r7, #16]
 80419e2:	43db      	mvns	r3, r3
 80419e4:	69ba      	ldr	r2, [r7, #24]
 80419e6:	4013      	ands	r3, r2
 80419e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80419ea:	683b      	ldr	r3, [r7, #0]
 80419ec:	685b      	ldr	r3, [r3, #4]
 80419ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80419f2:	2b00      	cmp	r3, #0
 80419f4:	d003      	beq.n	80419fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80419f6:	69ba      	ldr	r2, [r7, #24]
 80419f8:	693b      	ldr	r3, [r7, #16]
 80419fa:	4313      	orrs	r3, r2
 80419fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80419fe:	4a34      	ldr	r2, [pc, #208]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 8041a00:	69bb      	ldr	r3, [r7, #24]
 8041a02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8041a04:	4b32      	ldr	r3, [pc, #200]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 8041a06:	685b      	ldr	r3, [r3, #4]
 8041a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8041a0a:	693b      	ldr	r3, [r7, #16]
 8041a0c:	43db      	mvns	r3, r3
 8041a0e:	69ba      	ldr	r2, [r7, #24]
 8041a10:	4013      	ands	r3, r2
 8041a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8041a14:	683b      	ldr	r3, [r7, #0]
 8041a16:	685b      	ldr	r3, [r3, #4]
 8041a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041a1c:	2b00      	cmp	r3, #0
 8041a1e:	d003      	beq.n	8041a28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8041a20:	69ba      	ldr	r2, [r7, #24]
 8041a22:	693b      	ldr	r3, [r7, #16]
 8041a24:	4313      	orrs	r3, r2
 8041a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8041a28:	4a29      	ldr	r2, [pc, #164]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 8041a2a:	69bb      	ldr	r3, [r7, #24]
 8041a2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8041a2e:	4b28      	ldr	r3, [pc, #160]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 8041a30:	689b      	ldr	r3, [r3, #8]
 8041a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8041a34:	693b      	ldr	r3, [r7, #16]
 8041a36:	43db      	mvns	r3, r3
 8041a38:	69ba      	ldr	r2, [r7, #24]
 8041a3a:	4013      	ands	r3, r2
 8041a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8041a3e:	683b      	ldr	r3, [r7, #0]
 8041a40:	685b      	ldr	r3, [r3, #4]
 8041a42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8041a46:	2b00      	cmp	r3, #0
 8041a48:	d003      	beq.n	8041a52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8041a4a:	69ba      	ldr	r2, [r7, #24]
 8041a4c:	693b      	ldr	r3, [r7, #16]
 8041a4e:	4313      	orrs	r3, r2
 8041a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8041a52:	4a1f      	ldr	r2, [pc, #124]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 8041a54:	69bb      	ldr	r3, [r7, #24]
 8041a56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8041a58:	4b1d      	ldr	r3, [pc, #116]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 8041a5a:	68db      	ldr	r3, [r3, #12]
 8041a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8041a5e:	693b      	ldr	r3, [r7, #16]
 8041a60:	43db      	mvns	r3, r3
 8041a62:	69ba      	ldr	r2, [r7, #24]
 8041a64:	4013      	ands	r3, r2
 8041a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8041a68:	683b      	ldr	r3, [r7, #0]
 8041a6a:	685b      	ldr	r3, [r3, #4]
 8041a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8041a70:	2b00      	cmp	r3, #0
 8041a72:	d003      	beq.n	8041a7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8041a74:	69ba      	ldr	r2, [r7, #24]
 8041a76:	693b      	ldr	r3, [r7, #16]
 8041a78:	4313      	orrs	r3, r2
 8041a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8041a7c:	4a14      	ldr	r2, [pc, #80]	; (8041ad0 <HAL_GPIO_Init+0x354>)
 8041a7e:	69bb      	ldr	r3, [r7, #24]
 8041a80:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8041a82:	69fb      	ldr	r3, [r7, #28]
 8041a84:	3301      	adds	r3, #1
 8041a86:	61fb      	str	r3, [r7, #28]
 8041a88:	69fb      	ldr	r3, [r7, #28]
 8041a8a:	2b0f      	cmp	r3, #15
 8041a8c:	f67f ae86 	bls.w	804179c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8041a90:	bf00      	nop
 8041a92:	bf00      	nop
 8041a94:	3724      	adds	r7, #36	; 0x24
 8041a96:	46bd      	mov	sp, r7
 8041a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041a9c:	4770      	bx	lr
 8041a9e:	bf00      	nop
 8041aa0:	40023800 	.word	0x40023800
 8041aa4:	40013800 	.word	0x40013800
 8041aa8:	40020000 	.word	0x40020000
 8041aac:	40020400 	.word	0x40020400
 8041ab0:	40020800 	.word	0x40020800
 8041ab4:	40020c00 	.word	0x40020c00
 8041ab8:	40021000 	.word	0x40021000
 8041abc:	40021400 	.word	0x40021400
 8041ac0:	40021800 	.word	0x40021800
 8041ac4:	40021c00 	.word	0x40021c00
 8041ac8:	40022000 	.word	0x40022000
 8041acc:	40022400 	.word	0x40022400
 8041ad0:	40013c00 	.word	0x40013c00

08041ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8041ad4:	b480      	push	{r7}
 8041ad6:	b083      	sub	sp, #12
 8041ad8:	af00      	add	r7, sp, #0
 8041ada:	6078      	str	r0, [r7, #4]
 8041adc:	460b      	mov	r3, r1
 8041ade:	807b      	strh	r3, [r7, #2]
 8041ae0:	4613      	mov	r3, r2
 8041ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8041ae4:	787b      	ldrb	r3, [r7, #1]
 8041ae6:	2b00      	cmp	r3, #0
 8041ae8:	d003      	beq.n	8041af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8041aea:	887a      	ldrh	r2, [r7, #2]
 8041aec:	687b      	ldr	r3, [r7, #4]
 8041aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8041af0:	e003      	b.n	8041afa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8041af2:	887b      	ldrh	r3, [r7, #2]
 8041af4:	041a      	lsls	r2, r3, #16
 8041af6:	687b      	ldr	r3, [r7, #4]
 8041af8:	619a      	str	r2, [r3, #24]
}
 8041afa:	bf00      	nop
 8041afc:	370c      	adds	r7, #12
 8041afe:	46bd      	mov	sp, r7
 8041b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041b04:	4770      	bx	lr
	...

08041b08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8041b08:	b580      	push	{r7, lr}
 8041b0a:	b086      	sub	sp, #24
 8041b0c:	af00      	add	r7, sp, #0
 8041b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8041b10:	2300      	movs	r3, #0
 8041b12:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8041b14:	687b      	ldr	r3, [r7, #4]
 8041b16:	2b00      	cmp	r3, #0
 8041b18:	d101      	bne.n	8041b1e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8041b1a:	2301      	movs	r3, #1
 8041b1c:	e29b      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8041b1e:	687b      	ldr	r3, [r7, #4]
 8041b20:	681b      	ldr	r3, [r3, #0]
 8041b22:	f003 0301 	and.w	r3, r3, #1
 8041b26:	2b00      	cmp	r3, #0
 8041b28:	f000 8087 	beq.w	8041c3a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8041b2c:	4b96      	ldr	r3, [pc, #600]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b2e:	689b      	ldr	r3, [r3, #8]
 8041b30:	f003 030c 	and.w	r3, r3, #12
 8041b34:	2b04      	cmp	r3, #4
 8041b36:	d00c      	beq.n	8041b52 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8041b38:	4b93      	ldr	r3, [pc, #588]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b3a:	689b      	ldr	r3, [r3, #8]
 8041b3c:	f003 030c 	and.w	r3, r3, #12
 8041b40:	2b08      	cmp	r3, #8
 8041b42:	d112      	bne.n	8041b6a <HAL_RCC_OscConfig+0x62>
 8041b44:	4b90      	ldr	r3, [pc, #576]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b46:	685b      	ldr	r3, [r3, #4]
 8041b48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8041b4c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8041b50:	d10b      	bne.n	8041b6a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041b52:	4b8d      	ldr	r3, [pc, #564]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b54:	681b      	ldr	r3, [r3, #0]
 8041b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041b5a:	2b00      	cmp	r3, #0
 8041b5c:	d06c      	beq.n	8041c38 <HAL_RCC_OscConfig+0x130>
 8041b5e:	687b      	ldr	r3, [r7, #4]
 8041b60:	685b      	ldr	r3, [r3, #4]
 8041b62:	2b00      	cmp	r3, #0
 8041b64:	d168      	bne.n	8041c38 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8041b66:	2301      	movs	r3, #1
 8041b68:	e275      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8041b6a:	687b      	ldr	r3, [r7, #4]
 8041b6c:	685b      	ldr	r3, [r3, #4]
 8041b6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8041b72:	d106      	bne.n	8041b82 <HAL_RCC_OscConfig+0x7a>
 8041b74:	4b84      	ldr	r3, [pc, #528]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b76:	681b      	ldr	r3, [r3, #0]
 8041b78:	4a83      	ldr	r2, [pc, #524]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8041b7e:	6013      	str	r3, [r2, #0]
 8041b80:	e02e      	b.n	8041be0 <HAL_RCC_OscConfig+0xd8>
 8041b82:	687b      	ldr	r3, [r7, #4]
 8041b84:	685b      	ldr	r3, [r3, #4]
 8041b86:	2b00      	cmp	r3, #0
 8041b88:	d10c      	bne.n	8041ba4 <HAL_RCC_OscConfig+0x9c>
 8041b8a:	4b7f      	ldr	r3, [pc, #508]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b8c:	681b      	ldr	r3, [r3, #0]
 8041b8e:	4a7e      	ldr	r2, [pc, #504]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8041b94:	6013      	str	r3, [r2, #0]
 8041b96:	4b7c      	ldr	r3, [pc, #496]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b98:	681b      	ldr	r3, [r3, #0]
 8041b9a:	4a7b      	ldr	r2, [pc, #492]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041b9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8041ba0:	6013      	str	r3, [r2, #0]
 8041ba2:	e01d      	b.n	8041be0 <HAL_RCC_OscConfig+0xd8>
 8041ba4:	687b      	ldr	r3, [r7, #4]
 8041ba6:	685b      	ldr	r3, [r3, #4]
 8041ba8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8041bac:	d10c      	bne.n	8041bc8 <HAL_RCC_OscConfig+0xc0>
 8041bae:	4b76      	ldr	r3, [pc, #472]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bb0:	681b      	ldr	r3, [r3, #0]
 8041bb2:	4a75      	ldr	r2, [pc, #468]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8041bb8:	6013      	str	r3, [r2, #0]
 8041bba:	4b73      	ldr	r3, [pc, #460]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bbc:	681b      	ldr	r3, [r3, #0]
 8041bbe:	4a72      	ldr	r2, [pc, #456]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8041bc4:	6013      	str	r3, [r2, #0]
 8041bc6:	e00b      	b.n	8041be0 <HAL_RCC_OscConfig+0xd8>
 8041bc8:	4b6f      	ldr	r3, [pc, #444]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bca:	681b      	ldr	r3, [r3, #0]
 8041bcc:	4a6e      	ldr	r2, [pc, #440]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8041bd2:	6013      	str	r3, [r2, #0]
 8041bd4:	4b6c      	ldr	r3, [pc, #432]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bd6:	681b      	ldr	r3, [r3, #0]
 8041bd8:	4a6b      	ldr	r2, [pc, #428]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041bda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8041bde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8041be0:	687b      	ldr	r3, [r7, #4]
 8041be2:	685b      	ldr	r3, [r3, #4]
 8041be4:	2b00      	cmp	r3, #0
 8041be6:	d013      	beq.n	8041c10 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041be8:	f7ff f91e 	bl	8040e28 <HAL_GetTick>
 8041bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8041bee:	e008      	b.n	8041c02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041bf0:	f7ff f91a 	bl	8040e28 <HAL_GetTick>
 8041bf4:	4602      	mov	r2, r0
 8041bf6:	693b      	ldr	r3, [r7, #16]
 8041bf8:	1ad3      	subs	r3, r2, r3
 8041bfa:	2b64      	cmp	r3, #100	; 0x64
 8041bfc:	d901      	bls.n	8041c02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8041bfe:	2303      	movs	r3, #3
 8041c00:	e229      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8041c02:	4b61      	ldr	r3, [pc, #388]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c04:	681b      	ldr	r3, [r3, #0]
 8041c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041c0a:	2b00      	cmp	r3, #0
 8041c0c:	d0f0      	beq.n	8041bf0 <HAL_RCC_OscConfig+0xe8>
 8041c0e:	e014      	b.n	8041c3a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041c10:	f7ff f90a 	bl	8040e28 <HAL_GetTick>
 8041c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8041c16:	e008      	b.n	8041c2a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041c18:	f7ff f906 	bl	8040e28 <HAL_GetTick>
 8041c1c:	4602      	mov	r2, r0
 8041c1e:	693b      	ldr	r3, [r7, #16]
 8041c20:	1ad3      	subs	r3, r2, r3
 8041c22:	2b64      	cmp	r3, #100	; 0x64
 8041c24:	d901      	bls.n	8041c2a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8041c26:	2303      	movs	r3, #3
 8041c28:	e215      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8041c2a:	4b57      	ldr	r3, [pc, #348]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c2c:	681b      	ldr	r3, [r3, #0]
 8041c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8041c32:	2b00      	cmp	r3, #0
 8041c34:	d1f0      	bne.n	8041c18 <HAL_RCC_OscConfig+0x110>
 8041c36:	e000      	b.n	8041c3a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041c38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8041c3a:	687b      	ldr	r3, [r7, #4]
 8041c3c:	681b      	ldr	r3, [r3, #0]
 8041c3e:	f003 0302 	and.w	r3, r3, #2
 8041c42:	2b00      	cmp	r3, #0
 8041c44:	d069      	beq.n	8041d1a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8041c46:	4b50      	ldr	r3, [pc, #320]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c48:	689b      	ldr	r3, [r3, #8]
 8041c4a:	f003 030c 	and.w	r3, r3, #12
 8041c4e:	2b00      	cmp	r3, #0
 8041c50:	d00b      	beq.n	8041c6a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8041c52:	4b4d      	ldr	r3, [pc, #308]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c54:	689b      	ldr	r3, [r3, #8]
 8041c56:	f003 030c 	and.w	r3, r3, #12
 8041c5a:	2b08      	cmp	r3, #8
 8041c5c:	d11c      	bne.n	8041c98 <HAL_RCC_OscConfig+0x190>
 8041c5e:	4b4a      	ldr	r3, [pc, #296]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c60:	685b      	ldr	r3, [r3, #4]
 8041c62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8041c66:	2b00      	cmp	r3, #0
 8041c68:	d116      	bne.n	8041c98 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8041c6a:	4b47      	ldr	r3, [pc, #284]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c6c:	681b      	ldr	r3, [r3, #0]
 8041c6e:	f003 0302 	and.w	r3, r3, #2
 8041c72:	2b00      	cmp	r3, #0
 8041c74:	d005      	beq.n	8041c82 <HAL_RCC_OscConfig+0x17a>
 8041c76:	687b      	ldr	r3, [r7, #4]
 8041c78:	68db      	ldr	r3, [r3, #12]
 8041c7a:	2b01      	cmp	r3, #1
 8041c7c:	d001      	beq.n	8041c82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8041c7e:	2301      	movs	r3, #1
 8041c80:	e1e9      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041c82:	4b41      	ldr	r3, [pc, #260]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c84:	681b      	ldr	r3, [r3, #0]
 8041c86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8041c8a:	687b      	ldr	r3, [r7, #4]
 8041c8c:	691b      	ldr	r3, [r3, #16]
 8041c8e:	00db      	lsls	r3, r3, #3
 8041c90:	493d      	ldr	r1, [pc, #244]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041c92:	4313      	orrs	r3, r2
 8041c94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8041c96:	e040      	b.n	8041d1a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8041c98:	687b      	ldr	r3, [r7, #4]
 8041c9a:	68db      	ldr	r3, [r3, #12]
 8041c9c:	2b00      	cmp	r3, #0
 8041c9e:	d023      	beq.n	8041ce8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8041ca0:	4b39      	ldr	r3, [pc, #228]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041ca2:	681b      	ldr	r3, [r3, #0]
 8041ca4:	4a38      	ldr	r2, [pc, #224]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041ca6:	f043 0301 	orr.w	r3, r3, #1
 8041caa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041cac:	f7ff f8bc 	bl	8040e28 <HAL_GetTick>
 8041cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8041cb2:	e008      	b.n	8041cc6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041cb4:	f7ff f8b8 	bl	8040e28 <HAL_GetTick>
 8041cb8:	4602      	mov	r2, r0
 8041cba:	693b      	ldr	r3, [r7, #16]
 8041cbc:	1ad3      	subs	r3, r2, r3
 8041cbe:	2b02      	cmp	r3, #2
 8041cc0:	d901      	bls.n	8041cc6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8041cc2:	2303      	movs	r3, #3
 8041cc4:	e1c7      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8041cc6:	4b30      	ldr	r3, [pc, #192]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041cc8:	681b      	ldr	r3, [r3, #0]
 8041cca:	f003 0302 	and.w	r3, r3, #2
 8041cce:	2b00      	cmp	r3, #0
 8041cd0:	d0f0      	beq.n	8041cb4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041cd2:	4b2d      	ldr	r3, [pc, #180]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041cd4:	681b      	ldr	r3, [r3, #0]
 8041cd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8041cda:	687b      	ldr	r3, [r7, #4]
 8041cdc:	691b      	ldr	r3, [r3, #16]
 8041cde:	00db      	lsls	r3, r3, #3
 8041ce0:	4929      	ldr	r1, [pc, #164]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041ce2:	4313      	orrs	r3, r2
 8041ce4:	600b      	str	r3, [r1, #0]
 8041ce6:	e018      	b.n	8041d1a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8041ce8:	4b27      	ldr	r3, [pc, #156]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041cea:	681b      	ldr	r3, [r3, #0]
 8041cec:	4a26      	ldr	r2, [pc, #152]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041cee:	f023 0301 	bic.w	r3, r3, #1
 8041cf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041cf4:	f7ff f898 	bl	8040e28 <HAL_GetTick>
 8041cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8041cfa:	e008      	b.n	8041d0e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041cfc:	f7ff f894 	bl	8040e28 <HAL_GetTick>
 8041d00:	4602      	mov	r2, r0
 8041d02:	693b      	ldr	r3, [r7, #16]
 8041d04:	1ad3      	subs	r3, r2, r3
 8041d06:	2b02      	cmp	r3, #2
 8041d08:	d901      	bls.n	8041d0e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8041d0a:	2303      	movs	r3, #3
 8041d0c:	e1a3      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8041d0e:	4b1e      	ldr	r3, [pc, #120]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041d10:	681b      	ldr	r3, [r3, #0]
 8041d12:	f003 0302 	and.w	r3, r3, #2
 8041d16:	2b00      	cmp	r3, #0
 8041d18:	d1f0      	bne.n	8041cfc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8041d1a:	687b      	ldr	r3, [r7, #4]
 8041d1c:	681b      	ldr	r3, [r3, #0]
 8041d1e:	f003 0308 	and.w	r3, r3, #8
 8041d22:	2b00      	cmp	r3, #0
 8041d24:	d038      	beq.n	8041d98 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8041d26:	687b      	ldr	r3, [r7, #4]
 8041d28:	695b      	ldr	r3, [r3, #20]
 8041d2a:	2b00      	cmp	r3, #0
 8041d2c:	d019      	beq.n	8041d62 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8041d2e:	4b16      	ldr	r3, [pc, #88]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041d30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8041d32:	4a15      	ldr	r2, [pc, #84]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041d34:	f043 0301 	orr.w	r3, r3, #1
 8041d38:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041d3a:	f7ff f875 	bl	8040e28 <HAL_GetTick>
 8041d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8041d40:	e008      	b.n	8041d54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8041d42:	f7ff f871 	bl	8040e28 <HAL_GetTick>
 8041d46:	4602      	mov	r2, r0
 8041d48:	693b      	ldr	r3, [r7, #16]
 8041d4a:	1ad3      	subs	r3, r2, r3
 8041d4c:	2b02      	cmp	r3, #2
 8041d4e:	d901      	bls.n	8041d54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8041d50:	2303      	movs	r3, #3
 8041d52:	e180      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8041d54:	4b0c      	ldr	r3, [pc, #48]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041d56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8041d58:	f003 0302 	and.w	r3, r3, #2
 8041d5c:	2b00      	cmp	r3, #0
 8041d5e:	d0f0      	beq.n	8041d42 <HAL_RCC_OscConfig+0x23a>
 8041d60:	e01a      	b.n	8041d98 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8041d62:	4b09      	ldr	r3, [pc, #36]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041d64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8041d66:	4a08      	ldr	r2, [pc, #32]	; (8041d88 <HAL_RCC_OscConfig+0x280>)
 8041d68:	f023 0301 	bic.w	r3, r3, #1
 8041d6c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041d6e:	f7ff f85b 	bl	8040e28 <HAL_GetTick>
 8041d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8041d74:	e00a      	b.n	8041d8c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8041d76:	f7ff f857 	bl	8040e28 <HAL_GetTick>
 8041d7a:	4602      	mov	r2, r0
 8041d7c:	693b      	ldr	r3, [r7, #16]
 8041d7e:	1ad3      	subs	r3, r2, r3
 8041d80:	2b02      	cmp	r3, #2
 8041d82:	d903      	bls.n	8041d8c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8041d84:	2303      	movs	r3, #3
 8041d86:	e166      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
 8041d88:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8041d8c:	4b92      	ldr	r3, [pc, #584]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041d8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8041d90:	f003 0302 	and.w	r3, r3, #2
 8041d94:	2b00      	cmp	r3, #0
 8041d96:	d1ee      	bne.n	8041d76 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8041d98:	687b      	ldr	r3, [r7, #4]
 8041d9a:	681b      	ldr	r3, [r3, #0]
 8041d9c:	f003 0304 	and.w	r3, r3, #4
 8041da0:	2b00      	cmp	r3, #0
 8041da2:	f000 80a4 	beq.w	8041eee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8041da6:	4b8c      	ldr	r3, [pc, #560]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041dae:	2b00      	cmp	r3, #0
 8041db0:	d10d      	bne.n	8041dce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8041db2:	4b89      	ldr	r3, [pc, #548]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041db6:	4a88      	ldr	r2, [pc, #544]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8041dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8041dbe:	4b86      	ldr	r3, [pc, #536]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8041dc6:	60bb      	str	r3, [r7, #8]
 8041dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8041dca:	2301      	movs	r3, #1
 8041dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041dce:	4b83      	ldr	r3, [pc, #524]	; (8041fdc <HAL_RCC_OscConfig+0x4d4>)
 8041dd0:	681b      	ldr	r3, [r3, #0]
 8041dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041dd6:	2b00      	cmp	r3, #0
 8041dd8:	d118      	bne.n	8041e0c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8041dda:	4b80      	ldr	r3, [pc, #512]	; (8041fdc <HAL_RCC_OscConfig+0x4d4>)
 8041ddc:	681b      	ldr	r3, [r3, #0]
 8041dde:	4a7f      	ldr	r2, [pc, #508]	; (8041fdc <HAL_RCC_OscConfig+0x4d4>)
 8041de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8041de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8041de6:	f7ff f81f 	bl	8040e28 <HAL_GetTick>
 8041dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041dec:	e008      	b.n	8041e00 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8041dee:	f7ff f81b 	bl	8040e28 <HAL_GetTick>
 8041df2:	4602      	mov	r2, r0
 8041df4:	693b      	ldr	r3, [r7, #16]
 8041df6:	1ad3      	subs	r3, r2, r3
 8041df8:	2b64      	cmp	r3, #100	; 0x64
 8041dfa:	d901      	bls.n	8041e00 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8041dfc:	2303      	movs	r3, #3
 8041dfe:	e12a      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041e00:	4b76      	ldr	r3, [pc, #472]	; (8041fdc <HAL_RCC_OscConfig+0x4d4>)
 8041e02:	681b      	ldr	r3, [r3, #0]
 8041e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8041e08:	2b00      	cmp	r3, #0
 8041e0a:	d0f0      	beq.n	8041dee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8041e0c:	687b      	ldr	r3, [r7, #4]
 8041e0e:	689b      	ldr	r3, [r3, #8]
 8041e10:	2b01      	cmp	r3, #1
 8041e12:	d106      	bne.n	8041e22 <HAL_RCC_OscConfig+0x31a>
 8041e14:	4b70      	ldr	r3, [pc, #448]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041e18:	4a6f      	ldr	r2, [pc, #444]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e1a:	f043 0301 	orr.w	r3, r3, #1
 8041e1e:	6713      	str	r3, [r2, #112]	; 0x70
 8041e20:	e02d      	b.n	8041e7e <HAL_RCC_OscConfig+0x376>
 8041e22:	687b      	ldr	r3, [r7, #4]
 8041e24:	689b      	ldr	r3, [r3, #8]
 8041e26:	2b00      	cmp	r3, #0
 8041e28:	d10c      	bne.n	8041e44 <HAL_RCC_OscConfig+0x33c>
 8041e2a:	4b6b      	ldr	r3, [pc, #428]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041e2e:	4a6a      	ldr	r2, [pc, #424]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e30:	f023 0301 	bic.w	r3, r3, #1
 8041e34:	6713      	str	r3, [r2, #112]	; 0x70
 8041e36:	4b68      	ldr	r3, [pc, #416]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041e3a:	4a67      	ldr	r2, [pc, #412]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e3c:	f023 0304 	bic.w	r3, r3, #4
 8041e40:	6713      	str	r3, [r2, #112]	; 0x70
 8041e42:	e01c      	b.n	8041e7e <HAL_RCC_OscConfig+0x376>
 8041e44:	687b      	ldr	r3, [r7, #4]
 8041e46:	689b      	ldr	r3, [r3, #8]
 8041e48:	2b05      	cmp	r3, #5
 8041e4a:	d10c      	bne.n	8041e66 <HAL_RCC_OscConfig+0x35e>
 8041e4c:	4b62      	ldr	r3, [pc, #392]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041e50:	4a61      	ldr	r2, [pc, #388]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e52:	f043 0304 	orr.w	r3, r3, #4
 8041e56:	6713      	str	r3, [r2, #112]	; 0x70
 8041e58:	4b5f      	ldr	r3, [pc, #380]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041e5c:	4a5e      	ldr	r2, [pc, #376]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e5e:	f043 0301 	orr.w	r3, r3, #1
 8041e62:	6713      	str	r3, [r2, #112]	; 0x70
 8041e64:	e00b      	b.n	8041e7e <HAL_RCC_OscConfig+0x376>
 8041e66:	4b5c      	ldr	r3, [pc, #368]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041e6a:	4a5b      	ldr	r2, [pc, #364]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e6c:	f023 0301 	bic.w	r3, r3, #1
 8041e70:	6713      	str	r3, [r2, #112]	; 0x70
 8041e72:	4b59      	ldr	r3, [pc, #356]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041e76:	4a58      	ldr	r2, [pc, #352]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041e78:	f023 0304 	bic.w	r3, r3, #4
 8041e7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8041e7e:	687b      	ldr	r3, [r7, #4]
 8041e80:	689b      	ldr	r3, [r3, #8]
 8041e82:	2b00      	cmp	r3, #0
 8041e84:	d015      	beq.n	8041eb2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041e86:	f7fe ffcf 	bl	8040e28 <HAL_GetTick>
 8041e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041e8c:	e00a      	b.n	8041ea4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041e8e:	f7fe ffcb 	bl	8040e28 <HAL_GetTick>
 8041e92:	4602      	mov	r2, r0
 8041e94:	693b      	ldr	r3, [r7, #16]
 8041e96:	1ad3      	subs	r3, r2, r3
 8041e98:	f241 3288 	movw	r2, #5000	; 0x1388
 8041e9c:	4293      	cmp	r3, r2
 8041e9e:	d901      	bls.n	8041ea4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8041ea0:	2303      	movs	r3, #3
 8041ea2:	e0d8      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8041ea4:	4b4c      	ldr	r3, [pc, #304]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041ea8:	f003 0302 	and.w	r3, r3, #2
 8041eac:	2b00      	cmp	r3, #0
 8041eae:	d0ee      	beq.n	8041e8e <HAL_RCC_OscConfig+0x386>
 8041eb0:	e014      	b.n	8041edc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041eb2:	f7fe ffb9 	bl	8040e28 <HAL_GetTick>
 8041eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8041eb8:	e00a      	b.n	8041ed0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041eba:	f7fe ffb5 	bl	8040e28 <HAL_GetTick>
 8041ebe:	4602      	mov	r2, r0
 8041ec0:	693b      	ldr	r3, [r7, #16]
 8041ec2:	1ad3      	subs	r3, r2, r3
 8041ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8041ec8:	4293      	cmp	r3, r2
 8041eca:	d901      	bls.n	8041ed0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8041ecc:	2303      	movs	r3, #3
 8041ece:	e0c2      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8041ed0:	4b41      	ldr	r3, [pc, #260]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8041ed4:	f003 0302 	and.w	r3, r3, #2
 8041ed8:	2b00      	cmp	r3, #0
 8041eda:	d1ee      	bne.n	8041eba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8041edc:	7dfb      	ldrb	r3, [r7, #23]
 8041ede:	2b01      	cmp	r3, #1
 8041ee0:	d105      	bne.n	8041eee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8041ee2:	4b3d      	ldr	r3, [pc, #244]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8041ee6:	4a3c      	ldr	r2, [pc, #240]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041ee8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8041eec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8041eee:	687b      	ldr	r3, [r7, #4]
 8041ef0:	699b      	ldr	r3, [r3, #24]
 8041ef2:	2b00      	cmp	r3, #0
 8041ef4:	f000 80ae 	beq.w	8042054 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041ef8:	4b37      	ldr	r3, [pc, #220]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041efa:	689b      	ldr	r3, [r3, #8]
 8041efc:	f003 030c 	and.w	r3, r3, #12
 8041f00:	2b08      	cmp	r3, #8
 8041f02:	d06d      	beq.n	8041fe0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8041f04:	687b      	ldr	r3, [r7, #4]
 8041f06:	699b      	ldr	r3, [r3, #24]
 8041f08:	2b02      	cmp	r3, #2
 8041f0a:	d14b      	bne.n	8041fa4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041f0c:	4b32      	ldr	r3, [pc, #200]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041f0e:	681b      	ldr	r3, [r3, #0]
 8041f10:	4a31      	ldr	r2, [pc, #196]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041f12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8041f16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041f18:	f7fe ff86 	bl	8040e28 <HAL_GetTick>
 8041f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8041f1e:	e008      	b.n	8041f32 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041f20:	f7fe ff82 	bl	8040e28 <HAL_GetTick>
 8041f24:	4602      	mov	r2, r0
 8041f26:	693b      	ldr	r3, [r7, #16]
 8041f28:	1ad3      	subs	r3, r2, r3
 8041f2a:	2b02      	cmp	r3, #2
 8041f2c:	d901      	bls.n	8041f32 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8041f2e:	2303      	movs	r3, #3
 8041f30:	e091      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8041f32:	4b29      	ldr	r3, [pc, #164]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041f34:	681b      	ldr	r3, [r3, #0]
 8041f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041f3a:	2b00      	cmp	r3, #0
 8041f3c:	d1f0      	bne.n	8041f20 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8041f3e:	687b      	ldr	r3, [r7, #4]
 8041f40:	69da      	ldr	r2, [r3, #28]
 8041f42:	687b      	ldr	r3, [r7, #4]
 8041f44:	6a1b      	ldr	r3, [r3, #32]
 8041f46:	431a      	orrs	r2, r3
 8041f48:	687b      	ldr	r3, [r7, #4]
 8041f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8041f4c:	019b      	lsls	r3, r3, #6
 8041f4e:	431a      	orrs	r2, r3
 8041f50:	687b      	ldr	r3, [r7, #4]
 8041f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8041f54:	085b      	lsrs	r3, r3, #1
 8041f56:	3b01      	subs	r3, #1
 8041f58:	041b      	lsls	r3, r3, #16
 8041f5a:	431a      	orrs	r2, r3
 8041f5c:	687b      	ldr	r3, [r7, #4]
 8041f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8041f60:	061b      	lsls	r3, r3, #24
 8041f62:	431a      	orrs	r2, r3
 8041f64:	687b      	ldr	r3, [r7, #4]
 8041f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8041f68:	071b      	lsls	r3, r3, #28
 8041f6a:	491b      	ldr	r1, [pc, #108]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041f6c:	4313      	orrs	r3, r2
 8041f6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8041f70:	4b19      	ldr	r3, [pc, #100]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041f72:	681b      	ldr	r3, [r3, #0]
 8041f74:	4a18      	ldr	r2, [pc, #96]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041f76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8041f7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041f7c:	f7fe ff54 	bl	8040e28 <HAL_GetTick>
 8041f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8041f82:	e008      	b.n	8041f96 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041f84:	f7fe ff50 	bl	8040e28 <HAL_GetTick>
 8041f88:	4602      	mov	r2, r0
 8041f8a:	693b      	ldr	r3, [r7, #16]
 8041f8c:	1ad3      	subs	r3, r2, r3
 8041f8e:	2b02      	cmp	r3, #2
 8041f90:	d901      	bls.n	8041f96 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8041f92:	2303      	movs	r3, #3
 8041f94:	e05f      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8041f96:	4b10      	ldr	r3, [pc, #64]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041f98:	681b      	ldr	r3, [r3, #0]
 8041f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041f9e:	2b00      	cmp	r3, #0
 8041fa0:	d0f0      	beq.n	8041f84 <HAL_RCC_OscConfig+0x47c>
 8041fa2:	e057      	b.n	8042054 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041fa4:	4b0c      	ldr	r3, [pc, #48]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041fa6:	681b      	ldr	r3, [r3, #0]
 8041fa8:	4a0b      	ldr	r2, [pc, #44]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041faa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8041fae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041fb0:	f7fe ff3a 	bl	8040e28 <HAL_GetTick>
 8041fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8041fb6:	e008      	b.n	8041fca <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041fb8:	f7fe ff36 	bl	8040e28 <HAL_GetTick>
 8041fbc:	4602      	mov	r2, r0
 8041fbe:	693b      	ldr	r3, [r7, #16]
 8041fc0:	1ad3      	subs	r3, r2, r3
 8041fc2:	2b02      	cmp	r3, #2
 8041fc4:	d901      	bls.n	8041fca <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8041fc6:	2303      	movs	r3, #3
 8041fc8:	e045      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8041fca:	4b03      	ldr	r3, [pc, #12]	; (8041fd8 <HAL_RCC_OscConfig+0x4d0>)
 8041fcc:	681b      	ldr	r3, [r3, #0]
 8041fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8041fd2:	2b00      	cmp	r3, #0
 8041fd4:	d1f0      	bne.n	8041fb8 <HAL_RCC_OscConfig+0x4b0>
 8041fd6:	e03d      	b.n	8042054 <HAL_RCC_OscConfig+0x54c>
 8041fd8:	40023800 	.word	0x40023800
 8041fdc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8041fe0:	4b1f      	ldr	r3, [pc, #124]	; (8042060 <HAL_RCC_OscConfig+0x558>)
 8041fe2:	685b      	ldr	r3, [r3, #4]
 8041fe4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8041fe6:	687b      	ldr	r3, [r7, #4]
 8041fe8:	699b      	ldr	r3, [r3, #24]
 8041fea:	2b01      	cmp	r3, #1
 8041fec:	d030      	beq.n	8042050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8041fee:	68fb      	ldr	r3, [r7, #12]
 8041ff0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8041ff4:	687b      	ldr	r3, [r7, #4]
 8041ff6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8041ff8:	429a      	cmp	r2, r3
 8041ffa:	d129      	bne.n	8042050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8041ffc:	68fb      	ldr	r3, [r7, #12]
 8041ffe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8042002:	687b      	ldr	r3, [r7, #4]
 8042004:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8042006:	429a      	cmp	r2, r3
 8042008:	d122      	bne.n	8042050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804200a:	68fa      	ldr	r2, [r7, #12]
 804200c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8042010:	4013      	ands	r3, r2
 8042012:	687a      	ldr	r2, [r7, #4]
 8042014:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8042016:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8042018:	4293      	cmp	r3, r2
 804201a:	d119      	bne.n	8042050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 804201c:	68fb      	ldr	r3, [r7, #12]
 804201e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8042022:	687b      	ldr	r3, [r7, #4]
 8042024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042026:	085b      	lsrs	r3, r3, #1
 8042028:	3b01      	subs	r3, #1
 804202a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804202c:	429a      	cmp	r2, r3
 804202e:	d10f      	bne.n	8042050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8042030:	68fb      	ldr	r3, [r7, #12]
 8042032:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8042036:	687b      	ldr	r3, [r7, #4]
 8042038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 804203a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 804203c:	429a      	cmp	r2, r3
 804203e:	d107      	bne.n	8042050 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8042040:	68fb      	ldr	r3, [r7, #12]
 8042042:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8042046:	687b      	ldr	r3, [r7, #4]
 8042048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 804204a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 804204c:	429a      	cmp	r2, r3
 804204e:	d001      	beq.n	8042054 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8042050:	2301      	movs	r3, #1
 8042052:	e000      	b.n	8042056 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8042054:	2300      	movs	r3, #0
}
 8042056:	4618      	mov	r0, r3
 8042058:	3718      	adds	r7, #24
 804205a:	46bd      	mov	sp, r7
 804205c:	bd80      	pop	{r7, pc}
 804205e:	bf00      	nop
 8042060:	40023800 	.word	0x40023800

08042064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8042064:	b580      	push	{r7, lr}
 8042066:	b084      	sub	sp, #16
 8042068:	af00      	add	r7, sp, #0
 804206a:	6078      	str	r0, [r7, #4]
 804206c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 804206e:	2300      	movs	r3, #0
 8042070:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8042072:	687b      	ldr	r3, [r7, #4]
 8042074:	2b00      	cmp	r3, #0
 8042076:	d101      	bne.n	804207c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8042078:	2301      	movs	r3, #1
 804207a:	e0d0      	b.n	804221e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 804207c:	4b6a      	ldr	r3, [pc, #424]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 804207e:	681b      	ldr	r3, [r3, #0]
 8042080:	f003 030f 	and.w	r3, r3, #15
 8042084:	683a      	ldr	r2, [r7, #0]
 8042086:	429a      	cmp	r2, r3
 8042088:	d910      	bls.n	80420ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804208a:	4b67      	ldr	r3, [pc, #412]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 804208c:	681b      	ldr	r3, [r3, #0]
 804208e:	f023 020f 	bic.w	r2, r3, #15
 8042092:	4965      	ldr	r1, [pc, #404]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 8042094:	683b      	ldr	r3, [r7, #0]
 8042096:	4313      	orrs	r3, r2
 8042098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 804209a:	4b63      	ldr	r3, [pc, #396]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 804209c:	681b      	ldr	r3, [r3, #0]
 804209e:	f003 030f 	and.w	r3, r3, #15
 80420a2:	683a      	ldr	r2, [r7, #0]
 80420a4:	429a      	cmp	r2, r3
 80420a6:	d001      	beq.n	80420ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80420a8:	2301      	movs	r3, #1
 80420aa:	e0b8      	b.n	804221e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80420ac:	687b      	ldr	r3, [r7, #4]
 80420ae:	681b      	ldr	r3, [r3, #0]
 80420b0:	f003 0302 	and.w	r3, r3, #2
 80420b4:	2b00      	cmp	r3, #0
 80420b6:	d020      	beq.n	80420fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80420b8:	687b      	ldr	r3, [r7, #4]
 80420ba:	681b      	ldr	r3, [r3, #0]
 80420bc:	f003 0304 	and.w	r3, r3, #4
 80420c0:	2b00      	cmp	r3, #0
 80420c2:	d005      	beq.n	80420d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80420c4:	4b59      	ldr	r3, [pc, #356]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80420c6:	689b      	ldr	r3, [r3, #8]
 80420c8:	4a58      	ldr	r2, [pc, #352]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80420ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80420ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80420d0:	687b      	ldr	r3, [r7, #4]
 80420d2:	681b      	ldr	r3, [r3, #0]
 80420d4:	f003 0308 	and.w	r3, r3, #8
 80420d8:	2b00      	cmp	r3, #0
 80420da:	d005      	beq.n	80420e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80420dc:	4b53      	ldr	r3, [pc, #332]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80420de:	689b      	ldr	r3, [r3, #8]
 80420e0:	4a52      	ldr	r2, [pc, #328]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80420e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80420e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80420e8:	4b50      	ldr	r3, [pc, #320]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80420ea:	689b      	ldr	r3, [r3, #8]
 80420ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80420f0:	687b      	ldr	r3, [r7, #4]
 80420f2:	689b      	ldr	r3, [r3, #8]
 80420f4:	494d      	ldr	r1, [pc, #308]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80420f6:	4313      	orrs	r3, r2
 80420f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80420fa:	687b      	ldr	r3, [r7, #4]
 80420fc:	681b      	ldr	r3, [r3, #0]
 80420fe:	f003 0301 	and.w	r3, r3, #1
 8042102:	2b00      	cmp	r3, #0
 8042104:	d040      	beq.n	8042188 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8042106:	687b      	ldr	r3, [r7, #4]
 8042108:	685b      	ldr	r3, [r3, #4]
 804210a:	2b01      	cmp	r3, #1
 804210c:	d107      	bne.n	804211e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 804210e:	4b47      	ldr	r3, [pc, #284]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 8042110:	681b      	ldr	r3, [r3, #0]
 8042112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8042116:	2b00      	cmp	r3, #0
 8042118:	d115      	bne.n	8042146 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 804211a:	2301      	movs	r3, #1
 804211c:	e07f      	b.n	804221e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 804211e:	687b      	ldr	r3, [r7, #4]
 8042120:	685b      	ldr	r3, [r3, #4]
 8042122:	2b02      	cmp	r3, #2
 8042124:	d107      	bne.n	8042136 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8042126:	4b41      	ldr	r3, [pc, #260]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 8042128:	681b      	ldr	r3, [r3, #0]
 804212a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 804212e:	2b00      	cmp	r3, #0
 8042130:	d109      	bne.n	8042146 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8042132:	2301      	movs	r3, #1
 8042134:	e073      	b.n	804221e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8042136:	4b3d      	ldr	r3, [pc, #244]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 8042138:	681b      	ldr	r3, [r3, #0]
 804213a:	f003 0302 	and.w	r3, r3, #2
 804213e:	2b00      	cmp	r3, #0
 8042140:	d101      	bne.n	8042146 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8042142:	2301      	movs	r3, #1
 8042144:	e06b      	b.n	804221e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8042146:	4b39      	ldr	r3, [pc, #228]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 8042148:	689b      	ldr	r3, [r3, #8]
 804214a:	f023 0203 	bic.w	r2, r3, #3
 804214e:	687b      	ldr	r3, [r7, #4]
 8042150:	685b      	ldr	r3, [r3, #4]
 8042152:	4936      	ldr	r1, [pc, #216]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 8042154:	4313      	orrs	r3, r2
 8042156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042158:	f7fe fe66 	bl	8040e28 <HAL_GetTick>
 804215c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804215e:	e00a      	b.n	8042176 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8042160:	f7fe fe62 	bl	8040e28 <HAL_GetTick>
 8042164:	4602      	mov	r2, r0
 8042166:	68fb      	ldr	r3, [r7, #12]
 8042168:	1ad3      	subs	r3, r2, r3
 804216a:	f241 3288 	movw	r2, #5000	; 0x1388
 804216e:	4293      	cmp	r3, r2
 8042170:	d901      	bls.n	8042176 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8042172:	2303      	movs	r3, #3
 8042174:	e053      	b.n	804221e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042176:	4b2d      	ldr	r3, [pc, #180]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 8042178:	689b      	ldr	r3, [r3, #8]
 804217a:	f003 020c 	and.w	r2, r3, #12
 804217e:	687b      	ldr	r3, [r7, #4]
 8042180:	685b      	ldr	r3, [r3, #4]
 8042182:	009b      	lsls	r3, r3, #2
 8042184:	429a      	cmp	r2, r3
 8042186:	d1eb      	bne.n	8042160 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8042188:	4b27      	ldr	r3, [pc, #156]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 804218a:	681b      	ldr	r3, [r3, #0]
 804218c:	f003 030f 	and.w	r3, r3, #15
 8042190:	683a      	ldr	r2, [r7, #0]
 8042192:	429a      	cmp	r2, r3
 8042194:	d210      	bcs.n	80421b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8042196:	4b24      	ldr	r3, [pc, #144]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 8042198:	681b      	ldr	r3, [r3, #0]
 804219a:	f023 020f 	bic.w	r2, r3, #15
 804219e:	4922      	ldr	r1, [pc, #136]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 80421a0:	683b      	ldr	r3, [r7, #0]
 80421a2:	4313      	orrs	r3, r2
 80421a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80421a6:	4b20      	ldr	r3, [pc, #128]	; (8042228 <HAL_RCC_ClockConfig+0x1c4>)
 80421a8:	681b      	ldr	r3, [r3, #0]
 80421aa:	f003 030f 	and.w	r3, r3, #15
 80421ae:	683a      	ldr	r2, [r7, #0]
 80421b0:	429a      	cmp	r2, r3
 80421b2:	d001      	beq.n	80421b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80421b4:	2301      	movs	r3, #1
 80421b6:	e032      	b.n	804221e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80421b8:	687b      	ldr	r3, [r7, #4]
 80421ba:	681b      	ldr	r3, [r3, #0]
 80421bc:	f003 0304 	and.w	r3, r3, #4
 80421c0:	2b00      	cmp	r3, #0
 80421c2:	d008      	beq.n	80421d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80421c4:	4b19      	ldr	r3, [pc, #100]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80421c6:	689b      	ldr	r3, [r3, #8]
 80421c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80421cc:	687b      	ldr	r3, [r7, #4]
 80421ce:	68db      	ldr	r3, [r3, #12]
 80421d0:	4916      	ldr	r1, [pc, #88]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80421d2:	4313      	orrs	r3, r2
 80421d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80421d6:	687b      	ldr	r3, [r7, #4]
 80421d8:	681b      	ldr	r3, [r3, #0]
 80421da:	f003 0308 	and.w	r3, r3, #8
 80421de:	2b00      	cmp	r3, #0
 80421e0:	d009      	beq.n	80421f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80421e2:	4b12      	ldr	r3, [pc, #72]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80421e4:	689b      	ldr	r3, [r3, #8]
 80421e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80421ea:	687b      	ldr	r3, [r7, #4]
 80421ec:	691b      	ldr	r3, [r3, #16]
 80421ee:	00db      	lsls	r3, r3, #3
 80421f0:	490e      	ldr	r1, [pc, #56]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80421f2:	4313      	orrs	r3, r2
 80421f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80421f6:	f000 f821 	bl	804223c <HAL_RCC_GetSysClockFreq>
 80421fa:	4602      	mov	r2, r0
 80421fc:	4b0b      	ldr	r3, [pc, #44]	; (804222c <HAL_RCC_ClockConfig+0x1c8>)
 80421fe:	689b      	ldr	r3, [r3, #8]
 8042200:	091b      	lsrs	r3, r3, #4
 8042202:	f003 030f 	and.w	r3, r3, #15
 8042206:	490a      	ldr	r1, [pc, #40]	; (8042230 <HAL_RCC_ClockConfig+0x1cc>)
 8042208:	5ccb      	ldrb	r3, [r1, r3]
 804220a:	fa22 f303 	lsr.w	r3, r2, r3
 804220e:	4a09      	ldr	r2, [pc, #36]	; (8042234 <HAL_RCC_ClockConfig+0x1d0>)
 8042210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8042212:	4b09      	ldr	r3, [pc, #36]	; (8042238 <HAL_RCC_ClockConfig+0x1d4>)
 8042214:	681b      	ldr	r3, [r3, #0]
 8042216:	4618      	mov	r0, r3
 8042218:	f7fe fdc2 	bl	8040da0 <HAL_InitTick>

  return HAL_OK;
 804221c:	2300      	movs	r3, #0
}
 804221e:	4618      	mov	r0, r3
 8042220:	3710      	adds	r7, #16
 8042222:	46bd      	mov	sp, r7
 8042224:	bd80      	pop	{r7, pc}
 8042226:	bf00      	nop
 8042228:	40023c00 	.word	0x40023c00
 804222c:	40023800 	.word	0x40023800
 8042230:	08044ea4 	.word	0x08044ea4
 8042234:	20000000 	.word	0x20000000
 8042238:	20000004 	.word	0x20000004

0804223c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 804223c:	b5b0      	push	{r4, r5, r7, lr}
 804223e:	b084      	sub	sp, #16
 8042240:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8042242:	2100      	movs	r1, #0
 8042244:	6079      	str	r1, [r7, #4]
 8042246:	2100      	movs	r1, #0
 8042248:	60f9      	str	r1, [r7, #12]
 804224a:	2100      	movs	r1, #0
 804224c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 804224e:	2100      	movs	r1, #0
 8042250:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8042252:	4952      	ldr	r1, [pc, #328]	; (804239c <HAL_RCC_GetSysClockFreq+0x160>)
 8042254:	6889      	ldr	r1, [r1, #8]
 8042256:	f001 010c 	and.w	r1, r1, #12
 804225a:	2908      	cmp	r1, #8
 804225c:	d00d      	beq.n	804227a <HAL_RCC_GetSysClockFreq+0x3e>
 804225e:	2908      	cmp	r1, #8
 8042260:	f200 8094 	bhi.w	804238c <HAL_RCC_GetSysClockFreq+0x150>
 8042264:	2900      	cmp	r1, #0
 8042266:	d002      	beq.n	804226e <HAL_RCC_GetSysClockFreq+0x32>
 8042268:	2904      	cmp	r1, #4
 804226a:	d003      	beq.n	8042274 <HAL_RCC_GetSysClockFreq+0x38>
 804226c:	e08e      	b.n	804238c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 804226e:	4b4c      	ldr	r3, [pc, #304]	; (80423a0 <HAL_RCC_GetSysClockFreq+0x164>)
 8042270:	60bb      	str	r3, [r7, #8]
      break;
 8042272:	e08e      	b.n	8042392 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8042274:	4b4b      	ldr	r3, [pc, #300]	; (80423a4 <HAL_RCC_GetSysClockFreq+0x168>)
 8042276:	60bb      	str	r3, [r7, #8]
      break;
 8042278:	e08b      	b.n	8042392 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 804227a:	4948      	ldr	r1, [pc, #288]	; (804239c <HAL_RCC_GetSysClockFreq+0x160>)
 804227c:	6849      	ldr	r1, [r1, #4]
 804227e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8042282:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8042284:	4945      	ldr	r1, [pc, #276]	; (804239c <HAL_RCC_GetSysClockFreq+0x160>)
 8042286:	6849      	ldr	r1, [r1, #4]
 8042288:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 804228c:	2900      	cmp	r1, #0
 804228e:	d024      	beq.n	80422da <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8042290:	4942      	ldr	r1, [pc, #264]	; (804239c <HAL_RCC_GetSysClockFreq+0x160>)
 8042292:	6849      	ldr	r1, [r1, #4]
 8042294:	0989      	lsrs	r1, r1, #6
 8042296:	4608      	mov	r0, r1
 8042298:	f04f 0100 	mov.w	r1, #0
 804229c:	f240 14ff 	movw	r4, #511	; 0x1ff
 80422a0:	f04f 0500 	mov.w	r5, #0
 80422a4:	ea00 0204 	and.w	r2, r0, r4
 80422a8:	ea01 0305 	and.w	r3, r1, r5
 80422ac:	493d      	ldr	r1, [pc, #244]	; (80423a4 <HAL_RCC_GetSysClockFreq+0x168>)
 80422ae:	fb01 f003 	mul.w	r0, r1, r3
 80422b2:	2100      	movs	r1, #0
 80422b4:	fb01 f102 	mul.w	r1, r1, r2
 80422b8:	1844      	adds	r4, r0, r1
 80422ba:	493a      	ldr	r1, [pc, #232]	; (80423a4 <HAL_RCC_GetSysClockFreq+0x168>)
 80422bc:	fba2 0101 	umull	r0, r1, r2, r1
 80422c0:	1863      	adds	r3, r4, r1
 80422c2:	4619      	mov	r1, r3
 80422c4:	687b      	ldr	r3, [r7, #4]
 80422c6:	461a      	mov	r2, r3
 80422c8:	f04f 0300 	mov.w	r3, #0
 80422cc:	f7fe f808 	bl	80402e0 <__aeabi_uldivmod>
 80422d0:	4602      	mov	r2, r0
 80422d2:	460b      	mov	r3, r1
 80422d4:	4613      	mov	r3, r2
 80422d6:	60fb      	str	r3, [r7, #12]
 80422d8:	e04a      	b.n	8042370 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80422da:	4b30      	ldr	r3, [pc, #192]	; (804239c <HAL_RCC_GetSysClockFreq+0x160>)
 80422dc:	685b      	ldr	r3, [r3, #4]
 80422de:	099b      	lsrs	r3, r3, #6
 80422e0:	461a      	mov	r2, r3
 80422e2:	f04f 0300 	mov.w	r3, #0
 80422e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80422ea:	f04f 0100 	mov.w	r1, #0
 80422ee:	ea02 0400 	and.w	r4, r2, r0
 80422f2:	ea03 0501 	and.w	r5, r3, r1
 80422f6:	4620      	mov	r0, r4
 80422f8:	4629      	mov	r1, r5
 80422fa:	f04f 0200 	mov.w	r2, #0
 80422fe:	f04f 0300 	mov.w	r3, #0
 8042302:	014b      	lsls	r3, r1, #5
 8042304:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8042308:	0142      	lsls	r2, r0, #5
 804230a:	4610      	mov	r0, r2
 804230c:	4619      	mov	r1, r3
 804230e:	1b00      	subs	r0, r0, r4
 8042310:	eb61 0105 	sbc.w	r1, r1, r5
 8042314:	f04f 0200 	mov.w	r2, #0
 8042318:	f04f 0300 	mov.w	r3, #0
 804231c:	018b      	lsls	r3, r1, #6
 804231e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8042322:	0182      	lsls	r2, r0, #6
 8042324:	1a12      	subs	r2, r2, r0
 8042326:	eb63 0301 	sbc.w	r3, r3, r1
 804232a:	f04f 0000 	mov.w	r0, #0
 804232e:	f04f 0100 	mov.w	r1, #0
 8042332:	00d9      	lsls	r1, r3, #3
 8042334:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8042338:	00d0      	lsls	r0, r2, #3
 804233a:	4602      	mov	r2, r0
 804233c:	460b      	mov	r3, r1
 804233e:	1912      	adds	r2, r2, r4
 8042340:	eb45 0303 	adc.w	r3, r5, r3
 8042344:	f04f 0000 	mov.w	r0, #0
 8042348:	f04f 0100 	mov.w	r1, #0
 804234c:	0299      	lsls	r1, r3, #10
 804234e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8042352:	0290      	lsls	r0, r2, #10
 8042354:	4602      	mov	r2, r0
 8042356:	460b      	mov	r3, r1
 8042358:	4610      	mov	r0, r2
 804235a:	4619      	mov	r1, r3
 804235c:	687b      	ldr	r3, [r7, #4]
 804235e:	461a      	mov	r2, r3
 8042360:	f04f 0300 	mov.w	r3, #0
 8042364:	f7fd ffbc 	bl	80402e0 <__aeabi_uldivmod>
 8042368:	4602      	mov	r2, r0
 804236a:	460b      	mov	r3, r1
 804236c:	4613      	mov	r3, r2
 804236e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8042370:	4b0a      	ldr	r3, [pc, #40]	; (804239c <HAL_RCC_GetSysClockFreq+0x160>)
 8042372:	685b      	ldr	r3, [r3, #4]
 8042374:	0c1b      	lsrs	r3, r3, #16
 8042376:	f003 0303 	and.w	r3, r3, #3
 804237a:	3301      	adds	r3, #1
 804237c:	005b      	lsls	r3, r3, #1
 804237e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8042380:	68fa      	ldr	r2, [r7, #12]
 8042382:	683b      	ldr	r3, [r7, #0]
 8042384:	fbb2 f3f3 	udiv	r3, r2, r3
 8042388:	60bb      	str	r3, [r7, #8]
      break;
 804238a:	e002      	b.n	8042392 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 804238c:	4b04      	ldr	r3, [pc, #16]	; (80423a0 <HAL_RCC_GetSysClockFreq+0x164>)
 804238e:	60bb      	str	r3, [r7, #8]
      break;
 8042390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8042392:	68bb      	ldr	r3, [r7, #8]
}
 8042394:	4618      	mov	r0, r3
 8042396:	3710      	adds	r7, #16
 8042398:	46bd      	mov	sp, r7
 804239a:	bdb0      	pop	{r4, r5, r7, pc}
 804239c:	40023800 	.word	0x40023800
 80423a0:	00f42400 	.word	0x00f42400
 80423a4:	017d7840 	.word	0x017d7840

080423a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80423a8:	b480      	push	{r7}
 80423aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80423ac:	4b03      	ldr	r3, [pc, #12]	; (80423bc <HAL_RCC_GetHCLKFreq+0x14>)
 80423ae:	681b      	ldr	r3, [r3, #0]
}
 80423b0:	4618      	mov	r0, r3
 80423b2:	46bd      	mov	sp, r7
 80423b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80423b8:	4770      	bx	lr
 80423ba:	bf00      	nop
 80423bc:	20000000 	.word	0x20000000

080423c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80423c0:	b580      	push	{r7, lr}
 80423c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80423c4:	f7ff fff0 	bl	80423a8 <HAL_RCC_GetHCLKFreq>
 80423c8:	4602      	mov	r2, r0
 80423ca:	4b05      	ldr	r3, [pc, #20]	; (80423e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80423cc:	689b      	ldr	r3, [r3, #8]
 80423ce:	0a9b      	lsrs	r3, r3, #10
 80423d0:	f003 0307 	and.w	r3, r3, #7
 80423d4:	4903      	ldr	r1, [pc, #12]	; (80423e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80423d6:	5ccb      	ldrb	r3, [r1, r3]
 80423d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80423dc:	4618      	mov	r0, r3
 80423de:	bd80      	pop	{r7, pc}
 80423e0:	40023800 	.word	0x40023800
 80423e4:	08044eb4 	.word	0x08044eb4

080423e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80423e8:	b580      	push	{r7, lr}
 80423ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80423ec:	f7ff ffdc 	bl	80423a8 <HAL_RCC_GetHCLKFreq>
 80423f0:	4602      	mov	r2, r0
 80423f2:	4b05      	ldr	r3, [pc, #20]	; (8042408 <HAL_RCC_GetPCLK2Freq+0x20>)
 80423f4:	689b      	ldr	r3, [r3, #8]
 80423f6:	0b5b      	lsrs	r3, r3, #13
 80423f8:	f003 0307 	and.w	r3, r3, #7
 80423fc:	4903      	ldr	r1, [pc, #12]	; (804240c <HAL_RCC_GetPCLK2Freq+0x24>)
 80423fe:	5ccb      	ldrb	r3, [r1, r3]
 8042400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8042404:	4618      	mov	r0, r3
 8042406:	bd80      	pop	{r7, pc}
 8042408:	40023800 	.word	0x40023800
 804240c:	08044eb4 	.word	0x08044eb4

08042410 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8042410:	b580      	push	{r7, lr}
 8042412:	b088      	sub	sp, #32
 8042414:	af00      	add	r7, sp, #0
 8042416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8042418:	2300      	movs	r3, #0
 804241a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 804241c:	2300      	movs	r3, #0
 804241e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8042420:	2300      	movs	r3, #0
 8042422:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8042424:	2300      	movs	r3, #0
 8042426:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8042428:	2300      	movs	r3, #0
 804242a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 804242c:	687b      	ldr	r3, [r7, #4]
 804242e:	681b      	ldr	r3, [r3, #0]
 8042430:	f003 0301 	and.w	r3, r3, #1
 8042434:	2b00      	cmp	r3, #0
 8042436:	d012      	beq.n	804245e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8042438:	4b69      	ldr	r3, [pc, #420]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 804243a:	689b      	ldr	r3, [r3, #8]
 804243c:	4a68      	ldr	r2, [pc, #416]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 804243e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8042442:	6093      	str	r3, [r2, #8]
 8042444:	4b66      	ldr	r3, [pc, #408]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042446:	689a      	ldr	r2, [r3, #8]
 8042448:	687b      	ldr	r3, [r7, #4]
 804244a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 804244c:	4964      	ldr	r1, [pc, #400]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 804244e:	4313      	orrs	r3, r2
 8042450:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8042452:	687b      	ldr	r3, [r7, #4]
 8042454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8042456:	2b00      	cmp	r3, #0
 8042458:	d101      	bne.n	804245e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 804245a:	2301      	movs	r3, #1
 804245c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 804245e:	687b      	ldr	r3, [r7, #4]
 8042460:	681b      	ldr	r3, [r3, #0]
 8042462:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8042466:	2b00      	cmp	r3, #0
 8042468:	d017      	beq.n	804249a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 804246a:	4b5d      	ldr	r3, [pc, #372]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 804246c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8042470:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8042474:	687b      	ldr	r3, [r7, #4]
 8042476:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8042478:	4959      	ldr	r1, [pc, #356]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 804247a:	4313      	orrs	r3, r2
 804247c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8042480:	687b      	ldr	r3, [r7, #4]
 8042482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8042484:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8042488:	d101      	bne.n	804248e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 804248a:	2301      	movs	r3, #1
 804248c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 804248e:	687b      	ldr	r3, [r7, #4]
 8042490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8042492:	2b00      	cmp	r3, #0
 8042494:	d101      	bne.n	804249a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8042496:	2301      	movs	r3, #1
 8042498:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 804249a:	687b      	ldr	r3, [r7, #4]
 804249c:	681b      	ldr	r3, [r3, #0]
 804249e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80424a2:	2b00      	cmp	r3, #0
 80424a4:	d017      	beq.n	80424d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80424a6:	4b4e      	ldr	r3, [pc, #312]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80424a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80424ac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80424b0:	687b      	ldr	r3, [r7, #4]
 80424b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80424b4:	494a      	ldr	r1, [pc, #296]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80424b6:	4313      	orrs	r3, r2
 80424b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80424bc:	687b      	ldr	r3, [r7, #4]
 80424be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80424c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80424c4:	d101      	bne.n	80424ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80424c6:	2301      	movs	r3, #1
 80424c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80424ca:	687b      	ldr	r3, [r7, #4]
 80424cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80424ce:	2b00      	cmp	r3, #0
 80424d0:	d101      	bne.n	80424d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80424d2:	2301      	movs	r3, #1
 80424d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80424d6:	687b      	ldr	r3, [r7, #4]
 80424d8:	681b      	ldr	r3, [r3, #0]
 80424da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80424de:	2b00      	cmp	r3, #0
 80424e0:	d001      	beq.n	80424e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80424e2:	2301      	movs	r3, #1
 80424e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80424e6:	687b      	ldr	r3, [r7, #4]
 80424e8:	681b      	ldr	r3, [r3, #0]
 80424ea:	f003 0320 	and.w	r3, r3, #32
 80424ee:	2b00      	cmp	r3, #0
 80424f0:	f000 808b 	beq.w	804260a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80424f4:	4b3a      	ldr	r3, [pc, #232]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80424f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80424f8:	4a39      	ldr	r2, [pc, #228]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80424fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80424fe:	6413      	str	r3, [r2, #64]	; 0x40
 8042500:	4b37      	ldr	r3, [pc, #220]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042504:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8042508:	60bb      	str	r3, [r7, #8]
 804250a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 804250c:	4b35      	ldr	r3, [pc, #212]	; (80425e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 804250e:	681b      	ldr	r3, [r3, #0]
 8042510:	4a34      	ldr	r2, [pc, #208]	; (80425e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8042512:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8042516:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042518:	f7fe fc86 	bl	8040e28 <HAL_GetTick>
 804251c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 804251e:	e008      	b.n	8042532 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8042520:	f7fe fc82 	bl	8040e28 <HAL_GetTick>
 8042524:	4602      	mov	r2, r0
 8042526:	697b      	ldr	r3, [r7, #20]
 8042528:	1ad3      	subs	r3, r2, r3
 804252a:	2b64      	cmp	r3, #100	; 0x64
 804252c:	d901      	bls.n	8042532 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 804252e:	2303      	movs	r3, #3
 8042530:	e38f      	b.n	8042c52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8042532:	4b2c      	ldr	r3, [pc, #176]	; (80425e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8042534:	681b      	ldr	r3, [r3, #0]
 8042536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 804253a:	2b00      	cmp	r3, #0
 804253c:	d0f0      	beq.n	8042520 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 804253e:	4b28      	ldr	r3, [pc, #160]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8042542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8042546:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8042548:	693b      	ldr	r3, [r7, #16]
 804254a:	2b00      	cmp	r3, #0
 804254c:	d035      	beq.n	80425ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 804254e:	687b      	ldr	r3, [r7, #4]
 8042550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8042556:	693a      	ldr	r2, [r7, #16]
 8042558:	429a      	cmp	r2, r3
 804255a:	d02e      	beq.n	80425ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 804255c:	4b20      	ldr	r3, [pc, #128]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 804255e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8042560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8042564:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8042566:	4b1e      	ldr	r3, [pc, #120]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804256a:	4a1d      	ldr	r2, [pc, #116]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 804256c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8042570:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8042572:	4b1b      	ldr	r3, [pc, #108]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8042576:	4a1a      	ldr	r2, [pc, #104]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042578:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 804257c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 804257e:	4a18      	ldr	r2, [pc, #96]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042580:	693b      	ldr	r3, [r7, #16]
 8042582:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8042584:	4b16      	ldr	r3, [pc, #88]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8042586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8042588:	f003 0301 	and.w	r3, r3, #1
 804258c:	2b01      	cmp	r3, #1
 804258e:	d114      	bne.n	80425ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042590:	f7fe fc4a 	bl	8040e28 <HAL_GetTick>
 8042594:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8042596:	e00a      	b.n	80425ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8042598:	f7fe fc46 	bl	8040e28 <HAL_GetTick>
 804259c:	4602      	mov	r2, r0
 804259e:	697b      	ldr	r3, [r7, #20]
 80425a0:	1ad3      	subs	r3, r2, r3
 80425a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80425a6:	4293      	cmp	r3, r2
 80425a8:	d901      	bls.n	80425ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80425aa:	2303      	movs	r3, #3
 80425ac:	e351      	b.n	8042c52 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80425ae:	4b0c      	ldr	r3, [pc, #48]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80425b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80425b2:	f003 0302 	and.w	r3, r3, #2
 80425b6:	2b00      	cmp	r3, #0
 80425b8:	d0ee      	beq.n	8042598 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80425ba:	687b      	ldr	r3, [r7, #4]
 80425bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80425be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80425c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80425c6:	d111      	bne.n	80425ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80425c8:	4b05      	ldr	r3, [pc, #20]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80425ca:	689b      	ldr	r3, [r3, #8]
 80425cc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80425d0:	687b      	ldr	r3, [r7, #4]
 80425d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80425d4:	4b04      	ldr	r3, [pc, #16]	; (80425e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80425d6:	400b      	ands	r3, r1
 80425d8:	4901      	ldr	r1, [pc, #4]	; (80425e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80425da:	4313      	orrs	r3, r2
 80425dc:	608b      	str	r3, [r1, #8]
 80425de:	e00b      	b.n	80425f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80425e0:	40023800 	.word	0x40023800
 80425e4:	40007000 	.word	0x40007000
 80425e8:	0ffffcff 	.word	0x0ffffcff
 80425ec:	4bb3      	ldr	r3, [pc, #716]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80425ee:	689b      	ldr	r3, [r3, #8]
 80425f0:	4ab2      	ldr	r2, [pc, #712]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80425f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80425f6:	6093      	str	r3, [r2, #8]
 80425f8:	4bb0      	ldr	r3, [pc, #704]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80425fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80425fc:	687b      	ldr	r3, [r7, #4]
 80425fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8042600:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8042604:	49ad      	ldr	r1, [pc, #692]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042606:	4313      	orrs	r3, r2
 8042608:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 804260a:	687b      	ldr	r3, [r7, #4]
 804260c:	681b      	ldr	r3, [r3, #0]
 804260e:	f003 0310 	and.w	r3, r3, #16
 8042612:	2b00      	cmp	r3, #0
 8042614:	d010      	beq.n	8042638 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8042616:	4ba9      	ldr	r3, [pc, #676]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042618:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 804261c:	4aa7      	ldr	r2, [pc, #668]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 804261e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8042622:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8042626:	4ba5      	ldr	r3, [pc, #660]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042628:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 804262c:	687b      	ldr	r3, [r7, #4]
 804262e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8042630:	49a2      	ldr	r1, [pc, #648]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042632:	4313      	orrs	r3, r2
 8042634:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8042638:	687b      	ldr	r3, [r7, #4]
 804263a:	681b      	ldr	r3, [r3, #0]
 804263c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8042640:	2b00      	cmp	r3, #0
 8042642:	d00a      	beq.n	804265a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8042644:	4b9d      	ldr	r3, [pc, #628]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804264a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 804264e:	687b      	ldr	r3, [r7, #4]
 8042650:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8042652:	499a      	ldr	r1, [pc, #616]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042654:	4313      	orrs	r3, r2
 8042656:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 804265a:	687b      	ldr	r3, [r7, #4]
 804265c:	681b      	ldr	r3, [r3, #0]
 804265e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8042662:	2b00      	cmp	r3, #0
 8042664:	d00a      	beq.n	804267c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8042666:	4b95      	ldr	r3, [pc, #596]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804266c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8042670:	687b      	ldr	r3, [r7, #4]
 8042672:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8042674:	4991      	ldr	r1, [pc, #580]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042676:	4313      	orrs	r3, r2
 8042678:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 804267c:	687b      	ldr	r3, [r7, #4]
 804267e:	681b      	ldr	r3, [r3, #0]
 8042680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8042684:	2b00      	cmp	r3, #0
 8042686:	d00a      	beq.n	804269e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8042688:	4b8c      	ldr	r3, [pc, #560]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 804268a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804268e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8042692:	687b      	ldr	r3, [r7, #4]
 8042694:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8042696:	4989      	ldr	r1, [pc, #548]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042698:	4313      	orrs	r3, r2
 804269a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 804269e:	687b      	ldr	r3, [r7, #4]
 80426a0:	681b      	ldr	r3, [r3, #0]
 80426a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80426a6:	2b00      	cmp	r3, #0
 80426a8:	d00a      	beq.n	80426c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80426aa:	4b84      	ldr	r3, [pc, #528]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80426ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80426b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80426b4:	687b      	ldr	r3, [r7, #4]
 80426b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80426b8:	4980      	ldr	r1, [pc, #512]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80426ba:	4313      	orrs	r3, r2
 80426bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80426c0:	687b      	ldr	r3, [r7, #4]
 80426c2:	681b      	ldr	r3, [r3, #0]
 80426c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80426c8:	2b00      	cmp	r3, #0
 80426ca:	d00a      	beq.n	80426e2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80426cc:	4b7b      	ldr	r3, [pc, #492]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80426ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80426d2:	f023 0203 	bic.w	r2, r3, #3
 80426d6:	687b      	ldr	r3, [r7, #4]
 80426d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80426da:	4978      	ldr	r1, [pc, #480]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80426dc:	4313      	orrs	r3, r2
 80426de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80426e2:	687b      	ldr	r3, [r7, #4]
 80426e4:	681b      	ldr	r3, [r3, #0]
 80426e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80426ea:	2b00      	cmp	r3, #0
 80426ec:	d00a      	beq.n	8042704 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80426ee:	4b73      	ldr	r3, [pc, #460]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80426f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80426f4:	f023 020c 	bic.w	r2, r3, #12
 80426f8:	687b      	ldr	r3, [r7, #4]
 80426fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80426fc:	496f      	ldr	r1, [pc, #444]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80426fe:	4313      	orrs	r3, r2
 8042700:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8042704:	687b      	ldr	r3, [r7, #4]
 8042706:	681b      	ldr	r3, [r3, #0]
 8042708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 804270c:	2b00      	cmp	r3, #0
 804270e:	d00a      	beq.n	8042726 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8042710:	4b6a      	ldr	r3, [pc, #424]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042716:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 804271a:	687b      	ldr	r3, [r7, #4]
 804271c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 804271e:	4967      	ldr	r1, [pc, #412]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042720:	4313      	orrs	r3, r2
 8042722:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8042726:	687b      	ldr	r3, [r7, #4]
 8042728:	681b      	ldr	r3, [r3, #0]
 804272a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 804272e:	2b00      	cmp	r3, #0
 8042730:	d00a      	beq.n	8042748 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8042732:	4b62      	ldr	r3, [pc, #392]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042734:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042738:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 804273c:	687b      	ldr	r3, [r7, #4]
 804273e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8042740:	495e      	ldr	r1, [pc, #376]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042742:	4313      	orrs	r3, r2
 8042744:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8042748:	687b      	ldr	r3, [r7, #4]
 804274a:	681b      	ldr	r3, [r3, #0]
 804274c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8042750:	2b00      	cmp	r3, #0
 8042752:	d00a      	beq.n	804276a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8042754:	4b59      	ldr	r3, [pc, #356]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042756:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804275a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 804275e:	687b      	ldr	r3, [r7, #4]
 8042760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8042762:	4956      	ldr	r1, [pc, #344]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042764:	4313      	orrs	r3, r2
 8042766:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 804276a:	687b      	ldr	r3, [r7, #4]
 804276c:	681b      	ldr	r3, [r3, #0]
 804276e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8042772:	2b00      	cmp	r3, #0
 8042774:	d00a      	beq.n	804278c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8042776:	4b51      	ldr	r3, [pc, #324]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042778:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804277c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8042780:	687b      	ldr	r3, [r7, #4]
 8042782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8042784:	494d      	ldr	r1, [pc, #308]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042786:	4313      	orrs	r3, r2
 8042788:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 804278c:	687b      	ldr	r3, [r7, #4]
 804278e:	681b      	ldr	r3, [r3, #0]
 8042790:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8042794:	2b00      	cmp	r3, #0
 8042796:	d00a      	beq.n	80427ae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8042798:	4b48      	ldr	r3, [pc, #288]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 804279a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804279e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80427a2:	687b      	ldr	r3, [r7, #4]
 80427a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80427a6:	4945      	ldr	r1, [pc, #276]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80427a8:	4313      	orrs	r3, r2
 80427aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80427ae:	687b      	ldr	r3, [r7, #4]
 80427b0:	681b      	ldr	r3, [r3, #0]
 80427b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80427b6:	2b00      	cmp	r3, #0
 80427b8:	d00a      	beq.n	80427d0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80427ba:	4b40      	ldr	r3, [pc, #256]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80427bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80427c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80427c4:	687b      	ldr	r3, [r7, #4]
 80427c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80427c8:	493c      	ldr	r1, [pc, #240]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80427ca:	4313      	orrs	r3, r2
 80427cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80427d0:	687b      	ldr	r3, [r7, #4]
 80427d2:	681b      	ldr	r3, [r3, #0]
 80427d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80427d8:	2b00      	cmp	r3, #0
 80427da:	d00a      	beq.n	80427f2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80427dc:	4b37      	ldr	r3, [pc, #220]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80427de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80427e2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80427e6:	687b      	ldr	r3, [r7, #4]
 80427e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80427ea:	4934      	ldr	r1, [pc, #208]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80427ec:	4313      	orrs	r3, r2
 80427ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80427f2:	687b      	ldr	r3, [r7, #4]
 80427f4:	681b      	ldr	r3, [r3, #0]
 80427f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80427fa:	2b00      	cmp	r3, #0
 80427fc:	d011      	beq.n	8042822 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80427fe:	4b2f      	ldr	r3, [pc, #188]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042804:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8042808:	687b      	ldr	r3, [r7, #4]
 804280a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 804280c:	492b      	ldr	r1, [pc, #172]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 804280e:	4313      	orrs	r3, r2
 8042810:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8042814:	687b      	ldr	r3, [r7, #4]
 8042816:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8042818:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 804281c:	d101      	bne.n	8042822 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 804281e:	2301      	movs	r3, #1
 8042820:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8042822:	687b      	ldr	r3, [r7, #4]
 8042824:	681b      	ldr	r3, [r3, #0]
 8042826:	f003 0308 	and.w	r3, r3, #8
 804282a:	2b00      	cmp	r3, #0
 804282c:	d001      	beq.n	8042832 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 804282e:	2301      	movs	r3, #1
 8042830:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8042832:	687b      	ldr	r3, [r7, #4]
 8042834:	681b      	ldr	r3, [r3, #0]
 8042836:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 804283a:	2b00      	cmp	r3, #0
 804283c:	d00a      	beq.n	8042854 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 804283e:	4b1f      	ldr	r3, [pc, #124]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042844:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8042848:	687b      	ldr	r3, [r7, #4]
 804284a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 804284c:	491b      	ldr	r1, [pc, #108]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 804284e:	4313      	orrs	r3, r2
 8042850:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8042854:	687b      	ldr	r3, [r7, #4]
 8042856:	681b      	ldr	r3, [r3, #0]
 8042858:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 804285c:	2b00      	cmp	r3, #0
 804285e:	d00b      	beq.n	8042878 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8042860:	4b16      	ldr	r3, [pc, #88]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8042866:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 804286a:	687b      	ldr	r3, [r7, #4]
 804286c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8042870:	4912      	ldr	r1, [pc, #72]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042872:	4313      	orrs	r3, r2
 8042874:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8042878:	687b      	ldr	r3, [r7, #4]
 804287a:	681b      	ldr	r3, [r3, #0]
 804287c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8042880:	2b00      	cmp	r3, #0
 8042882:	d00b      	beq.n	804289c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8042884:	4b0d      	ldr	r3, [pc, #52]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804288a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 804288e:	687b      	ldr	r3, [r7, #4]
 8042890:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8042894:	4909      	ldr	r1, [pc, #36]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8042896:	4313      	orrs	r3, r2
 8042898:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 804289c:	687b      	ldr	r3, [r7, #4]
 804289e:	681b      	ldr	r3, [r3, #0]
 80428a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80428a4:	2b00      	cmp	r3, #0
 80428a6:	d00f      	beq.n	80428c8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80428a8:	4b04      	ldr	r3, [pc, #16]	; (80428bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80428aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80428ae:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80428b2:	687b      	ldr	r3, [r7, #4]
 80428b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80428b8:	e002      	b.n	80428c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80428ba:	bf00      	nop
 80428bc:	40023800 	.word	0x40023800
 80428c0:	4986      	ldr	r1, [pc, #536]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80428c2:	4313      	orrs	r3, r2
 80428c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80428c8:	687b      	ldr	r3, [r7, #4]
 80428ca:	681b      	ldr	r3, [r3, #0]
 80428cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80428d0:	2b00      	cmp	r3, #0
 80428d2:	d00b      	beq.n	80428ec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80428d4:	4b81      	ldr	r3, [pc, #516]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80428d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80428da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80428de:	687b      	ldr	r3, [r7, #4]
 80428e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80428e4:	497d      	ldr	r1, [pc, #500]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80428e6:	4313      	orrs	r3, r2
 80428e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80428ec:	69fb      	ldr	r3, [r7, #28]
 80428ee:	2b01      	cmp	r3, #1
 80428f0:	d006      	beq.n	8042900 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80428f2:	687b      	ldr	r3, [r7, #4]
 80428f4:	681b      	ldr	r3, [r3, #0]
 80428f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80428fa:	2b00      	cmp	r3, #0
 80428fc:	f000 80d6 	beq.w	8042aac <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8042900:	4b76      	ldr	r3, [pc, #472]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042902:	681b      	ldr	r3, [r3, #0]
 8042904:	4a75      	ldr	r2, [pc, #468]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042906:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 804290a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 804290c:	f7fe fa8c 	bl	8040e28 <HAL_GetTick>
 8042910:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8042912:	e008      	b.n	8042926 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8042914:	f7fe fa88 	bl	8040e28 <HAL_GetTick>
 8042918:	4602      	mov	r2, r0
 804291a:	697b      	ldr	r3, [r7, #20]
 804291c:	1ad3      	subs	r3, r2, r3
 804291e:	2b64      	cmp	r3, #100	; 0x64
 8042920:	d901      	bls.n	8042926 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8042922:	2303      	movs	r3, #3
 8042924:	e195      	b.n	8042c52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8042926:	4b6d      	ldr	r3, [pc, #436]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042928:	681b      	ldr	r3, [r3, #0]
 804292a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 804292e:	2b00      	cmp	r3, #0
 8042930:	d1f0      	bne.n	8042914 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8042932:	687b      	ldr	r3, [r7, #4]
 8042934:	681b      	ldr	r3, [r3, #0]
 8042936:	f003 0301 	and.w	r3, r3, #1
 804293a:	2b00      	cmp	r3, #0
 804293c:	d021      	beq.n	8042982 <HAL_RCCEx_PeriphCLKConfig+0x572>
 804293e:	687b      	ldr	r3, [r7, #4]
 8042940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8042942:	2b00      	cmp	r3, #0
 8042944:	d11d      	bne.n	8042982 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8042946:	4b65      	ldr	r3, [pc, #404]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042948:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 804294c:	0c1b      	lsrs	r3, r3, #16
 804294e:	f003 0303 	and.w	r3, r3, #3
 8042952:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8042954:	4b61      	ldr	r3, [pc, #388]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042956:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 804295a:	0e1b      	lsrs	r3, r3, #24
 804295c:	f003 030f 	and.w	r3, r3, #15
 8042960:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8042962:	687b      	ldr	r3, [r7, #4]
 8042964:	685b      	ldr	r3, [r3, #4]
 8042966:	019a      	lsls	r2, r3, #6
 8042968:	693b      	ldr	r3, [r7, #16]
 804296a:	041b      	lsls	r3, r3, #16
 804296c:	431a      	orrs	r2, r3
 804296e:	68fb      	ldr	r3, [r7, #12]
 8042970:	061b      	lsls	r3, r3, #24
 8042972:	431a      	orrs	r2, r3
 8042974:	687b      	ldr	r3, [r7, #4]
 8042976:	689b      	ldr	r3, [r3, #8]
 8042978:	071b      	lsls	r3, r3, #28
 804297a:	4958      	ldr	r1, [pc, #352]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 804297c:	4313      	orrs	r3, r2
 804297e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8042982:	687b      	ldr	r3, [r7, #4]
 8042984:	681b      	ldr	r3, [r3, #0]
 8042986:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 804298a:	2b00      	cmp	r3, #0
 804298c:	d004      	beq.n	8042998 <HAL_RCCEx_PeriphCLKConfig+0x588>
 804298e:	687b      	ldr	r3, [r7, #4]
 8042990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8042992:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8042996:	d00a      	beq.n	80429ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8042998:	687b      	ldr	r3, [r7, #4]
 804299a:	681b      	ldr	r3, [r3, #0]
 804299c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80429a0:	2b00      	cmp	r3, #0
 80429a2:	d02e      	beq.n	8042a02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80429a4:	687b      	ldr	r3, [r7, #4]
 80429a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80429a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80429ac:	d129      	bne.n	8042a02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80429ae:	4b4b      	ldr	r3, [pc, #300]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80429b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80429b4:	0c1b      	lsrs	r3, r3, #16
 80429b6:	f003 0303 	and.w	r3, r3, #3
 80429ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80429bc:	4b47      	ldr	r3, [pc, #284]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80429be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80429c2:	0f1b      	lsrs	r3, r3, #28
 80429c4:	f003 0307 	and.w	r3, r3, #7
 80429c8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80429ca:	687b      	ldr	r3, [r7, #4]
 80429cc:	685b      	ldr	r3, [r3, #4]
 80429ce:	019a      	lsls	r2, r3, #6
 80429d0:	693b      	ldr	r3, [r7, #16]
 80429d2:	041b      	lsls	r3, r3, #16
 80429d4:	431a      	orrs	r2, r3
 80429d6:	687b      	ldr	r3, [r7, #4]
 80429d8:	68db      	ldr	r3, [r3, #12]
 80429da:	061b      	lsls	r3, r3, #24
 80429dc:	431a      	orrs	r2, r3
 80429de:	68fb      	ldr	r3, [r7, #12]
 80429e0:	071b      	lsls	r3, r3, #28
 80429e2:	493e      	ldr	r1, [pc, #248]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80429e4:	4313      	orrs	r3, r2
 80429e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80429ea:	4b3c      	ldr	r3, [pc, #240]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80429ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80429f0:	f023 021f 	bic.w	r2, r3, #31
 80429f4:	687b      	ldr	r3, [r7, #4]
 80429f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80429f8:	3b01      	subs	r3, #1
 80429fa:	4938      	ldr	r1, [pc, #224]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80429fc:	4313      	orrs	r3, r2
 80429fe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8042a02:	687b      	ldr	r3, [r7, #4]
 8042a04:	681b      	ldr	r3, [r3, #0]
 8042a06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8042a0a:	2b00      	cmp	r3, #0
 8042a0c:	d01d      	beq.n	8042a4a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8042a0e:	4b33      	ldr	r3, [pc, #204]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042a10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8042a14:	0e1b      	lsrs	r3, r3, #24
 8042a16:	f003 030f 	and.w	r3, r3, #15
 8042a1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8042a1c:	4b2f      	ldr	r3, [pc, #188]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042a1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8042a22:	0f1b      	lsrs	r3, r3, #28
 8042a24:	f003 0307 	and.w	r3, r3, #7
 8042a28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8042a2a:	687b      	ldr	r3, [r7, #4]
 8042a2c:	685b      	ldr	r3, [r3, #4]
 8042a2e:	019a      	lsls	r2, r3, #6
 8042a30:	687b      	ldr	r3, [r7, #4]
 8042a32:	691b      	ldr	r3, [r3, #16]
 8042a34:	041b      	lsls	r3, r3, #16
 8042a36:	431a      	orrs	r2, r3
 8042a38:	693b      	ldr	r3, [r7, #16]
 8042a3a:	061b      	lsls	r3, r3, #24
 8042a3c:	431a      	orrs	r2, r3
 8042a3e:	68fb      	ldr	r3, [r7, #12]
 8042a40:	071b      	lsls	r3, r3, #28
 8042a42:	4926      	ldr	r1, [pc, #152]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042a44:	4313      	orrs	r3, r2
 8042a46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8042a4a:	687b      	ldr	r3, [r7, #4]
 8042a4c:	681b      	ldr	r3, [r3, #0]
 8042a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8042a52:	2b00      	cmp	r3, #0
 8042a54:	d011      	beq.n	8042a7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8042a56:	687b      	ldr	r3, [r7, #4]
 8042a58:	685b      	ldr	r3, [r3, #4]
 8042a5a:	019a      	lsls	r2, r3, #6
 8042a5c:	687b      	ldr	r3, [r7, #4]
 8042a5e:	691b      	ldr	r3, [r3, #16]
 8042a60:	041b      	lsls	r3, r3, #16
 8042a62:	431a      	orrs	r2, r3
 8042a64:	687b      	ldr	r3, [r7, #4]
 8042a66:	68db      	ldr	r3, [r3, #12]
 8042a68:	061b      	lsls	r3, r3, #24
 8042a6a:	431a      	orrs	r2, r3
 8042a6c:	687b      	ldr	r3, [r7, #4]
 8042a6e:	689b      	ldr	r3, [r3, #8]
 8042a70:	071b      	lsls	r3, r3, #28
 8042a72:	491a      	ldr	r1, [pc, #104]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042a74:	4313      	orrs	r3, r2
 8042a76:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8042a7a:	4b18      	ldr	r3, [pc, #96]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042a7c:	681b      	ldr	r3, [r3, #0]
 8042a7e:	4a17      	ldr	r2, [pc, #92]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042a80:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8042a84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042a86:	f7fe f9cf 	bl	8040e28 <HAL_GetTick>
 8042a8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8042a8c:	e008      	b.n	8042aa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8042a8e:	f7fe f9cb 	bl	8040e28 <HAL_GetTick>
 8042a92:	4602      	mov	r2, r0
 8042a94:	697b      	ldr	r3, [r7, #20]
 8042a96:	1ad3      	subs	r3, r2, r3
 8042a98:	2b64      	cmp	r3, #100	; 0x64
 8042a9a:	d901      	bls.n	8042aa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8042a9c:	2303      	movs	r3, #3
 8042a9e:	e0d8      	b.n	8042c52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8042aa0:	4b0e      	ldr	r3, [pc, #56]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042aa2:	681b      	ldr	r3, [r3, #0]
 8042aa4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8042aa8:	2b00      	cmp	r3, #0
 8042aaa:	d0f0      	beq.n	8042a8e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8042aac:	69bb      	ldr	r3, [r7, #24]
 8042aae:	2b01      	cmp	r3, #1
 8042ab0:	f040 80ce 	bne.w	8042c50 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8042ab4:	4b09      	ldr	r3, [pc, #36]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042ab6:	681b      	ldr	r3, [r3, #0]
 8042ab8:	4a08      	ldr	r2, [pc, #32]	; (8042adc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8042aba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8042abe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042ac0:	f7fe f9b2 	bl	8040e28 <HAL_GetTick>
 8042ac4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8042ac6:	e00b      	b.n	8042ae0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8042ac8:	f7fe f9ae 	bl	8040e28 <HAL_GetTick>
 8042acc:	4602      	mov	r2, r0
 8042ace:	697b      	ldr	r3, [r7, #20]
 8042ad0:	1ad3      	subs	r3, r2, r3
 8042ad2:	2b64      	cmp	r3, #100	; 0x64
 8042ad4:	d904      	bls.n	8042ae0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8042ad6:	2303      	movs	r3, #3
 8042ad8:	e0bb      	b.n	8042c52 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8042ada:	bf00      	nop
 8042adc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8042ae0:	4b5e      	ldr	r3, [pc, #376]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042ae2:	681b      	ldr	r3, [r3, #0]
 8042ae4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8042ae8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8042aec:	d0ec      	beq.n	8042ac8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8042aee:	687b      	ldr	r3, [r7, #4]
 8042af0:	681b      	ldr	r3, [r3, #0]
 8042af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8042af6:	2b00      	cmp	r3, #0
 8042af8:	d003      	beq.n	8042b02 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8042afa:	687b      	ldr	r3, [r7, #4]
 8042afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8042afe:	2b00      	cmp	r3, #0
 8042b00:	d009      	beq.n	8042b16 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8042b02:	687b      	ldr	r3, [r7, #4]
 8042b04:	681b      	ldr	r3, [r3, #0]
 8042b06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8042b0a:	2b00      	cmp	r3, #0
 8042b0c:	d02e      	beq.n	8042b6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8042b0e:	687b      	ldr	r3, [r7, #4]
 8042b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8042b12:	2b00      	cmp	r3, #0
 8042b14:	d12a      	bne.n	8042b6c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8042b16:	4b51      	ldr	r3, [pc, #324]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042b1c:	0c1b      	lsrs	r3, r3, #16
 8042b1e:	f003 0303 	and.w	r3, r3, #3
 8042b22:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8042b24:	4b4d      	ldr	r3, [pc, #308]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042b2a:	0f1b      	lsrs	r3, r3, #28
 8042b2c:	f003 0307 	and.w	r3, r3, #7
 8042b30:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8042b32:	687b      	ldr	r3, [r7, #4]
 8042b34:	695b      	ldr	r3, [r3, #20]
 8042b36:	019a      	lsls	r2, r3, #6
 8042b38:	693b      	ldr	r3, [r7, #16]
 8042b3a:	041b      	lsls	r3, r3, #16
 8042b3c:	431a      	orrs	r2, r3
 8042b3e:	687b      	ldr	r3, [r7, #4]
 8042b40:	699b      	ldr	r3, [r3, #24]
 8042b42:	061b      	lsls	r3, r3, #24
 8042b44:	431a      	orrs	r2, r3
 8042b46:	68fb      	ldr	r3, [r7, #12]
 8042b48:	071b      	lsls	r3, r3, #28
 8042b4a:	4944      	ldr	r1, [pc, #272]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042b4c:	4313      	orrs	r3, r2
 8042b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8042b52:	4b42      	ldr	r3, [pc, #264]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042b54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8042b58:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8042b5c:	687b      	ldr	r3, [r7, #4]
 8042b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8042b60:	3b01      	subs	r3, #1
 8042b62:	021b      	lsls	r3, r3, #8
 8042b64:	493d      	ldr	r1, [pc, #244]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042b66:	4313      	orrs	r3, r2
 8042b68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8042b6c:	687b      	ldr	r3, [r7, #4]
 8042b6e:	681b      	ldr	r3, [r3, #0]
 8042b70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8042b74:	2b00      	cmp	r3, #0
 8042b76:	d022      	beq.n	8042bbe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8042b78:	687b      	ldr	r3, [r7, #4]
 8042b7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8042b7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8042b80:	d11d      	bne.n	8042bbe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8042b82:	4b36      	ldr	r3, [pc, #216]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042b88:	0e1b      	lsrs	r3, r3, #24
 8042b8a:	f003 030f 	and.w	r3, r3, #15
 8042b8e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8042b90:	4b32      	ldr	r3, [pc, #200]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042b96:	0f1b      	lsrs	r3, r3, #28
 8042b98:	f003 0307 	and.w	r3, r3, #7
 8042b9c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8042b9e:	687b      	ldr	r3, [r7, #4]
 8042ba0:	695b      	ldr	r3, [r3, #20]
 8042ba2:	019a      	lsls	r2, r3, #6
 8042ba4:	687b      	ldr	r3, [r7, #4]
 8042ba6:	6a1b      	ldr	r3, [r3, #32]
 8042ba8:	041b      	lsls	r3, r3, #16
 8042baa:	431a      	orrs	r2, r3
 8042bac:	693b      	ldr	r3, [r7, #16]
 8042bae:	061b      	lsls	r3, r3, #24
 8042bb0:	431a      	orrs	r2, r3
 8042bb2:	68fb      	ldr	r3, [r7, #12]
 8042bb4:	071b      	lsls	r3, r3, #28
 8042bb6:	4929      	ldr	r1, [pc, #164]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042bb8:	4313      	orrs	r3, r2
 8042bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8042bbe:	687b      	ldr	r3, [r7, #4]
 8042bc0:	681b      	ldr	r3, [r3, #0]
 8042bc2:	f003 0308 	and.w	r3, r3, #8
 8042bc6:	2b00      	cmp	r3, #0
 8042bc8:	d028      	beq.n	8042c1c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8042bca:	4b24      	ldr	r3, [pc, #144]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042bd0:	0e1b      	lsrs	r3, r3, #24
 8042bd2:	f003 030f 	and.w	r3, r3, #15
 8042bd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8042bd8:	4b20      	ldr	r3, [pc, #128]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8042bde:	0c1b      	lsrs	r3, r3, #16
 8042be0:	f003 0303 	and.w	r3, r3, #3
 8042be4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8042be6:	687b      	ldr	r3, [r7, #4]
 8042be8:	695b      	ldr	r3, [r3, #20]
 8042bea:	019a      	lsls	r2, r3, #6
 8042bec:	68fb      	ldr	r3, [r7, #12]
 8042bee:	041b      	lsls	r3, r3, #16
 8042bf0:	431a      	orrs	r2, r3
 8042bf2:	693b      	ldr	r3, [r7, #16]
 8042bf4:	061b      	lsls	r3, r3, #24
 8042bf6:	431a      	orrs	r2, r3
 8042bf8:	687b      	ldr	r3, [r7, #4]
 8042bfa:	69db      	ldr	r3, [r3, #28]
 8042bfc:	071b      	lsls	r3, r3, #28
 8042bfe:	4917      	ldr	r1, [pc, #92]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042c00:	4313      	orrs	r3, r2
 8042c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8042c06:	4b15      	ldr	r3, [pc, #84]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8042c0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8042c10:	687b      	ldr	r3, [r7, #4]
 8042c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8042c14:	4911      	ldr	r1, [pc, #68]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042c16:	4313      	orrs	r3, r2
 8042c18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8042c1c:	4b0f      	ldr	r3, [pc, #60]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042c1e:	681b      	ldr	r3, [r3, #0]
 8042c20:	4a0e      	ldr	r2, [pc, #56]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042c22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8042c26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042c28:	f7fe f8fe 	bl	8040e28 <HAL_GetTick>
 8042c2c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8042c2e:	e008      	b.n	8042c42 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8042c30:	f7fe f8fa 	bl	8040e28 <HAL_GetTick>
 8042c34:	4602      	mov	r2, r0
 8042c36:	697b      	ldr	r3, [r7, #20]
 8042c38:	1ad3      	subs	r3, r2, r3
 8042c3a:	2b64      	cmp	r3, #100	; 0x64
 8042c3c:	d901      	bls.n	8042c42 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8042c3e:	2303      	movs	r3, #3
 8042c40:	e007      	b.n	8042c52 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8042c42:	4b06      	ldr	r3, [pc, #24]	; (8042c5c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8042c44:	681b      	ldr	r3, [r3, #0]
 8042c46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8042c4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8042c4e:	d1ef      	bne.n	8042c30 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8042c50:	2300      	movs	r3, #0
}
 8042c52:	4618      	mov	r0, r3
 8042c54:	3720      	adds	r7, #32
 8042c56:	46bd      	mov	sp, r7
 8042c58:	bd80      	pop	{r7, pc}
 8042c5a:	bf00      	nop
 8042c5c:	40023800 	.word	0x40023800

08042c60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8042c60:	b580      	push	{r7, lr}
 8042c62:	b082      	sub	sp, #8
 8042c64:	af00      	add	r7, sp, #0
 8042c66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8042c68:	687b      	ldr	r3, [r7, #4]
 8042c6a:	2b00      	cmp	r3, #0
 8042c6c:	d101      	bne.n	8042c72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8042c6e:	2301      	movs	r3, #1
 8042c70:	e040      	b.n	8042cf4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8042c72:	687b      	ldr	r3, [r7, #4]
 8042c74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8042c76:	2b00      	cmp	r3, #0
 8042c78:	d106      	bne.n	8042c88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8042c7a:	687b      	ldr	r3, [r7, #4]
 8042c7c:	2200      	movs	r2, #0
 8042c7e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8042c82:	6878      	ldr	r0, [r7, #4]
 8042c84:	f7fd feec 	bl	8040a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8042c88:	687b      	ldr	r3, [r7, #4]
 8042c8a:	2224      	movs	r2, #36	; 0x24
 8042c8c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8042c8e:	687b      	ldr	r3, [r7, #4]
 8042c90:	681b      	ldr	r3, [r3, #0]
 8042c92:	681a      	ldr	r2, [r3, #0]
 8042c94:	687b      	ldr	r3, [r7, #4]
 8042c96:	681b      	ldr	r3, [r3, #0]
 8042c98:	f022 0201 	bic.w	r2, r2, #1
 8042c9c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8042c9e:	6878      	ldr	r0, [r7, #4]
 8042ca0:	f000 fb26 	bl	80432f0 <UART_SetConfig>
 8042ca4:	4603      	mov	r3, r0
 8042ca6:	2b01      	cmp	r3, #1
 8042ca8:	d101      	bne.n	8042cae <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8042caa:	2301      	movs	r3, #1
 8042cac:	e022      	b.n	8042cf4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8042cae:	687b      	ldr	r3, [r7, #4]
 8042cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8042cb2:	2b00      	cmp	r3, #0
 8042cb4:	d002      	beq.n	8042cbc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8042cb6:	6878      	ldr	r0, [r7, #4]
 8042cb8:	f000 fd7c 	bl	80437b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8042cbc:	687b      	ldr	r3, [r7, #4]
 8042cbe:	681b      	ldr	r3, [r3, #0]
 8042cc0:	685a      	ldr	r2, [r3, #4]
 8042cc2:	687b      	ldr	r3, [r7, #4]
 8042cc4:	681b      	ldr	r3, [r3, #0]
 8042cc6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8042cca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8042ccc:	687b      	ldr	r3, [r7, #4]
 8042cce:	681b      	ldr	r3, [r3, #0]
 8042cd0:	689a      	ldr	r2, [r3, #8]
 8042cd2:	687b      	ldr	r3, [r7, #4]
 8042cd4:	681b      	ldr	r3, [r3, #0]
 8042cd6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8042cda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8042cdc:	687b      	ldr	r3, [r7, #4]
 8042cde:	681b      	ldr	r3, [r3, #0]
 8042ce0:	681a      	ldr	r2, [r3, #0]
 8042ce2:	687b      	ldr	r3, [r7, #4]
 8042ce4:	681b      	ldr	r3, [r3, #0]
 8042ce6:	f042 0201 	orr.w	r2, r2, #1
 8042cea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8042cec:	6878      	ldr	r0, [r7, #4]
 8042cee:	f000 fe03 	bl	80438f8 <UART_CheckIdleState>
 8042cf2:	4603      	mov	r3, r0
}
 8042cf4:	4618      	mov	r0, r3
 8042cf6:	3708      	adds	r7, #8
 8042cf8:	46bd      	mov	sp, r7
 8042cfa:	bd80      	pop	{r7, pc}

08042cfc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8042cfc:	b580      	push	{r7, lr}
 8042cfe:	b08a      	sub	sp, #40	; 0x28
 8042d00:	af02      	add	r7, sp, #8
 8042d02:	60f8      	str	r0, [r7, #12]
 8042d04:	60b9      	str	r1, [r7, #8]
 8042d06:	603b      	str	r3, [r7, #0]
 8042d08:	4613      	mov	r3, r2
 8042d0a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8042d0c:	68fb      	ldr	r3, [r7, #12]
 8042d0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8042d10:	2b20      	cmp	r3, #32
 8042d12:	f040 8081 	bne.w	8042e18 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8042d16:	68bb      	ldr	r3, [r7, #8]
 8042d18:	2b00      	cmp	r3, #0
 8042d1a:	d002      	beq.n	8042d22 <HAL_UART_Transmit+0x26>
 8042d1c:	88fb      	ldrh	r3, [r7, #6]
 8042d1e:	2b00      	cmp	r3, #0
 8042d20:	d101      	bne.n	8042d26 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8042d22:	2301      	movs	r3, #1
 8042d24:	e079      	b.n	8042e1a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8042d26:	68fb      	ldr	r3, [r7, #12]
 8042d28:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8042d2c:	2b01      	cmp	r3, #1
 8042d2e:	d101      	bne.n	8042d34 <HAL_UART_Transmit+0x38>
 8042d30:	2302      	movs	r3, #2
 8042d32:	e072      	b.n	8042e1a <HAL_UART_Transmit+0x11e>
 8042d34:	68fb      	ldr	r3, [r7, #12]
 8042d36:	2201      	movs	r2, #1
 8042d38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8042d3c:	68fb      	ldr	r3, [r7, #12]
 8042d3e:	2200      	movs	r2, #0
 8042d40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8042d44:	68fb      	ldr	r3, [r7, #12]
 8042d46:	2221      	movs	r2, #33	; 0x21
 8042d48:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8042d4a:	f7fe f86d 	bl	8040e28 <HAL_GetTick>
 8042d4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8042d50:	68fb      	ldr	r3, [r7, #12]
 8042d52:	88fa      	ldrh	r2, [r7, #6]
 8042d54:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8042d58:	68fb      	ldr	r3, [r7, #12]
 8042d5a:	88fa      	ldrh	r2, [r7, #6]
 8042d5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8042d60:	68fb      	ldr	r3, [r7, #12]
 8042d62:	689b      	ldr	r3, [r3, #8]
 8042d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8042d68:	d108      	bne.n	8042d7c <HAL_UART_Transmit+0x80>
 8042d6a:	68fb      	ldr	r3, [r7, #12]
 8042d6c:	691b      	ldr	r3, [r3, #16]
 8042d6e:	2b00      	cmp	r3, #0
 8042d70:	d104      	bne.n	8042d7c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8042d72:	2300      	movs	r3, #0
 8042d74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8042d76:	68bb      	ldr	r3, [r7, #8]
 8042d78:	61bb      	str	r3, [r7, #24]
 8042d7a:	e003      	b.n	8042d84 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8042d7c:	68bb      	ldr	r3, [r7, #8]
 8042d7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8042d80:	2300      	movs	r3, #0
 8042d82:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8042d84:	68fb      	ldr	r3, [r7, #12]
 8042d86:	2200      	movs	r2, #0
 8042d88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8042d8c:	e02c      	b.n	8042de8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8042d8e:	683b      	ldr	r3, [r7, #0]
 8042d90:	9300      	str	r3, [sp, #0]
 8042d92:	697b      	ldr	r3, [r7, #20]
 8042d94:	2200      	movs	r2, #0
 8042d96:	2180      	movs	r1, #128	; 0x80
 8042d98:	68f8      	ldr	r0, [r7, #12]
 8042d9a:	f000 fdf6 	bl	804398a <UART_WaitOnFlagUntilTimeout>
 8042d9e:	4603      	mov	r3, r0
 8042da0:	2b00      	cmp	r3, #0
 8042da2:	d001      	beq.n	8042da8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8042da4:	2303      	movs	r3, #3
 8042da6:	e038      	b.n	8042e1a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8042da8:	69fb      	ldr	r3, [r7, #28]
 8042daa:	2b00      	cmp	r3, #0
 8042dac:	d10b      	bne.n	8042dc6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8042dae:	69bb      	ldr	r3, [r7, #24]
 8042db0:	881b      	ldrh	r3, [r3, #0]
 8042db2:	461a      	mov	r2, r3
 8042db4:	68fb      	ldr	r3, [r7, #12]
 8042db6:	681b      	ldr	r3, [r3, #0]
 8042db8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8042dbc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8042dbe:	69bb      	ldr	r3, [r7, #24]
 8042dc0:	3302      	adds	r3, #2
 8042dc2:	61bb      	str	r3, [r7, #24]
 8042dc4:	e007      	b.n	8042dd6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8042dc6:	69fb      	ldr	r3, [r7, #28]
 8042dc8:	781a      	ldrb	r2, [r3, #0]
 8042dca:	68fb      	ldr	r3, [r7, #12]
 8042dcc:	681b      	ldr	r3, [r3, #0]
 8042dce:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8042dd0:	69fb      	ldr	r3, [r7, #28]
 8042dd2:	3301      	adds	r3, #1
 8042dd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8042dd6:	68fb      	ldr	r3, [r7, #12]
 8042dd8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8042ddc:	b29b      	uxth	r3, r3
 8042dde:	3b01      	subs	r3, #1
 8042de0:	b29a      	uxth	r2, r3
 8042de2:	68fb      	ldr	r3, [r7, #12]
 8042de4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8042de8:	68fb      	ldr	r3, [r7, #12]
 8042dea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8042dee:	b29b      	uxth	r3, r3
 8042df0:	2b00      	cmp	r3, #0
 8042df2:	d1cc      	bne.n	8042d8e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8042df4:	683b      	ldr	r3, [r7, #0]
 8042df6:	9300      	str	r3, [sp, #0]
 8042df8:	697b      	ldr	r3, [r7, #20]
 8042dfa:	2200      	movs	r2, #0
 8042dfc:	2140      	movs	r1, #64	; 0x40
 8042dfe:	68f8      	ldr	r0, [r7, #12]
 8042e00:	f000 fdc3 	bl	804398a <UART_WaitOnFlagUntilTimeout>
 8042e04:	4603      	mov	r3, r0
 8042e06:	2b00      	cmp	r3, #0
 8042e08:	d001      	beq.n	8042e0e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8042e0a:	2303      	movs	r3, #3
 8042e0c:	e005      	b.n	8042e1a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8042e0e:	68fb      	ldr	r3, [r7, #12]
 8042e10:	2220      	movs	r2, #32
 8042e12:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8042e14:	2300      	movs	r3, #0
 8042e16:	e000      	b.n	8042e1a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8042e18:	2302      	movs	r3, #2
  }
}
 8042e1a:	4618      	mov	r0, r3
 8042e1c:	3720      	adds	r7, #32
 8042e1e:	46bd      	mov	sp, r7
 8042e20:	bd80      	pop	{r7, pc}

08042e22 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8042e22:	b580      	push	{r7, lr}
 8042e24:	b084      	sub	sp, #16
 8042e26:	af00      	add	r7, sp, #0
 8042e28:	60f8      	str	r0, [r7, #12]
 8042e2a:	60b9      	str	r1, [r7, #8]
 8042e2c:	4613      	mov	r3, r2
 8042e2e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8042e30:	68fb      	ldr	r3, [r7, #12]
 8042e32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8042e34:	2b20      	cmp	r3, #32
 8042e36:	d12c      	bne.n	8042e92 <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8042e38:	68bb      	ldr	r3, [r7, #8]
 8042e3a:	2b00      	cmp	r3, #0
 8042e3c:	d002      	beq.n	8042e44 <HAL_UART_Receive_IT+0x22>
 8042e3e:	88fb      	ldrh	r3, [r7, #6]
 8042e40:	2b00      	cmp	r3, #0
 8042e42:	d101      	bne.n	8042e48 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8042e44:	2301      	movs	r3, #1
 8042e46:	e025      	b.n	8042e94 <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 8042e48:	68fb      	ldr	r3, [r7, #12]
 8042e4a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8042e4e:	2b01      	cmp	r3, #1
 8042e50:	d101      	bne.n	8042e56 <HAL_UART_Receive_IT+0x34>
 8042e52:	2302      	movs	r3, #2
 8042e54:	e01e      	b.n	8042e94 <HAL_UART_Receive_IT+0x72>
 8042e56:	68fb      	ldr	r3, [r7, #12]
 8042e58:	2201      	movs	r2, #1
 8042e5a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8042e5e:	68fb      	ldr	r3, [r7, #12]
 8042e60:	2200      	movs	r2, #0
 8042e62:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8042e64:	68fb      	ldr	r3, [r7, #12]
 8042e66:	681b      	ldr	r3, [r3, #0]
 8042e68:	685b      	ldr	r3, [r3, #4]
 8042e6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8042e6e:	2b00      	cmp	r3, #0
 8042e70:	d007      	beq.n	8042e82 <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8042e72:	68fb      	ldr	r3, [r7, #12]
 8042e74:	681b      	ldr	r3, [r3, #0]
 8042e76:	681a      	ldr	r2, [r3, #0]
 8042e78:	68fb      	ldr	r3, [r7, #12]
 8042e7a:	681b      	ldr	r3, [r3, #0]
 8042e7c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8042e80:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8042e82:	88fb      	ldrh	r3, [r7, #6]
 8042e84:	461a      	mov	r2, r3
 8042e86:	68b9      	ldr	r1, [r7, #8]
 8042e88:	68f8      	ldr	r0, [r7, #12]
 8042e8a:	f000 fdfb 	bl	8043a84 <UART_Start_Receive_IT>
 8042e8e:	4603      	mov	r3, r0
 8042e90:	e000      	b.n	8042e94 <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 8042e92:	2302      	movs	r3, #2
  }
}
 8042e94:	4618      	mov	r0, r3
 8042e96:	3710      	adds	r7, #16
 8042e98:	46bd      	mov	sp, r7
 8042e9a:	bd80      	pop	{r7, pc}

08042e9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8042e9c:	b580      	push	{r7, lr}
 8042e9e:	b088      	sub	sp, #32
 8042ea0:	af00      	add	r7, sp, #0
 8042ea2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8042ea4:	687b      	ldr	r3, [r7, #4]
 8042ea6:	681b      	ldr	r3, [r3, #0]
 8042ea8:	69db      	ldr	r3, [r3, #28]
 8042eaa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8042eac:	687b      	ldr	r3, [r7, #4]
 8042eae:	681b      	ldr	r3, [r3, #0]
 8042eb0:	681b      	ldr	r3, [r3, #0]
 8042eb2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8042eb4:	687b      	ldr	r3, [r7, #4]
 8042eb6:	681b      	ldr	r3, [r3, #0]
 8042eb8:	689b      	ldr	r3, [r3, #8]
 8042eba:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8042ebc:	69fa      	ldr	r2, [r7, #28]
 8042ebe:	f640 030f 	movw	r3, #2063	; 0x80f
 8042ec2:	4013      	ands	r3, r2
 8042ec4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8042ec6:	693b      	ldr	r3, [r7, #16]
 8042ec8:	2b00      	cmp	r3, #0
 8042eca:	d113      	bne.n	8042ef4 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8042ecc:	69fb      	ldr	r3, [r7, #28]
 8042ece:	f003 0320 	and.w	r3, r3, #32
 8042ed2:	2b00      	cmp	r3, #0
 8042ed4:	d00e      	beq.n	8042ef4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8042ed6:	69bb      	ldr	r3, [r7, #24]
 8042ed8:	f003 0320 	and.w	r3, r3, #32
 8042edc:	2b00      	cmp	r3, #0
 8042ede:	d009      	beq.n	8042ef4 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8042ee0:	687b      	ldr	r3, [r7, #4]
 8042ee2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8042ee4:	2b00      	cmp	r3, #0
 8042ee6:	f000 81cc 	beq.w	8043282 <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8042eea:	687b      	ldr	r3, [r7, #4]
 8042eec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8042eee:	6878      	ldr	r0, [r7, #4]
 8042ef0:	4798      	blx	r3
      }
      return;
 8042ef2:	e1c6      	b.n	8043282 <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8042ef4:	693b      	ldr	r3, [r7, #16]
 8042ef6:	2b00      	cmp	r3, #0
 8042ef8:	f000 80e3 	beq.w	80430c2 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8042efc:	697b      	ldr	r3, [r7, #20]
 8042efe:	f003 0301 	and.w	r3, r3, #1
 8042f02:	2b00      	cmp	r3, #0
 8042f04:	d105      	bne.n	8042f12 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8042f06:	69ba      	ldr	r2, [r7, #24]
 8042f08:	4ba5      	ldr	r3, [pc, #660]	; (80431a0 <HAL_UART_IRQHandler+0x304>)
 8042f0a:	4013      	ands	r3, r2
 8042f0c:	2b00      	cmp	r3, #0
 8042f0e:	f000 80d8 	beq.w	80430c2 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8042f12:	69fb      	ldr	r3, [r7, #28]
 8042f14:	f003 0301 	and.w	r3, r3, #1
 8042f18:	2b00      	cmp	r3, #0
 8042f1a:	d010      	beq.n	8042f3e <HAL_UART_IRQHandler+0xa2>
 8042f1c:	69bb      	ldr	r3, [r7, #24]
 8042f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8042f22:	2b00      	cmp	r3, #0
 8042f24:	d00b      	beq.n	8042f3e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8042f26:	687b      	ldr	r3, [r7, #4]
 8042f28:	681b      	ldr	r3, [r3, #0]
 8042f2a:	2201      	movs	r2, #1
 8042f2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8042f2e:	687b      	ldr	r3, [r7, #4]
 8042f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8042f34:	f043 0201 	orr.w	r2, r3, #1
 8042f38:	687b      	ldr	r3, [r7, #4]
 8042f3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8042f3e:	69fb      	ldr	r3, [r7, #28]
 8042f40:	f003 0302 	and.w	r3, r3, #2
 8042f44:	2b00      	cmp	r3, #0
 8042f46:	d010      	beq.n	8042f6a <HAL_UART_IRQHandler+0xce>
 8042f48:	697b      	ldr	r3, [r7, #20]
 8042f4a:	f003 0301 	and.w	r3, r3, #1
 8042f4e:	2b00      	cmp	r3, #0
 8042f50:	d00b      	beq.n	8042f6a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8042f52:	687b      	ldr	r3, [r7, #4]
 8042f54:	681b      	ldr	r3, [r3, #0]
 8042f56:	2202      	movs	r2, #2
 8042f58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8042f5a:	687b      	ldr	r3, [r7, #4]
 8042f5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8042f60:	f043 0204 	orr.w	r2, r3, #4
 8042f64:	687b      	ldr	r3, [r7, #4]
 8042f66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8042f6a:	69fb      	ldr	r3, [r7, #28]
 8042f6c:	f003 0304 	and.w	r3, r3, #4
 8042f70:	2b00      	cmp	r3, #0
 8042f72:	d010      	beq.n	8042f96 <HAL_UART_IRQHandler+0xfa>
 8042f74:	697b      	ldr	r3, [r7, #20]
 8042f76:	f003 0301 	and.w	r3, r3, #1
 8042f7a:	2b00      	cmp	r3, #0
 8042f7c:	d00b      	beq.n	8042f96 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8042f7e:	687b      	ldr	r3, [r7, #4]
 8042f80:	681b      	ldr	r3, [r3, #0]
 8042f82:	2204      	movs	r2, #4
 8042f84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8042f86:	687b      	ldr	r3, [r7, #4]
 8042f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8042f8c:	f043 0202 	orr.w	r2, r3, #2
 8042f90:	687b      	ldr	r3, [r7, #4]
 8042f92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8042f96:	69fb      	ldr	r3, [r7, #28]
 8042f98:	f003 0308 	and.w	r3, r3, #8
 8042f9c:	2b00      	cmp	r3, #0
 8042f9e:	d015      	beq.n	8042fcc <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8042fa0:	69bb      	ldr	r3, [r7, #24]
 8042fa2:	f003 0320 	and.w	r3, r3, #32
 8042fa6:	2b00      	cmp	r3, #0
 8042fa8:	d104      	bne.n	8042fb4 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8042faa:	697b      	ldr	r3, [r7, #20]
 8042fac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8042fb0:	2b00      	cmp	r3, #0
 8042fb2:	d00b      	beq.n	8042fcc <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8042fb4:	687b      	ldr	r3, [r7, #4]
 8042fb6:	681b      	ldr	r3, [r3, #0]
 8042fb8:	2208      	movs	r2, #8
 8042fba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8042fbc:	687b      	ldr	r3, [r7, #4]
 8042fbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8042fc2:	f043 0208 	orr.w	r2, r3, #8
 8042fc6:	687b      	ldr	r3, [r7, #4]
 8042fc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8042fcc:	69fb      	ldr	r3, [r7, #28]
 8042fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8042fd2:	2b00      	cmp	r3, #0
 8042fd4:	d011      	beq.n	8042ffa <HAL_UART_IRQHandler+0x15e>
 8042fd6:	69bb      	ldr	r3, [r7, #24]
 8042fd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8042fdc:	2b00      	cmp	r3, #0
 8042fde:	d00c      	beq.n	8042ffa <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8042fe0:	687b      	ldr	r3, [r7, #4]
 8042fe2:	681b      	ldr	r3, [r3, #0]
 8042fe4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8042fe8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8042fea:	687b      	ldr	r3, [r7, #4]
 8042fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8042ff0:	f043 0220 	orr.w	r2, r3, #32
 8042ff4:	687b      	ldr	r3, [r7, #4]
 8042ff6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8042ffa:	687b      	ldr	r3, [r7, #4]
 8042ffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8043000:	2b00      	cmp	r3, #0
 8043002:	f000 8140 	beq.w	8043286 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8043006:	69fb      	ldr	r3, [r7, #28]
 8043008:	f003 0320 	and.w	r3, r3, #32
 804300c:	2b00      	cmp	r3, #0
 804300e:	d00c      	beq.n	804302a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8043010:	69bb      	ldr	r3, [r7, #24]
 8043012:	f003 0320 	and.w	r3, r3, #32
 8043016:	2b00      	cmp	r3, #0
 8043018:	d007      	beq.n	804302a <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 804301a:	687b      	ldr	r3, [r7, #4]
 804301c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 804301e:	2b00      	cmp	r3, #0
 8043020:	d003      	beq.n	804302a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8043022:	687b      	ldr	r3, [r7, #4]
 8043024:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8043026:	6878      	ldr	r0, [r7, #4]
 8043028:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 804302a:	687b      	ldr	r3, [r7, #4]
 804302c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8043030:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8043032:	687b      	ldr	r3, [r7, #4]
 8043034:	681b      	ldr	r3, [r3, #0]
 8043036:	689b      	ldr	r3, [r3, #8]
 8043038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 804303c:	2b40      	cmp	r3, #64	; 0x40
 804303e:	d004      	beq.n	804304a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8043040:	68fb      	ldr	r3, [r7, #12]
 8043042:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8043046:	2b00      	cmp	r3, #0
 8043048:	d031      	beq.n	80430ae <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 804304a:	6878      	ldr	r0, [r7, #4]
 804304c:	f000 fda2 	bl	8043b94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8043050:	687b      	ldr	r3, [r7, #4]
 8043052:	681b      	ldr	r3, [r3, #0]
 8043054:	689b      	ldr	r3, [r3, #8]
 8043056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 804305a:	2b40      	cmp	r3, #64	; 0x40
 804305c:	d123      	bne.n	80430a6 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804305e:	687b      	ldr	r3, [r7, #4]
 8043060:	681b      	ldr	r3, [r3, #0]
 8043062:	689a      	ldr	r2, [r3, #8]
 8043064:	687b      	ldr	r3, [r7, #4]
 8043066:	681b      	ldr	r3, [r3, #0]
 8043068:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 804306c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 804306e:	687b      	ldr	r3, [r7, #4]
 8043070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8043072:	2b00      	cmp	r3, #0
 8043074:	d013      	beq.n	804309e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8043076:	687b      	ldr	r3, [r7, #4]
 8043078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804307a:	4a4a      	ldr	r2, [pc, #296]	; (80431a4 <HAL_UART_IRQHandler+0x308>)
 804307c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 804307e:	687b      	ldr	r3, [r7, #4]
 8043080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8043082:	4618      	mov	r0, r3
 8043084:	f7fe f89b 	bl	80411be <HAL_DMA_Abort_IT>
 8043088:	4603      	mov	r3, r0
 804308a:	2b00      	cmp	r3, #0
 804308c:	d017      	beq.n	80430be <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 804308e:	687b      	ldr	r3, [r7, #4]
 8043090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8043092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8043094:	687a      	ldr	r2, [r7, #4]
 8043096:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8043098:	4610      	mov	r0, r2
 804309a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804309c:	e00f      	b.n	80430be <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 804309e:	6878      	ldr	r0, [r7, #4]
 80430a0:	f000 f906 	bl	80432b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80430a4:	e00b      	b.n	80430be <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80430a6:	6878      	ldr	r0, [r7, #4]
 80430a8:	f000 f902 	bl	80432b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80430ac:	e007      	b.n	80430be <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80430ae:	6878      	ldr	r0, [r7, #4]
 80430b0:	f000 f8fe 	bl	80432b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80430b4:	687b      	ldr	r3, [r7, #4]
 80430b6:	2200      	movs	r2, #0
 80430b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80430bc:	e0e3      	b.n	8043286 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80430be:	bf00      	nop
    return;
 80430c0:	e0e1      	b.n	8043286 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80430c2:	687b      	ldr	r3, [r7, #4]
 80430c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80430c6:	2b01      	cmp	r3, #1
 80430c8:	f040 80a7 	bne.w	804321a <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80430cc:	69fb      	ldr	r3, [r7, #28]
 80430ce:	f003 0310 	and.w	r3, r3, #16
 80430d2:	2b00      	cmp	r3, #0
 80430d4:	f000 80a1 	beq.w	804321a <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80430d8:	69bb      	ldr	r3, [r7, #24]
 80430da:	f003 0310 	and.w	r3, r3, #16
 80430de:	2b00      	cmp	r3, #0
 80430e0:	f000 809b 	beq.w	804321a <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80430e4:	687b      	ldr	r3, [r7, #4]
 80430e6:	681b      	ldr	r3, [r3, #0]
 80430e8:	2210      	movs	r2, #16
 80430ea:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80430ec:	687b      	ldr	r3, [r7, #4]
 80430ee:	681b      	ldr	r3, [r3, #0]
 80430f0:	689b      	ldr	r3, [r3, #8]
 80430f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80430f6:	2b40      	cmp	r3, #64	; 0x40
 80430f8:	d156      	bne.n	80431a8 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80430fa:	687b      	ldr	r3, [r7, #4]
 80430fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80430fe:	681b      	ldr	r3, [r3, #0]
 8043100:	685b      	ldr	r3, [r3, #4]
 8043102:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8043104:	893b      	ldrh	r3, [r7, #8]
 8043106:	2b00      	cmp	r3, #0
 8043108:	f000 80bf 	beq.w	804328a <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 804310c:	687b      	ldr	r3, [r7, #4]
 804310e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8043112:	893a      	ldrh	r2, [r7, #8]
 8043114:	429a      	cmp	r2, r3
 8043116:	f080 80b8 	bcs.w	804328a <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 804311a:	687b      	ldr	r3, [r7, #4]
 804311c:	893a      	ldrh	r2, [r7, #8]
 804311e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8043122:	687b      	ldr	r3, [r7, #4]
 8043124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8043126:	69db      	ldr	r3, [r3, #28]
 8043128:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 804312c:	d02a      	beq.n	8043184 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 804312e:	687b      	ldr	r3, [r7, #4]
 8043130:	681b      	ldr	r3, [r3, #0]
 8043132:	681a      	ldr	r2, [r3, #0]
 8043134:	687b      	ldr	r3, [r7, #4]
 8043136:	681b      	ldr	r3, [r3, #0]
 8043138:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 804313c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804313e:	687b      	ldr	r3, [r7, #4]
 8043140:	681b      	ldr	r3, [r3, #0]
 8043142:	689a      	ldr	r2, [r3, #8]
 8043144:	687b      	ldr	r3, [r7, #4]
 8043146:	681b      	ldr	r3, [r3, #0]
 8043148:	f022 0201 	bic.w	r2, r2, #1
 804314c:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 804314e:	687b      	ldr	r3, [r7, #4]
 8043150:	681b      	ldr	r3, [r3, #0]
 8043152:	689a      	ldr	r2, [r3, #8]
 8043154:	687b      	ldr	r3, [r7, #4]
 8043156:	681b      	ldr	r3, [r3, #0]
 8043158:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 804315c:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 804315e:	687b      	ldr	r3, [r7, #4]
 8043160:	2220      	movs	r2, #32
 8043162:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043164:	687b      	ldr	r3, [r7, #4]
 8043166:	2200      	movs	r2, #0
 8043168:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 804316a:	687b      	ldr	r3, [r7, #4]
 804316c:	681b      	ldr	r3, [r3, #0]
 804316e:	681a      	ldr	r2, [r3, #0]
 8043170:	687b      	ldr	r3, [r7, #4]
 8043172:	681b      	ldr	r3, [r3, #0]
 8043174:	f022 0210 	bic.w	r2, r2, #16
 8043178:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 804317a:	687b      	ldr	r3, [r7, #4]
 804317c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 804317e:	4618      	mov	r0, r3
 8043180:	f7fd ffad 	bl	80410de <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8043184:	687b      	ldr	r3, [r7, #4]
 8043186:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 804318a:	687b      	ldr	r3, [r7, #4]
 804318c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8043190:	b29b      	uxth	r3, r3
 8043192:	1ad3      	subs	r3, r2, r3
 8043194:	b29b      	uxth	r3, r3
 8043196:	4619      	mov	r1, r3
 8043198:	6878      	ldr	r0, [r7, #4]
 804319a:	f000 f893 	bl	80432c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 804319e:	e074      	b.n	804328a <HAL_UART_IRQHandler+0x3ee>
 80431a0:	04000120 	.word	0x04000120
 80431a4:	08043bf3 	.word	0x08043bf3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80431a8:	687b      	ldr	r3, [r7, #4]
 80431aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80431ae:	687b      	ldr	r3, [r7, #4]
 80431b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80431b4:	b29b      	uxth	r3, r3
 80431b6:	1ad3      	subs	r3, r2, r3
 80431b8:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 80431ba:	687b      	ldr	r3, [r7, #4]
 80431bc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80431c0:	b29b      	uxth	r3, r3
 80431c2:	2b00      	cmp	r3, #0
 80431c4:	d063      	beq.n	804328e <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 80431c6:	897b      	ldrh	r3, [r7, #10]
 80431c8:	2b00      	cmp	r3, #0
 80431ca:	d060      	beq.n	804328e <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80431cc:	687b      	ldr	r3, [r7, #4]
 80431ce:	681b      	ldr	r3, [r3, #0]
 80431d0:	681a      	ldr	r2, [r3, #0]
 80431d2:	687b      	ldr	r3, [r7, #4]
 80431d4:	681b      	ldr	r3, [r3, #0]
 80431d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80431da:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80431dc:	687b      	ldr	r3, [r7, #4]
 80431de:	681b      	ldr	r3, [r3, #0]
 80431e0:	689a      	ldr	r2, [r3, #8]
 80431e2:	687b      	ldr	r3, [r7, #4]
 80431e4:	681b      	ldr	r3, [r3, #0]
 80431e6:	f022 0201 	bic.w	r2, r2, #1
 80431ea:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80431ec:	687b      	ldr	r3, [r7, #4]
 80431ee:	2220      	movs	r2, #32
 80431f0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80431f2:	687b      	ldr	r3, [r7, #4]
 80431f4:	2200      	movs	r2, #0
 80431f6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80431f8:	687b      	ldr	r3, [r7, #4]
 80431fa:	2200      	movs	r2, #0
 80431fc:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80431fe:	687b      	ldr	r3, [r7, #4]
 8043200:	681b      	ldr	r3, [r3, #0]
 8043202:	681a      	ldr	r2, [r3, #0]
 8043204:	687b      	ldr	r3, [r7, #4]
 8043206:	681b      	ldr	r3, [r3, #0]
 8043208:	f022 0210 	bic.w	r2, r2, #16
 804320c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 804320e:	897b      	ldrh	r3, [r7, #10]
 8043210:	4619      	mov	r1, r3
 8043212:	6878      	ldr	r0, [r7, #4]
 8043214:	f000 f856 	bl	80432c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8043218:	e039      	b.n	804328e <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 804321a:	69fb      	ldr	r3, [r7, #28]
 804321c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8043220:	2b00      	cmp	r3, #0
 8043222:	d00d      	beq.n	8043240 <HAL_UART_IRQHandler+0x3a4>
 8043224:	697b      	ldr	r3, [r7, #20]
 8043226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 804322a:	2b00      	cmp	r3, #0
 804322c:	d008      	beq.n	8043240 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 804322e:	687b      	ldr	r3, [r7, #4]
 8043230:	681b      	ldr	r3, [r3, #0]
 8043232:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8043236:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8043238:	6878      	ldr	r0, [r7, #4]
 804323a:	f000 f84f 	bl	80432dc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 804323e:	e029      	b.n	8043294 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8043240:	69fb      	ldr	r3, [r7, #28]
 8043242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8043246:	2b00      	cmp	r3, #0
 8043248:	d00d      	beq.n	8043266 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 804324a:	69bb      	ldr	r3, [r7, #24]
 804324c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8043250:	2b00      	cmp	r3, #0
 8043252:	d008      	beq.n	8043266 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8043254:	687b      	ldr	r3, [r7, #4]
 8043256:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8043258:	2b00      	cmp	r3, #0
 804325a:	d01a      	beq.n	8043292 <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 804325c:	687b      	ldr	r3, [r7, #4]
 804325e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8043260:	6878      	ldr	r0, [r7, #4]
 8043262:	4798      	blx	r3
    }
    return;
 8043264:	e015      	b.n	8043292 <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8043266:	69fb      	ldr	r3, [r7, #28]
 8043268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 804326c:	2b00      	cmp	r3, #0
 804326e:	d011      	beq.n	8043294 <HAL_UART_IRQHandler+0x3f8>
 8043270:	69bb      	ldr	r3, [r7, #24]
 8043272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8043276:	2b00      	cmp	r3, #0
 8043278:	d00c      	beq.n	8043294 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 804327a:	6878      	ldr	r0, [r7, #4]
 804327c:	f000 fccf 	bl	8043c1e <UART_EndTransmit_IT>
    return;
 8043280:	e008      	b.n	8043294 <HAL_UART_IRQHandler+0x3f8>
      return;
 8043282:	bf00      	nop
 8043284:	e006      	b.n	8043294 <HAL_UART_IRQHandler+0x3f8>
    return;
 8043286:	bf00      	nop
 8043288:	e004      	b.n	8043294 <HAL_UART_IRQHandler+0x3f8>
      return;
 804328a:	bf00      	nop
 804328c:	e002      	b.n	8043294 <HAL_UART_IRQHandler+0x3f8>
      return;
 804328e:	bf00      	nop
 8043290:	e000      	b.n	8043294 <HAL_UART_IRQHandler+0x3f8>
    return;
 8043292:	bf00      	nop
  }

}
 8043294:	3720      	adds	r7, #32
 8043296:	46bd      	mov	sp, r7
 8043298:	bd80      	pop	{r7, pc}
 804329a:	bf00      	nop

0804329c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 804329c:	b480      	push	{r7}
 804329e:	b083      	sub	sp, #12
 80432a0:	af00      	add	r7, sp, #0
 80432a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80432a4:	bf00      	nop
 80432a6:	370c      	adds	r7, #12
 80432a8:	46bd      	mov	sp, r7
 80432aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80432ae:	4770      	bx	lr

080432b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80432b0:	b480      	push	{r7}
 80432b2:	b083      	sub	sp, #12
 80432b4:	af00      	add	r7, sp, #0
 80432b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80432b8:	bf00      	nop
 80432ba:	370c      	adds	r7, #12
 80432bc:	46bd      	mov	sp, r7
 80432be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80432c2:	4770      	bx	lr

080432c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80432c4:	b480      	push	{r7}
 80432c6:	b083      	sub	sp, #12
 80432c8:	af00      	add	r7, sp, #0
 80432ca:	6078      	str	r0, [r7, #4]
 80432cc:	460b      	mov	r3, r1
 80432ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80432d0:	bf00      	nop
 80432d2:	370c      	adds	r7, #12
 80432d4:	46bd      	mov	sp, r7
 80432d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80432da:	4770      	bx	lr

080432dc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80432dc:	b480      	push	{r7}
 80432de:	b083      	sub	sp, #12
 80432e0:	af00      	add	r7, sp, #0
 80432e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80432e4:	bf00      	nop
 80432e6:	370c      	adds	r7, #12
 80432e8:	46bd      	mov	sp, r7
 80432ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80432ee:	4770      	bx	lr

080432f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80432f0:	b580      	push	{r7, lr}
 80432f2:	b088      	sub	sp, #32
 80432f4:	af00      	add	r7, sp, #0
 80432f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80432f8:	2300      	movs	r3, #0
 80432fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80432fc:	687b      	ldr	r3, [r7, #4]
 80432fe:	689a      	ldr	r2, [r3, #8]
 8043300:	687b      	ldr	r3, [r7, #4]
 8043302:	691b      	ldr	r3, [r3, #16]
 8043304:	431a      	orrs	r2, r3
 8043306:	687b      	ldr	r3, [r7, #4]
 8043308:	695b      	ldr	r3, [r3, #20]
 804330a:	431a      	orrs	r2, r3
 804330c:	687b      	ldr	r3, [r7, #4]
 804330e:	69db      	ldr	r3, [r3, #28]
 8043310:	4313      	orrs	r3, r2
 8043312:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8043314:	687b      	ldr	r3, [r7, #4]
 8043316:	681b      	ldr	r3, [r3, #0]
 8043318:	681a      	ldr	r2, [r3, #0]
 804331a:	4ba7      	ldr	r3, [pc, #668]	; (80435b8 <UART_SetConfig+0x2c8>)
 804331c:	4013      	ands	r3, r2
 804331e:	687a      	ldr	r2, [r7, #4]
 8043320:	6812      	ldr	r2, [r2, #0]
 8043322:	6979      	ldr	r1, [r7, #20]
 8043324:	430b      	orrs	r3, r1
 8043326:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8043328:	687b      	ldr	r3, [r7, #4]
 804332a:	681b      	ldr	r3, [r3, #0]
 804332c:	685b      	ldr	r3, [r3, #4]
 804332e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8043332:	687b      	ldr	r3, [r7, #4]
 8043334:	68da      	ldr	r2, [r3, #12]
 8043336:	687b      	ldr	r3, [r7, #4]
 8043338:	681b      	ldr	r3, [r3, #0]
 804333a:	430a      	orrs	r2, r1
 804333c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 804333e:	687b      	ldr	r3, [r7, #4]
 8043340:	699b      	ldr	r3, [r3, #24]
 8043342:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8043344:	687b      	ldr	r3, [r7, #4]
 8043346:	6a1b      	ldr	r3, [r3, #32]
 8043348:	697a      	ldr	r2, [r7, #20]
 804334a:	4313      	orrs	r3, r2
 804334c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 804334e:	687b      	ldr	r3, [r7, #4]
 8043350:	681b      	ldr	r3, [r3, #0]
 8043352:	689b      	ldr	r3, [r3, #8]
 8043354:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8043358:	687b      	ldr	r3, [r7, #4]
 804335a:	681b      	ldr	r3, [r3, #0]
 804335c:	697a      	ldr	r2, [r7, #20]
 804335e:	430a      	orrs	r2, r1
 8043360:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8043362:	687b      	ldr	r3, [r7, #4]
 8043364:	681b      	ldr	r3, [r3, #0]
 8043366:	4a95      	ldr	r2, [pc, #596]	; (80435bc <UART_SetConfig+0x2cc>)
 8043368:	4293      	cmp	r3, r2
 804336a:	d120      	bne.n	80433ae <UART_SetConfig+0xbe>
 804336c:	4b94      	ldr	r3, [pc, #592]	; (80435c0 <UART_SetConfig+0x2d0>)
 804336e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8043372:	f003 0303 	and.w	r3, r3, #3
 8043376:	2b03      	cmp	r3, #3
 8043378:	d816      	bhi.n	80433a8 <UART_SetConfig+0xb8>
 804337a:	a201      	add	r2, pc, #4	; (adr r2, 8043380 <UART_SetConfig+0x90>)
 804337c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8043380:	08043391 	.word	0x08043391
 8043384:	0804339d 	.word	0x0804339d
 8043388:	08043397 	.word	0x08043397
 804338c:	080433a3 	.word	0x080433a3
 8043390:	2301      	movs	r3, #1
 8043392:	77fb      	strb	r3, [r7, #31]
 8043394:	e14f      	b.n	8043636 <UART_SetConfig+0x346>
 8043396:	2302      	movs	r3, #2
 8043398:	77fb      	strb	r3, [r7, #31]
 804339a:	e14c      	b.n	8043636 <UART_SetConfig+0x346>
 804339c:	2304      	movs	r3, #4
 804339e:	77fb      	strb	r3, [r7, #31]
 80433a0:	e149      	b.n	8043636 <UART_SetConfig+0x346>
 80433a2:	2308      	movs	r3, #8
 80433a4:	77fb      	strb	r3, [r7, #31]
 80433a6:	e146      	b.n	8043636 <UART_SetConfig+0x346>
 80433a8:	2310      	movs	r3, #16
 80433aa:	77fb      	strb	r3, [r7, #31]
 80433ac:	e143      	b.n	8043636 <UART_SetConfig+0x346>
 80433ae:	687b      	ldr	r3, [r7, #4]
 80433b0:	681b      	ldr	r3, [r3, #0]
 80433b2:	4a84      	ldr	r2, [pc, #528]	; (80435c4 <UART_SetConfig+0x2d4>)
 80433b4:	4293      	cmp	r3, r2
 80433b6:	d132      	bne.n	804341e <UART_SetConfig+0x12e>
 80433b8:	4b81      	ldr	r3, [pc, #516]	; (80435c0 <UART_SetConfig+0x2d0>)
 80433ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80433be:	f003 030c 	and.w	r3, r3, #12
 80433c2:	2b0c      	cmp	r3, #12
 80433c4:	d828      	bhi.n	8043418 <UART_SetConfig+0x128>
 80433c6:	a201      	add	r2, pc, #4	; (adr r2, 80433cc <UART_SetConfig+0xdc>)
 80433c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80433cc:	08043401 	.word	0x08043401
 80433d0:	08043419 	.word	0x08043419
 80433d4:	08043419 	.word	0x08043419
 80433d8:	08043419 	.word	0x08043419
 80433dc:	0804340d 	.word	0x0804340d
 80433e0:	08043419 	.word	0x08043419
 80433e4:	08043419 	.word	0x08043419
 80433e8:	08043419 	.word	0x08043419
 80433ec:	08043407 	.word	0x08043407
 80433f0:	08043419 	.word	0x08043419
 80433f4:	08043419 	.word	0x08043419
 80433f8:	08043419 	.word	0x08043419
 80433fc:	08043413 	.word	0x08043413
 8043400:	2300      	movs	r3, #0
 8043402:	77fb      	strb	r3, [r7, #31]
 8043404:	e117      	b.n	8043636 <UART_SetConfig+0x346>
 8043406:	2302      	movs	r3, #2
 8043408:	77fb      	strb	r3, [r7, #31]
 804340a:	e114      	b.n	8043636 <UART_SetConfig+0x346>
 804340c:	2304      	movs	r3, #4
 804340e:	77fb      	strb	r3, [r7, #31]
 8043410:	e111      	b.n	8043636 <UART_SetConfig+0x346>
 8043412:	2308      	movs	r3, #8
 8043414:	77fb      	strb	r3, [r7, #31]
 8043416:	e10e      	b.n	8043636 <UART_SetConfig+0x346>
 8043418:	2310      	movs	r3, #16
 804341a:	77fb      	strb	r3, [r7, #31]
 804341c:	e10b      	b.n	8043636 <UART_SetConfig+0x346>
 804341e:	687b      	ldr	r3, [r7, #4]
 8043420:	681b      	ldr	r3, [r3, #0]
 8043422:	4a69      	ldr	r2, [pc, #420]	; (80435c8 <UART_SetConfig+0x2d8>)
 8043424:	4293      	cmp	r3, r2
 8043426:	d120      	bne.n	804346a <UART_SetConfig+0x17a>
 8043428:	4b65      	ldr	r3, [pc, #404]	; (80435c0 <UART_SetConfig+0x2d0>)
 804342a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804342e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8043432:	2b30      	cmp	r3, #48	; 0x30
 8043434:	d013      	beq.n	804345e <UART_SetConfig+0x16e>
 8043436:	2b30      	cmp	r3, #48	; 0x30
 8043438:	d814      	bhi.n	8043464 <UART_SetConfig+0x174>
 804343a:	2b20      	cmp	r3, #32
 804343c:	d009      	beq.n	8043452 <UART_SetConfig+0x162>
 804343e:	2b20      	cmp	r3, #32
 8043440:	d810      	bhi.n	8043464 <UART_SetConfig+0x174>
 8043442:	2b00      	cmp	r3, #0
 8043444:	d002      	beq.n	804344c <UART_SetConfig+0x15c>
 8043446:	2b10      	cmp	r3, #16
 8043448:	d006      	beq.n	8043458 <UART_SetConfig+0x168>
 804344a:	e00b      	b.n	8043464 <UART_SetConfig+0x174>
 804344c:	2300      	movs	r3, #0
 804344e:	77fb      	strb	r3, [r7, #31]
 8043450:	e0f1      	b.n	8043636 <UART_SetConfig+0x346>
 8043452:	2302      	movs	r3, #2
 8043454:	77fb      	strb	r3, [r7, #31]
 8043456:	e0ee      	b.n	8043636 <UART_SetConfig+0x346>
 8043458:	2304      	movs	r3, #4
 804345a:	77fb      	strb	r3, [r7, #31]
 804345c:	e0eb      	b.n	8043636 <UART_SetConfig+0x346>
 804345e:	2308      	movs	r3, #8
 8043460:	77fb      	strb	r3, [r7, #31]
 8043462:	e0e8      	b.n	8043636 <UART_SetConfig+0x346>
 8043464:	2310      	movs	r3, #16
 8043466:	77fb      	strb	r3, [r7, #31]
 8043468:	e0e5      	b.n	8043636 <UART_SetConfig+0x346>
 804346a:	687b      	ldr	r3, [r7, #4]
 804346c:	681b      	ldr	r3, [r3, #0]
 804346e:	4a57      	ldr	r2, [pc, #348]	; (80435cc <UART_SetConfig+0x2dc>)
 8043470:	4293      	cmp	r3, r2
 8043472:	d120      	bne.n	80434b6 <UART_SetConfig+0x1c6>
 8043474:	4b52      	ldr	r3, [pc, #328]	; (80435c0 <UART_SetConfig+0x2d0>)
 8043476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804347a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 804347e:	2bc0      	cmp	r3, #192	; 0xc0
 8043480:	d013      	beq.n	80434aa <UART_SetConfig+0x1ba>
 8043482:	2bc0      	cmp	r3, #192	; 0xc0
 8043484:	d814      	bhi.n	80434b0 <UART_SetConfig+0x1c0>
 8043486:	2b80      	cmp	r3, #128	; 0x80
 8043488:	d009      	beq.n	804349e <UART_SetConfig+0x1ae>
 804348a:	2b80      	cmp	r3, #128	; 0x80
 804348c:	d810      	bhi.n	80434b0 <UART_SetConfig+0x1c0>
 804348e:	2b00      	cmp	r3, #0
 8043490:	d002      	beq.n	8043498 <UART_SetConfig+0x1a8>
 8043492:	2b40      	cmp	r3, #64	; 0x40
 8043494:	d006      	beq.n	80434a4 <UART_SetConfig+0x1b4>
 8043496:	e00b      	b.n	80434b0 <UART_SetConfig+0x1c0>
 8043498:	2300      	movs	r3, #0
 804349a:	77fb      	strb	r3, [r7, #31]
 804349c:	e0cb      	b.n	8043636 <UART_SetConfig+0x346>
 804349e:	2302      	movs	r3, #2
 80434a0:	77fb      	strb	r3, [r7, #31]
 80434a2:	e0c8      	b.n	8043636 <UART_SetConfig+0x346>
 80434a4:	2304      	movs	r3, #4
 80434a6:	77fb      	strb	r3, [r7, #31]
 80434a8:	e0c5      	b.n	8043636 <UART_SetConfig+0x346>
 80434aa:	2308      	movs	r3, #8
 80434ac:	77fb      	strb	r3, [r7, #31]
 80434ae:	e0c2      	b.n	8043636 <UART_SetConfig+0x346>
 80434b0:	2310      	movs	r3, #16
 80434b2:	77fb      	strb	r3, [r7, #31]
 80434b4:	e0bf      	b.n	8043636 <UART_SetConfig+0x346>
 80434b6:	687b      	ldr	r3, [r7, #4]
 80434b8:	681b      	ldr	r3, [r3, #0]
 80434ba:	4a45      	ldr	r2, [pc, #276]	; (80435d0 <UART_SetConfig+0x2e0>)
 80434bc:	4293      	cmp	r3, r2
 80434be:	d125      	bne.n	804350c <UART_SetConfig+0x21c>
 80434c0:	4b3f      	ldr	r3, [pc, #252]	; (80435c0 <UART_SetConfig+0x2d0>)
 80434c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80434c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80434ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80434ce:	d017      	beq.n	8043500 <UART_SetConfig+0x210>
 80434d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80434d4:	d817      	bhi.n	8043506 <UART_SetConfig+0x216>
 80434d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80434da:	d00b      	beq.n	80434f4 <UART_SetConfig+0x204>
 80434dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80434e0:	d811      	bhi.n	8043506 <UART_SetConfig+0x216>
 80434e2:	2b00      	cmp	r3, #0
 80434e4:	d003      	beq.n	80434ee <UART_SetConfig+0x1fe>
 80434e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80434ea:	d006      	beq.n	80434fa <UART_SetConfig+0x20a>
 80434ec:	e00b      	b.n	8043506 <UART_SetConfig+0x216>
 80434ee:	2300      	movs	r3, #0
 80434f0:	77fb      	strb	r3, [r7, #31]
 80434f2:	e0a0      	b.n	8043636 <UART_SetConfig+0x346>
 80434f4:	2302      	movs	r3, #2
 80434f6:	77fb      	strb	r3, [r7, #31]
 80434f8:	e09d      	b.n	8043636 <UART_SetConfig+0x346>
 80434fa:	2304      	movs	r3, #4
 80434fc:	77fb      	strb	r3, [r7, #31]
 80434fe:	e09a      	b.n	8043636 <UART_SetConfig+0x346>
 8043500:	2308      	movs	r3, #8
 8043502:	77fb      	strb	r3, [r7, #31]
 8043504:	e097      	b.n	8043636 <UART_SetConfig+0x346>
 8043506:	2310      	movs	r3, #16
 8043508:	77fb      	strb	r3, [r7, #31]
 804350a:	e094      	b.n	8043636 <UART_SetConfig+0x346>
 804350c:	687b      	ldr	r3, [r7, #4]
 804350e:	681b      	ldr	r3, [r3, #0]
 8043510:	4a30      	ldr	r2, [pc, #192]	; (80435d4 <UART_SetConfig+0x2e4>)
 8043512:	4293      	cmp	r3, r2
 8043514:	d125      	bne.n	8043562 <UART_SetConfig+0x272>
 8043516:	4b2a      	ldr	r3, [pc, #168]	; (80435c0 <UART_SetConfig+0x2d0>)
 8043518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 804351c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8043520:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8043524:	d017      	beq.n	8043556 <UART_SetConfig+0x266>
 8043526:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 804352a:	d817      	bhi.n	804355c <UART_SetConfig+0x26c>
 804352c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8043530:	d00b      	beq.n	804354a <UART_SetConfig+0x25a>
 8043532:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8043536:	d811      	bhi.n	804355c <UART_SetConfig+0x26c>
 8043538:	2b00      	cmp	r3, #0
 804353a:	d003      	beq.n	8043544 <UART_SetConfig+0x254>
 804353c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8043540:	d006      	beq.n	8043550 <UART_SetConfig+0x260>
 8043542:	e00b      	b.n	804355c <UART_SetConfig+0x26c>
 8043544:	2301      	movs	r3, #1
 8043546:	77fb      	strb	r3, [r7, #31]
 8043548:	e075      	b.n	8043636 <UART_SetConfig+0x346>
 804354a:	2302      	movs	r3, #2
 804354c:	77fb      	strb	r3, [r7, #31]
 804354e:	e072      	b.n	8043636 <UART_SetConfig+0x346>
 8043550:	2304      	movs	r3, #4
 8043552:	77fb      	strb	r3, [r7, #31]
 8043554:	e06f      	b.n	8043636 <UART_SetConfig+0x346>
 8043556:	2308      	movs	r3, #8
 8043558:	77fb      	strb	r3, [r7, #31]
 804355a:	e06c      	b.n	8043636 <UART_SetConfig+0x346>
 804355c:	2310      	movs	r3, #16
 804355e:	77fb      	strb	r3, [r7, #31]
 8043560:	e069      	b.n	8043636 <UART_SetConfig+0x346>
 8043562:	687b      	ldr	r3, [r7, #4]
 8043564:	681b      	ldr	r3, [r3, #0]
 8043566:	4a1c      	ldr	r2, [pc, #112]	; (80435d8 <UART_SetConfig+0x2e8>)
 8043568:	4293      	cmp	r3, r2
 804356a:	d137      	bne.n	80435dc <UART_SetConfig+0x2ec>
 804356c:	4b14      	ldr	r3, [pc, #80]	; (80435c0 <UART_SetConfig+0x2d0>)
 804356e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8043572:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8043576:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 804357a:	d017      	beq.n	80435ac <UART_SetConfig+0x2bc>
 804357c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8043580:	d817      	bhi.n	80435b2 <UART_SetConfig+0x2c2>
 8043582:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8043586:	d00b      	beq.n	80435a0 <UART_SetConfig+0x2b0>
 8043588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 804358c:	d811      	bhi.n	80435b2 <UART_SetConfig+0x2c2>
 804358e:	2b00      	cmp	r3, #0
 8043590:	d003      	beq.n	804359a <UART_SetConfig+0x2aa>
 8043592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8043596:	d006      	beq.n	80435a6 <UART_SetConfig+0x2b6>
 8043598:	e00b      	b.n	80435b2 <UART_SetConfig+0x2c2>
 804359a:	2300      	movs	r3, #0
 804359c:	77fb      	strb	r3, [r7, #31]
 804359e:	e04a      	b.n	8043636 <UART_SetConfig+0x346>
 80435a0:	2302      	movs	r3, #2
 80435a2:	77fb      	strb	r3, [r7, #31]
 80435a4:	e047      	b.n	8043636 <UART_SetConfig+0x346>
 80435a6:	2304      	movs	r3, #4
 80435a8:	77fb      	strb	r3, [r7, #31]
 80435aa:	e044      	b.n	8043636 <UART_SetConfig+0x346>
 80435ac:	2308      	movs	r3, #8
 80435ae:	77fb      	strb	r3, [r7, #31]
 80435b0:	e041      	b.n	8043636 <UART_SetConfig+0x346>
 80435b2:	2310      	movs	r3, #16
 80435b4:	77fb      	strb	r3, [r7, #31]
 80435b6:	e03e      	b.n	8043636 <UART_SetConfig+0x346>
 80435b8:	efff69f3 	.word	0xefff69f3
 80435bc:	40011000 	.word	0x40011000
 80435c0:	40023800 	.word	0x40023800
 80435c4:	40004400 	.word	0x40004400
 80435c8:	40004800 	.word	0x40004800
 80435cc:	40004c00 	.word	0x40004c00
 80435d0:	40005000 	.word	0x40005000
 80435d4:	40011400 	.word	0x40011400
 80435d8:	40007800 	.word	0x40007800
 80435dc:	687b      	ldr	r3, [r7, #4]
 80435de:	681b      	ldr	r3, [r3, #0]
 80435e0:	4a71      	ldr	r2, [pc, #452]	; (80437a8 <UART_SetConfig+0x4b8>)
 80435e2:	4293      	cmp	r3, r2
 80435e4:	d125      	bne.n	8043632 <UART_SetConfig+0x342>
 80435e6:	4b71      	ldr	r3, [pc, #452]	; (80437ac <UART_SetConfig+0x4bc>)
 80435e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80435ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80435f0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80435f4:	d017      	beq.n	8043626 <UART_SetConfig+0x336>
 80435f6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80435fa:	d817      	bhi.n	804362c <UART_SetConfig+0x33c>
 80435fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8043600:	d00b      	beq.n	804361a <UART_SetConfig+0x32a>
 8043602:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8043606:	d811      	bhi.n	804362c <UART_SetConfig+0x33c>
 8043608:	2b00      	cmp	r3, #0
 804360a:	d003      	beq.n	8043614 <UART_SetConfig+0x324>
 804360c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8043610:	d006      	beq.n	8043620 <UART_SetConfig+0x330>
 8043612:	e00b      	b.n	804362c <UART_SetConfig+0x33c>
 8043614:	2300      	movs	r3, #0
 8043616:	77fb      	strb	r3, [r7, #31]
 8043618:	e00d      	b.n	8043636 <UART_SetConfig+0x346>
 804361a:	2302      	movs	r3, #2
 804361c:	77fb      	strb	r3, [r7, #31]
 804361e:	e00a      	b.n	8043636 <UART_SetConfig+0x346>
 8043620:	2304      	movs	r3, #4
 8043622:	77fb      	strb	r3, [r7, #31]
 8043624:	e007      	b.n	8043636 <UART_SetConfig+0x346>
 8043626:	2308      	movs	r3, #8
 8043628:	77fb      	strb	r3, [r7, #31]
 804362a:	e004      	b.n	8043636 <UART_SetConfig+0x346>
 804362c:	2310      	movs	r3, #16
 804362e:	77fb      	strb	r3, [r7, #31]
 8043630:	e001      	b.n	8043636 <UART_SetConfig+0x346>
 8043632:	2310      	movs	r3, #16
 8043634:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8043636:	687b      	ldr	r3, [r7, #4]
 8043638:	69db      	ldr	r3, [r3, #28]
 804363a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 804363e:	d15b      	bne.n	80436f8 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8043640:	7ffb      	ldrb	r3, [r7, #31]
 8043642:	2b08      	cmp	r3, #8
 8043644:	d827      	bhi.n	8043696 <UART_SetConfig+0x3a6>
 8043646:	a201      	add	r2, pc, #4	; (adr r2, 804364c <UART_SetConfig+0x35c>)
 8043648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804364c:	08043671 	.word	0x08043671
 8043650:	08043679 	.word	0x08043679
 8043654:	08043681 	.word	0x08043681
 8043658:	08043697 	.word	0x08043697
 804365c:	08043687 	.word	0x08043687
 8043660:	08043697 	.word	0x08043697
 8043664:	08043697 	.word	0x08043697
 8043668:	08043697 	.word	0x08043697
 804366c:	0804368f 	.word	0x0804368f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8043670:	f7fe fea6 	bl	80423c0 <HAL_RCC_GetPCLK1Freq>
 8043674:	61b8      	str	r0, [r7, #24]
        break;
 8043676:	e013      	b.n	80436a0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8043678:	f7fe feb6 	bl	80423e8 <HAL_RCC_GetPCLK2Freq>
 804367c:	61b8      	str	r0, [r7, #24]
        break;
 804367e:	e00f      	b.n	80436a0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8043680:	4b4b      	ldr	r3, [pc, #300]	; (80437b0 <UART_SetConfig+0x4c0>)
 8043682:	61bb      	str	r3, [r7, #24]
        break;
 8043684:	e00c      	b.n	80436a0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8043686:	f7fe fdd9 	bl	804223c <HAL_RCC_GetSysClockFreq>
 804368a:	61b8      	str	r0, [r7, #24]
        break;
 804368c:	e008      	b.n	80436a0 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 804368e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8043692:	61bb      	str	r3, [r7, #24]
        break;
 8043694:	e004      	b.n	80436a0 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8043696:	2300      	movs	r3, #0
 8043698:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 804369a:	2301      	movs	r3, #1
 804369c:	77bb      	strb	r3, [r7, #30]
        break;
 804369e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80436a0:	69bb      	ldr	r3, [r7, #24]
 80436a2:	2b00      	cmp	r3, #0
 80436a4:	d074      	beq.n	8043790 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80436a6:	69bb      	ldr	r3, [r7, #24]
 80436a8:	005a      	lsls	r2, r3, #1
 80436aa:	687b      	ldr	r3, [r7, #4]
 80436ac:	685b      	ldr	r3, [r3, #4]
 80436ae:	085b      	lsrs	r3, r3, #1
 80436b0:	441a      	add	r2, r3
 80436b2:	687b      	ldr	r3, [r7, #4]
 80436b4:	685b      	ldr	r3, [r3, #4]
 80436b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80436ba:	b29b      	uxth	r3, r3
 80436bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80436be:	693b      	ldr	r3, [r7, #16]
 80436c0:	2b0f      	cmp	r3, #15
 80436c2:	d916      	bls.n	80436f2 <UART_SetConfig+0x402>
 80436c4:	693b      	ldr	r3, [r7, #16]
 80436c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80436ca:	d212      	bcs.n	80436f2 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80436cc:	693b      	ldr	r3, [r7, #16]
 80436ce:	b29b      	uxth	r3, r3
 80436d0:	f023 030f 	bic.w	r3, r3, #15
 80436d4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80436d6:	693b      	ldr	r3, [r7, #16]
 80436d8:	085b      	lsrs	r3, r3, #1
 80436da:	b29b      	uxth	r3, r3
 80436dc:	f003 0307 	and.w	r3, r3, #7
 80436e0:	b29a      	uxth	r2, r3
 80436e2:	89fb      	ldrh	r3, [r7, #14]
 80436e4:	4313      	orrs	r3, r2
 80436e6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80436e8:	687b      	ldr	r3, [r7, #4]
 80436ea:	681b      	ldr	r3, [r3, #0]
 80436ec:	89fa      	ldrh	r2, [r7, #14]
 80436ee:	60da      	str	r2, [r3, #12]
 80436f0:	e04e      	b.n	8043790 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80436f2:	2301      	movs	r3, #1
 80436f4:	77bb      	strb	r3, [r7, #30]
 80436f6:	e04b      	b.n	8043790 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80436f8:	7ffb      	ldrb	r3, [r7, #31]
 80436fa:	2b08      	cmp	r3, #8
 80436fc:	d827      	bhi.n	804374e <UART_SetConfig+0x45e>
 80436fe:	a201      	add	r2, pc, #4	; (adr r2, 8043704 <UART_SetConfig+0x414>)
 8043700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8043704:	08043729 	.word	0x08043729
 8043708:	08043731 	.word	0x08043731
 804370c:	08043739 	.word	0x08043739
 8043710:	0804374f 	.word	0x0804374f
 8043714:	0804373f 	.word	0x0804373f
 8043718:	0804374f 	.word	0x0804374f
 804371c:	0804374f 	.word	0x0804374f
 8043720:	0804374f 	.word	0x0804374f
 8043724:	08043747 	.word	0x08043747
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8043728:	f7fe fe4a 	bl	80423c0 <HAL_RCC_GetPCLK1Freq>
 804372c:	61b8      	str	r0, [r7, #24]
        break;
 804372e:	e013      	b.n	8043758 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8043730:	f7fe fe5a 	bl	80423e8 <HAL_RCC_GetPCLK2Freq>
 8043734:	61b8      	str	r0, [r7, #24]
        break;
 8043736:	e00f      	b.n	8043758 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8043738:	4b1d      	ldr	r3, [pc, #116]	; (80437b0 <UART_SetConfig+0x4c0>)
 804373a:	61bb      	str	r3, [r7, #24]
        break;
 804373c:	e00c      	b.n	8043758 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 804373e:	f7fe fd7d 	bl	804223c <HAL_RCC_GetSysClockFreq>
 8043742:	61b8      	str	r0, [r7, #24]
        break;
 8043744:	e008      	b.n	8043758 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8043746:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 804374a:	61bb      	str	r3, [r7, #24]
        break;
 804374c:	e004      	b.n	8043758 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 804374e:	2300      	movs	r3, #0
 8043750:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8043752:	2301      	movs	r3, #1
 8043754:	77bb      	strb	r3, [r7, #30]
        break;
 8043756:	bf00      	nop
    }

    if (pclk != 0U)
 8043758:	69bb      	ldr	r3, [r7, #24]
 804375a:	2b00      	cmp	r3, #0
 804375c:	d018      	beq.n	8043790 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 804375e:	687b      	ldr	r3, [r7, #4]
 8043760:	685b      	ldr	r3, [r3, #4]
 8043762:	085a      	lsrs	r2, r3, #1
 8043764:	69bb      	ldr	r3, [r7, #24]
 8043766:	441a      	add	r2, r3
 8043768:	687b      	ldr	r3, [r7, #4]
 804376a:	685b      	ldr	r3, [r3, #4]
 804376c:	fbb2 f3f3 	udiv	r3, r2, r3
 8043770:	b29b      	uxth	r3, r3
 8043772:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8043774:	693b      	ldr	r3, [r7, #16]
 8043776:	2b0f      	cmp	r3, #15
 8043778:	d908      	bls.n	804378c <UART_SetConfig+0x49c>
 804377a:	693b      	ldr	r3, [r7, #16]
 804377c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8043780:	d204      	bcs.n	804378c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8043782:	687b      	ldr	r3, [r7, #4]
 8043784:	681b      	ldr	r3, [r3, #0]
 8043786:	693a      	ldr	r2, [r7, #16]
 8043788:	60da      	str	r2, [r3, #12]
 804378a:	e001      	b.n	8043790 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 804378c:	2301      	movs	r3, #1
 804378e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8043790:	687b      	ldr	r3, [r7, #4]
 8043792:	2200      	movs	r2, #0
 8043794:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8043796:	687b      	ldr	r3, [r7, #4]
 8043798:	2200      	movs	r2, #0
 804379a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 804379c:	7fbb      	ldrb	r3, [r7, #30]
}
 804379e:	4618      	mov	r0, r3
 80437a0:	3720      	adds	r7, #32
 80437a2:	46bd      	mov	sp, r7
 80437a4:	bd80      	pop	{r7, pc}
 80437a6:	bf00      	nop
 80437a8:	40007c00 	.word	0x40007c00
 80437ac:	40023800 	.word	0x40023800
 80437b0:	00f42400 	.word	0x00f42400

080437b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80437b4:	b480      	push	{r7}
 80437b6:	b083      	sub	sp, #12
 80437b8:	af00      	add	r7, sp, #0
 80437ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80437bc:	687b      	ldr	r3, [r7, #4]
 80437be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80437c0:	f003 0301 	and.w	r3, r3, #1
 80437c4:	2b00      	cmp	r3, #0
 80437c6:	d00a      	beq.n	80437de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80437c8:	687b      	ldr	r3, [r7, #4]
 80437ca:	681b      	ldr	r3, [r3, #0]
 80437cc:	685b      	ldr	r3, [r3, #4]
 80437ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80437d2:	687b      	ldr	r3, [r7, #4]
 80437d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80437d6:	687b      	ldr	r3, [r7, #4]
 80437d8:	681b      	ldr	r3, [r3, #0]
 80437da:	430a      	orrs	r2, r1
 80437dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80437de:	687b      	ldr	r3, [r7, #4]
 80437e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80437e2:	f003 0302 	and.w	r3, r3, #2
 80437e6:	2b00      	cmp	r3, #0
 80437e8:	d00a      	beq.n	8043800 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80437ea:	687b      	ldr	r3, [r7, #4]
 80437ec:	681b      	ldr	r3, [r3, #0]
 80437ee:	685b      	ldr	r3, [r3, #4]
 80437f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80437f4:	687b      	ldr	r3, [r7, #4]
 80437f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80437f8:	687b      	ldr	r3, [r7, #4]
 80437fa:	681b      	ldr	r3, [r3, #0]
 80437fc:	430a      	orrs	r2, r1
 80437fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8043800:	687b      	ldr	r3, [r7, #4]
 8043802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043804:	f003 0304 	and.w	r3, r3, #4
 8043808:	2b00      	cmp	r3, #0
 804380a:	d00a      	beq.n	8043822 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 804380c:	687b      	ldr	r3, [r7, #4]
 804380e:	681b      	ldr	r3, [r3, #0]
 8043810:	685b      	ldr	r3, [r3, #4]
 8043812:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8043816:	687b      	ldr	r3, [r7, #4]
 8043818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 804381a:	687b      	ldr	r3, [r7, #4]
 804381c:	681b      	ldr	r3, [r3, #0]
 804381e:	430a      	orrs	r2, r1
 8043820:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8043822:	687b      	ldr	r3, [r7, #4]
 8043824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043826:	f003 0308 	and.w	r3, r3, #8
 804382a:	2b00      	cmp	r3, #0
 804382c:	d00a      	beq.n	8043844 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 804382e:	687b      	ldr	r3, [r7, #4]
 8043830:	681b      	ldr	r3, [r3, #0]
 8043832:	685b      	ldr	r3, [r3, #4]
 8043834:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8043838:	687b      	ldr	r3, [r7, #4]
 804383a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 804383c:	687b      	ldr	r3, [r7, #4]
 804383e:	681b      	ldr	r3, [r3, #0]
 8043840:	430a      	orrs	r2, r1
 8043842:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8043844:	687b      	ldr	r3, [r7, #4]
 8043846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043848:	f003 0310 	and.w	r3, r3, #16
 804384c:	2b00      	cmp	r3, #0
 804384e:	d00a      	beq.n	8043866 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8043850:	687b      	ldr	r3, [r7, #4]
 8043852:	681b      	ldr	r3, [r3, #0]
 8043854:	689b      	ldr	r3, [r3, #8]
 8043856:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 804385a:	687b      	ldr	r3, [r7, #4]
 804385c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 804385e:	687b      	ldr	r3, [r7, #4]
 8043860:	681b      	ldr	r3, [r3, #0]
 8043862:	430a      	orrs	r2, r1
 8043864:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8043866:	687b      	ldr	r3, [r7, #4]
 8043868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804386a:	f003 0320 	and.w	r3, r3, #32
 804386e:	2b00      	cmp	r3, #0
 8043870:	d00a      	beq.n	8043888 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8043872:	687b      	ldr	r3, [r7, #4]
 8043874:	681b      	ldr	r3, [r3, #0]
 8043876:	689b      	ldr	r3, [r3, #8]
 8043878:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 804387c:	687b      	ldr	r3, [r7, #4]
 804387e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8043880:	687b      	ldr	r3, [r7, #4]
 8043882:	681b      	ldr	r3, [r3, #0]
 8043884:	430a      	orrs	r2, r1
 8043886:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8043888:	687b      	ldr	r3, [r7, #4]
 804388a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 804388c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8043890:	2b00      	cmp	r3, #0
 8043892:	d01a      	beq.n	80438ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8043894:	687b      	ldr	r3, [r7, #4]
 8043896:	681b      	ldr	r3, [r3, #0]
 8043898:	685b      	ldr	r3, [r3, #4]
 804389a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 804389e:	687b      	ldr	r3, [r7, #4]
 80438a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80438a2:	687b      	ldr	r3, [r7, #4]
 80438a4:	681b      	ldr	r3, [r3, #0]
 80438a6:	430a      	orrs	r2, r1
 80438a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80438aa:	687b      	ldr	r3, [r7, #4]
 80438ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80438ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80438b2:	d10a      	bne.n	80438ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80438b4:	687b      	ldr	r3, [r7, #4]
 80438b6:	681b      	ldr	r3, [r3, #0]
 80438b8:	685b      	ldr	r3, [r3, #4]
 80438ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80438be:	687b      	ldr	r3, [r7, #4]
 80438c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80438c2:	687b      	ldr	r3, [r7, #4]
 80438c4:	681b      	ldr	r3, [r3, #0]
 80438c6:	430a      	orrs	r2, r1
 80438c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80438ca:	687b      	ldr	r3, [r7, #4]
 80438cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80438ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80438d2:	2b00      	cmp	r3, #0
 80438d4:	d00a      	beq.n	80438ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80438d6:	687b      	ldr	r3, [r7, #4]
 80438d8:	681b      	ldr	r3, [r3, #0]
 80438da:	685b      	ldr	r3, [r3, #4]
 80438dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80438e0:	687b      	ldr	r3, [r7, #4]
 80438e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80438e4:	687b      	ldr	r3, [r7, #4]
 80438e6:	681b      	ldr	r3, [r3, #0]
 80438e8:	430a      	orrs	r2, r1
 80438ea:	605a      	str	r2, [r3, #4]
  }
}
 80438ec:	bf00      	nop
 80438ee:	370c      	adds	r7, #12
 80438f0:	46bd      	mov	sp, r7
 80438f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80438f6:	4770      	bx	lr

080438f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80438f8:	b580      	push	{r7, lr}
 80438fa:	b086      	sub	sp, #24
 80438fc:	af02      	add	r7, sp, #8
 80438fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8043900:	687b      	ldr	r3, [r7, #4]
 8043902:	2200      	movs	r2, #0
 8043904:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8043908:	f7fd fa8e 	bl	8040e28 <HAL_GetTick>
 804390c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 804390e:	687b      	ldr	r3, [r7, #4]
 8043910:	681b      	ldr	r3, [r3, #0]
 8043912:	681b      	ldr	r3, [r3, #0]
 8043914:	f003 0308 	and.w	r3, r3, #8
 8043918:	2b08      	cmp	r3, #8
 804391a:	d10e      	bne.n	804393a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 804391c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8043920:	9300      	str	r3, [sp, #0]
 8043922:	68fb      	ldr	r3, [r7, #12]
 8043924:	2200      	movs	r2, #0
 8043926:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 804392a:	6878      	ldr	r0, [r7, #4]
 804392c:	f000 f82d 	bl	804398a <UART_WaitOnFlagUntilTimeout>
 8043930:	4603      	mov	r3, r0
 8043932:	2b00      	cmp	r3, #0
 8043934:	d001      	beq.n	804393a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8043936:	2303      	movs	r3, #3
 8043938:	e023      	b.n	8043982 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 804393a:	687b      	ldr	r3, [r7, #4]
 804393c:	681b      	ldr	r3, [r3, #0]
 804393e:	681b      	ldr	r3, [r3, #0]
 8043940:	f003 0304 	and.w	r3, r3, #4
 8043944:	2b04      	cmp	r3, #4
 8043946:	d10e      	bne.n	8043966 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8043948:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 804394c:	9300      	str	r3, [sp, #0]
 804394e:	68fb      	ldr	r3, [r7, #12]
 8043950:	2200      	movs	r2, #0
 8043952:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8043956:	6878      	ldr	r0, [r7, #4]
 8043958:	f000 f817 	bl	804398a <UART_WaitOnFlagUntilTimeout>
 804395c:	4603      	mov	r3, r0
 804395e:	2b00      	cmp	r3, #0
 8043960:	d001      	beq.n	8043966 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8043962:	2303      	movs	r3, #3
 8043964:	e00d      	b.n	8043982 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8043966:	687b      	ldr	r3, [r7, #4]
 8043968:	2220      	movs	r2, #32
 804396a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 804396c:	687b      	ldr	r3, [r7, #4]
 804396e:	2220      	movs	r2, #32
 8043970:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043972:	687b      	ldr	r3, [r7, #4]
 8043974:	2200      	movs	r2, #0
 8043976:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8043978:	687b      	ldr	r3, [r7, #4]
 804397a:	2200      	movs	r2, #0
 804397c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8043980:	2300      	movs	r3, #0
}
 8043982:	4618      	mov	r0, r3
 8043984:	3710      	adds	r7, #16
 8043986:	46bd      	mov	sp, r7
 8043988:	bd80      	pop	{r7, pc}

0804398a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 804398a:	b580      	push	{r7, lr}
 804398c:	b084      	sub	sp, #16
 804398e:	af00      	add	r7, sp, #0
 8043990:	60f8      	str	r0, [r7, #12]
 8043992:	60b9      	str	r1, [r7, #8]
 8043994:	603b      	str	r3, [r7, #0]
 8043996:	4613      	mov	r3, r2
 8043998:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 804399a:	e05e      	b.n	8043a5a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 804399c:	69bb      	ldr	r3, [r7, #24]
 804399e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80439a2:	d05a      	beq.n	8043a5a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80439a4:	f7fd fa40 	bl	8040e28 <HAL_GetTick>
 80439a8:	4602      	mov	r2, r0
 80439aa:	683b      	ldr	r3, [r7, #0]
 80439ac:	1ad3      	subs	r3, r2, r3
 80439ae:	69ba      	ldr	r2, [r7, #24]
 80439b0:	429a      	cmp	r2, r3
 80439b2:	d302      	bcc.n	80439ba <UART_WaitOnFlagUntilTimeout+0x30>
 80439b4:	69bb      	ldr	r3, [r7, #24]
 80439b6:	2b00      	cmp	r3, #0
 80439b8:	d11b      	bne.n	80439f2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80439ba:	68fb      	ldr	r3, [r7, #12]
 80439bc:	681b      	ldr	r3, [r3, #0]
 80439be:	681a      	ldr	r2, [r3, #0]
 80439c0:	68fb      	ldr	r3, [r7, #12]
 80439c2:	681b      	ldr	r3, [r3, #0]
 80439c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80439c8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80439ca:	68fb      	ldr	r3, [r7, #12]
 80439cc:	681b      	ldr	r3, [r3, #0]
 80439ce:	689a      	ldr	r2, [r3, #8]
 80439d0:	68fb      	ldr	r3, [r7, #12]
 80439d2:	681b      	ldr	r3, [r3, #0]
 80439d4:	f022 0201 	bic.w	r2, r2, #1
 80439d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80439da:	68fb      	ldr	r3, [r7, #12]
 80439dc:	2220      	movs	r2, #32
 80439de:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80439e0:	68fb      	ldr	r3, [r7, #12]
 80439e2:	2220      	movs	r2, #32
 80439e4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80439e6:	68fb      	ldr	r3, [r7, #12]
 80439e8:	2200      	movs	r2, #0
 80439ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80439ee:	2303      	movs	r3, #3
 80439f0:	e043      	b.n	8043a7a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80439f2:	68fb      	ldr	r3, [r7, #12]
 80439f4:	681b      	ldr	r3, [r3, #0]
 80439f6:	681b      	ldr	r3, [r3, #0]
 80439f8:	f003 0304 	and.w	r3, r3, #4
 80439fc:	2b00      	cmp	r3, #0
 80439fe:	d02c      	beq.n	8043a5a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8043a00:	68fb      	ldr	r3, [r7, #12]
 8043a02:	681b      	ldr	r3, [r3, #0]
 8043a04:	69db      	ldr	r3, [r3, #28]
 8043a06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8043a0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8043a0e:	d124      	bne.n	8043a5a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8043a10:	68fb      	ldr	r3, [r7, #12]
 8043a12:	681b      	ldr	r3, [r3, #0]
 8043a14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8043a18:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8043a1a:	68fb      	ldr	r3, [r7, #12]
 8043a1c:	681b      	ldr	r3, [r3, #0]
 8043a1e:	681a      	ldr	r2, [r3, #0]
 8043a20:	68fb      	ldr	r3, [r7, #12]
 8043a22:	681b      	ldr	r3, [r3, #0]
 8043a24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8043a28:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8043a2a:	68fb      	ldr	r3, [r7, #12]
 8043a2c:	681b      	ldr	r3, [r3, #0]
 8043a2e:	689a      	ldr	r2, [r3, #8]
 8043a30:	68fb      	ldr	r3, [r7, #12]
 8043a32:	681b      	ldr	r3, [r3, #0]
 8043a34:	f022 0201 	bic.w	r2, r2, #1
 8043a38:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8043a3a:	68fb      	ldr	r3, [r7, #12]
 8043a3c:	2220      	movs	r2, #32
 8043a3e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8043a40:	68fb      	ldr	r3, [r7, #12]
 8043a42:	2220      	movs	r2, #32
 8043a44:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8043a46:	68fb      	ldr	r3, [r7, #12]
 8043a48:	2220      	movs	r2, #32
 8043a4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8043a4e:	68fb      	ldr	r3, [r7, #12]
 8043a50:	2200      	movs	r2, #0
 8043a52:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8043a56:	2303      	movs	r3, #3
 8043a58:	e00f      	b.n	8043a7a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8043a5a:	68fb      	ldr	r3, [r7, #12]
 8043a5c:	681b      	ldr	r3, [r3, #0]
 8043a5e:	69da      	ldr	r2, [r3, #28]
 8043a60:	68bb      	ldr	r3, [r7, #8]
 8043a62:	4013      	ands	r3, r2
 8043a64:	68ba      	ldr	r2, [r7, #8]
 8043a66:	429a      	cmp	r2, r3
 8043a68:	bf0c      	ite	eq
 8043a6a:	2301      	moveq	r3, #1
 8043a6c:	2300      	movne	r3, #0
 8043a6e:	b2db      	uxtb	r3, r3
 8043a70:	461a      	mov	r2, r3
 8043a72:	79fb      	ldrb	r3, [r7, #7]
 8043a74:	429a      	cmp	r2, r3
 8043a76:	d091      	beq.n	804399c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8043a78:	2300      	movs	r3, #0
}
 8043a7a:	4618      	mov	r0, r3
 8043a7c:	3710      	adds	r7, #16
 8043a7e:	46bd      	mov	sp, r7
 8043a80:	bd80      	pop	{r7, pc}
	...

08043a84 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8043a84:	b480      	push	{r7}
 8043a86:	b085      	sub	sp, #20
 8043a88:	af00      	add	r7, sp, #0
 8043a8a:	60f8      	str	r0, [r7, #12]
 8043a8c:	60b9      	str	r1, [r7, #8]
 8043a8e:	4613      	mov	r3, r2
 8043a90:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8043a92:	68fb      	ldr	r3, [r7, #12]
 8043a94:	68ba      	ldr	r2, [r7, #8]
 8043a96:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8043a98:	68fb      	ldr	r3, [r7, #12]
 8043a9a:	88fa      	ldrh	r2, [r7, #6]
 8043a9c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8043aa0:	68fb      	ldr	r3, [r7, #12]
 8043aa2:	88fa      	ldrh	r2, [r7, #6]
 8043aa4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8043aa8:	68fb      	ldr	r3, [r7, #12]
 8043aaa:	2200      	movs	r2, #0
 8043aac:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8043aae:	68fb      	ldr	r3, [r7, #12]
 8043ab0:	689b      	ldr	r3, [r3, #8]
 8043ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8043ab6:	d10e      	bne.n	8043ad6 <UART_Start_Receive_IT+0x52>
 8043ab8:	68fb      	ldr	r3, [r7, #12]
 8043aba:	691b      	ldr	r3, [r3, #16]
 8043abc:	2b00      	cmp	r3, #0
 8043abe:	d105      	bne.n	8043acc <UART_Start_Receive_IT+0x48>
 8043ac0:	68fb      	ldr	r3, [r7, #12]
 8043ac2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8043ac6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8043aca:	e02d      	b.n	8043b28 <UART_Start_Receive_IT+0xa4>
 8043acc:	68fb      	ldr	r3, [r7, #12]
 8043ace:	22ff      	movs	r2, #255	; 0xff
 8043ad0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8043ad4:	e028      	b.n	8043b28 <UART_Start_Receive_IT+0xa4>
 8043ad6:	68fb      	ldr	r3, [r7, #12]
 8043ad8:	689b      	ldr	r3, [r3, #8]
 8043ada:	2b00      	cmp	r3, #0
 8043adc:	d10d      	bne.n	8043afa <UART_Start_Receive_IT+0x76>
 8043ade:	68fb      	ldr	r3, [r7, #12]
 8043ae0:	691b      	ldr	r3, [r3, #16]
 8043ae2:	2b00      	cmp	r3, #0
 8043ae4:	d104      	bne.n	8043af0 <UART_Start_Receive_IT+0x6c>
 8043ae6:	68fb      	ldr	r3, [r7, #12]
 8043ae8:	22ff      	movs	r2, #255	; 0xff
 8043aea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8043aee:	e01b      	b.n	8043b28 <UART_Start_Receive_IT+0xa4>
 8043af0:	68fb      	ldr	r3, [r7, #12]
 8043af2:	227f      	movs	r2, #127	; 0x7f
 8043af4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8043af8:	e016      	b.n	8043b28 <UART_Start_Receive_IT+0xa4>
 8043afa:	68fb      	ldr	r3, [r7, #12]
 8043afc:	689b      	ldr	r3, [r3, #8]
 8043afe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8043b02:	d10d      	bne.n	8043b20 <UART_Start_Receive_IT+0x9c>
 8043b04:	68fb      	ldr	r3, [r7, #12]
 8043b06:	691b      	ldr	r3, [r3, #16]
 8043b08:	2b00      	cmp	r3, #0
 8043b0a:	d104      	bne.n	8043b16 <UART_Start_Receive_IT+0x92>
 8043b0c:	68fb      	ldr	r3, [r7, #12]
 8043b0e:	227f      	movs	r2, #127	; 0x7f
 8043b10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8043b14:	e008      	b.n	8043b28 <UART_Start_Receive_IT+0xa4>
 8043b16:	68fb      	ldr	r3, [r7, #12]
 8043b18:	223f      	movs	r2, #63	; 0x3f
 8043b1a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8043b1e:	e003      	b.n	8043b28 <UART_Start_Receive_IT+0xa4>
 8043b20:	68fb      	ldr	r3, [r7, #12]
 8043b22:	2200      	movs	r2, #0
 8043b24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8043b28:	68fb      	ldr	r3, [r7, #12]
 8043b2a:	2200      	movs	r2, #0
 8043b2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8043b30:	68fb      	ldr	r3, [r7, #12]
 8043b32:	2222      	movs	r2, #34	; 0x22
 8043b34:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8043b36:	68fb      	ldr	r3, [r7, #12]
 8043b38:	681b      	ldr	r3, [r3, #0]
 8043b3a:	689a      	ldr	r2, [r3, #8]
 8043b3c:	68fb      	ldr	r3, [r7, #12]
 8043b3e:	681b      	ldr	r3, [r3, #0]
 8043b40:	f042 0201 	orr.w	r2, r2, #1
 8043b44:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8043b46:	68fb      	ldr	r3, [r7, #12]
 8043b48:	689b      	ldr	r3, [r3, #8]
 8043b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8043b4e:	d107      	bne.n	8043b60 <UART_Start_Receive_IT+0xdc>
 8043b50:	68fb      	ldr	r3, [r7, #12]
 8043b52:	691b      	ldr	r3, [r3, #16]
 8043b54:	2b00      	cmp	r3, #0
 8043b56:	d103      	bne.n	8043b60 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8043b58:	68fb      	ldr	r3, [r7, #12]
 8043b5a:	4a0c      	ldr	r2, [pc, #48]	; (8043b8c <UART_Start_Receive_IT+0x108>)
 8043b5c:	665a      	str	r2, [r3, #100]	; 0x64
 8043b5e:	e002      	b.n	8043b66 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8043b60:	68fb      	ldr	r3, [r7, #12]
 8043b62:	4a0b      	ldr	r2, [pc, #44]	; (8043b90 <UART_Start_Receive_IT+0x10c>)
 8043b64:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8043b66:	68fb      	ldr	r3, [r7, #12]
 8043b68:	2200      	movs	r2, #0
 8043b6a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8043b6e:	68fb      	ldr	r3, [r7, #12]
 8043b70:	681b      	ldr	r3, [r3, #0]
 8043b72:	681a      	ldr	r2, [r3, #0]
 8043b74:	68fb      	ldr	r3, [r7, #12]
 8043b76:	681b      	ldr	r3, [r3, #0]
 8043b78:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8043b7c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8043b7e:	2300      	movs	r3, #0
}
 8043b80:	4618      	mov	r0, r3
 8043b82:	3714      	adds	r7, #20
 8043b84:	46bd      	mov	sp, r7
 8043b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043b8a:	4770      	bx	lr
 8043b8c:	08043d25 	.word	0x08043d25
 8043b90:	08043c51 	.word	0x08043c51

08043b94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8043b94:	b480      	push	{r7}
 8043b96:	b083      	sub	sp, #12
 8043b98:	af00      	add	r7, sp, #0
 8043b9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8043b9c:	687b      	ldr	r3, [r7, #4]
 8043b9e:	681b      	ldr	r3, [r3, #0]
 8043ba0:	681a      	ldr	r2, [r3, #0]
 8043ba2:	687b      	ldr	r3, [r7, #4]
 8043ba4:	681b      	ldr	r3, [r3, #0]
 8043ba6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8043baa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8043bac:	687b      	ldr	r3, [r7, #4]
 8043bae:	681b      	ldr	r3, [r3, #0]
 8043bb0:	689a      	ldr	r2, [r3, #8]
 8043bb2:	687b      	ldr	r3, [r7, #4]
 8043bb4:	681b      	ldr	r3, [r3, #0]
 8043bb6:	f022 0201 	bic.w	r2, r2, #1
 8043bba:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8043bbc:	687b      	ldr	r3, [r7, #4]
 8043bbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8043bc0:	2b01      	cmp	r3, #1
 8043bc2:	d107      	bne.n	8043bd4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8043bc4:	687b      	ldr	r3, [r7, #4]
 8043bc6:	681b      	ldr	r3, [r3, #0]
 8043bc8:	681a      	ldr	r2, [r3, #0]
 8043bca:	687b      	ldr	r3, [r7, #4]
 8043bcc:	681b      	ldr	r3, [r3, #0]
 8043bce:	f022 0210 	bic.w	r2, r2, #16
 8043bd2:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8043bd4:	687b      	ldr	r3, [r7, #4]
 8043bd6:	2220      	movs	r2, #32
 8043bd8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043bda:	687b      	ldr	r3, [r7, #4]
 8043bdc:	2200      	movs	r2, #0
 8043bde:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8043be0:	687b      	ldr	r3, [r7, #4]
 8043be2:	2200      	movs	r2, #0
 8043be4:	665a      	str	r2, [r3, #100]	; 0x64
}
 8043be6:	bf00      	nop
 8043be8:	370c      	adds	r7, #12
 8043bea:	46bd      	mov	sp, r7
 8043bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043bf0:	4770      	bx	lr

08043bf2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8043bf2:	b580      	push	{r7, lr}
 8043bf4:	b084      	sub	sp, #16
 8043bf6:	af00      	add	r7, sp, #0
 8043bf8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8043bfa:	687b      	ldr	r3, [r7, #4]
 8043bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8043bfe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8043c00:	68fb      	ldr	r3, [r7, #12]
 8043c02:	2200      	movs	r2, #0
 8043c04:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8043c08:	68fb      	ldr	r3, [r7, #12]
 8043c0a:	2200      	movs	r2, #0
 8043c0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8043c10:	68f8      	ldr	r0, [r7, #12]
 8043c12:	f7ff fb4d 	bl	80432b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8043c16:	bf00      	nop
 8043c18:	3710      	adds	r7, #16
 8043c1a:	46bd      	mov	sp, r7
 8043c1c:	bd80      	pop	{r7, pc}

08043c1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8043c1e:	b580      	push	{r7, lr}
 8043c20:	b082      	sub	sp, #8
 8043c22:	af00      	add	r7, sp, #0
 8043c24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8043c26:	687b      	ldr	r3, [r7, #4]
 8043c28:	681b      	ldr	r3, [r3, #0]
 8043c2a:	681a      	ldr	r2, [r3, #0]
 8043c2c:	687b      	ldr	r3, [r7, #4]
 8043c2e:	681b      	ldr	r3, [r3, #0]
 8043c30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8043c34:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8043c36:	687b      	ldr	r3, [r7, #4]
 8043c38:	2220      	movs	r2, #32
 8043c3a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8043c3c:	687b      	ldr	r3, [r7, #4]
 8043c3e:	2200      	movs	r2, #0
 8043c40:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8043c42:	6878      	ldr	r0, [r7, #4]
 8043c44:	f7ff fb2a 	bl	804329c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8043c48:	bf00      	nop
 8043c4a:	3708      	adds	r7, #8
 8043c4c:	46bd      	mov	sp, r7
 8043c4e:	bd80      	pop	{r7, pc}

08043c50 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8043c50:	b580      	push	{r7, lr}
 8043c52:	b084      	sub	sp, #16
 8043c54:	af00      	add	r7, sp, #0
 8043c56:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8043c58:	687b      	ldr	r3, [r7, #4]
 8043c5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8043c5e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8043c60:	687b      	ldr	r3, [r7, #4]
 8043c62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8043c64:	2b22      	cmp	r3, #34	; 0x22
 8043c66:	d151      	bne.n	8043d0c <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8043c68:	687b      	ldr	r3, [r7, #4]
 8043c6a:	681b      	ldr	r3, [r3, #0]
 8043c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043c6e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8043c70:	89bb      	ldrh	r3, [r7, #12]
 8043c72:	b2d9      	uxtb	r1, r3
 8043c74:	89fb      	ldrh	r3, [r7, #14]
 8043c76:	b2da      	uxtb	r2, r3
 8043c78:	687b      	ldr	r3, [r7, #4]
 8043c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8043c7c:	400a      	ands	r2, r1
 8043c7e:	b2d2      	uxtb	r2, r2
 8043c80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8043c82:	687b      	ldr	r3, [r7, #4]
 8043c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8043c86:	1c5a      	adds	r2, r3, #1
 8043c88:	687b      	ldr	r3, [r7, #4]
 8043c8a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8043c8c:	687b      	ldr	r3, [r7, #4]
 8043c8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8043c92:	b29b      	uxth	r3, r3
 8043c94:	3b01      	subs	r3, #1
 8043c96:	b29a      	uxth	r2, r3
 8043c98:	687b      	ldr	r3, [r7, #4]
 8043c9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8043c9e:	687b      	ldr	r3, [r7, #4]
 8043ca0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8043ca4:	b29b      	uxth	r3, r3
 8043ca6:	2b00      	cmp	r3, #0
 8043ca8:	d138      	bne.n	8043d1c <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8043caa:	687b      	ldr	r3, [r7, #4]
 8043cac:	681b      	ldr	r3, [r3, #0]
 8043cae:	681a      	ldr	r2, [r3, #0]
 8043cb0:	687b      	ldr	r3, [r7, #4]
 8043cb2:	681b      	ldr	r3, [r3, #0]
 8043cb4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8043cb8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8043cba:	687b      	ldr	r3, [r7, #4]
 8043cbc:	681b      	ldr	r3, [r3, #0]
 8043cbe:	689a      	ldr	r2, [r3, #8]
 8043cc0:	687b      	ldr	r3, [r7, #4]
 8043cc2:	681b      	ldr	r3, [r3, #0]
 8043cc4:	f022 0201 	bic.w	r2, r2, #1
 8043cc8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8043cca:	687b      	ldr	r3, [r7, #4]
 8043ccc:	2220      	movs	r2, #32
 8043cce:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8043cd0:	687b      	ldr	r3, [r7, #4]
 8043cd2:	2200      	movs	r2, #0
 8043cd4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8043cd6:	687b      	ldr	r3, [r7, #4]
 8043cd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8043cda:	2b01      	cmp	r3, #1
 8043cdc:	d10f      	bne.n	8043cfe <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8043cde:	687b      	ldr	r3, [r7, #4]
 8043ce0:	681b      	ldr	r3, [r3, #0]
 8043ce2:	681a      	ldr	r2, [r3, #0]
 8043ce4:	687b      	ldr	r3, [r7, #4]
 8043ce6:	681b      	ldr	r3, [r3, #0]
 8043ce8:	f022 0210 	bic.w	r2, r2, #16
 8043cec:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8043cee:	687b      	ldr	r3, [r7, #4]
 8043cf0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8043cf4:	4619      	mov	r1, r3
 8043cf6:	6878      	ldr	r0, [r7, #4]
 8043cf8:	f7ff fae4 	bl	80432c4 <HAL_UARTEx_RxEventCallback>
 8043cfc:	e002      	b.n	8043d04 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8043cfe:	6878      	ldr	r0, [r7, #4]
 8043d00:	f7fc fc6a 	bl	80405d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043d04:	687b      	ldr	r3, [r7, #4]
 8043d06:	2200      	movs	r2, #0
 8043d08:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8043d0a:	e007      	b.n	8043d1c <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8043d0c:	687b      	ldr	r3, [r7, #4]
 8043d0e:	681b      	ldr	r3, [r3, #0]
 8043d10:	699a      	ldr	r2, [r3, #24]
 8043d12:	687b      	ldr	r3, [r7, #4]
 8043d14:	681b      	ldr	r3, [r3, #0]
 8043d16:	f042 0208 	orr.w	r2, r2, #8
 8043d1a:	619a      	str	r2, [r3, #24]
}
 8043d1c:	bf00      	nop
 8043d1e:	3710      	adds	r7, #16
 8043d20:	46bd      	mov	sp, r7
 8043d22:	bd80      	pop	{r7, pc}

08043d24 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8043d24:	b580      	push	{r7, lr}
 8043d26:	b084      	sub	sp, #16
 8043d28:	af00      	add	r7, sp, #0
 8043d2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8043d2c:	687b      	ldr	r3, [r7, #4]
 8043d2e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8043d32:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8043d34:	687b      	ldr	r3, [r7, #4]
 8043d36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8043d38:	2b22      	cmp	r3, #34	; 0x22
 8043d3a:	d151      	bne.n	8043de0 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8043d3c:	687b      	ldr	r3, [r7, #4]
 8043d3e:	681b      	ldr	r3, [r3, #0]
 8043d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8043d42:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8043d44:	687b      	ldr	r3, [r7, #4]
 8043d46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8043d48:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8043d4a:	89ba      	ldrh	r2, [r7, #12]
 8043d4c:	89fb      	ldrh	r3, [r7, #14]
 8043d4e:	4013      	ands	r3, r2
 8043d50:	b29a      	uxth	r2, r3
 8043d52:	68bb      	ldr	r3, [r7, #8]
 8043d54:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8043d56:	687b      	ldr	r3, [r7, #4]
 8043d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8043d5a:	1c9a      	adds	r2, r3, #2
 8043d5c:	687b      	ldr	r3, [r7, #4]
 8043d5e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8043d60:	687b      	ldr	r3, [r7, #4]
 8043d62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8043d66:	b29b      	uxth	r3, r3
 8043d68:	3b01      	subs	r3, #1
 8043d6a:	b29a      	uxth	r2, r3
 8043d6c:	687b      	ldr	r3, [r7, #4]
 8043d6e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8043d72:	687b      	ldr	r3, [r7, #4]
 8043d74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8043d78:	b29b      	uxth	r3, r3
 8043d7a:	2b00      	cmp	r3, #0
 8043d7c:	d138      	bne.n	8043df0 <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8043d7e:	687b      	ldr	r3, [r7, #4]
 8043d80:	681b      	ldr	r3, [r3, #0]
 8043d82:	681a      	ldr	r2, [r3, #0]
 8043d84:	687b      	ldr	r3, [r7, #4]
 8043d86:	681b      	ldr	r3, [r3, #0]
 8043d88:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8043d8c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8043d8e:	687b      	ldr	r3, [r7, #4]
 8043d90:	681b      	ldr	r3, [r3, #0]
 8043d92:	689a      	ldr	r2, [r3, #8]
 8043d94:	687b      	ldr	r3, [r7, #4]
 8043d96:	681b      	ldr	r3, [r3, #0]
 8043d98:	f022 0201 	bic.w	r2, r2, #1
 8043d9c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8043d9e:	687b      	ldr	r3, [r7, #4]
 8043da0:	2220      	movs	r2, #32
 8043da2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8043da4:	687b      	ldr	r3, [r7, #4]
 8043da6:	2200      	movs	r2, #0
 8043da8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8043daa:	687b      	ldr	r3, [r7, #4]
 8043dac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8043dae:	2b01      	cmp	r3, #1
 8043db0:	d10f      	bne.n	8043dd2 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8043db2:	687b      	ldr	r3, [r7, #4]
 8043db4:	681b      	ldr	r3, [r3, #0]
 8043db6:	681a      	ldr	r2, [r3, #0]
 8043db8:	687b      	ldr	r3, [r7, #4]
 8043dba:	681b      	ldr	r3, [r3, #0]
 8043dbc:	f022 0210 	bic.w	r2, r2, #16
 8043dc0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8043dc2:	687b      	ldr	r3, [r7, #4]
 8043dc4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8043dc8:	4619      	mov	r1, r3
 8043dca:	6878      	ldr	r0, [r7, #4]
 8043dcc:	f7ff fa7a 	bl	80432c4 <HAL_UARTEx_RxEventCallback>
 8043dd0:	e002      	b.n	8043dd8 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8043dd2:	6878      	ldr	r0, [r7, #4]
 8043dd4:	f7fc fc00 	bl	80405d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043dd8:	687b      	ldr	r3, [r7, #4]
 8043dda:	2200      	movs	r2, #0
 8043ddc:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8043dde:	e007      	b.n	8043df0 <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8043de0:	687b      	ldr	r3, [r7, #4]
 8043de2:	681b      	ldr	r3, [r3, #0]
 8043de4:	699a      	ldr	r2, [r3, #24]
 8043de6:	687b      	ldr	r3, [r7, #4]
 8043de8:	681b      	ldr	r3, [r3, #0]
 8043dea:	f042 0208 	orr.w	r2, r2, #8
 8043dee:	619a      	str	r2, [r3, #24]
}
 8043df0:	bf00      	nop
 8043df2:	3710      	adds	r7, #16
 8043df4:	46bd      	mov	sp, r7
 8043df6:	bd80      	pop	{r7, pc}

08043df8 <__errno>:
 8043df8:	4b01      	ldr	r3, [pc, #4]	; (8043e00 <__errno+0x8>)
 8043dfa:	6818      	ldr	r0, [r3, #0]
 8043dfc:	4770      	bx	lr
 8043dfe:	bf00      	nop
 8043e00:	2000000c 	.word	0x2000000c

08043e04 <__libc_init_array>:
 8043e04:	b570      	push	{r4, r5, r6, lr}
 8043e06:	4d0d      	ldr	r5, [pc, #52]	; (8043e3c <__libc_init_array+0x38>)
 8043e08:	4c0d      	ldr	r4, [pc, #52]	; (8043e40 <__libc_init_array+0x3c>)
 8043e0a:	1b64      	subs	r4, r4, r5
 8043e0c:	10a4      	asrs	r4, r4, #2
 8043e0e:	2600      	movs	r6, #0
 8043e10:	42a6      	cmp	r6, r4
 8043e12:	d109      	bne.n	8043e28 <__libc_init_array+0x24>
 8043e14:	4d0b      	ldr	r5, [pc, #44]	; (8043e44 <__libc_init_array+0x40>)
 8043e16:	4c0c      	ldr	r4, [pc, #48]	; (8043e48 <__libc_init_array+0x44>)
 8043e18:	f000 fffe 	bl	8044e18 <_init>
 8043e1c:	1b64      	subs	r4, r4, r5
 8043e1e:	10a4      	asrs	r4, r4, #2
 8043e20:	2600      	movs	r6, #0
 8043e22:	42a6      	cmp	r6, r4
 8043e24:	d105      	bne.n	8043e32 <__libc_init_array+0x2e>
 8043e26:	bd70      	pop	{r4, r5, r6, pc}
 8043e28:	f855 3b04 	ldr.w	r3, [r5], #4
 8043e2c:	4798      	blx	r3
 8043e2e:	3601      	adds	r6, #1
 8043e30:	e7ee      	b.n	8043e10 <__libc_init_array+0xc>
 8043e32:	f855 3b04 	ldr.w	r3, [r5], #4
 8043e36:	4798      	blx	r3
 8043e38:	3601      	adds	r6, #1
 8043e3a:	e7f2      	b.n	8043e22 <__libc_init_array+0x1e>
 8043e3c:	08044f5c 	.word	0x08044f5c
 8043e40:	08044f5c 	.word	0x08044f5c
 8043e44:	08044f5c 	.word	0x08044f5c
 8043e48:	08044f60 	.word	0x08044f60

08043e4c <memset>:
 8043e4c:	4402      	add	r2, r0
 8043e4e:	4603      	mov	r3, r0
 8043e50:	4293      	cmp	r3, r2
 8043e52:	d100      	bne.n	8043e56 <memset+0xa>
 8043e54:	4770      	bx	lr
 8043e56:	f803 1b01 	strb.w	r1, [r3], #1
 8043e5a:	e7f9      	b.n	8043e50 <memset+0x4>

08043e5c <iprintf>:
 8043e5c:	b40f      	push	{r0, r1, r2, r3}
 8043e5e:	4b0a      	ldr	r3, [pc, #40]	; (8043e88 <iprintf+0x2c>)
 8043e60:	b513      	push	{r0, r1, r4, lr}
 8043e62:	681c      	ldr	r4, [r3, #0]
 8043e64:	b124      	cbz	r4, 8043e70 <iprintf+0x14>
 8043e66:	69a3      	ldr	r3, [r4, #24]
 8043e68:	b913      	cbnz	r3, 8043e70 <iprintf+0x14>
 8043e6a:	4620      	mov	r0, r4
 8043e6c:	f000 fa70 	bl	8044350 <__sinit>
 8043e70:	ab05      	add	r3, sp, #20
 8043e72:	9a04      	ldr	r2, [sp, #16]
 8043e74:	68a1      	ldr	r1, [r4, #8]
 8043e76:	9301      	str	r3, [sp, #4]
 8043e78:	4620      	mov	r0, r4
 8043e7a:	f000 fc41 	bl	8044700 <_vfiprintf_r>
 8043e7e:	b002      	add	sp, #8
 8043e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8043e84:	b004      	add	sp, #16
 8043e86:	4770      	bx	lr
 8043e88:	2000000c 	.word	0x2000000c

08043e8c <_puts_r>:
 8043e8c:	b570      	push	{r4, r5, r6, lr}
 8043e8e:	460e      	mov	r6, r1
 8043e90:	4605      	mov	r5, r0
 8043e92:	b118      	cbz	r0, 8043e9c <_puts_r+0x10>
 8043e94:	6983      	ldr	r3, [r0, #24]
 8043e96:	b90b      	cbnz	r3, 8043e9c <_puts_r+0x10>
 8043e98:	f000 fa5a 	bl	8044350 <__sinit>
 8043e9c:	69ab      	ldr	r3, [r5, #24]
 8043e9e:	68ac      	ldr	r4, [r5, #8]
 8043ea0:	b913      	cbnz	r3, 8043ea8 <_puts_r+0x1c>
 8043ea2:	4628      	mov	r0, r5
 8043ea4:	f000 fa54 	bl	8044350 <__sinit>
 8043ea8:	4b2c      	ldr	r3, [pc, #176]	; (8043f5c <_puts_r+0xd0>)
 8043eaa:	429c      	cmp	r4, r3
 8043eac:	d120      	bne.n	8043ef0 <_puts_r+0x64>
 8043eae:	686c      	ldr	r4, [r5, #4]
 8043eb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8043eb2:	07db      	lsls	r3, r3, #31
 8043eb4:	d405      	bmi.n	8043ec2 <_puts_r+0x36>
 8043eb6:	89a3      	ldrh	r3, [r4, #12]
 8043eb8:	0598      	lsls	r0, r3, #22
 8043eba:	d402      	bmi.n	8043ec2 <_puts_r+0x36>
 8043ebc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8043ebe:	f000 fae5 	bl	804448c <__retarget_lock_acquire_recursive>
 8043ec2:	89a3      	ldrh	r3, [r4, #12]
 8043ec4:	0719      	lsls	r1, r3, #28
 8043ec6:	d51d      	bpl.n	8043f04 <_puts_r+0x78>
 8043ec8:	6923      	ldr	r3, [r4, #16]
 8043eca:	b1db      	cbz	r3, 8043f04 <_puts_r+0x78>
 8043ecc:	3e01      	subs	r6, #1
 8043ece:	68a3      	ldr	r3, [r4, #8]
 8043ed0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8043ed4:	3b01      	subs	r3, #1
 8043ed6:	60a3      	str	r3, [r4, #8]
 8043ed8:	bb39      	cbnz	r1, 8043f2a <_puts_r+0x9e>
 8043eda:	2b00      	cmp	r3, #0
 8043edc:	da38      	bge.n	8043f50 <_puts_r+0xc4>
 8043ede:	4622      	mov	r2, r4
 8043ee0:	210a      	movs	r1, #10
 8043ee2:	4628      	mov	r0, r5
 8043ee4:	f000 f85a 	bl	8043f9c <__swbuf_r>
 8043ee8:	3001      	adds	r0, #1
 8043eea:	d011      	beq.n	8043f10 <_puts_r+0x84>
 8043eec:	250a      	movs	r5, #10
 8043eee:	e011      	b.n	8043f14 <_puts_r+0x88>
 8043ef0:	4b1b      	ldr	r3, [pc, #108]	; (8043f60 <_puts_r+0xd4>)
 8043ef2:	429c      	cmp	r4, r3
 8043ef4:	d101      	bne.n	8043efa <_puts_r+0x6e>
 8043ef6:	68ac      	ldr	r4, [r5, #8]
 8043ef8:	e7da      	b.n	8043eb0 <_puts_r+0x24>
 8043efa:	4b1a      	ldr	r3, [pc, #104]	; (8043f64 <_puts_r+0xd8>)
 8043efc:	429c      	cmp	r4, r3
 8043efe:	bf08      	it	eq
 8043f00:	68ec      	ldreq	r4, [r5, #12]
 8043f02:	e7d5      	b.n	8043eb0 <_puts_r+0x24>
 8043f04:	4621      	mov	r1, r4
 8043f06:	4628      	mov	r0, r5
 8043f08:	f000 f89a 	bl	8044040 <__swsetup_r>
 8043f0c:	2800      	cmp	r0, #0
 8043f0e:	d0dd      	beq.n	8043ecc <_puts_r+0x40>
 8043f10:	f04f 35ff 	mov.w	r5, #4294967295
 8043f14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8043f16:	07da      	lsls	r2, r3, #31
 8043f18:	d405      	bmi.n	8043f26 <_puts_r+0x9a>
 8043f1a:	89a3      	ldrh	r3, [r4, #12]
 8043f1c:	059b      	lsls	r3, r3, #22
 8043f1e:	d402      	bmi.n	8043f26 <_puts_r+0x9a>
 8043f20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8043f22:	f000 fab4 	bl	804448e <__retarget_lock_release_recursive>
 8043f26:	4628      	mov	r0, r5
 8043f28:	bd70      	pop	{r4, r5, r6, pc}
 8043f2a:	2b00      	cmp	r3, #0
 8043f2c:	da04      	bge.n	8043f38 <_puts_r+0xac>
 8043f2e:	69a2      	ldr	r2, [r4, #24]
 8043f30:	429a      	cmp	r2, r3
 8043f32:	dc06      	bgt.n	8043f42 <_puts_r+0xb6>
 8043f34:	290a      	cmp	r1, #10
 8043f36:	d004      	beq.n	8043f42 <_puts_r+0xb6>
 8043f38:	6823      	ldr	r3, [r4, #0]
 8043f3a:	1c5a      	adds	r2, r3, #1
 8043f3c:	6022      	str	r2, [r4, #0]
 8043f3e:	7019      	strb	r1, [r3, #0]
 8043f40:	e7c5      	b.n	8043ece <_puts_r+0x42>
 8043f42:	4622      	mov	r2, r4
 8043f44:	4628      	mov	r0, r5
 8043f46:	f000 f829 	bl	8043f9c <__swbuf_r>
 8043f4a:	3001      	adds	r0, #1
 8043f4c:	d1bf      	bne.n	8043ece <_puts_r+0x42>
 8043f4e:	e7df      	b.n	8043f10 <_puts_r+0x84>
 8043f50:	6823      	ldr	r3, [r4, #0]
 8043f52:	250a      	movs	r5, #10
 8043f54:	1c5a      	adds	r2, r3, #1
 8043f56:	6022      	str	r2, [r4, #0]
 8043f58:	701d      	strb	r5, [r3, #0]
 8043f5a:	e7db      	b.n	8043f14 <_puts_r+0x88>
 8043f5c:	08044ee0 	.word	0x08044ee0
 8043f60:	08044f00 	.word	0x08044f00
 8043f64:	08044ec0 	.word	0x08044ec0

08043f68 <puts>:
 8043f68:	4b02      	ldr	r3, [pc, #8]	; (8043f74 <puts+0xc>)
 8043f6a:	4601      	mov	r1, r0
 8043f6c:	6818      	ldr	r0, [r3, #0]
 8043f6e:	f7ff bf8d 	b.w	8043e8c <_puts_r>
 8043f72:	bf00      	nop
 8043f74:	2000000c 	.word	0x2000000c

08043f78 <strncmp>:
 8043f78:	b510      	push	{r4, lr}
 8043f7a:	b16a      	cbz	r2, 8043f98 <strncmp+0x20>
 8043f7c:	3901      	subs	r1, #1
 8043f7e:	1884      	adds	r4, r0, r2
 8043f80:	f810 3b01 	ldrb.w	r3, [r0], #1
 8043f84:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8043f88:	4293      	cmp	r3, r2
 8043f8a:	d103      	bne.n	8043f94 <strncmp+0x1c>
 8043f8c:	42a0      	cmp	r0, r4
 8043f8e:	d001      	beq.n	8043f94 <strncmp+0x1c>
 8043f90:	2b00      	cmp	r3, #0
 8043f92:	d1f5      	bne.n	8043f80 <strncmp+0x8>
 8043f94:	1a98      	subs	r0, r3, r2
 8043f96:	bd10      	pop	{r4, pc}
 8043f98:	4610      	mov	r0, r2
 8043f9a:	e7fc      	b.n	8043f96 <strncmp+0x1e>

08043f9c <__swbuf_r>:
 8043f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8043f9e:	460e      	mov	r6, r1
 8043fa0:	4614      	mov	r4, r2
 8043fa2:	4605      	mov	r5, r0
 8043fa4:	b118      	cbz	r0, 8043fae <__swbuf_r+0x12>
 8043fa6:	6983      	ldr	r3, [r0, #24]
 8043fa8:	b90b      	cbnz	r3, 8043fae <__swbuf_r+0x12>
 8043faa:	f000 f9d1 	bl	8044350 <__sinit>
 8043fae:	4b21      	ldr	r3, [pc, #132]	; (8044034 <__swbuf_r+0x98>)
 8043fb0:	429c      	cmp	r4, r3
 8043fb2:	d12b      	bne.n	804400c <__swbuf_r+0x70>
 8043fb4:	686c      	ldr	r4, [r5, #4]
 8043fb6:	69a3      	ldr	r3, [r4, #24]
 8043fb8:	60a3      	str	r3, [r4, #8]
 8043fba:	89a3      	ldrh	r3, [r4, #12]
 8043fbc:	071a      	lsls	r2, r3, #28
 8043fbe:	d52f      	bpl.n	8044020 <__swbuf_r+0x84>
 8043fc0:	6923      	ldr	r3, [r4, #16]
 8043fc2:	b36b      	cbz	r3, 8044020 <__swbuf_r+0x84>
 8043fc4:	6923      	ldr	r3, [r4, #16]
 8043fc6:	6820      	ldr	r0, [r4, #0]
 8043fc8:	1ac0      	subs	r0, r0, r3
 8043fca:	6963      	ldr	r3, [r4, #20]
 8043fcc:	b2f6      	uxtb	r6, r6
 8043fce:	4283      	cmp	r3, r0
 8043fd0:	4637      	mov	r7, r6
 8043fd2:	dc04      	bgt.n	8043fde <__swbuf_r+0x42>
 8043fd4:	4621      	mov	r1, r4
 8043fd6:	4628      	mov	r0, r5
 8043fd8:	f000 f926 	bl	8044228 <_fflush_r>
 8043fdc:	bb30      	cbnz	r0, 804402c <__swbuf_r+0x90>
 8043fde:	68a3      	ldr	r3, [r4, #8]
 8043fe0:	3b01      	subs	r3, #1
 8043fe2:	60a3      	str	r3, [r4, #8]
 8043fe4:	6823      	ldr	r3, [r4, #0]
 8043fe6:	1c5a      	adds	r2, r3, #1
 8043fe8:	6022      	str	r2, [r4, #0]
 8043fea:	701e      	strb	r6, [r3, #0]
 8043fec:	6963      	ldr	r3, [r4, #20]
 8043fee:	3001      	adds	r0, #1
 8043ff0:	4283      	cmp	r3, r0
 8043ff2:	d004      	beq.n	8043ffe <__swbuf_r+0x62>
 8043ff4:	89a3      	ldrh	r3, [r4, #12]
 8043ff6:	07db      	lsls	r3, r3, #31
 8043ff8:	d506      	bpl.n	8044008 <__swbuf_r+0x6c>
 8043ffa:	2e0a      	cmp	r6, #10
 8043ffc:	d104      	bne.n	8044008 <__swbuf_r+0x6c>
 8043ffe:	4621      	mov	r1, r4
 8044000:	4628      	mov	r0, r5
 8044002:	f000 f911 	bl	8044228 <_fflush_r>
 8044006:	b988      	cbnz	r0, 804402c <__swbuf_r+0x90>
 8044008:	4638      	mov	r0, r7
 804400a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804400c:	4b0a      	ldr	r3, [pc, #40]	; (8044038 <__swbuf_r+0x9c>)
 804400e:	429c      	cmp	r4, r3
 8044010:	d101      	bne.n	8044016 <__swbuf_r+0x7a>
 8044012:	68ac      	ldr	r4, [r5, #8]
 8044014:	e7cf      	b.n	8043fb6 <__swbuf_r+0x1a>
 8044016:	4b09      	ldr	r3, [pc, #36]	; (804403c <__swbuf_r+0xa0>)
 8044018:	429c      	cmp	r4, r3
 804401a:	bf08      	it	eq
 804401c:	68ec      	ldreq	r4, [r5, #12]
 804401e:	e7ca      	b.n	8043fb6 <__swbuf_r+0x1a>
 8044020:	4621      	mov	r1, r4
 8044022:	4628      	mov	r0, r5
 8044024:	f000 f80c 	bl	8044040 <__swsetup_r>
 8044028:	2800      	cmp	r0, #0
 804402a:	d0cb      	beq.n	8043fc4 <__swbuf_r+0x28>
 804402c:	f04f 37ff 	mov.w	r7, #4294967295
 8044030:	e7ea      	b.n	8044008 <__swbuf_r+0x6c>
 8044032:	bf00      	nop
 8044034:	08044ee0 	.word	0x08044ee0
 8044038:	08044f00 	.word	0x08044f00
 804403c:	08044ec0 	.word	0x08044ec0

08044040 <__swsetup_r>:
 8044040:	4b32      	ldr	r3, [pc, #200]	; (804410c <__swsetup_r+0xcc>)
 8044042:	b570      	push	{r4, r5, r6, lr}
 8044044:	681d      	ldr	r5, [r3, #0]
 8044046:	4606      	mov	r6, r0
 8044048:	460c      	mov	r4, r1
 804404a:	b125      	cbz	r5, 8044056 <__swsetup_r+0x16>
 804404c:	69ab      	ldr	r3, [r5, #24]
 804404e:	b913      	cbnz	r3, 8044056 <__swsetup_r+0x16>
 8044050:	4628      	mov	r0, r5
 8044052:	f000 f97d 	bl	8044350 <__sinit>
 8044056:	4b2e      	ldr	r3, [pc, #184]	; (8044110 <__swsetup_r+0xd0>)
 8044058:	429c      	cmp	r4, r3
 804405a:	d10f      	bne.n	804407c <__swsetup_r+0x3c>
 804405c:	686c      	ldr	r4, [r5, #4]
 804405e:	89a3      	ldrh	r3, [r4, #12]
 8044060:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8044064:	0719      	lsls	r1, r3, #28
 8044066:	d42c      	bmi.n	80440c2 <__swsetup_r+0x82>
 8044068:	06dd      	lsls	r5, r3, #27
 804406a:	d411      	bmi.n	8044090 <__swsetup_r+0x50>
 804406c:	2309      	movs	r3, #9
 804406e:	6033      	str	r3, [r6, #0]
 8044070:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8044074:	81a3      	strh	r3, [r4, #12]
 8044076:	f04f 30ff 	mov.w	r0, #4294967295
 804407a:	e03e      	b.n	80440fa <__swsetup_r+0xba>
 804407c:	4b25      	ldr	r3, [pc, #148]	; (8044114 <__swsetup_r+0xd4>)
 804407e:	429c      	cmp	r4, r3
 8044080:	d101      	bne.n	8044086 <__swsetup_r+0x46>
 8044082:	68ac      	ldr	r4, [r5, #8]
 8044084:	e7eb      	b.n	804405e <__swsetup_r+0x1e>
 8044086:	4b24      	ldr	r3, [pc, #144]	; (8044118 <__swsetup_r+0xd8>)
 8044088:	429c      	cmp	r4, r3
 804408a:	bf08      	it	eq
 804408c:	68ec      	ldreq	r4, [r5, #12]
 804408e:	e7e6      	b.n	804405e <__swsetup_r+0x1e>
 8044090:	0758      	lsls	r0, r3, #29
 8044092:	d512      	bpl.n	80440ba <__swsetup_r+0x7a>
 8044094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8044096:	b141      	cbz	r1, 80440aa <__swsetup_r+0x6a>
 8044098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 804409c:	4299      	cmp	r1, r3
 804409e:	d002      	beq.n	80440a6 <__swsetup_r+0x66>
 80440a0:	4630      	mov	r0, r6
 80440a2:	f000 fa59 	bl	8044558 <_free_r>
 80440a6:	2300      	movs	r3, #0
 80440a8:	6363      	str	r3, [r4, #52]	; 0x34
 80440aa:	89a3      	ldrh	r3, [r4, #12]
 80440ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80440b0:	81a3      	strh	r3, [r4, #12]
 80440b2:	2300      	movs	r3, #0
 80440b4:	6063      	str	r3, [r4, #4]
 80440b6:	6923      	ldr	r3, [r4, #16]
 80440b8:	6023      	str	r3, [r4, #0]
 80440ba:	89a3      	ldrh	r3, [r4, #12]
 80440bc:	f043 0308 	orr.w	r3, r3, #8
 80440c0:	81a3      	strh	r3, [r4, #12]
 80440c2:	6923      	ldr	r3, [r4, #16]
 80440c4:	b94b      	cbnz	r3, 80440da <__swsetup_r+0x9a>
 80440c6:	89a3      	ldrh	r3, [r4, #12]
 80440c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80440cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80440d0:	d003      	beq.n	80440da <__swsetup_r+0x9a>
 80440d2:	4621      	mov	r1, r4
 80440d4:	4630      	mov	r0, r6
 80440d6:	f000 f9ff 	bl	80444d8 <__smakebuf_r>
 80440da:	89a0      	ldrh	r0, [r4, #12]
 80440dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80440e0:	f010 0301 	ands.w	r3, r0, #1
 80440e4:	d00a      	beq.n	80440fc <__swsetup_r+0xbc>
 80440e6:	2300      	movs	r3, #0
 80440e8:	60a3      	str	r3, [r4, #8]
 80440ea:	6963      	ldr	r3, [r4, #20]
 80440ec:	425b      	negs	r3, r3
 80440ee:	61a3      	str	r3, [r4, #24]
 80440f0:	6923      	ldr	r3, [r4, #16]
 80440f2:	b943      	cbnz	r3, 8044106 <__swsetup_r+0xc6>
 80440f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80440f8:	d1ba      	bne.n	8044070 <__swsetup_r+0x30>
 80440fa:	bd70      	pop	{r4, r5, r6, pc}
 80440fc:	0781      	lsls	r1, r0, #30
 80440fe:	bf58      	it	pl
 8044100:	6963      	ldrpl	r3, [r4, #20]
 8044102:	60a3      	str	r3, [r4, #8]
 8044104:	e7f4      	b.n	80440f0 <__swsetup_r+0xb0>
 8044106:	2000      	movs	r0, #0
 8044108:	e7f7      	b.n	80440fa <__swsetup_r+0xba>
 804410a:	bf00      	nop
 804410c:	2000000c 	.word	0x2000000c
 8044110:	08044ee0 	.word	0x08044ee0
 8044114:	08044f00 	.word	0x08044f00
 8044118:	08044ec0 	.word	0x08044ec0

0804411c <__sflush_r>:
 804411c:	898a      	ldrh	r2, [r1, #12]
 804411e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8044122:	4605      	mov	r5, r0
 8044124:	0710      	lsls	r0, r2, #28
 8044126:	460c      	mov	r4, r1
 8044128:	d458      	bmi.n	80441dc <__sflush_r+0xc0>
 804412a:	684b      	ldr	r3, [r1, #4]
 804412c:	2b00      	cmp	r3, #0
 804412e:	dc05      	bgt.n	804413c <__sflush_r+0x20>
 8044130:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8044132:	2b00      	cmp	r3, #0
 8044134:	dc02      	bgt.n	804413c <__sflush_r+0x20>
 8044136:	2000      	movs	r0, #0
 8044138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804413c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 804413e:	2e00      	cmp	r6, #0
 8044140:	d0f9      	beq.n	8044136 <__sflush_r+0x1a>
 8044142:	2300      	movs	r3, #0
 8044144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8044148:	682f      	ldr	r7, [r5, #0]
 804414a:	602b      	str	r3, [r5, #0]
 804414c:	d032      	beq.n	80441b4 <__sflush_r+0x98>
 804414e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8044150:	89a3      	ldrh	r3, [r4, #12]
 8044152:	075a      	lsls	r2, r3, #29
 8044154:	d505      	bpl.n	8044162 <__sflush_r+0x46>
 8044156:	6863      	ldr	r3, [r4, #4]
 8044158:	1ac0      	subs	r0, r0, r3
 804415a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 804415c:	b10b      	cbz	r3, 8044162 <__sflush_r+0x46>
 804415e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8044160:	1ac0      	subs	r0, r0, r3
 8044162:	2300      	movs	r3, #0
 8044164:	4602      	mov	r2, r0
 8044166:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8044168:	6a21      	ldr	r1, [r4, #32]
 804416a:	4628      	mov	r0, r5
 804416c:	47b0      	blx	r6
 804416e:	1c43      	adds	r3, r0, #1
 8044170:	89a3      	ldrh	r3, [r4, #12]
 8044172:	d106      	bne.n	8044182 <__sflush_r+0x66>
 8044174:	6829      	ldr	r1, [r5, #0]
 8044176:	291d      	cmp	r1, #29
 8044178:	d82c      	bhi.n	80441d4 <__sflush_r+0xb8>
 804417a:	4a2a      	ldr	r2, [pc, #168]	; (8044224 <__sflush_r+0x108>)
 804417c:	40ca      	lsrs	r2, r1
 804417e:	07d6      	lsls	r6, r2, #31
 8044180:	d528      	bpl.n	80441d4 <__sflush_r+0xb8>
 8044182:	2200      	movs	r2, #0
 8044184:	6062      	str	r2, [r4, #4]
 8044186:	04d9      	lsls	r1, r3, #19
 8044188:	6922      	ldr	r2, [r4, #16]
 804418a:	6022      	str	r2, [r4, #0]
 804418c:	d504      	bpl.n	8044198 <__sflush_r+0x7c>
 804418e:	1c42      	adds	r2, r0, #1
 8044190:	d101      	bne.n	8044196 <__sflush_r+0x7a>
 8044192:	682b      	ldr	r3, [r5, #0]
 8044194:	b903      	cbnz	r3, 8044198 <__sflush_r+0x7c>
 8044196:	6560      	str	r0, [r4, #84]	; 0x54
 8044198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 804419a:	602f      	str	r7, [r5, #0]
 804419c:	2900      	cmp	r1, #0
 804419e:	d0ca      	beq.n	8044136 <__sflush_r+0x1a>
 80441a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80441a4:	4299      	cmp	r1, r3
 80441a6:	d002      	beq.n	80441ae <__sflush_r+0x92>
 80441a8:	4628      	mov	r0, r5
 80441aa:	f000 f9d5 	bl	8044558 <_free_r>
 80441ae:	2000      	movs	r0, #0
 80441b0:	6360      	str	r0, [r4, #52]	; 0x34
 80441b2:	e7c1      	b.n	8044138 <__sflush_r+0x1c>
 80441b4:	6a21      	ldr	r1, [r4, #32]
 80441b6:	2301      	movs	r3, #1
 80441b8:	4628      	mov	r0, r5
 80441ba:	47b0      	blx	r6
 80441bc:	1c41      	adds	r1, r0, #1
 80441be:	d1c7      	bne.n	8044150 <__sflush_r+0x34>
 80441c0:	682b      	ldr	r3, [r5, #0]
 80441c2:	2b00      	cmp	r3, #0
 80441c4:	d0c4      	beq.n	8044150 <__sflush_r+0x34>
 80441c6:	2b1d      	cmp	r3, #29
 80441c8:	d001      	beq.n	80441ce <__sflush_r+0xb2>
 80441ca:	2b16      	cmp	r3, #22
 80441cc:	d101      	bne.n	80441d2 <__sflush_r+0xb6>
 80441ce:	602f      	str	r7, [r5, #0]
 80441d0:	e7b1      	b.n	8044136 <__sflush_r+0x1a>
 80441d2:	89a3      	ldrh	r3, [r4, #12]
 80441d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80441d8:	81a3      	strh	r3, [r4, #12]
 80441da:	e7ad      	b.n	8044138 <__sflush_r+0x1c>
 80441dc:	690f      	ldr	r7, [r1, #16]
 80441de:	2f00      	cmp	r7, #0
 80441e0:	d0a9      	beq.n	8044136 <__sflush_r+0x1a>
 80441e2:	0793      	lsls	r3, r2, #30
 80441e4:	680e      	ldr	r6, [r1, #0]
 80441e6:	bf08      	it	eq
 80441e8:	694b      	ldreq	r3, [r1, #20]
 80441ea:	600f      	str	r7, [r1, #0]
 80441ec:	bf18      	it	ne
 80441ee:	2300      	movne	r3, #0
 80441f0:	eba6 0807 	sub.w	r8, r6, r7
 80441f4:	608b      	str	r3, [r1, #8]
 80441f6:	f1b8 0f00 	cmp.w	r8, #0
 80441fa:	dd9c      	ble.n	8044136 <__sflush_r+0x1a>
 80441fc:	6a21      	ldr	r1, [r4, #32]
 80441fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8044200:	4643      	mov	r3, r8
 8044202:	463a      	mov	r2, r7
 8044204:	4628      	mov	r0, r5
 8044206:	47b0      	blx	r6
 8044208:	2800      	cmp	r0, #0
 804420a:	dc06      	bgt.n	804421a <__sflush_r+0xfe>
 804420c:	89a3      	ldrh	r3, [r4, #12]
 804420e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8044212:	81a3      	strh	r3, [r4, #12]
 8044214:	f04f 30ff 	mov.w	r0, #4294967295
 8044218:	e78e      	b.n	8044138 <__sflush_r+0x1c>
 804421a:	4407      	add	r7, r0
 804421c:	eba8 0800 	sub.w	r8, r8, r0
 8044220:	e7e9      	b.n	80441f6 <__sflush_r+0xda>
 8044222:	bf00      	nop
 8044224:	20400001 	.word	0x20400001

08044228 <_fflush_r>:
 8044228:	b538      	push	{r3, r4, r5, lr}
 804422a:	690b      	ldr	r3, [r1, #16]
 804422c:	4605      	mov	r5, r0
 804422e:	460c      	mov	r4, r1
 8044230:	b913      	cbnz	r3, 8044238 <_fflush_r+0x10>
 8044232:	2500      	movs	r5, #0
 8044234:	4628      	mov	r0, r5
 8044236:	bd38      	pop	{r3, r4, r5, pc}
 8044238:	b118      	cbz	r0, 8044242 <_fflush_r+0x1a>
 804423a:	6983      	ldr	r3, [r0, #24]
 804423c:	b90b      	cbnz	r3, 8044242 <_fflush_r+0x1a>
 804423e:	f000 f887 	bl	8044350 <__sinit>
 8044242:	4b14      	ldr	r3, [pc, #80]	; (8044294 <_fflush_r+0x6c>)
 8044244:	429c      	cmp	r4, r3
 8044246:	d11b      	bne.n	8044280 <_fflush_r+0x58>
 8044248:	686c      	ldr	r4, [r5, #4]
 804424a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804424e:	2b00      	cmp	r3, #0
 8044250:	d0ef      	beq.n	8044232 <_fflush_r+0xa>
 8044252:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8044254:	07d0      	lsls	r0, r2, #31
 8044256:	d404      	bmi.n	8044262 <_fflush_r+0x3a>
 8044258:	0599      	lsls	r1, r3, #22
 804425a:	d402      	bmi.n	8044262 <_fflush_r+0x3a>
 804425c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 804425e:	f000 f915 	bl	804448c <__retarget_lock_acquire_recursive>
 8044262:	4628      	mov	r0, r5
 8044264:	4621      	mov	r1, r4
 8044266:	f7ff ff59 	bl	804411c <__sflush_r>
 804426a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 804426c:	07da      	lsls	r2, r3, #31
 804426e:	4605      	mov	r5, r0
 8044270:	d4e0      	bmi.n	8044234 <_fflush_r+0xc>
 8044272:	89a3      	ldrh	r3, [r4, #12]
 8044274:	059b      	lsls	r3, r3, #22
 8044276:	d4dd      	bmi.n	8044234 <_fflush_r+0xc>
 8044278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 804427a:	f000 f908 	bl	804448e <__retarget_lock_release_recursive>
 804427e:	e7d9      	b.n	8044234 <_fflush_r+0xc>
 8044280:	4b05      	ldr	r3, [pc, #20]	; (8044298 <_fflush_r+0x70>)
 8044282:	429c      	cmp	r4, r3
 8044284:	d101      	bne.n	804428a <_fflush_r+0x62>
 8044286:	68ac      	ldr	r4, [r5, #8]
 8044288:	e7df      	b.n	804424a <_fflush_r+0x22>
 804428a:	4b04      	ldr	r3, [pc, #16]	; (804429c <_fflush_r+0x74>)
 804428c:	429c      	cmp	r4, r3
 804428e:	bf08      	it	eq
 8044290:	68ec      	ldreq	r4, [r5, #12]
 8044292:	e7da      	b.n	804424a <_fflush_r+0x22>
 8044294:	08044ee0 	.word	0x08044ee0
 8044298:	08044f00 	.word	0x08044f00
 804429c:	08044ec0 	.word	0x08044ec0

080442a0 <std>:
 80442a0:	2300      	movs	r3, #0
 80442a2:	b510      	push	{r4, lr}
 80442a4:	4604      	mov	r4, r0
 80442a6:	e9c0 3300 	strd	r3, r3, [r0]
 80442aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80442ae:	6083      	str	r3, [r0, #8]
 80442b0:	8181      	strh	r1, [r0, #12]
 80442b2:	6643      	str	r3, [r0, #100]	; 0x64
 80442b4:	81c2      	strh	r2, [r0, #14]
 80442b6:	6183      	str	r3, [r0, #24]
 80442b8:	4619      	mov	r1, r3
 80442ba:	2208      	movs	r2, #8
 80442bc:	305c      	adds	r0, #92	; 0x5c
 80442be:	f7ff fdc5 	bl	8043e4c <memset>
 80442c2:	4b05      	ldr	r3, [pc, #20]	; (80442d8 <std+0x38>)
 80442c4:	6263      	str	r3, [r4, #36]	; 0x24
 80442c6:	4b05      	ldr	r3, [pc, #20]	; (80442dc <std+0x3c>)
 80442c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80442ca:	4b05      	ldr	r3, [pc, #20]	; (80442e0 <std+0x40>)
 80442cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80442ce:	4b05      	ldr	r3, [pc, #20]	; (80442e4 <std+0x44>)
 80442d0:	6224      	str	r4, [r4, #32]
 80442d2:	6323      	str	r3, [r4, #48]	; 0x30
 80442d4:	bd10      	pop	{r4, pc}
 80442d6:	bf00      	nop
 80442d8:	08044ca9 	.word	0x08044ca9
 80442dc:	08044ccb 	.word	0x08044ccb
 80442e0:	08044d03 	.word	0x08044d03
 80442e4:	08044d27 	.word	0x08044d27

080442e8 <_cleanup_r>:
 80442e8:	4901      	ldr	r1, [pc, #4]	; (80442f0 <_cleanup_r+0x8>)
 80442ea:	f000 b8af 	b.w	804444c <_fwalk_reent>
 80442ee:	bf00      	nop
 80442f0:	08044229 	.word	0x08044229

080442f4 <__sfmoreglue>:
 80442f4:	b570      	push	{r4, r5, r6, lr}
 80442f6:	1e4a      	subs	r2, r1, #1
 80442f8:	2568      	movs	r5, #104	; 0x68
 80442fa:	4355      	muls	r5, r2
 80442fc:	460e      	mov	r6, r1
 80442fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8044302:	f000 f979 	bl	80445f8 <_malloc_r>
 8044306:	4604      	mov	r4, r0
 8044308:	b140      	cbz	r0, 804431c <__sfmoreglue+0x28>
 804430a:	2100      	movs	r1, #0
 804430c:	e9c0 1600 	strd	r1, r6, [r0]
 8044310:	300c      	adds	r0, #12
 8044312:	60a0      	str	r0, [r4, #8]
 8044314:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8044318:	f7ff fd98 	bl	8043e4c <memset>
 804431c:	4620      	mov	r0, r4
 804431e:	bd70      	pop	{r4, r5, r6, pc}

08044320 <__sfp_lock_acquire>:
 8044320:	4801      	ldr	r0, [pc, #4]	; (8044328 <__sfp_lock_acquire+0x8>)
 8044322:	f000 b8b3 	b.w	804448c <__retarget_lock_acquire_recursive>
 8044326:	bf00      	nop
 8044328:	200001cc 	.word	0x200001cc

0804432c <__sfp_lock_release>:
 804432c:	4801      	ldr	r0, [pc, #4]	; (8044334 <__sfp_lock_release+0x8>)
 804432e:	f000 b8ae 	b.w	804448e <__retarget_lock_release_recursive>
 8044332:	bf00      	nop
 8044334:	200001cc 	.word	0x200001cc

08044338 <__sinit_lock_acquire>:
 8044338:	4801      	ldr	r0, [pc, #4]	; (8044340 <__sinit_lock_acquire+0x8>)
 804433a:	f000 b8a7 	b.w	804448c <__retarget_lock_acquire_recursive>
 804433e:	bf00      	nop
 8044340:	200001c7 	.word	0x200001c7

08044344 <__sinit_lock_release>:
 8044344:	4801      	ldr	r0, [pc, #4]	; (804434c <__sinit_lock_release+0x8>)
 8044346:	f000 b8a2 	b.w	804448e <__retarget_lock_release_recursive>
 804434a:	bf00      	nop
 804434c:	200001c7 	.word	0x200001c7

08044350 <__sinit>:
 8044350:	b510      	push	{r4, lr}
 8044352:	4604      	mov	r4, r0
 8044354:	f7ff fff0 	bl	8044338 <__sinit_lock_acquire>
 8044358:	69a3      	ldr	r3, [r4, #24]
 804435a:	b11b      	cbz	r3, 8044364 <__sinit+0x14>
 804435c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8044360:	f7ff bff0 	b.w	8044344 <__sinit_lock_release>
 8044364:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8044368:	6523      	str	r3, [r4, #80]	; 0x50
 804436a:	4b13      	ldr	r3, [pc, #76]	; (80443b8 <__sinit+0x68>)
 804436c:	4a13      	ldr	r2, [pc, #76]	; (80443bc <__sinit+0x6c>)
 804436e:	681b      	ldr	r3, [r3, #0]
 8044370:	62a2      	str	r2, [r4, #40]	; 0x28
 8044372:	42a3      	cmp	r3, r4
 8044374:	bf04      	itt	eq
 8044376:	2301      	moveq	r3, #1
 8044378:	61a3      	streq	r3, [r4, #24]
 804437a:	4620      	mov	r0, r4
 804437c:	f000 f820 	bl	80443c0 <__sfp>
 8044380:	6060      	str	r0, [r4, #4]
 8044382:	4620      	mov	r0, r4
 8044384:	f000 f81c 	bl	80443c0 <__sfp>
 8044388:	60a0      	str	r0, [r4, #8]
 804438a:	4620      	mov	r0, r4
 804438c:	f000 f818 	bl	80443c0 <__sfp>
 8044390:	2200      	movs	r2, #0
 8044392:	60e0      	str	r0, [r4, #12]
 8044394:	2104      	movs	r1, #4
 8044396:	6860      	ldr	r0, [r4, #4]
 8044398:	f7ff ff82 	bl	80442a0 <std>
 804439c:	68a0      	ldr	r0, [r4, #8]
 804439e:	2201      	movs	r2, #1
 80443a0:	2109      	movs	r1, #9
 80443a2:	f7ff ff7d 	bl	80442a0 <std>
 80443a6:	68e0      	ldr	r0, [r4, #12]
 80443a8:	2202      	movs	r2, #2
 80443aa:	2112      	movs	r1, #18
 80443ac:	f7ff ff78 	bl	80442a0 <std>
 80443b0:	2301      	movs	r3, #1
 80443b2:	61a3      	str	r3, [r4, #24]
 80443b4:	e7d2      	b.n	804435c <__sinit+0xc>
 80443b6:	bf00      	nop
 80443b8:	08044ebc 	.word	0x08044ebc
 80443bc:	080442e9 	.word	0x080442e9

080443c0 <__sfp>:
 80443c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80443c2:	4607      	mov	r7, r0
 80443c4:	f7ff ffac 	bl	8044320 <__sfp_lock_acquire>
 80443c8:	4b1e      	ldr	r3, [pc, #120]	; (8044444 <__sfp+0x84>)
 80443ca:	681e      	ldr	r6, [r3, #0]
 80443cc:	69b3      	ldr	r3, [r6, #24]
 80443ce:	b913      	cbnz	r3, 80443d6 <__sfp+0x16>
 80443d0:	4630      	mov	r0, r6
 80443d2:	f7ff ffbd 	bl	8044350 <__sinit>
 80443d6:	3648      	adds	r6, #72	; 0x48
 80443d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80443dc:	3b01      	subs	r3, #1
 80443de:	d503      	bpl.n	80443e8 <__sfp+0x28>
 80443e0:	6833      	ldr	r3, [r6, #0]
 80443e2:	b30b      	cbz	r3, 8044428 <__sfp+0x68>
 80443e4:	6836      	ldr	r6, [r6, #0]
 80443e6:	e7f7      	b.n	80443d8 <__sfp+0x18>
 80443e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80443ec:	b9d5      	cbnz	r5, 8044424 <__sfp+0x64>
 80443ee:	4b16      	ldr	r3, [pc, #88]	; (8044448 <__sfp+0x88>)
 80443f0:	60e3      	str	r3, [r4, #12]
 80443f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80443f6:	6665      	str	r5, [r4, #100]	; 0x64
 80443f8:	f000 f847 	bl	804448a <__retarget_lock_init_recursive>
 80443fc:	f7ff ff96 	bl	804432c <__sfp_lock_release>
 8044400:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8044404:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8044408:	6025      	str	r5, [r4, #0]
 804440a:	61a5      	str	r5, [r4, #24]
 804440c:	2208      	movs	r2, #8
 804440e:	4629      	mov	r1, r5
 8044410:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8044414:	f7ff fd1a 	bl	8043e4c <memset>
 8044418:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 804441c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8044420:	4620      	mov	r0, r4
 8044422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8044424:	3468      	adds	r4, #104	; 0x68
 8044426:	e7d9      	b.n	80443dc <__sfp+0x1c>
 8044428:	2104      	movs	r1, #4
 804442a:	4638      	mov	r0, r7
 804442c:	f7ff ff62 	bl	80442f4 <__sfmoreglue>
 8044430:	4604      	mov	r4, r0
 8044432:	6030      	str	r0, [r6, #0]
 8044434:	2800      	cmp	r0, #0
 8044436:	d1d5      	bne.n	80443e4 <__sfp+0x24>
 8044438:	f7ff ff78 	bl	804432c <__sfp_lock_release>
 804443c:	230c      	movs	r3, #12
 804443e:	603b      	str	r3, [r7, #0]
 8044440:	e7ee      	b.n	8044420 <__sfp+0x60>
 8044442:	bf00      	nop
 8044444:	08044ebc 	.word	0x08044ebc
 8044448:	ffff0001 	.word	0xffff0001

0804444c <_fwalk_reent>:
 804444c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8044450:	4606      	mov	r6, r0
 8044452:	4688      	mov	r8, r1
 8044454:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8044458:	2700      	movs	r7, #0
 804445a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 804445e:	f1b9 0901 	subs.w	r9, r9, #1
 8044462:	d505      	bpl.n	8044470 <_fwalk_reent+0x24>
 8044464:	6824      	ldr	r4, [r4, #0]
 8044466:	2c00      	cmp	r4, #0
 8044468:	d1f7      	bne.n	804445a <_fwalk_reent+0xe>
 804446a:	4638      	mov	r0, r7
 804446c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8044470:	89ab      	ldrh	r3, [r5, #12]
 8044472:	2b01      	cmp	r3, #1
 8044474:	d907      	bls.n	8044486 <_fwalk_reent+0x3a>
 8044476:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 804447a:	3301      	adds	r3, #1
 804447c:	d003      	beq.n	8044486 <_fwalk_reent+0x3a>
 804447e:	4629      	mov	r1, r5
 8044480:	4630      	mov	r0, r6
 8044482:	47c0      	blx	r8
 8044484:	4307      	orrs	r7, r0
 8044486:	3568      	adds	r5, #104	; 0x68
 8044488:	e7e9      	b.n	804445e <_fwalk_reent+0x12>

0804448a <__retarget_lock_init_recursive>:
 804448a:	4770      	bx	lr

0804448c <__retarget_lock_acquire_recursive>:
 804448c:	4770      	bx	lr

0804448e <__retarget_lock_release_recursive>:
 804448e:	4770      	bx	lr

08044490 <__swhatbuf_r>:
 8044490:	b570      	push	{r4, r5, r6, lr}
 8044492:	460e      	mov	r6, r1
 8044494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8044498:	2900      	cmp	r1, #0
 804449a:	b096      	sub	sp, #88	; 0x58
 804449c:	4614      	mov	r4, r2
 804449e:	461d      	mov	r5, r3
 80444a0:	da07      	bge.n	80444b2 <__swhatbuf_r+0x22>
 80444a2:	2300      	movs	r3, #0
 80444a4:	602b      	str	r3, [r5, #0]
 80444a6:	89b3      	ldrh	r3, [r6, #12]
 80444a8:	061a      	lsls	r2, r3, #24
 80444aa:	d410      	bmi.n	80444ce <__swhatbuf_r+0x3e>
 80444ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80444b0:	e00e      	b.n	80444d0 <__swhatbuf_r+0x40>
 80444b2:	466a      	mov	r2, sp
 80444b4:	f000 fc5e 	bl	8044d74 <_fstat_r>
 80444b8:	2800      	cmp	r0, #0
 80444ba:	dbf2      	blt.n	80444a2 <__swhatbuf_r+0x12>
 80444bc:	9a01      	ldr	r2, [sp, #4]
 80444be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80444c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80444c6:	425a      	negs	r2, r3
 80444c8:	415a      	adcs	r2, r3
 80444ca:	602a      	str	r2, [r5, #0]
 80444cc:	e7ee      	b.n	80444ac <__swhatbuf_r+0x1c>
 80444ce:	2340      	movs	r3, #64	; 0x40
 80444d0:	2000      	movs	r0, #0
 80444d2:	6023      	str	r3, [r4, #0]
 80444d4:	b016      	add	sp, #88	; 0x58
 80444d6:	bd70      	pop	{r4, r5, r6, pc}

080444d8 <__smakebuf_r>:
 80444d8:	898b      	ldrh	r3, [r1, #12]
 80444da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80444dc:	079d      	lsls	r5, r3, #30
 80444de:	4606      	mov	r6, r0
 80444e0:	460c      	mov	r4, r1
 80444e2:	d507      	bpl.n	80444f4 <__smakebuf_r+0x1c>
 80444e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80444e8:	6023      	str	r3, [r4, #0]
 80444ea:	6123      	str	r3, [r4, #16]
 80444ec:	2301      	movs	r3, #1
 80444ee:	6163      	str	r3, [r4, #20]
 80444f0:	b002      	add	sp, #8
 80444f2:	bd70      	pop	{r4, r5, r6, pc}
 80444f4:	ab01      	add	r3, sp, #4
 80444f6:	466a      	mov	r2, sp
 80444f8:	f7ff ffca 	bl	8044490 <__swhatbuf_r>
 80444fc:	9900      	ldr	r1, [sp, #0]
 80444fe:	4605      	mov	r5, r0
 8044500:	4630      	mov	r0, r6
 8044502:	f000 f879 	bl	80445f8 <_malloc_r>
 8044506:	b948      	cbnz	r0, 804451c <__smakebuf_r+0x44>
 8044508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804450c:	059a      	lsls	r2, r3, #22
 804450e:	d4ef      	bmi.n	80444f0 <__smakebuf_r+0x18>
 8044510:	f023 0303 	bic.w	r3, r3, #3
 8044514:	f043 0302 	orr.w	r3, r3, #2
 8044518:	81a3      	strh	r3, [r4, #12]
 804451a:	e7e3      	b.n	80444e4 <__smakebuf_r+0xc>
 804451c:	4b0d      	ldr	r3, [pc, #52]	; (8044554 <__smakebuf_r+0x7c>)
 804451e:	62b3      	str	r3, [r6, #40]	; 0x28
 8044520:	89a3      	ldrh	r3, [r4, #12]
 8044522:	6020      	str	r0, [r4, #0]
 8044524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8044528:	81a3      	strh	r3, [r4, #12]
 804452a:	9b00      	ldr	r3, [sp, #0]
 804452c:	6163      	str	r3, [r4, #20]
 804452e:	9b01      	ldr	r3, [sp, #4]
 8044530:	6120      	str	r0, [r4, #16]
 8044532:	b15b      	cbz	r3, 804454c <__smakebuf_r+0x74>
 8044534:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8044538:	4630      	mov	r0, r6
 804453a:	f000 fc2d 	bl	8044d98 <_isatty_r>
 804453e:	b128      	cbz	r0, 804454c <__smakebuf_r+0x74>
 8044540:	89a3      	ldrh	r3, [r4, #12]
 8044542:	f023 0303 	bic.w	r3, r3, #3
 8044546:	f043 0301 	orr.w	r3, r3, #1
 804454a:	81a3      	strh	r3, [r4, #12]
 804454c:	89a0      	ldrh	r0, [r4, #12]
 804454e:	4305      	orrs	r5, r0
 8044550:	81a5      	strh	r5, [r4, #12]
 8044552:	e7cd      	b.n	80444f0 <__smakebuf_r+0x18>
 8044554:	080442e9 	.word	0x080442e9

08044558 <_free_r>:
 8044558:	b537      	push	{r0, r1, r2, r4, r5, lr}
 804455a:	2900      	cmp	r1, #0
 804455c:	d048      	beq.n	80445f0 <_free_r+0x98>
 804455e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8044562:	9001      	str	r0, [sp, #4]
 8044564:	2b00      	cmp	r3, #0
 8044566:	f1a1 0404 	sub.w	r4, r1, #4
 804456a:	bfb8      	it	lt
 804456c:	18e4      	addlt	r4, r4, r3
 804456e:	f000 fc35 	bl	8044ddc <__malloc_lock>
 8044572:	4a20      	ldr	r2, [pc, #128]	; (80445f4 <_free_r+0x9c>)
 8044574:	9801      	ldr	r0, [sp, #4]
 8044576:	6813      	ldr	r3, [r2, #0]
 8044578:	4615      	mov	r5, r2
 804457a:	b933      	cbnz	r3, 804458a <_free_r+0x32>
 804457c:	6063      	str	r3, [r4, #4]
 804457e:	6014      	str	r4, [r2, #0]
 8044580:	b003      	add	sp, #12
 8044582:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8044586:	f000 bc2f 	b.w	8044de8 <__malloc_unlock>
 804458a:	42a3      	cmp	r3, r4
 804458c:	d90b      	bls.n	80445a6 <_free_r+0x4e>
 804458e:	6821      	ldr	r1, [r4, #0]
 8044590:	1862      	adds	r2, r4, r1
 8044592:	4293      	cmp	r3, r2
 8044594:	bf04      	itt	eq
 8044596:	681a      	ldreq	r2, [r3, #0]
 8044598:	685b      	ldreq	r3, [r3, #4]
 804459a:	6063      	str	r3, [r4, #4]
 804459c:	bf04      	itt	eq
 804459e:	1852      	addeq	r2, r2, r1
 80445a0:	6022      	streq	r2, [r4, #0]
 80445a2:	602c      	str	r4, [r5, #0]
 80445a4:	e7ec      	b.n	8044580 <_free_r+0x28>
 80445a6:	461a      	mov	r2, r3
 80445a8:	685b      	ldr	r3, [r3, #4]
 80445aa:	b10b      	cbz	r3, 80445b0 <_free_r+0x58>
 80445ac:	42a3      	cmp	r3, r4
 80445ae:	d9fa      	bls.n	80445a6 <_free_r+0x4e>
 80445b0:	6811      	ldr	r1, [r2, #0]
 80445b2:	1855      	adds	r5, r2, r1
 80445b4:	42a5      	cmp	r5, r4
 80445b6:	d10b      	bne.n	80445d0 <_free_r+0x78>
 80445b8:	6824      	ldr	r4, [r4, #0]
 80445ba:	4421      	add	r1, r4
 80445bc:	1854      	adds	r4, r2, r1
 80445be:	42a3      	cmp	r3, r4
 80445c0:	6011      	str	r1, [r2, #0]
 80445c2:	d1dd      	bne.n	8044580 <_free_r+0x28>
 80445c4:	681c      	ldr	r4, [r3, #0]
 80445c6:	685b      	ldr	r3, [r3, #4]
 80445c8:	6053      	str	r3, [r2, #4]
 80445ca:	4421      	add	r1, r4
 80445cc:	6011      	str	r1, [r2, #0]
 80445ce:	e7d7      	b.n	8044580 <_free_r+0x28>
 80445d0:	d902      	bls.n	80445d8 <_free_r+0x80>
 80445d2:	230c      	movs	r3, #12
 80445d4:	6003      	str	r3, [r0, #0]
 80445d6:	e7d3      	b.n	8044580 <_free_r+0x28>
 80445d8:	6825      	ldr	r5, [r4, #0]
 80445da:	1961      	adds	r1, r4, r5
 80445dc:	428b      	cmp	r3, r1
 80445de:	bf04      	itt	eq
 80445e0:	6819      	ldreq	r1, [r3, #0]
 80445e2:	685b      	ldreq	r3, [r3, #4]
 80445e4:	6063      	str	r3, [r4, #4]
 80445e6:	bf04      	itt	eq
 80445e8:	1949      	addeq	r1, r1, r5
 80445ea:	6021      	streq	r1, [r4, #0]
 80445ec:	6054      	str	r4, [r2, #4]
 80445ee:	e7c7      	b.n	8044580 <_free_r+0x28>
 80445f0:	b003      	add	sp, #12
 80445f2:	bd30      	pop	{r4, r5, pc}
 80445f4:	20000090 	.word	0x20000090

080445f8 <_malloc_r>:
 80445f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80445fa:	1ccd      	adds	r5, r1, #3
 80445fc:	f025 0503 	bic.w	r5, r5, #3
 8044600:	3508      	adds	r5, #8
 8044602:	2d0c      	cmp	r5, #12
 8044604:	bf38      	it	cc
 8044606:	250c      	movcc	r5, #12
 8044608:	2d00      	cmp	r5, #0
 804460a:	4606      	mov	r6, r0
 804460c:	db01      	blt.n	8044612 <_malloc_r+0x1a>
 804460e:	42a9      	cmp	r1, r5
 8044610:	d903      	bls.n	804461a <_malloc_r+0x22>
 8044612:	230c      	movs	r3, #12
 8044614:	6033      	str	r3, [r6, #0]
 8044616:	2000      	movs	r0, #0
 8044618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 804461a:	f000 fbdf 	bl	8044ddc <__malloc_lock>
 804461e:	4921      	ldr	r1, [pc, #132]	; (80446a4 <_malloc_r+0xac>)
 8044620:	680a      	ldr	r2, [r1, #0]
 8044622:	4614      	mov	r4, r2
 8044624:	b99c      	cbnz	r4, 804464e <_malloc_r+0x56>
 8044626:	4f20      	ldr	r7, [pc, #128]	; (80446a8 <_malloc_r+0xb0>)
 8044628:	683b      	ldr	r3, [r7, #0]
 804462a:	b923      	cbnz	r3, 8044636 <_malloc_r+0x3e>
 804462c:	4621      	mov	r1, r4
 804462e:	4630      	mov	r0, r6
 8044630:	f000 fb2a 	bl	8044c88 <_sbrk_r>
 8044634:	6038      	str	r0, [r7, #0]
 8044636:	4629      	mov	r1, r5
 8044638:	4630      	mov	r0, r6
 804463a:	f000 fb25 	bl	8044c88 <_sbrk_r>
 804463e:	1c43      	adds	r3, r0, #1
 8044640:	d123      	bne.n	804468a <_malloc_r+0x92>
 8044642:	230c      	movs	r3, #12
 8044644:	6033      	str	r3, [r6, #0]
 8044646:	4630      	mov	r0, r6
 8044648:	f000 fbce 	bl	8044de8 <__malloc_unlock>
 804464c:	e7e3      	b.n	8044616 <_malloc_r+0x1e>
 804464e:	6823      	ldr	r3, [r4, #0]
 8044650:	1b5b      	subs	r3, r3, r5
 8044652:	d417      	bmi.n	8044684 <_malloc_r+0x8c>
 8044654:	2b0b      	cmp	r3, #11
 8044656:	d903      	bls.n	8044660 <_malloc_r+0x68>
 8044658:	6023      	str	r3, [r4, #0]
 804465a:	441c      	add	r4, r3
 804465c:	6025      	str	r5, [r4, #0]
 804465e:	e004      	b.n	804466a <_malloc_r+0x72>
 8044660:	6863      	ldr	r3, [r4, #4]
 8044662:	42a2      	cmp	r2, r4
 8044664:	bf0c      	ite	eq
 8044666:	600b      	streq	r3, [r1, #0]
 8044668:	6053      	strne	r3, [r2, #4]
 804466a:	4630      	mov	r0, r6
 804466c:	f000 fbbc 	bl	8044de8 <__malloc_unlock>
 8044670:	f104 000b 	add.w	r0, r4, #11
 8044674:	1d23      	adds	r3, r4, #4
 8044676:	f020 0007 	bic.w	r0, r0, #7
 804467a:	1ac2      	subs	r2, r0, r3
 804467c:	d0cc      	beq.n	8044618 <_malloc_r+0x20>
 804467e:	1a1b      	subs	r3, r3, r0
 8044680:	50a3      	str	r3, [r4, r2]
 8044682:	e7c9      	b.n	8044618 <_malloc_r+0x20>
 8044684:	4622      	mov	r2, r4
 8044686:	6864      	ldr	r4, [r4, #4]
 8044688:	e7cc      	b.n	8044624 <_malloc_r+0x2c>
 804468a:	1cc4      	adds	r4, r0, #3
 804468c:	f024 0403 	bic.w	r4, r4, #3
 8044690:	42a0      	cmp	r0, r4
 8044692:	d0e3      	beq.n	804465c <_malloc_r+0x64>
 8044694:	1a21      	subs	r1, r4, r0
 8044696:	4630      	mov	r0, r6
 8044698:	f000 faf6 	bl	8044c88 <_sbrk_r>
 804469c:	3001      	adds	r0, #1
 804469e:	d1dd      	bne.n	804465c <_malloc_r+0x64>
 80446a0:	e7cf      	b.n	8044642 <_malloc_r+0x4a>
 80446a2:	bf00      	nop
 80446a4:	20000090 	.word	0x20000090
 80446a8:	20000094 	.word	0x20000094

080446ac <__sfputc_r>:
 80446ac:	6893      	ldr	r3, [r2, #8]
 80446ae:	3b01      	subs	r3, #1
 80446b0:	2b00      	cmp	r3, #0
 80446b2:	b410      	push	{r4}
 80446b4:	6093      	str	r3, [r2, #8]
 80446b6:	da08      	bge.n	80446ca <__sfputc_r+0x1e>
 80446b8:	6994      	ldr	r4, [r2, #24]
 80446ba:	42a3      	cmp	r3, r4
 80446bc:	db01      	blt.n	80446c2 <__sfputc_r+0x16>
 80446be:	290a      	cmp	r1, #10
 80446c0:	d103      	bne.n	80446ca <__sfputc_r+0x1e>
 80446c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80446c6:	f7ff bc69 	b.w	8043f9c <__swbuf_r>
 80446ca:	6813      	ldr	r3, [r2, #0]
 80446cc:	1c58      	adds	r0, r3, #1
 80446ce:	6010      	str	r0, [r2, #0]
 80446d0:	7019      	strb	r1, [r3, #0]
 80446d2:	4608      	mov	r0, r1
 80446d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80446d8:	4770      	bx	lr

080446da <__sfputs_r>:
 80446da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80446dc:	4606      	mov	r6, r0
 80446de:	460f      	mov	r7, r1
 80446e0:	4614      	mov	r4, r2
 80446e2:	18d5      	adds	r5, r2, r3
 80446e4:	42ac      	cmp	r4, r5
 80446e6:	d101      	bne.n	80446ec <__sfputs_r+0x12>
 80446e8:	2000      	movs	r0, #0
 80446ea:	e007      	b.n	80446fc <__sfputs_r+0x22>
 80446ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80446f0:	463a      	mov	r2, r7
 80446f2:	4630      	mov	r0, r6
 80446f4:	f7ff ffda 	bl	80446ac <__sfputc_r>
 80446f8:	1c43      	adds	r3, r0, #1
 80446fa:	d1f3      	bne.n	80446e4 <__sfputs_r+0xa>
 80446fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08044700 <_vfiprintf_r>:
 8044700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8044704:	460d      	mov	r5, r1
 8044706:	b09d      	sub	sp, #116	; 0x74
 8044708:	4614      	mov	r4, r2
 804470a:	4698      	mov	r8, r3
 804470c:	4606      	mov	r6, r0
 804470e:	b118      	cbz	r0, 8044718 <_vfiprintf_r+0x18>
 8044710:	6983      	ldr	r3, [r0, #24]
 8044712:	b90b      	cbnz	r3, 8044718 <_vfiprintf_r+0x18>
 8044714:	f7ff fe1c 	bl	8044350 <__sinit>
 8044718:	4b89      	ldr	r3, [pc, #548]	; (8044940 <_vfiprintf_r+0x240>)
 804471a:	429d      	cmp	r5, r3
 804471c:	d11b      	bne.n	8044756 <_vfiprintf_r+0x56>
 804471e:	6875      	ldr	r5, [r6, #4]
 8044720:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8044722:	07d9      	lsls	r1, r3, #31
 8044724:	d405      	bmi.n	8044732 <_vfiprintf_r+0x32>
 8044726:	89ab      	ldrh	r3, [r5, #12]
 8044728:	059a      	lsls	r2, r3, #22
 804472a:	d402      	bmi.n	8044732 <_vfiprintf_r+0x32>
 804472c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 804472e:	f7ff fead 	bl	804448c <__retarget_lock_acquire_recursive>
 8044732:	89ab      	ldrh	r3, [r5, #12]
 8044734:	071b      	lsls	r3, r3, #28
 8044736:	d501      	bpl.n	804473c <_vfiprintf_r+0x3c>
 8044738:	692b      	ldr	r3, [r5, #16]
 804473a:	b9eb      	cbnz	r3, 8044778 <_vfiprintf_r+0x78>
 804473c:	4629      	mov	r1, r5
 804473e:	4630      	mov	r0, r6
 8044740:	f7ff fc7e 	bl	8044040 <__swsetup_r>
 8044744:	b1c0      	cbz	r0, 8044778 <_vfiprintf_r+0x78>
 8044746:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8044748:	07dc      	lsls	r4, r3, #31
 804474a:	d50e      	bpl.n	804476a <_vfiprintf_r+0x6a>
 804474c:	f04f 30ff 	mov.w	r0, #4294967295
 8044750:	b01d      	add	sp, #116	; 0x74
 8044752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8044756:	4b7b      	ldr	r3, [pc, #492]	; (8044944 <_vfiprintf_r+0x244>)
 8044758:	429d      	cmp	r5, r3
 804475a:	d101      	bne.n	8044760 <_vfiprintf_r+0x60>
 804475c:	68b5      	ldr	r5, [r6, #8]
 804475e:	e7df      	b.n	8044720 <_vfiprintf_r+0x20>
 8044760:	4b79      	ldr	r3, [pc, #484]	; (8044948 <_vfiprintf_r+0x248>)
 8044762:	429d      	cmp	r5, r3
 8044764:	bf08      	it	eq
 8044766:	68f5      	ldreq	r5, [r6, #12]
 8044768:	e7da      	b.n	8044720 <_vfiprintf_r+0x20>
 804476a:	89ab      	ldrh	r3, [r5, #12]
 804476c:	0598      	lsls	r0, r3, #22
 804476e:	d4ed      	bmi.n	804474c <_vfiprintf_r+0x4c>
 8044770:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8044772:	f7ff fe8c 	bl	804448e <__retarget_lock_release_recursive>
 8044776:	e7e9      	b.n	804474c <_vfiprintf_r+0x4c>
 8044778:	2300      	movs	r3, #0
 804477a:	9309      	str	r3, [sp, #36]	; 0x24
 804477c:	2320      	movs	r3, #32
 804477e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8044782:	f8cd 800c 	str.w	r8, [sp, #12]
 8044786:	2330      	movs	r3, #48	; 0x30
 8044788:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 804494c <_vfiprintf_r+0x24c>
 804478c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8044790:	f04f 0901 	mov.w	r9, #1
 8044794:	4623      	mov	r3, r4
 8044796:	469a      	mov	sl, r3
 8044798:	f813 2b01 	ldrb.w	r2, [r3], #1
 804479c:	b10a      	cbz	r2, 80447a2 <_vfiprintf_r+0xa2>
 804479e:	2a25      	cmp	r2, #37	; 0x25
 80447a0:	d1f9      	bne.n	8044796 <_vfiprintf_r+0x96>
 80447a2:	ebba 0b04 	subs.w	fp, sl, r4
 80447a6:	d00b      	beq.n	80447c0 <_vfiprintf_r+0xc0>
 80447a8:	465b      	mov	r3, fp
 80447aa:	4622      	mov	r2, r4
 80447ac:	4629      	mov	r1, r5
 80447ae:	4630      	mov	r0, r6
 80447b0:	f7ff ff93 	bl	80446da <__sfputs_r>
 80447b4:	3001      	adds	r0, #1
 80447b6:	f000 80aa 	beq.w	804490e <_vfiprintf_r+0x20e>
 80447ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80447bc:	445a      	add	r2, fp
 80447be:	9209      	str	r2, [sp, #36]	; 0x24
 80447c0:	f89a 3000 	ldrb.w	r3, [sl]
 80447c4:	2b00      	cmp	r3, #0
 80447c6:	f000 80a2 	beq.w	804490e <_vfiprintf_r+0x20e>
 80447ca:	2300      	movs	r3, #0
 80447cc:	f04f 32ff 	mov.w	r2, #4294967295
 80447d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80447d4:	f10a 0a01 	add.w	sl, sl, #1
 80447d8:	9304      	str	r3, [sp, #16]
 80447da:	9307      	str	r3, [sp, #28]
 80447dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80447e0:	931a      	str	r3, [sp, #104]	; 0x68
 80447e2:	4654      	mov	r4, sl
 80447e4:	2205      	movs	r2, #5
 80447e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80447ea:	4858      	ldr	r0, [pc, #352]	; (804494c <_vfiprintf_r+0x24c>)
 80447ec:	f7fb fd28 	bl	8040240 <memchr>
 80447f0:	9a04      	ldr	r2, [sp, #16]
 80447f2:	b9d8      	cbnz	r0, 804482c <_vfiprintf_r+0x12c>
 80447f4:	06d1      	lsls	r1, r2, #27
 80447f6:	bf44      	itt	mi
 80447f8:	2320      	movmi	r3, #32
 80447fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80447fe:	0713      	lsls	r3, r2, #28
 8044800:	bf44      	itt	mi
 8044802:	232b      	movmi	r3, #43	; 0x2b
 8044804:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8044808:	f89a 3000 	ldrb.w	r3, [sl]
 804480c:	2b2a      	cmp	r3, #42	; 0x2a
 804480e:	d015      	beq.n	804483c <_vfiprintf_r+0x13c>
 8044810:	9a07      	ldr	r2, [sp, #28]
 8044812:	4654      	mov	r4, sl
 8044814:	2000      	movs	r0, #0
 8044816:	f04f 0c0a 	mov.w	ip, #10
 804481a:	4621      	mov	r1, r4
 804481c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8044820:	3b30      	subs	r3, #48	; 0x30
 8044822:	2b09      	cmp	r3, #9
 8044824:	d94e      	bls.n	80448c4 <_vfiprintf_r+0x1c4>
 8044826:	b1b0      	cbz	r0, 8044856 <_vfiprintf_r+0x156>
 8044828:	9207      	str	r2, [sp, #28]
 804482a:	e014      	b.n	8044856 <_vfiprintf_r+0x156>
 804482c:	eba0 0308 	sub.w	r3, r0, r8
 8044830:	fa09 f303 	lsl.w	r3, r9, r3
 8044834:	4313      	orrs	r3, r2
 8044836:	9304      	str	r3, [sp, #16]
 8044838:	46a2      	mov	sl, r4
 804483a:	e7d2      	b.n	80447e2 <_vfiprintf_r+0xe2>
 804483c:	9b03      	ldr	r3, [sp, #12]
 804483e:	1d19      	adds	r1, r3, #4
 8044840:	681b      	ldr	r3, [r3, #0]
 8044842:	9103      	str	r1, [sp, #12]
 8044844:	2b00      	cmp	r3, #0
 8044846:	bfbb      	ittet	lt
 8044848:	425b      	neglt	r3, r3
 804484a:	f042 0202 	orrlt.w	r2, r2, #2
 804484e:	9307      	strge	r3, [sp, #28]
 8044850:	9307      	strlt	r3, [sp, #28]
 8044852:	bfb8      	it	lt
 8044854:	9204      	strlt	r2, [sp, #16]
 8044856:	7823      	ldrb	r3, [r4, #0]
 8044858:	2b2e      	cmp	r3, #46	; 0x2e
 804485a:	d10c      	bne.n	8044876 <_vfiprintf_r+0x176>
 804485c:	7863      	ldrb	r3, [r4, #1]
 804485e:	2b2a      	cmp	r3, #42	; 0x2a
 8044860:	d135      	bne.n	80448ce <_vfiprintf_r+0x1ce>
 8044862:	9b03      	ldr	r3, [sp, #12]
 8044864:	1d1a      	adds	r2, r3, #4
 8044866:	681b      	ldr	r3, [r3, #0]
 8044868:	9203      	str	r2, [sp, #12]
 804486a:	2b00      	cmp	r3, #0
 804486c:	bfb8      	it	lt
 804486e:	f04f 33ff 	movlt.w	r3, #4294967295
 8044872:	3402      	adds	r4, #2
 8044874:	9305      	str	r3, [sp, #20]
 8044876:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 804495c <_vfiprintf_r+0x25c>
 804487a:	7821      	ldrb	r1, [r4, #0]
 804487c:	2203      	movs	r2, #3
 804487e:	4650      	mov	r0, sl
 8044880:	f7fb fcde 	bl	8040240 <memchr>
 8044884:	b140      	cbz	r0, 8044898 <_vfiprintf_r+0x198>
 8044886:	2340      	movs	r3, #64	; 0x40
 8044888:	eba0 000a 	sub.w	r0, r0, sl
 804488c:	fa03 f000 	lsl.w	r0, r3, r0
 8044890:	9b04      	ldr	r3, [sp, #16]
 8044892:	4303      	orrs	r3, r0
 8044894:	3401      	adds	r4, #1
 8044896:	9304      	str	r3, [sp, #16]
 8044898:	f814 1b01 	ldrb.w	r1, [r4], #1
 804489c:	482c      	ldr	r0, [pc, #176]	; (8044950 <_vfiprintf_r+0x250>)
 804489e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80448a2:	2206      	movs	r2, #6
 80448a4:	f7fb fccc 	bl	8040240 <memchr>
 80448a8:	2800      	cmp	r0, #0
 80448aa:	d03f      	beq.n	804492c <_vfiprintf_r+0x22c>
 80448ac:	4b29      	ldr	r3, [pc, #164]	; (8044954 <_vfiprintf_r+0x254>)
 80448ae:	bb1b      	cbnz	r3, 80448f8 <_vfiprintf_r+0x1f8>
 80448b0:	9b03      	ldr	r3, [sp, #12]
 80448b2:	3307      	adds	r3, #7
 80448b4:	f023 0307 	bic.w	r3, r3, #7
 80448b8:	3308      	adds	r3, #8
 80448ba:	9303      	str	r3, [sp, #12]
 80448bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80448be:	443b      	add	r3, r7
 80448c0:	9309      	str	r3, [sp, #36]	; 0x24
 80448c2:	e767      	b.n	8044794 <_vfiprintf_r+0x94>
 80448c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80448c8:	460c      	mov	r4, r1
 80448ca:	2001      	movs	r0, #1
 80448cc:	e7a5      	b.n	804481a <_vfiprintf_r+0x11a>
 80448ce:	2300      	movs	r3, #0
 80448d0:	3401      	adds	r4, #1
 80448d2:	9305      	str	r3, [sp, #20]
 80448d4:	4619      	mov	r1, r3
 80448d6:	f04f 0c0a 	mov.w	ip, #10
 80448da:	4620      	mov	r0, r4
 80448dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80448e0:	3a30      	subs	r2, #48	; 0x30
 80448e2:	2a09      	cmp	r2, #9
 80448e4:	d903      	bls.n	80448ee <_vfiprintf_r+0x1ee>
 80448e6:	2b00      	cmp	r3, #0
 80448e8:	d0c5      	beq.n	8044876 <_vfiprintf_r+0x176>
 80448ea:	9105      	str	r1, [sp, #20]
 80448ec:	e7c3      	b.n	8044876 <_vfiprintf_r+0x176>
 80448ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80448f2:	4604      	mov	r4, r0
 80448f4:	2301      	movs	r3, #1
 80448f6:	e7f0      	b.n	80448da <_vfiprintf_r+0x1da>
 80448f8:	ab03      	add	r3, sp, #12
 80448fa:	9300      	str	r3, [sp, #0]
 80448fc:	462a      	mov	r2, r5
 80448fe:	4b16      	ldr	r3, [pc, #88]	; (8044958 <_vfiprintf_r+0x258>)
 8044900:	a904      	add	r1, sp, #16
 8044902:	4630      	mov	r0, r6
 8044904:	f3af 8000 	nop.w
 8044908:	4607      	mov	r7, r0
 804490a:	1c78      	adds	r0, r7, #1
 804490c:	d1d6      	bne.n	80448bc <_vfiprintf_r+0x1bc>
 804490e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8044910:	07d9      	lsls	r1, r3, #31
 8044912:	d405      	bmi.n	8044920 <_vfiprintf_r+0x220>
 8044914:	89ab      	ldrh	r3, [r5, #12]
 8044916:	059a      	lsls	r2, r3, #22
 8044918:	d402      	bmi.n	8044920 <_vfiprintf_r+0x220>
 804491a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 804491c:	f7ff fdb7 	bl	804448e <__retarget_lock_release_recursive>
 8044920:	89ab      	ldrh	r3, [r5, #12]
 8044922:	065b      	lsls	r3, r3, #25
 8044924:	f53f af12 	bmi.w	804474c <_vfiprintf_r+0x4c>
 8044928:	9809      	ldr	r0, [sp, #36]	; 0x24
 804492a:	e711      	b.n	8044750 <_vfiprintf_r+0x50>
 804492c:	ab03      	add	r3, sp, #12
 804492e:	9300      	str	r3, [sp, #0]
 8044930:	462a      	mov	r2, r5
 8044932:	4b09      	ldr	r3, [pc, #36]	; (8044958 <_vfiprintf_r+0x258>)
 8044934:	a904      	add	r1, sp, #16
 8044936:	4630      	mov	r0, r6
 8044938:	f000 f880 	bl	8044a3c <_printf_i>
 804493c:	e7e4      	b.n	8044908 <_vfiprintf_r+0x208>
 804493e:	bf00      	nop
 8044940:	08044ee0 	.word	0x08044ee0
 8044944:	08044f00 	.word	0x08044f00
 8044948:	08044ec0 	.word	0x08044ec0
 804494c:	08044f20 	.word	0x08044f20
 8044950:	08044f2a 	.word	0x08044f2a
 8044954:	00000000 	.word	0x00000000
 8044958:	080446db 	.word	0x080446db
 804495c:	08044f26 	.word	0x08044f26

08044960 <_printf_common>:
 8044960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8044964:	4616      	mov	r6, r2
 8044966:	4699      	mov	r9, r3
 8044968:	688a      	ldr	r2, [r1, #8]
 804496a:	690b      	ldr	r3, [r1, #16]
 804496c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8044970:	4293      	cmp	r3, r2
 8044972:	bfb8      	it	lt
 8044974:	4613      	movlt	r3, r2
 8044976:	6033      	str	r3, [r6, #0]
 8044978:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 804497c:	4607      	mov	r7, r0
 804497e:	460c      	mov	r4, r1
 8044980:	b10a      	cbz	r2, 8044986 <_printf_common+0x26>
 8044982:	3301      	adds	r3, #1
 8044984:	6033      	str	r3, [r6, #0]
 8044986:	6823      	ldr	r3, [r4, #0]
 8044988:	0699      	lsls	r1, r3, #26
 804498a:	bf42      	ittt	mi
 804498c:	6833      	ldrmi	r3, [r6, #0]
 804498e:	3302      	addmi	r3, #2
 8044990:	6033      	strmi	r3, [r6, #0]
 8044992:	6825      	ldr	r5, [r4, #0]
 8044994:	f015 0506 	ands.w	r5, r5, #6
 8044998:	d106      	bne.n	80449a8 <_printf_common+0x48>
 804499a:	f104 0a19 	add.w	sl, r4, #25
 804499e:	68e3      	ldr	r3, [r4, #12]
 80449a0:	6832      	ldr	r2, [r6, #0]
 80449a2:	1a9b      	subs	r3, r3, r2
 80449a4:	42ab      	cmp	r3, r5
 80449a6:	dc26      	bgt.n	80449f6 <_printf_common+0x96>
 80449a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80449ac:	1e13      	subs	r3, r2, #0
 80449ae:	6822      	ldr	r2, [r4, #0]
 80449b0:	bf18      	it	ne
 80449b2:	2301      	movne	r3, #1
 80449b4:	0692      	lsls	r2, r2, #26
 80449b6:	d42b      	bmi.n	8044a10 <_printf_common+0xb0>
 80449b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80449bc:	4649      	mov	r1, r9
 80449be:	4638      	mov	r0, r7
 80449c0:	47c0      	blx	r8
 80449c2:	3001      	adds	r0, #1
 80449c4:	d01e      	beq.n	8044a04 <_printf_common+0xa4>
 80449c6:	6823      	ldr	r3, [r4, #0]
 80449c8:	68e5      	ldr	r5, [r4, #12]
 80449ca:	6832      	ldr	r2, [r6, #0]
 80449cc:	f003 0306 	and.w	r3, r3, #6
 80449d0:	2b04      	cmp	r3, #4
 80449d2:	bf08      	it	eq
 80449d4:	1aad      	subeq	r5, r5, r2
 80449d6:	68a3      	ldr	r3, [r4, #8]
 80449d8:	6922      	ldr	r2, [r4, #16]
 80449da:	bf0c      	ite	eq
 80449dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80449e0:	2500      	movne	r5, #0
 80449e2:	4293      	cmp	r3, r2
 80449e4:	bfc4      	itt	gt
 80449e6:	1a9b      	subgt	r3, r3, r2
 80449e8:	18ed      	addgt	r5, r5, r3
 80449ea:	2600      	movs	r6, #0
 80449ec:	341a      	adds	r4, #26
 80449ee:	42b5      	cmp	r5, r6
 80449f0:	d11a      	bne.n	8044a28 <_printf_common+0xc8>
 80449f2:	2000      	movs	r0, #0
 80449f4:	e008      	b.n	8044a08 <_printf_common+0xa8>
 80449f6:	2301      	movs	r3, #1
 80449f8:	4652      	mov	r2, sl
 80449fa:	4649      	mov	r1, r9
 80449fc:	4638      	mov	r0, r7
 80449fe:	47c0      	blx	r8
 8044a00:	3001      	adds	r0, #1
 8044a02:	d103      	bne.n	8044a0c <_printf_common+0xac>
 8044a04:	f04f 30ff 	mov.w	r0, #4294967295
 8044a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8044a0c:	3501      	adds	r5, #1
 8044a0e:	e7c6      	b.n	804499e <_printf_common+0x3e>
 8044a10:	18e1      	adds	r1, r4, r3
 8044a12:	1c5a      	adds	r2, r3, #1
 8044a14:	2030      	movs	r0, #48	; 0x30
 8044a16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8044a1a:	4422      	add	r2, r4
 8044a1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8044a20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8044a24:	3302      	adds	r3, #2
 8044a26:	e7c7      	b.n	80449b8 <_printf_common+0x58>
 8044a28:	2301      	movs	r3, #1
 8044a2a:	4622      	mov	r2, r4
 8044a2c:	4649      	mov	r1, r9
 8044a2e:	4638      	mov	r0, r7
 8044a30:	47c0      	blx	r8
 8044a32:	3001      	adds	r0, #1
 8044a34:	d0e6      	beq.n	8044a04 <_printf_common+0xa4>
 8044a36:	3601      	adds	r6, #1
 8044a38:	e7d9      	b.n	80449ee <_printf_common+0x8e>
	...

08044a3c <_printf_i>:
 8044a3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8044a40:	460c      	mov	r4, r1
 8044a42:	4691      	mov	r9, r2
 8044a44:	7e27      	ldrb	r7, [r4, #24]
 8044a46:	990c      	ldr	r1, [sp, #48]	; 0x30
 8044a48:	2f78      	cmp	r7, #120	; 0x78
 8044a4a:	4680      	mov	r8, r0
 8044a4c:	469a      	mov	sl, r3
 8044a4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8044a52:	d807      	bhi.n	8044a64 <_printf_i+0x28>
 8044a54:	2f62      	cmp	r7, #98	; 0x62
 8044a56:	d80a      	bhi.n	8044a6e <_printf_i+0x32>
 8044a58:	2f00      	cmp	r7, #0
 8044a5a:	f000 80d8 	beq.w	8044c0e <_printf_i+0x1d2>
 8044a5e:	2f58      	cmp	r7, #88	; 0x58
 8044a60:	f000 80a3 	beq.w	8044baa <_printf_i+0x16e>
 8044a64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8044a68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8044a6c:	e03a      	b.n	8044ae4 <_printf_i+0xa8>
 8044a6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8044a72:	2b15      	cmp	r3, #21
 8044a74:	d8f6      	bhi.n	8044a64 <_printf_i+0x28>
 8044a76:	a001      	add	r0, pc, #4	; (adr r0, 8044a7c <_printf_i+0x40>)
 8044a78:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8044a7c:	08044ad5 	.word	0x08044ad5
 8044a80:	08044ae9 	.word	0x08044ae9
 8044a84:	08044a65 	.word	0x08044a65
 8044a88:	08044a65 	.word	0x08044a65
 8044a8c:	08044a65 	.word	0x08044a65
 8044a90:	08044a65 	.word	0x08044a65
 8044a94:	08044ae9 	.word	0x08044ae9
 8044a98:	08044a65 	.word	0x08044a65
 8044a9c:	08044a65 	.word	0x08044a65
 8044aa0:	08044a65 	.word	0x08044a65
 8044aa4:	08044a65 	.word	0x08044a65
 8044aa8:	08044bf5 	.word	0x08044bf5
 8044aac:	08044b19 	.word	0x08044b19
 8044ab0:	08044bd7 	.word	0x08044bd7
 8044ab4:	08044a65 	.word	0x08044a65
 8044ab8:	08044a65 	.word	0x08044a65
 8044abc:	08044c17 	.word	0x08044c17
 8044ac0:	08044a65 	.word	0x08044a65
 8044ac4:	08044b19 	.word	0x08044b19
 8044ac8:	08044a65 	.word	0x08044a65
 8044acc:	08044a65 	.word	0x08044a65
 8044ad0:	08044bdf 	.word	0x08044bdf
 8044ad4:	680b      	ldr	r3, [r1, #0]
 8044ad6:	1d1a      	adds	r2, r3, #4
 8044ad8:	681b      	ldr	r3, [r3, #0]
 8044ada:	600a      	str	r2, [r1, #0]
 8044adc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8044ae0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8044ae4:	2301      	movs	r3, #1
 8044ae6:	e0a3      	b.n	8044c30 <_printf_i+0x1f4>
 8044ae8:	6825      	ldr	r5, [r4, #0]
 8044aea:	6808      	ldr	r0, [r1, #0]
 8044aec:	062e      	lsls	r6, r5, #24
 8044aee:	f100 0304 	add.w	r3, r0, #4
 8044af2:	d50a      	bpl.n	8044b0a <_printf_i+0xce>
 8044af4:	6805      	ldr	r5, [r0, #0]
 8044af6:	600b      	str	r3, [r1, #0]
 8044af8:	2d00      	cmp	r5, #0
 8044afa:	da03      	bge.n	8044b04 <_printf_i+0xc8>
 8044afc:	232d      	movs	r3, #45	; 0x2d
 8044afe:	426d      	negs	r5, r5
 8044b00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8044b04:	485e      	ldr	r0, [pc, #376]	; (8044c80 <_printf_i+0x244>)
 8044b06:	230a      	movs	r3, #10
 8044b08:	e019      	b.n	8044b3e <_printf_i+0x102>
 8044b0a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8044b0e:	6805      	ldr	r5, [r0, #0]
 8044b10:	600b      	str	r3, [r1, #0]
 8044b12:	bf18      	it	ne
 8044b14:	b22d      	sxthne	r5, r5
 8044b16:	e7ef      	b.n	8044af8 <_printf_i+0xbc>
 8044b18:	680b      	ldr	r3, [r1, #0]
 8044b1a:	6825      	ldr	r5, [r4, #0]
 8044b1c:	1d18      	adds	r0, r3, #4
 8044b1e:	6008      	str	r0, [r1, #0]
 8044b20:	0628      	lsls	r0, r5, #24
 8044b22:	d501      	bpl.n	8044b28 <_printf_i+0xec>
 8044b24:	681d      	ldr	r5, [r3, #0]
 8044b26:	e002      	b.n	8044b2e <_printf_i+0xf2>
 8044b28:	0669      	lsls	r1, r5, #25
 8044b2a:	d5fb      	bpl.n	8044b24 <_printf_i+0xe8>
 8044b2c:	881d      	ldrh	r5, [r3, #0]
 8044b2e:	4854      	ldr	r0, [pc, #336]	; (8044c80 <_printf_i+0x244>)
 8044b30:	2f6f      	cmp	r7, #111	; 0x6f
 8044b32:	bf0c      	ite	eq
 8044b34:	2308      	moveq	r3, #8
 8044b36:	230a      	movne	r3, #10
 8044b38:	2100      	movs	r1, #0
 8044b3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8044b3e:	6866      	ldr	r6, [r4, #4]
 8044b40:	60a6      	str	r6, [r4, #8]
 8044b42:	2e00      	cmp	r6, #0
 8044b44:	bfa2      	ittt	ge
 8044b46:	6821      	ldrge	r1, [r4, #0]
 8044b48:	f021 0104 	bicge.w	r1, r1, #4
 8044b4c:	6021      	strge	r1, [r4, #0]
 8044b4e:	b90d      	cbnz	r5, 8044b54 <_printf_i+0x118>
 8044b50:	2e00      	cmp	r6, #0
 8044b52:	d04d      	beq.n	8044bf0 <_printf_i+0x1b4>
 8044b54:	4616      	mov	r6, r2
 8044b56:	fbb5 f1f3 	udiv	r1, r5, r3
 8044b5a:	fb03 5711 	mls	r7, r3, r1, r5
 8044b5e:	5dc7      	ldrb	r7, [r0, r7]
 8044b60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8044b64:	462f      	mov	r7, r5
 8044b66:	42bb      	cmp	r3, r7
 8044b68:	460d      	mov	r5, r1
 8044b6a:	d9f4      	bls.n	8044b56 <_printf_i+0x11a>
 8044b6c:	2b08      	cmp	r3, #8
 8044b6e:	d10b      	bne.n	8044b88 <_printf_i+0x14c>
 8044b70:	6823      	ldr	r3, [r4, #0]
 8044b72:	07df      	lsls	r7, r3, #31
 8044b74:	d508      	bpl.n	8044b88 <_printf_i+0x14c>
 8044b76:	6923      	ldr	r3, [r4, #16]
 8044b78:	6861      	ldr	r1, [r4, #4]
 8044b7a:	4299      	cmp	r1, r3
 8044b7c:	bfde      	ittt	le
 8044b7e:	2330      	movle	r3, #48	; 0x30
 8044b80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8044b84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8044b88:	1b92      	subs	r2, r2, r6
 8044b8a:	6122      	str	r2, [r4, #16]
 8044b8c:	f8cd a000 	str.w	sl, [sp]
 8044b90:	464b      	mov	r3, r9
 8044b92:	aa03      	add	r2, sp, #12
 8044b94:	4621      	mov	r1, r4
 8044b96:	4640      	mov	r0, r8
 8044b98:	f7ff fee2 	bl	8044960 <_printf_common>
 8044b9c:	3001      	adds	r0, #1
 8044b9e:	d14c      	bne.n	8044c3a <_printf_i+0x1fe>
 8044ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8044ba4:	b004      	add	sp, #16
 8044ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8044baa:	4835      	ldr	r0, [pc, #212]	; (8044c80 <_printf_i+0x244>)
 8044bac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8044bb0:	6823      	ldr	r3, [r4, #0]
 8044bb2:	680e      	ldr	r6, [r1, #0]
 8044bb4:	061f      	lsls	r7, r3, #24
 8044bb6:	f856 5b04 	ldr.w	r5, [r6], #4
 8044bba:	600e      	str	r6, [r1, #0]
 8044bbc:	d514      	bpl.n	8044be8 <_printf_i+0x1ac>
 8044bbe:	07d9      	lsls	r1, r3, #31
 8044bc0:	bf44      	itt	mi
 8044bc2:	f043 0320 	orrmi.w	r3, r3, #32
 8044bc6:	6023      	strmi	r3, [r4, #0]
 8044bc8:	b91d      	cbnz	r5, 8044bd2 <_printf_i+0x196>
 8044bca:	6823      	ldr	r3, [r4, #0]
 8044bcc:	f023 0320 	bic.w	r3, r3, #32
 8044bd0:	6023      	str	r3, [r4, #0]
 8044bd2:	2310      	movs	r3, #16
 8044bd4:	e7b0      	b.n	8044b38 <_printf_i+0xfc>
 8044bd6:	6823      	ldr	r3, [r4, #0]
 8044bd8:	f043 0320 	orr.w	r3, r3, #32
 8044bdc:	6023      	str	r3, [r4, #0]
 8044bde:	2378      	movs	r3, #120	; 0x78
 8044be0:	4828      	ldr	r0, [pc, #160]	; (8044c84 <_printf_i+0x248>)
 8044be2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8044be6:	e7e3      	b.n	8044bb0 <_printf_i+0x174>
 8044be8:	065e      	lsls	r6, r3, #25
 8044bea:	bf48      	it	mi
 8044bec:	b2ad      	uxthmi	r5, r5
 8044bee:	e7e6      	b.n	8044bbe <_printf_i+0x182>
 8044bf0:	4616      	mov	r6, r2
 8044bf2:	e7bb      	b.n	8044b6c <_printf_i+0x130>
 8044bf4:	680b      	ldr	r3, [r1, #0]
 8044bf6:	6826      	ldr	r6, [r4, #0]
 8044bf8:	6960      	ldr	r0, [r4, #20]
 8044bfa:	1d1d      	adds	r5, r3, #4
 8044bfc:	600d      	str	r5, [r1, #0]
 8044bfe:	0635      	lsls	r5, r6, #24
 8044c00:	681b      	ldr	r3, [r3, #0]
 8044c02:	d501      	bpl.n	8044c08 <_printf_i+0x1cc>
 8044c04:	6018      	str	r0, [r3, #0]
 8044c06:	e002      	b.n	8044c0e <_printf_i+0x1d2>
 8044c08:	0671      	lsls	r1, r6, #25
 8044c0a:	d5fb      	bpl.n	8044c04 <_printf_i+0x1c8>
 8044c0c:	8018      	strh	r0, [r3, #0]
 8044c0e:	2300      	movs	r3, #0
 8044c10:	6123      	str	r3, [r4, #16]
 8044c12:	4616      	mov	r6, r2
 8044c14:	e7ba      	b.n	8044b8c <_printf_i+0x150>
 8044c16:	680b      	ldr	r3, [r1, #0]
 8044c18:	1d1a      	adds	r2, r3, #4
 8044c1a:	600a      	str	r2, [r1, #0]
 8044c1c:	681e      	ldr	r6, [r3, #0]
 8044c1e:	6862      	ldr	r2, [r4, #4]
 8044c20:	2100      	movs	r1, #0
 8044c22:	4630      	mov	r0, r6
 8044c24:	f7fb fb0c 	bl	8040240 <memchr>
 8044c28:	b108      	cbz	r0, 8044c2e <_printf_i+0x1f2>
 8044c2a:	1b80      	subs	r0, r0, r6
 8044c2c:	6060      	str	r0, [r4, #4]
 8044c2e:	6863      	ldr	r3, [r4, #4]
 8044c30:	6123      	str	r3, [r4, #16]
 8044c32:	2300      	movs	r3, #0
 8044c34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8044c38:	e7a8      	b.n	8044b8c <_printf_i+0x150>
 8044c3a:	6923      	ldr	r3, [r4, #16]
 8044c3c:	4632      	mov	r2, r6
 8044c3e:	4649      	mov	r1, r9
 8044c40:	4640      	mov	r0, r8
 8044c42:	47d0      	blx	sl
 8044c44:	3001      	adds	r0, #1
 8044c46:	d0ab      	beq.n	8044ba0 <_printf_i+0x164>
 8044c48:	6823      	ldr	r3, [r4, #0]
 8044c4a:	079b      	lsls	r3, r3, #30
 8044c4c:	d413      	bmi.n	8044c76 <_printf_i+0x23a>
 8044c4e:	68e0      	ldr	r0, [r4, #12]
 8044c50:	9b03      	ldr	r3, [sp, #12]
 8044c52:	4298      	cmp	r0, r3
 8044c54:	bfb8      	it	lt
 8044c56:	4618      	movlt	r0, r3
 8044c58:	e7a4      	b.n	8044ba4 <_printf_i+0x168>
 8044c5a:	2301      	movs	r3, #1
 8044c5c:	4632      	mov	r2, r6
 8044c5e:	4649      	mov	r1, r9
 8044c60:	4640      	mov	r0, r8
 8044c62:	47d0      	blx	sl
 8044c64:	3001      	adds	r0, #1
 8044c66:	d09b      	beq.n	8044ba0 <_printf_i+0x164>
 8044c68:	3501      	adds	r5, #1
 8044c6a:	68e3      	ldr	r3, [r4, #12]
 8044c6c:	9903      	ldr	r1, [sp, #12]
 8044c6e:	1a5b      	subs	r3, r3, r1
 8044c70:	42ab      	cmp	r3, r5
 8044c72:	dcf2      	bgt.n	8044c5a <_printf_i+0x21e>
 8044c74:	e7eb      	b.n	8044c4e <_printf_i+0x212>
 8044c76:	2500      	movs	r5, #0
 8044c78:	f104 0619 	add.w	r6, r4, #25
 8044c7c:	e7f5      	b.n	8044c6a <_printf_i+0x22e>
 8044c7e:	bf00      	nop
 8044c80:	08044f31 	.word	0x08044f31
 8044c84:	08044f42 	.word	0x08044f42

08044c88 <_sbrk_r>:
 8044c88:	b538      	push	{r3, r4, r5, lr}
 8044c8a:	4d06      	ldr	r5, [pc, #24]	; (8044ca4 <_sbrk_r+0x1c>)
 8044c8c:	2300      	movs	r3, #0
 8044c8e:	4604      	mov	r4, r0
 8044c90:	4608      	mov	r0, r1
 8044c92:	602b      	str	r3, [r5, #0]
 8044c94:	f7fc f802 	bl	8040c9c <_sbrk>
 8044c98:	1c43      	adds	r3, r0, #1
 8044c9a:	d102      	bne.n	8044ca2 <_sbrk_r+0x1a>
 8044c9c:	682b      	ldr	r3, [r5, #0]
 8044c9e:	b103      	cbz	r3, 8044ca2 <_sbrk_r+0x1a>
 8044ca0:	6023      	str	r3, [r4, #0]
 8044ca2:	bd38      	pop	{r3, r4, r5, pc}
 8044ca4:	200001d0 	.word	0x200001d0

08044ca8 <__sread>:
 8044ca8:	b510      	push	{r4, lr}
 8044caa:	460c      	mov	r4, r1
 8044cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8044cb0:	f000 f8a0 	bl	8044df4 <_read_r>
 8044cb4:	2800      	cmp	r0, #0
 8044cb6:	bfab      	itete	ge
 8044cb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8044cba:	89a3      	ldrhlt	r3, [r4, #12]
 8044cbc:	181b      	addge	r3, r3, r0
 8044cbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8044cc2:	bfac      	ite	ge
 8044cc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8044cc6:	81a3      	strhlt	r3, [r4, #12]
 8044cc8:	bd10      	pop	{r4, pc}

08044cca <__swrite>:
 8044cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8044cce:	461f      	mov	r7, r3
 8044cd0:	898b      	ldrh	r3, [r1, #12]
 8044cd2:	05db      	lsls	r3, r3, #23
 8044cd4:	4605      	mov	r5, r0
 8044cd6:	460c      	mov	r4, r1
 8044cd8:	4616      	mov	r6, r2
 8044cda:	d505      	bpl.n	8044ce8 <__swrite+0x1e>
 8044cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8044ce0:	2302      	movs	r3, #2
 8044ce2:	2200      	movs	r2, #0
 8044ce4:	f000 f868 	bl	8044db8 <_lseek_r>
 8044ce8:	89a3      	ldrh	r3, [r4, #12]
 8044cea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8044cee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8044cf2:	81a3      	strh	r3, [r4, #12]
 8044cf4:	4632      	mov	r2, r6
 8044cf6:	463b      	mov	r3, r7
 8044cf8:	4628      	mov	r0, r5
 8044cfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8044cfe:	f000 b817 	b.w	8044d30 <_write_r>

08044d02 <__sseek>:
 8044d02:	b510      	push	{r4, lr}
 8044d04:	460c      	mov	r4, r1
 8044d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8044d0a:	f000 f855 	bl	8044db8 <_lseek_r>
 8044d0e:	1c43      	adds	r3, r0, #1
 8044d10:	89a3      	ldrh	r3, [r4, #12]
 8044d12:	bf15      	itete	ne
 8044d14:	6560      	strne	r0, [r4, #84]	; 0x54
 8044d16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8044d1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8044d1e:	81a3      	strheq	r3, [r4, #12]
 8044d20:	bf18      	it	ne
 8044d22:	81a3      	strhne	r3, [r4, #12]
 8044d24:	bd10      	pop	{r4, pc}

08044d26 <__sclose>:
 8044d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8044d2a:	f000 b813 	b.w	8044d54 <_close_r>
	...

08044d30 <_write_r>:
 8044d30:	b538      	push	{r3, r4, r5, lr}
 8044d32:	4d07      	ldr	r5, [pc, #28]	; (8044d50 <_write_r+0x20>)
 8044d34:	4604      	mov	r4, r0
 8044d36:	4608      	mov	r0, r1
 8044d38:	4611      	mov	r1, r2
 8044d3a:	2200      	movs	r2, #0
 8044d3c:	602a      	str	r2, [r5, #0]
 8044d3e:	461a      	mov	r2, r3
 8044d40:	f7fb ff5b 	bl	8040bfa <_write>
 8044d44:	1c43      	adds	r3, r0, #1
 8044d46:	d102      	bne.n	8044d4e <_write_r+0x1e>
 8044d48:	682b      	ldr	r3, [r5, #0]
 8044d4a:	b103      	cbz	r3, 8044d4e <_write_r+0x1e>
 8044d4c:	6023      	str	r3, [r4, #0]
 8044d4e:	bd38      	pop	{r3, r4, r5, pc}
 8044d50:	200001d0 	.word	0x200001d0

08044d54 <_close_r>:
 8044d54:	b538      	push	{r3, r4, r5, lr}
 8044d56:	4d06      	ldr	r5, [pc, #24]	; (8044d70 <_close_r+0x1c>)
 8044d58:	2300      	movs	r3, #0
 8044d5a:	4604      	mov	r4, r0
 8044d5c:	4608      	mov	r0, r1
 8044d5e:	602b      	str	r3, [r5, #0]
 8044d60:	f7fb ff67 	bl	8040c32 <_close>
 8044d64:	1c43      	adds	r3, r0, #1
 8044d66:	d102      	bne.n	8044d6e <_close_r+0x1a>
 8044d68:	682b      	ldr	r3, [r5, #0]
 8044d6a:	b103      	cbz	r3, 8044d6e <_close_r+0x1a>
 8044d6c:	6023      	str	r3, [r4, #0]
 8044d6e:	bd38      	pop	{r3, r4, r5, pc}
 8044d70:	200001d0 	.word	0x200001d0

08044d74 <_fstat_r>:
 8044d74:	b538      	push	{r3, r4, r5, lr}
 8044d76:	4d07      	ldr	r5, [pc, #28]	; (8044d94 <_fstat_r+0x20>)
 8044d78:	2300      	movs	r3, #0
 8044d7a:	4604      	mov	r4, r0
 8044d7c:	4608      	mov	r0, r1
 8044d7e:	4611      	mov	r1, r2
 8044d80:	602b      	str	r3, [r5, #0]
 8044d82:	f7fb ff62 	bl	8040c4a <_fstat>
 8044d86:	1c43      	adds	r3, r0, #1
 8044d88:	d102      	bne.n	8044d90 <_fstat_r+0x1c>
 8044d8a:	682b      	ldr	r3, [r5, #0]
 8044d8c:	b103      	cbz	r3, 8044d90 <_fstat_r+0x1c>
 8044d8e:	6023      	str	r3, [r4, #0]
 8044d90:	bd38      	pop	{r3, r4, r5, pc}
 8044d92:	bf00      	nop
 8044d94:	200001d0 	.word	0x200001d0

08044d98 <_isatty_r>:
 8044d98:	b538      	push	{r3, r4, r5, lr}
 8044d9a:	4d06      	ldr	r5, [pc, #24]	; (8044db4 <_isatty_r+0x1c>)
 8044d9c:	2300      	movs	r3, #0
 8044d9e:	4604      	mov	r4, r0
 8044da0:	4608      	mov	r0, r1
 8044da2:	602b      	str	r3, [r5, #0]
 8044da4:	f7fb ff61 	bl	8040c6a <_isatty>
 8044da8:	1c43      	adds	r3, r0, #1
 8044daa:	d102      	bne.n	8044db2 <_isatty_r+0x1a>
 8044dac:	682b      	ldr	r3, [r5, #0]
 8044dae:	b103      	cbz	r3, 8044db2 <_isatty_r+0x1a>
 8044db0:	6023      	str	r3, [r4, #0]
 8044db2:	bd38      	pop	{r3, r4, r5, pc}
 8044db4:	200001d0 	.word	0x200001d0

08044db8 <_lseek_r>:
 8044db8:	b538      	push	{r3, r4, r5, lr}
 8044dba:	4d07      	ldr	r5, [pc, #28]	; (8044dd8 <_lseek_r+0x20>)
 8044dbc:	4604      	mov	r4, r0
 8044dbe:	4608      	mov	r0, r1
 8044dc0:	4611      	mov	r1, r2
 8044dc2:	2200      	movs	r2, #0
 8044dc4:	602a      	str	r2, [r5, #0]
 8044dc6:	461a      	mov	r2, r3
 8044dc8:	f7fb ff5a 	bl	8040c80 <_lseek>
 8044dcc:	1c43      	adds	r3, r0, #1
 8044dce:	d102      	bne.n	8044dd6 <_lseek_r+0x1e>
 8044dd0:	682b      	ldr	r3, [r5, #0]
 8044dd2:	b103      	cbz	r3, 8044dd6 <_lseek_r+0x1e>
 8044dd4:	6023      	str	r3, [r4, #0]
 8044dd6:	bd38      	pop	{r3, r4, r5, pc}
 8044dd8:	200001d0 	.word	0x200001d0

08044ddc <__malloc_lock>:
 8044ddc:	4801      	ldr	r0, [pc, #4]	; (8044de4 <__malloc_lock+0x8>)
 8044dde:	f7ff bb55 	b.w	804448c <__retarget_lock_acquire_recursive>
 8044de2:	bf00      	nop
 8044de4:	200001c8 	.word	0x200001c8

08044de8 <__malloc_unlock>:
 8044de8:	4801      	ldr	r0, [pc, #4]	; (8044df0 <__malloc_unlock+0x8>)
 8044dea:	f7ff bb50 	b.w	804448e <__retarget_lock_release_recursive>
 8044dee:	bf00      	nop
 8044df0:	200001c8 	.word	0x200001c8

08044df4 <_read_r>:
 8044df4:	b538      	push	{r3, r4, r5, lr}
 8044df6:	4d07      	ldr	r5, [pc, #28]	; (8044e14 <_read_r+0x20>)
 8044df8:	4604      	mov	r4, r0
 8044dfa:	4608      	mov	r0, r1
 8044dfc:	4611      	mov	r1, r2
 8044dfe:	2200      	movs	r2, #0
 8044e00:	602a      	str	r2, [r5, #0]
 8044e02:	461a      	mov	r2, r3
 8044e04:	f7fb fedc 	bl	8040bc0 <_read>
 8044e08:	1c43      	adds	r3, r0, #1
 8044e0a:	d102      	bne.n	8044e12 <_read_r+0x1e>
 8044e0c:	682b      	ldr	r3, [r5, #0]
 8044e0e:	b103      	cbz	r3, 8044e12 <_read_r+0x1e>
 8044e10:	6023      	str	r3, [r4, #0]
 8044e12:	bd38      	pop	{r3, r4, r5, pc}
 8044e14:	200001d0 	.word	0x200001d0

08044e18 <_init>:
 8044e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8044e1a:	bf00      	nop
 8044e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8044e1e:	bc08      	pop	{r3}
 8044e20:	469e      	mov	lr, r3
 8044e22:	4770      	bx	lr

08044e24 <_fini>:
 8044e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8044e26:	bf00      	nop
 8044e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8044e2a:	bc08      	pop	{r3}
 8044e2c:	469e      	mov	lr, r3
 8044e2e:	4770      	bx	lr
