# This is a makefile, used to automate building
# and compiling tasks in software development.

# Specify the compiler to use
CC = gcc

# Specify compiler flags
CFLAGS = -Wall -g

# Specify source files to be compiled
SOURCES = main.c helper.c

# Specify header files
HEADERS = helper.h

# Specify object files to be created
OBJECTS = main.o helper.o

# Specify target executable file
TARGET = myprogram

# 'make all' is the default target and will build the executable
all: $(TARGET)

# Create target executable by linking object files
$(TARGET): $(OBJECTS)
	$(CC) $(CFLAGS) -o $@ $^

# Specify dependencies between object files and source/header files
main.o: main.c $(HEADERS)
	$(CC) $(CFLAGS) -c $<

helper.o: helper.c $(HEADERS)
	$(CC) $(CFLAGS) -c $<

# Clean up object files and executable
clean:
	rm -f $(OBJECTS) $(TARGET)