$date
	Sun May 16 19:01:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BcdSevenSegment_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var wire 1 ( AA $end
$var reg 4 ) bcd [3:0] $end
$var reg 1 * clk $end
$var reg 1 + n_enable $end
$scope module bcdconv $end
$var wire 1 ( AA $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 4 , bcd [3:0] $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 + n_enable $end
$var reg 7 - out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 -
b0 ,
0+
0*
b0 )
1(
0'
0&
0%
0$
0#
0"
1!
$end
#2
1'
1$
1#
1"
b1001111 -
b1 )
b1 ,
1*
#4
0'
1%
0$
0#
0!
b10010 -
b10 )
b10 ,
0*
#6
0%
1#
b110 -
b11 )
b11 ,
1*
#8
1'
1$
0"
b1001100 -
b100 )
b100 ,
0*
#10
0'
1&
0$
b100100 -
b101 )
b101 ,
1*
#12
0#
b100000 -
b110 )
b110 ,
0*
#14
0&
1$
1#
1"
1!
b1111 -
b111 )
b111 ,
1*
#16
0$
0#
0"
0!
b0 -
b1000 )
b1000 ,
0*
#18
1#
b100 -
b1001 )
b1001 ,
1*
#20
0(
1'
1&
1%
1$
1"
1!
b1 -
b0 )
b0 ,
1+
0*
#22
b1001111 -
b1 )
b1 ,
1*
#24
b10010 -
b10 )
b10 ,
0*
#26
b110 -
b11 )
b11 ,
1*
#28
b1001100 -
b100 )
b100 ,
0*
#30
b100100 -
b101 )
b101 ,
1*
