$date
	Sat Oct 22 23:31:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1039268
b1101 !
1"
#1039270
b1101 &
b1101 %
1$
#1039271
0"
#1039274
b101000 &
b101000 %
#1039278
b10100 &
b10100 %
#1039282
b1010 &
b1010 %
#1039286
b101 &
b101 %
#1039290
b10000 &
b10000 %
#1039294
b1000 &
b1000 %
#1039298
b100 &
b100 %
#1039302
b10 &
b10 %
#1039306
b1 &
b1 %
1#
#1039310
b0 &
0#
b0 %
0$
#2014762
b1000 &
b1000 %
1$
b1000 !
1"
#2014763
0"
#2014766
b100 &
b100 %
#2014770
b10 &
b10 %
#2014774
b1 &
1#
b1 %
#2014778
b0 &
b0 %
0#
0$
#2963341
b10000 !
1"
#2963342
b10000 &
b10000 %
1$
#2963343
0"
#2963346
b1000 &
b1000 %
#2963350
b100 &
b100 %
#2963354
b10 &
b10 %
#2963358
b1 &
1#
b1 %
#2963362
b0 &
b0 %
0#
0$
#4500012
