# do /home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/sam-admin/git/Training/Scripting/Automation/pract/vunit_out/modelsim/modelsim.ini -wlf /home/sam-admin/git/Training/Scripting/Automation/pract/vunit_out/test_output/tb_lib.tb_mult.Test_0___0_0cb33d9d60577987e122169f4499bf6fbbd056f5/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tb_mult -L vunit_lib -L design_lib -L tb_lib -g/tb_mult/runner_cfg="active python runner : true,enabled_test_cases : Test 0 * 0,output path : /home/sam-admin/git/Training/Scripting/Automation/pract/vunit_out/test_output/tb_lib.tb_mult.Test_0___0_0cb33d9d60577987e122169f4499bf6fbbd056f5/,tb path : /home/sam-admin/git/Training/Scripting/Automation/pract/,use_color : true" 
# Start time: 15:39:13 on Sep 12,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
