{
  "DESIGN_NAME": "PRESENT_ENCRYPT",
  "FP_PDN_MULTILAYER": false,
  "VERILOG_FILES": ["dir::PRESENT_ENCRYPT.sv", "dir::p_box.sv", "dir::s_box.sv"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 25,
  "FP_CORE_UTIL": 40,

	
  "GRT_ANTENNA_ITERS": 10,
  "GRT_ANTENNA_MARGIN": 15,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
  "PL_WIRE_LENGTH_COEF": 0.05,
  "HEURISTIC_ANTENNA_THRESHOLD": 200,
  
  
  "MAX_TRANSITION_CONSTRAINT": 1.5,
  "DESIGN_REPAIR_MAX_SLEW_PCT": 30,
  "DESIGN_REPAIR_MAX_CAP_PCT": 30,
  "DEFAULT_CORNER": "max_ss_100C_1v60",
  "RUN_POST_GRT_DESIGN_REPAIR": true,
  
  
  "SYNTH_ELABORATE_ONLY": false,
  "RUN_POST_GPL_DESIGN_REPAIR": true,
  "RUN_POST_CTS_RESIZER_TIMING": true,
  "DESIGN_REPAIR_BUFFER_INPUT_PORTS": true,
  "FP_PDN_ENABLE_RAILS": true,
  "RUN_ANTENNA_REPAIR": true,
  "RUN_FILL_INSERTION": true,
  "RUN_TAP_ENDCAP_INSERTION": true,
  "RUN_CTS": true,
  "RUN_IRDROP_REPORT": true,
    
    
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "FP_PDN_VWIDTH": 3.1,
  "FP_PDN_HWIDTH": 3.1,
  "FP_PDN_VSPACING": 15.5,
  "FP_PDN_HSPACING": 15.5,
  "FP_PDN_VPITCH": 180,
  "FP_PDN_HPITCH": 180,
  "QUIT_ON_PDN_VIOLATIONS": false,
  
  
  "MAGIC_DRC_USE_GDS": true,
  "MAX_TRANSITION_CONSTRAINT": 1.5,
  
  "PNR_SDC_FILE": "dir::pnr.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc",
  
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 250 250",
  "FP_CORE_AREA": "0 0 400 400"
}
