INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Tue Jul 23 14:23:30 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 start_0/startBuff/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.872ns (23.493%)  route 2.840ns (76.507%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 5.145 - 4.000 ) 
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=749, unset)          1.266     1.266    start_0/startBuff/oehb1/clk
    SLICE_X14Y125        FDCE                                         r  start_0/startBuff/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDCE (Prop_fdce_C_Q)         0.259     1.525 f  start_0/startBuff/oehb1/validArray_reg[0]/Q
                         net (fo=18, routed)          0.400     1.925    control_merge3/fork_C1/generateBlocks[1].regblock/start_0_validArray_0
    SLICE_X16Y124        LUT6 (Prop_lut6_I3_O)        0.043     1.968 f  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_2__2/O
                         net (fo=10, routed)          0.287     2.255    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X16Y125        LUT5 (Prop_lut5_I0_O)        0.043     2.298 f  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_3__0/O
                         net (fo=68, routed)          0.292     2.590    mux0/tehb1/data_reg_reg[31]_0
    SLICE_X17Y123        LUT4 (Prop_lut4_I3_O)        0.043     2.633 r  mux0/tehb1/data_reg[17]_i_1__1/O
                         net (fo=3, routed)           0.604     3.238    mux0/tehb1/D[17]
    SLICE_X19Y127        LUT4 (Prop_lut4_I2_O)        0.043     3.281 r  mux0/tehb1/dataOutArray[0]0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     3.281    cmpi1/dataOutArray[0]0_carry__2_1[0]
    SLICE_X19Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.540 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.540    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X19Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.593 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=17, routed)          0.430     4.022    fork5/generateBlocks[2].regblock/condition[0][0]
    SLICE_X19Y129        LUT5 (Prop_lut5_I4_O)        0.043     4.065 r  fork5/generateBlocks[2].regblock/full_reg_i_7/O
                         net (fo=2, routed)           0.238     4.303    fork5/generateBlocks[2].regblock/reg_value_reg_0
    SLICE_X19Y129        LUT6 (Prop_lut6_I0_O)        0.043     4.346 r  fork5/generateBlocks[2].regblock/full_reg_i_3__0/O
                         net (fo=11, routed)          0.290     4.636    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_18
    SLICE_X19Y130        LUT6 (Prop_lut6_I2_O)        0.043     4.679 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1__3/O
                         net (fo=32, routed)          0.298     4.978    mux0/tehb1/E[0]
    SLICE_X19Y132        FDCE                                         r  mux0/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=749, unset)          1.145     5.145    mux0/tehb1/clk
    SLICE_X19Y132        FDCE                                         r  mux0/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X19Y132        FDCE (Setup_fdce_C_CE)      -0.201     4.994    mux0/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.994    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  0.016    




