{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 19:12:36 2014 " "Info: Processing started: Sun Jun 01 19:12:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sigin " "Info: Assuming node \"sigin\" is an undefined clock" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sigin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "rst " "Info: Detected ripple clock \"rst\" as buffer" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 7 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register count\[0\] register count\[22\] 167.36 MHz 5.975 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 167.36 MHz between source register \"count\[0\]\" and destination register \"count\[22\]\" (period= 5.975 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.751 ns + Longest register register " "Info: + Longest register to register delay is 5.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X30_Y27_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y27_N7; Fanout = 2; REG Node = 'count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.414 ns) 0.739 ns Add0~313 2 COMB LCCOMB_X30_Y27_N6 2 " "Info: 2: + IC(0.325 ns) + CELL(0.414 ns) = 0.739 ns; Loc. = LCCOMB_X30_Y27_N6; Fanout = 2; COMB Node = 'Add0~313'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { count[0] Add0~313 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.810 ns Add0~315 3 COMB LCCOMB_X30_Y27_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.810 ns; Loc. = LCCOMB_X30_Y27_N8; Fanout = 2; COMB Node = 'Add0~315'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~313 Add0~315 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.881 ns Add0~317 4 COMB LCCOMB_X30_Y27_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y27_N10; Fanout = 2; COMB Node = 'Add0~317'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~315 Add0~317 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.952 ns Add0~319 5 COMB LCCOMB_X30_Y27_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.952 ns; Loc. = LCCOMB_X30_Y27_N12; Fanout = 2; COMB Node = 'Add0~319'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~317 Add0~319 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.111 ns Add0~321 6 COMB LCCOMB_X30_Y27_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.111 ns; Loc. = LCCOMB_X30_Y27_N14; Fanout = 2; COMB Node = 'Add0~321'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~319 Add0~321 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.182 ns Add0~323 7 COMB LCCOMB_X30_Y27_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.182 ns; Loc. = LCCOMB_X30_Y27_N16; Fanout = 2; COMB Node = 'Add0~323'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~321 Add0~323 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.253 ns Add0~325 8 COMB LCCOMB_X30_Y27_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.253 ns; Loc. = LCCOMB_X30_Y27_N18; Fanout = 2; COMB Node = 'Add0~325'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~323 Add0~325 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.324 ns Add0~327 9 COMB LCCOMB_X30_Y27_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.324 ns; Loc. = LCCOMB_X30_Y27_N20; Fanout = 2; COMB Node = 'Add0~327'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~325 Add0~327 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.395 ns Add0~329 10 COMB LCCOMB_X30_Y27_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.395 ns; Loc. = LCCOMB_X30_Y27_N22; Fanout = 2; COMB Node = 'Add0~329'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~327 Add0~329 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.466 ns Add0~331 11 COMB LCCOMB_X30_Y27_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.466 ns; Loc. = LCCOMB_X30_Y27_N24; Fanout = 2; COMB Node = 'Add0~331'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~329 Add0~331 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.537 ns Add0~333 12 COMB LCCOMB_X30_Y27_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.537 ns; Loc. = LCCOMB_X30_Y27_N26; Fanout = 2; COMB Node = 'Add0~333'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~331 Add0~333 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.608 ns Add0~335 13 COMB LCCOMB_X30_Y27_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.608 ns; Loc. = LCCOMB_X30_Y27_N28; Fanout = 2; COMB Node = 'Add0~335'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~333 Add0~335 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.754 ns Add0~337 14 COMB LCCOMB_X30_Y27_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.754 ns; Loc. = LCCOMB_X30_Y27_N30; Fanout = 2; COMB Node = 'Add0~337'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~335 Add0~337 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.825 ns Add0~339 15 COMB LCCOMB_X30_Y26_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.825 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 2; COMB Node = 'Add0~339'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~337 Add0~339 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.896 ns Add0~341 16 COMB LCCOMB_X30_Y26_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.896 ns; Loc. = LCCOMB_X30_Y26_N2; Fanout = 2; COMB Node = 'Add0~341'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~339 Add0~341 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.967 ns Add0~343 17 COMB LCCOMB_X30_Y26_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.967 ns; Loc. = LCCOMB_X30_Y26_N4; Fanout = 2; COMB Node = 'Add0~343'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~341 Add0~343 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.038 ns Add0~345 18 COMB LCCOMB_X30_Y26_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.038 ns; Loc. = LCCOMB_X30_Y26_N6; Fanout = 2; COMB Node = 'Add0~345'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~343 Add0~345 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.109 ns Add0~347 19 COMB LCCOMB_X30_Y26_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.109 ns; Loc. = LCCOMB_X30_Y26_N8; Fanout = 2; COMB Node = 'Add0~347'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~345 Add0~347 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.180 ns Add0~349 20 COMB LCCOMB_X30_Y26_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.180 ns; Loc. = LCCOMB_X30_Y26_N10; Fanout = 2; COMB Node = 'Add0~349'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~347 Add0~349 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.251 ns Add0~351 21 COMB LCCOMB_X30_Y26_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.251 ns; Loc. = LCCOMB_X30_Y26_N12; Fanout = 2; COMB Node = 'Add0~351'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~349 Add0~351 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.410 ns Add0~353 22 COMB LCCOMB_X30_Y26_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.410 ns; Loc. = LCCOMB_X30_Y26_N14; Fanout = 2; COMB Node = 'Add0~353'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~351 Add0~353 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.481 ns Add0~355 23 COMB LCCOMB_X30_Y26_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.481 ns; Loc. = LCCOMB_X30_Y26_N16; Fanout = 2; COMB Node = 'Add0~355'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~353 Add0~355 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.552 ns Add0~357 24 COMB LCCOMB_X30_Y26_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.552 ns; Loc. = LCCOMB_X30_Y26_N18; Fanout = 2; COMB Node = 'Add0~357'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~355 Add0~357 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.623 ns Add0~359 25 COMB LCCOMB_X30_Y26_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.623 ns; Loc. = LCCOMB_X30_Y26_N20; Fanout = 2; COMB Node = 'Add0~359'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~357 Add0~359 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.033 ns Add0~360 26 COMB LCCOMB_X30_Y26_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.033 ns; Loc. = LCCOMB_X30_Y26_N22; Fanout = 2; COMB Node = 'Add0~360'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~359 Add0~360 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.425 ns Equal0~271 27 COMB LCCOMB_X30_Y26_N26 1 " "Info: 27: + IC(0.242 ns) + CELL(0.150 ns) = 3.425 ns; Loc. = LCCOMB_X30_Y26_N26; Fanout = 1; COMB Node = 'Equal0~271'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Add0~360 Equal0~271 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.393 ns) 4.532 ns Equal0~273 28 COMB LCCOMB_X30_Y27_N2 13 " "Info: 28: + IC(0.714 ns) + CELL(0.393 ns) = 4.532 ns; Loc. = LCCOMB_X30_Y27_N2; Fanout = 13; COMB Node = 'Equal0~273'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { Equal0~271 Equal0~273 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.150 ns) 5.667 ns count~784 29 COMB LCCOMB_X31_Y26_N28 1 " "Info: 29: + IC(0.985 ns) + CELL(0.150 ns) = 5.667 ns; Loc. = LCCOMB_X31_Y26_N28; Fanout = 1; COMB Node = 'count~784'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { Equal0~273 count~784 } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.751 ns count\[22\] 30 REG LCFF_X31_Y26_N29 2 " "Info: 30: + IC(0.000 ns) + CELL(0.084 ns) = 5.751 ns; Loc. = LCFF_X31_Y26_N29; Fanout = 2; REG Node = 'count\[22\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { count~784 count[22] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.485 ns ( 60.60 % ) " "Info: Total cell delay = 3.485 ns ( 60.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.266 ns ( 39.40 % ) " "Info: Total interconnect delay = 2.266 ns ( 39.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.751 ns" { count[0] Add0~313 Add0~315 Add0~317 Add0~319 Add0~321 Add0~323 Add0~325 Add0~327 Add0~329 Add0~331 Add0~333 Add0~335 Add0~337 Add0~339 Add0~341 Add0~343 Add0~345 Add0~347 Add0~349 Add0~351 Add0~353 Add0~355 Add0~357 Add0~359 Add0~360 Equal0~271 Equal0~273 count~784 count[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.751 ns" { count[0] {} Add0~313 {} Add0~315 {} Add0~317 {} Add0~319 {} Add0~321 {} Add0~323 {} Add0~325 {} Add0~327 {} Add0~329 {} Add0~331 {} Add0~333 {} Add0~335 {} Add0~337 {} Add0~339 {} Add0~341 {} Add0~343 {} Add0~345 {} Add0~347 {} Add0~349 {} Add0~351 {} Add0~353 {} Add0~355 {} Add0~357 {} Add0~359 {} Add0~360 {} Equal0~271 {} Equal0~273 {} count~784 {} count[22] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.242ns 0.714ns 0.985ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 2.649 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_P26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns sysclk~clkctrl 2 COMB CLKCTRL_G5 26 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'sysclk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { sysclk sysclk~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.649 ns count\[22\] 3 REG LCFF_X31_Y26_N29 2 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X31_Y26_N29; Fanout = 2; REG Node = 'count\[22\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { sysclk~clkctrl count[22] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.98 % ) " "Info: Total cell delay = 1.536 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { sysclk sysclk~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.113ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_P26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns sysclk~clkctrl 2 COMB CLKCTRL_G5 26 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'sysclk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { sysclk sysclk~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.659 ns count\[0\] 3 REG LCFF_X30_Y27_N7 2 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X30_Y27_N7; Fanout = 2; REG Node = 'count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { sysclk~clkctrl count[0] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.77 % ) " "Info: Total cell delay = 1.536 ns ( 57.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 42.23 % ) " "Info: Total interconnect delay = 1.123 ns ( 42.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { sysclk sysclk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { sysclk sysclk~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.113ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { sysclk sysclk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.751 ns" { count[0] Add0~313 Add0~315 Add0~317 Add0~319 Add0~321 Add0~323 Add0~325 Add0~327 Add0~329 Add0~331 Add0~333 Add0~335 Add0~337 Add0~339 Add0~341 Add0~343 Add0~345 Add0~347 Add0~349 Add0~351 Add0~353 Add0~355 Add0~357 Add0~359 Add0~360 Equal0~271 Equal0~273 count~784 count[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.751 ns" { count[0] {} Add0~313 {} Add0~315 {} Add0~317 {} Add0~319 {} Add0~321 {} Add0~323 {} Add0~325 {} Add0~327 {} Add0~329 {} Add0~331 {} Add0~333 {} Add0~335 {} Add0~337 {} Add0~339 {} Add0~341 {} Add0~343 {} Add0~345 {} Add0~347 {} Add0~349 {} Add0~351 {} Add0~353 {} Add0~355 {} Add0~357 {} Add0~359 {} Add0~360 {} Equal0~271 {} Equal0~273 {} count~784 {} count[22] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.242ns 0.714ns 0.985ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { sysclk sysclk~clkctrl count[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} count[22] {} } { 0.000ns 0.000ns 0.113ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { sysclk sysclk~clkctrl count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { sysclk {} sysclk~combout {} sysclk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.113ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sigin register DecimalCounter:comb_4\|D\[0\] register DecimalCounter:comb_4\|D\[17\] 176.24 MHz 5.674 ns Internal " "Info: Clock \"sigin\" has Internal fmax of 176.24 MHz between source register \"DecimalCounter:comb_4\|D\[0\]\" and destination register \"DecimalCounter:comb_4\|D\[17\]\" (period= 5.674 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.458 ns + Longest register register " "Info: + Longest register to register delay is 5.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DecimalCounter:comb_4\|D\[0\] 1 REG LCFF_X48_Y19_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 6; REG Node = 'DecimalCounter:comb_4\|D\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DecimalCounter:comb_4|D[0] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.420 ns) 1.145 ns DecimalCounter:comb_4\|Equal0~32 2 COMB LCCOMB_X45_Y19_N2 5 " "Info: 2: + IC(0.725 ns) + CELL(0.420 ns) = 1.145 ns; Loc. = LCCOMB_X45_Y19_N2; Fanout = 5; COMB Node = 'DecimalCounter:comb_4\|Equal0~32'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { DecimalCounter:comb_4|D[0] DecimalCounter:comb_4|Equal0~32 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 1.551 ns DecimalCounter:comb_4\|Equal1~57 3 COMB LCCOMB_X45_Y19_N4 4 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 1.551 ns; Loc. = LCCOMB_X45_Y19_N4; Fanout = 4; COMB Node = 'DecimalCounter:comb_4\|Equal1~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { DecimalCounter:comb_4|Equal0~32 DecimalCounter:comb_4|Equal1~57 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.419 ns) 2.243 ns DecimalCounter:comb_4\|Add2~420 4 COMB LCCOMB_X45_Y19_N24 2 " "Info: 4: + IC(0.273 ns) + CELL(0.419 ns) = 2.243 ns; Loc. = LCCOMB_X45_Y19_N24; Fanout = 2; COMB Node = 'DecimalCounter:comb_4\|Add2~420'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { DecimalCounter:comb_4|Equal1~57 DecimalCounter:comb_4|Add2~420 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.777 ns DecimalCounter:comb_4\|Equal2~97 5 COMB LCCOMB_X45_Y19_N20 5 " "Info: 5: + IC(0.259 ns) + CELL(0.275 ns) = 2.777 ns; Loc. = LCCOMB_X45_Y19_N20; Fanout = 5; COMB Node = 'DecimalCounter:comb_4\|Equal2~97'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { DecimalCounter:comb_4|Add2~420 DecimalCounter:comb_4|Equal2~97 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 3.320 ns DecimalCounter:comb_4\|Add3~298 6 COMB LCCOMB_X45_Y19_N16 3 " "Info: 6: + IC(0.268 ns) + CELL(0.275 ns) = 3.320 ns; Loc. = LCCOMB_X45_Y19_N16; Fanout = 3; COMB Node = 'DecimalCounter:comb_4\|Add3~298'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { DecimalCounter:comb_4|Equal2~97 DecimalCounter:comb_4|Add3~298 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 3.861 ns DecimalCounter:comb_4\|Equal3~30 7 COMB LCCOMB_X45_Y19_N18 3 " "Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 3.861 ns; Loc. = LCCOMB_X45_Y19_N18; Fanout = 3; COMB Node = 'DecimalCounter:comb_4\|Equal3~30'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { DecimalCounter:comb_4|Add3~298 DecimalCounter:comb_4|Equal3~30 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.150 ns) 4.462 ns DecimalCounter:comb_4\|Add4~92 8 COMB LCCOMB_X46_Y19_N4 2 " "Info: 8: + IC(0.451 ns) + CELL(0.150 ns) = 4.462 ns; Loc. = LCCOMB_X46_Y19_N4; Fanout = 2; COMB Node = 'DecimalCounter:comb_4\|Add4~92'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { DecimalCounter:comb_4|Equal3~30 DecimalCounter:comb_4|Add4~92 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.438 ns) 5.374 ns DecimalCounter:comb_4\|D~347 9 COMB LCCOMB_X45_Y19_N22 1 " "Info: 9: + IC(0.474 ns) + CELL(0.438 ns) = 5.374 ns; Loc. = LCCOMB_X45_Y19_N22; Fanout = 1; COMB Node = 'DecimalCounter:comb_4\|D~347'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { DecimalCounter:comb_4|Add4~92 DecimalCounter:comb_4|D~347 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.458 ns DecimalCounter:comb_4\|D\[17\] 10 REG LCFF_X45_Y19_N23 4 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 5.458 ns; Loc. = LCFF_X45_Y19_N23; Fanout = 4; REG Node = 'DecimalCounter:comb_4\|D\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DecimalCounter:comb_4|D~347 DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.486 ns ( 45.55 % ) " "Info: Total cell delay = 2.486 ns ( 45.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.972 ns ( 54.45 % ) " "Info: Total interconnect delay = 2.972 ns ( 54.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { DecimalCounter:comb_4|D[0] DecimalCounter:comb_4|Equal0~32 DecimalCounter:comb_4|Equal1~57 DecimalCounter:comb_4|Add2~420 DecimalCounter:comb_4|Equal2~97 DecimalCounter:comb_4|Add3~298 DecimalCounter:comb_4|Equal3~30 DecimalCounter:comb_4|Add4~92 DecimalCounter:comb_4|D~347 DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { DecimalCounter:comb_4|D[0] {} DecimalCounter:comb_4|Equal0~32 {} DecimalCounter:comb_4|Equal1~57 {} DecimalCounter:comb_4|Add2~420 {} DecimalCounter:comb_4|Equal2~97 {} DecimalCounter:comb_4|Add3~298 {} DecimalCounter:comb_4|Equal3~30 {} DecimalCounter:comb_4|Add4~92 {} DecimalCounter:comb_4|D~347 {} DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.725ns 0.256ns 0.273ns 0.259ns 0.268ns 0.266ns 0.451ns 0.474ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sigin destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"sigin\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sigin 1 CLK PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'sigin'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sigin } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns sigin~clkctrl 2 COMB CLKCTRL_G7 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G7; Fanout = 36; COMB Node = 'sigin~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { sigin sigin~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns DecimalCounter:comb_4\|D\[17\] 3 REG LCFF_X45_Y19_N23 4 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X45_Y19_N23; Fanout = 4; REG Node = 'DecimalCounter:comb_4\|D\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { sigin~clkctrl DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sigin source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"sigin\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sigin 1 CLK PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'sigin'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sigin } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns sigin~clkctrl 2 COMB CLKCTRL_G7 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G7; Fanout = 36; COMB Node = 'sigin~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { sigin sigin~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns DecimalCounter:comb_4\|D\[0\] 3 REG LCFF_X48_Y19_N17 6 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X48_Y19_N17; Fanout = 6; REG Node = 'DecimalCounter:comb_4\|D\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { sigin~clkctrl DecimalCounter:comb_4|D[0] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|D[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|D[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|D[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|D[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { DecimalCounter:comb_4|D[0] DecimalCounter:comb_4|Equal0~32 DecimalCounter:comb_4|Equal1~57 DecimalCounter:comb_4|Add2~420 DecimalCounter:comb_4|Equal2~97 DecimalCounter:comb_4|Add3~298 DecimalCounter:comb_4|Equal3~30 DecimalCounter:comb_4|Add4~92 DecimalCounter:comb_4|D~347 DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { DecimalCounter:comb_4|D[0] {} DecimalCounter:comb_4|Equal0~32 {} DecimalCounter:comb_4|Equal1~57 {} DecimalCounter:comb_4|Add2~420 {} DecimalCounter:comb_4|Equal2~97 {} DecimalCounter:comb_4|Add3~298 {} DecimalCounter:comb_4|Equal3~30 {} DecimalCounter:comb_4|Add4~92 {} DecimalCounter:comb_4|D~347 {} DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.725ns 0.256ns 0.273ns 0.259ns 0.268ns 0.266ns 0.451ns 0.474ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.419ns 0.275ns 0.275ns 0.275ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|D[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|D[17] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|D[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|D[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DecimalCounter:comb_4\|r\[10\] modecontrol sigin 4.318 ns register " "Info: tsu for register \"DecimalCounter:comb_4\|r\[10\]\" (data pin = \"modecontrol\", clock pin = \"sigin\") is 4.318 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.022 ns + Longest pin register " "Info: + Longest pin to register delay is 7.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns modecontrol 1 PIN PIN_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 16; PIN Node = 'modecontrol'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { modecontrol } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.275 ns) 6.938 ns DecimalCounter:comb_4\|r~202 2 COMB LCCOMB_X47_Y19_N20 1 " "Info: 2: + IC(5.821 ns) + CELL(0.275 ns) = 6.938 ns; Loc. = LCCOMB_X47_Y19_N20; Fanout = 1; COMB Node = 'DecimalCounter:comb_4\|r~202'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { modecontrol DecimalCounter:comb_4|r~202 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.022 ns DecimalCounter:comb_4\|r\[10\] 3 REG LCFF_X47_Y19_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.022 ns; Loc. = LCFF_X47_Y19_N21; Fanout = 1; REG Node = 'DecimalCounter:comb_4\|r\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DecimalCounter:comb_4|r~202 DecimalCounter:comb_4|r[10] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 17.10 % ) " "Info: Total cell delay = 1.201 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.821 ns ( 82.90 % ) " "Info: Total interconnect delay = 5.821 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.022 ns" { modecontrol DecimalCounter:comb_4|r~202 DecimalCounter:comb_4|r[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.022 ns" { modecontrol {} modecontrol~combout {} DecimalCounter:comb_4|r~202 {} DecimalCounter:comb_4|r[10] {} } { 0.000ns 0.000ns 5.821ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sigin destination 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"sigin\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sigin 1 CLK PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'sigin'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sigin } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns sigin~clkctrl 2 COMB CLKCTRL_G7 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G7; Fanout = 36; COMB Node = 'sigin~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { sigin sigin~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns DecimalCounter:comb_4\|r\[10\] 3 REG LCFF_X47_Y19_N21 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X47_Y19_N21; Fanout = 1; REG Node = 'DecimalCounter:comb_4\|r\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { sigin~clkctrl DecimalCounter:comb_4|r[10] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|r[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|r[10] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.022 ns" { modecontrol DecimalCounter:comb_4|r~202 DecimalCounter:comb_4|r[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.022 ns" { modecontrol {} modecontrol~combout {} DecimalCounter:comb_4|r~202 {} DecimalCounter:comb_4|r[10] {} } { 0.000ns 0.000ns 5.821ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|r[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|r[10] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk H1\[5\] R\[7\] 14.186 ns register " "Info: tco from clock \"sysclk\" to destination pin \"H1\[5\]\" through register \"R\[7\]\" is 14.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 6.529 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_P26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.787 ns) 3.535 ns rst 2 REG LCFF_X31_Y26_N13 29 " "Info: 2: + IC(1.749 ns) + CELL(0.787 ns) = 3.535 ns; Loc. = LCFF_X31_Y26_N13; Fanout = 29; REG Node = 'rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { sysclk rst } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.000 ns) 4.971 ns rst~clkctrl 3 COMB CLKCTRL_G11 36 " "Info: 3: + IC(1.436 ns) + CELL(0.000 ns) = 4.971 ns; Loc. = CLKCTRL_G11; Fanout = 36; COMB Node = 'rst~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { rst rst~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 6.529 ns R\[7\] 4 REG LCFF_X46_Y19_N19 7 " "Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 6.529 ns; Loc. = LCFF_X46_Y19_N19; Fanout = 7; REG Node = 'R\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { rst~clkctrl R[7] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.58 % ) " "Info: Total cell delay = 2.323 ns ( 35.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.206 ns ( 64.42 % ) " "Info: Total interconnect delay = 4.206 ns ( 64.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { sysclk rst rst~clkctrl R[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { sysclk {} sysclk~combout {} rst {} rst~clkctrl {} R[7] {} } { 0.000ns 0.000ns 1.749ns 1.436ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.407 ns + Longest register pin " "Info: + Longest register to pin delay is 7.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R\[7\] 1 REG LCFF_X46_Y19_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y19_N19; Fanout = 7; REG Node = 'R\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[7] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.406 ns) 1.962 ns translator:comb_6\|H\[5\]~840 2 COMB LCCOMB_X46_Y19_N22 1 " "Info: 2: + IC(1.556 ns) + CELL(0.406 ns) = 1.962 ns; Loc. = LCCOMB_X46_Y19_N22; Fanout = 1; COMB Node = 'translator:comb_6\|H\[5\]~840'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { R[7] translator:comb_6|H[5]~840 } "NODE_NAME" } } { "translator.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/translator.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.813 ns) + CELL(2.632 ns) 7.407 ns H1\[5\] 3 PIN PIN_AA23 0 " "Info: 3: + IC(2.813 ns) + CELL(2.632 ns) = 7.407 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'H1\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { translator:comb_6|H[5]~840 H1[5] } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.038 ns ( 41.02 % ) " "Info: Total cell delay = 3.038 ns ( 41.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.369 ns ( 58.98 % ) " "Info: Total interconnect delay = 4.369 ns ( 58.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.407 ns" { R[7] translator:comb_6|H[5]~840 H1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.407 ns" { R[7] {} translator:comb_6|H[5]~840 {} H1[5] {} } { 0.000ns 1.556ns 2.813ns } { 0.000ns 0.406ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.529 ns" { sysclk rst rst~clkctrl R[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.529 ns" { sysclk {} sysclk~combout {} rst {} rst~clkctrl {} R[7] {} } { 0.000ns 0.000ns 1.749ns 1.436ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.407 ns" { R[7] translator:comb_6|H[5]~840 H1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.407 ns" { R[7] {} translator:comb_6|H[5]~840 {} H1[5] {} } { 0.000ns 1.556ns 2.813ns } { 0.000ns 0.406ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "DecimalCounter:comb_4\|r\[3\] modecontrol sigin -3.377 ns register " "Info: th for register \"DecimalCounter:comb_4\|r\[3\]\" (data pin = \"modecontrol\", clock pin = \"sigin\") is -3.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sigin destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"sigin\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sigin 1 CLK PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; CLK Node = 'sigin'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sigin } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns sigin~clkctrl 2 COMB CLKCTRL_G7 36 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G7; Fanout = 36; COMB Node = 'sigin~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { sigin sigin~clkctrl } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns DecimalCounter:comb_4\|r\[3\] 3 REG LCFF_X44_Y19_N15 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X44_Y19_N15; Fanout = 1; REG Node = 'DecimalCounter:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { sigin~clkctrl DecimalCounter:comb_4|r[3] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|r[3] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.310 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns modecontrol 1 PIN PIN_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 16; PIN Node = 'modecontrol'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { modecontrol } "NODE_NAME" } } { "frequency.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/frequency.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.234 ns) + CELL(0.150 ns) 6.226 ns DecimalCounter:comb_4\|r~193 2 COMB LCCOMB_X44_Y19_N14 1 " "Info: 2: + IC(5.234 ns) + CELL(0.150 ns) = 6.226 ns; Loc. = LCCOMB_X44_Y19_N14; Fanout = 1; COMB Node = 'DecimalCounter:comb_4\|r~193'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.384 ns" { modecontrol DecimalCounter:comb_4|r~193 } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.310 ns DecimalCounter:comb_4\|r\[3\] 3 REG LCFF_X44_Y19_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.310 ns; Loc. = LCFF_X44_Y19_N15; Fanout = 1; REG Node = 'DecimalCounter:comb_4\|r\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DecimalCounter:comb_4|r~193 DecimalCounter:comb_4|r[3] } "NODE_NAME" } } { "DecimalCounter.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex8/DecimalCounter.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.05 % ) " "Info: Total cell delay = 1.076 ns ( 17.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.234 ns ( 82.95 % ) " "Info: Total interconnect delay = 5.234 ns ( 82.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { modecontrol DecimalCounter:comb_4|r~193 DecimalCounter:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.310 ns" { modecontrol {} modecontrol~combout {} DecimalCounter:comb_4|r~193 {} DecimalCounter:comb_4|r[3] {} } { 0.000ns 0.000ns 5.234ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { sigin sigin~clkctrl DecimalCounter:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { sigin {} sigin~combout {} sigin~clkctrl {} DecimalCounter:comb_4|r[3] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { modecontrol DecimalCounter:comb_4|r~193 DecimalCounter:comb_4|r[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.310 ns" { modecontrol {} modecontrol~combout {} DecimalCounter:comb_4|r~193 {} DecimalCounter:comb_4|r[3] {} } { 0.000ns 0.000ns 5.234ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 19:12:36 2014 " "Info: Processing ended: Sun Jun 01 19:12:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
