INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:31:33 MST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 1.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.12 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 321.852 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-3339] no matching function for call to 'mem2stream' (kernels/train.cpp:119:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const aes_word_t *' (aka 'const ap_uint<32> *') to 'const float *' for 1st argument (kernels/reader.h:7:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:131:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [6][1][5][5]' to 'data_t (&)[6][1][5][5]' for 3rd argument (kernels/utils.h:9:6)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:132:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/conv2d.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:141:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/avg_pool.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:152:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [16][6][5][5]' to 'data_t (&)[16][6][5][5]' for 3rd argument (kernels/utils.h:9:6)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:153:9)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:162:9)
ERROR: [HLS 207-3339] no matching function for call to 'flatten' (kernels/train.cpp:171:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/flatten.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:182:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [256][120]' to 'data_t (&)[256][120]' for 3rd argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:183:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/fc.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:194:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [120][84]' to 'data_t (&)[120][84]' for 3rd argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:195:9)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:206:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float [84][10]' to 'data_t (&)[84][10]' for 3rd argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:207:9)
ERROR: [HLS 207-3339] no matching function for call to 'stream_from_ddr' (kernels/train.cpp:220:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'aes_word_t *' (aka 'ap_uint<32> *') to 'const float *' for 1st argument (kernels/reader.h:22:6)
ERROR: [HLS 207-3339] no matching function for call to 'stream_from_ddr' (kernels/train.cpp:221:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const aes_word_t *' (aka 'const ap_uint<32> *') to 'const float *' for 1st argument (kernels/reader.h:22:6)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:273:9)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.55 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.63 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 1.930 MB.
Command   ap_source done; error code: 1; 1.78 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:33:26 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.84 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.91 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.92 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.11 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:133:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const float *' to 'const aes_word_t *' (aka 'const ap_uint<32> *') for 1st argument (kernels/utils.h:9:6)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:134:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/conv2d.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:143:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/avg_pool.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_conv_params' (kernels/train.cpp:154:9)
ERROR: [HLS 207-3339] no matching function for call to 'conv2d' (kernels/train.cpp:155:9)
ERROR: [HLS 207-3339] no matching function for call to 'avg_pool' (kernels/train.cpp:164:9)
ERROR: [HLS 207-3339] no matching function for call to 'flatten' (kernels/train.cpp:173:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/flatten.h:14:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:184:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'const float *' to 'const aes_word_t *' (aka 'const ap_uint<32> *') for 1st argument (kernels/utils.h:31:6)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:185:9)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'hls::stream<float>' to 'hls::stream<data_t> &' (aka 'stream<ap_int<32> > &') for 1st argument (kernels/fc.h:15:6)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:196:9)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:197:9)
ERROR: [HLS 207-3339] no matching function for call to 'load_fc_params' (kernels/train.cpp:208:9)
ERROR: [HLS 207-3339] no matching function for call to 'fc' (kernels/train.cpp:209:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.56 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.6 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.859 MB.
Command   ap_source done; error code: 1; 1.65 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:34:18 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 1 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.1 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 1.12 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.19 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/conv2d.h:9:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/conv2d.h:9:1)
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/avg_pool.h:8:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/avg_pool.h:8:1)
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/flatten.h:8:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/flatten.h:8:1)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
ERROR: [HLS 207-2796] cannot combine with previous 'type-name' declaration specifier (kernels/fc.h:9:20)
WARNING: [HLS 207-4064] typedef requires a name (kernels/fc.h:9:1)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:105)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:118)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:132)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:286:142)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:286:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:52)
ERROR: [HLS 207-3801] unknown type name 'conv1_dW' (kernels/train.cpp:289:66)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:9)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.51 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.58 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.797 MB.
Command   ap_source done; error code: 1; 1.91 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:35:45 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.51 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.57 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.57 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:24:9)
ERROR: [HLS 207-1276] expected parameter declarator (kernels/update.h:38:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:105)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:118)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:132)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:286:142)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:286:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:52)
ERROR: [HLS 207-3801] unknown type name 'conv1_dW' (kernels/train.cpp:289:66)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:289:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:31)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:290:43)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:9)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.38 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.41 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.750 MB.
Command   ap_source done; error code: 1; 1.1 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:37:28 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.96 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.04 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 1.06 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.15 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:275:9)
ERROR: [HLS 207-1228] expected unqualified-id (kernels/train.cpp:281:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:74)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:92)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:105)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:118)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:132)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:286:142)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:286:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:286:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:52)
ERROR: [HLS 207-3801] unknown type name 'conv1_dW' (kernels/train.cpp:289:66)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:289:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:289:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:31)
ERROR: [HLS 207-3801] unknown type name 'conv1_dB' (kernels/train.cpp:290:43)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:290:9)
ERROR: [HLS 207-3620] template specialization requires 'template<>' (kernels/train.cpp:290:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/train.cpp:291:52)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.62 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.69 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.750 MB.
Command   ap_source done; error code: 1; 1.95 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:39:33 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.96 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.04 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 1.05 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.15 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-7] expected '}' (kernels/train.cpp:299:2)
INFO: [HLS 207-66] to match this '{' (kernels/train.cpp:42:12)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.57 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.64 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.859 MB.
Command   ap_source done; error code: 1; 1.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:40:14 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.98 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.06 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 1.07 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.15 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.51 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.58 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.844 MB.
Command   ap_source done; error code: 1; 1.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:41:20 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 1.1 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 1.25 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Command       create_platform done; 0.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.23 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.766 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-5570] unexpected pragma argument 'grad_buffer', expects '=' (kernels/conv2d_bwd.h:132:38)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.45 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.52 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.750 MB.
Command   ap_source done; error code: 1; 2.02 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:41:53 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.93 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.01 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 1.02 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.15 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
ERROR: [HLS 207-3325] use of overloaded operator '+=' is ambiguous (with operand types 'ap_int<64>' and 'float') (kernels/avg_pool.h:41:29)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 24, 24, 6>' requested here (kernels/train.cpp:143:9)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1733:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1734:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1735:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1736:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1737:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1738:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1739:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1740:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1741:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1742:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1743:124)
INFO: [HLS 207-4372] candidate function [with _AP_W = 64, _AP_S = true] (/tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/ap_int_base.h:1744:124)
INFO: [HLS 207-4235] in instantiation of function template specialization 'avg_pool<2, 2, 8, 8, 16>' requested here (kernels/train.cpp:164:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.49 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.56 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.812 MB.
Command   ap_source done; error code: 1; 1.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:42:20 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 1.14 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.29 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 1.31 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Command       create_platform done; 0.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.26 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 374.668 MB.
Execute         set_directive_top lenet5_top -name=lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.07 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:116:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:117:18)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:131:18)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernels/conv2d_bwd.h:159:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (kernels/conv2d_bwd.h:159:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 5 kernels/train.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file kernels/train.cpp
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.err.log
Execute         send_msg_by_id WARNING @200-1986@%s%s TOP /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/build/build_train_LeNet5.tcl:29 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/build/build_train_LeNet5.tcl:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.62 seconds. CPU system time: 0.38 seconds. Elapsed time: 3 seconds; current allocated memory: 377.910 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.83 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5_top -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
ERROR: [HLS 214-157] Top function not found: there is no function named 'lenet5_top'
INFO-FLOW: {error: Top function not found: there is no function named 'lenet5_top'}
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Caught error in run_link_or_opt: Error in opt
    while executing
"ap_internal_run_link_or_opt "
Command         run_link_or_opt done; error code: 2; 0.31 sec.
INFO-FLOW: Caught error in elaborate: Error in opt
    while executing
"::AP::ap_link_math_libs $link39 $output_name"
    (procedure "AP::ap_link_39" line 37)
    invoked from within
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 4.2 sec.
INFO-FLOW: Caught error in csynth_design: Error in opt
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 4.27 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 3.395 MB.
Command   ap_source done; error code: 1; 5.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:43:13 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.7 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.75 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.77 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.688 MB.
Execute         set_directive_top train_lenet5_top -name=train_lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten.h:16:28)
WARNING: [HLS 207-1435] pack fold expression is a C++17 extension (kernels/flatten_bwd.h:10:32)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.18 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:116:15)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:117:18)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (kernels/conv2d_bwd.h:131:18)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernels/conv2d_bwd.h:159:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (kernels/conv2d_bwd.h:159:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 5 kernels/train.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file kernels/train.cpp
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.58 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.96 seconds; current allocated memory: 377.992 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.83 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.35 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=train_lenet5_top -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 44,534 Compile/Link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 44,534 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 432,193 Unroll/Inline /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 432,193 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 430,180 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 430,180 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 430,238 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 430,238 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 428,553 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 428,553 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 449,111 Array/Struct /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 449,111 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 444,519 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 444,519 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 444,519 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 444,519 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 444,519 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 444,519 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 446,784 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 446,784 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 446,332 Performance /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 446,332 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 445,285 Performance (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 445,285 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO-FLOW: background_tcl error: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang exited with code 254
WARNING: [HLS 214-273] In function 'void bias_grad<6, 24, 24>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:23:0)
WARNING: [HLS 214-273] In function 'void weight_grad<6, 1, 5, 24, 24>(float (*) [((5) + (24)) - (1)][((5) + (24)) - (1)], hls::stream<float, 0>&, float (*) [1][5][5])', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:41:0)
WARNING: [HLS 214-273] In function 'void bias_grad<16, 8, 8>(hls::stream<float, 0>&, float*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:23:0)
WARNING: [HLS 214-273] In function 'void weight_grad<16, 6, 5, 8, 8>(float (*) [((5) + (8)) - (1)][((5) + (8)) - (1)], hls::stream<float, 0>&, float (*) [6][5][5])', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (kernels/conv2d_bwd.h:41:0)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float (*) [((5) + (8)) - (1)][((5) + (8)) - (1)], hls::stream<float, 0>&, float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:161:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 8, 8>(hls::stream<float, 0>&, float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:160:2)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float (*) [((5) + (24)) - (1)][((5) + (24)) - (1)], hls::stream<float, 0>&, float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:161:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 24, 24>(hls::stream<float, 0>&, float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:160:2)
INFO: [HLS 214-131] Inlining function 'void stream_from_ddr<10>(float const*, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:222:2)
INFO: [HLS 214-131] Inlining function 'void stream_from_ddr<10>(float const*, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:223:9)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'logits' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:14:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:41:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:43:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:59:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:60:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:61:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:93:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:94:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:95:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:50:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_13_1' is marked as complete unroll implied by the pipeline pragma (kernels/reader.h:13:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:17:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:34:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_1' is marked as complete unroll implied by the pipeline pragma (kernels/reader.h:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (kernels/update.h:26:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (kernels/update.h:27:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (kernels/update.h:26:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (kernels/update.h:27:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (kernels/update.h:26:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (kernels/update.h:27:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:24:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (kernels/update.h:41:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (kernels/update.h:42:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_4' (kernels/update.h:43:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (kernels/update.h:14:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (kernels/update.h:41:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (kernels/update.h:42:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_4' (kernels/update.h:43:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (kernels/conv2d_bwd.h:59:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (kernels/conv2d_bwd.h:60:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_10' (kernels/conv2d_bwd.h:61:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_7' (kernels/conv2d_bwd.h:93:34) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_8' (kernels/conv2d_bwd.h:94:38) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_9' (kernels/conv2d_bwd.h:95:42) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (kernels/conv2d_bwd.h:59:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_9' (kernels/conv2d_bwd.h:60:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_10' (kernels/conv2d_bwd.h:61:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_7' (kernels/conv2d_bwd.h:93:34) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_8' (kernels/conv2d_bwd.h:94:38) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_9' (kernels/conv2d_bwd.h:95:42) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_7' (kernels/fc_bwd.h:50:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_7' (kernels/fc_bwd.h:50:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_7' (kernels/fc_bwd.h:50:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<10>' completely with a factor of 10 (kernels/reader.h:10:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<10>' has been removed because the loop is unrolled completely (kernels/reader.h:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (kernels/flatten.h:17:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_3' (kernels/conv2d.h:34:19) in function 'conv2d<16, 6, 5, 12>' completely with a factor of 6 (kernels/conv2d.h:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_3' (kernels/conv2d.h:34:19) in function 'conv2d<6, 1, 5, 28>' completely with a factor of 1 (kernels/conv2d.h:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<784>' completely with a factor of 784 (kernels/reader.h:10:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_13_1' (kernels/reader.h:13:19) in function 'mem2stream<784>' has been removed because the loop is unrolled completely (kernels/reader.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 1, 5, 28>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float const*, float, int)' (kernels/conv2d.h:21:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void avg_pool<2, 2, 24, 24, 6>(hls::stream<float, 0>&, hls::stream<float, 0>&)' (kernels/avg_pool.h:17:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<16, 6, 5, 12>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float const*, float, int)' (kernels/conv2d.h:21:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void avg_pool<2, 2, 8, 8, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' (kernels/avg_pool.h:17:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void fc<256, 120>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [120], float const*, bool, float, int)' (kernels/fc.h:22:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void fc<120, 84>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [84], float const*, bool, float, int)' (kernels/fc.h:22:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void fc<84, 10>(hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [10], float const*, bool, float, int)' (kernels/fc.h:22:0)
INFO: [HLS 214-178] Inlining function 'void load_conv_params<6, 1, 5, 5>(float const*, float const*, float (&) [6][1][5][5], float (&) [6])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 24, 24, 6>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_conv_params<16, 6, 5, 5>(float const*, float const*, float (&) [16][6][5][5], float (&) [16])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 8, 8, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_fc_params<256, 120>(float const*, float const*, float (&) [256][120], float (&) [120])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_fc_params<120, 84>(float const*, float const*, float (&) [120][84], float (&) [84])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void load_fc_params<84, 10>(float const*, float const*, float (&) [84][10], float (&) [10])' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool_backward<2, 2, 8, 8, 16>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool_backward<2, 2, 24, 24, 6>(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE11grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:131:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:117:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:116:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE11grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:131:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:117:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:116:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi24ELi24ELi6EEvRN3hls6streamIfLi0EEES3_E8x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi24ELi24ELi6EEvRN3hls6streamIfLi0EEES3_E12grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi8ELi8ELi16EEvRN3hls6streamIfLi0EEES3_E8x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17avg_pool_backwardILi2ELi2ELi8ELi8ELi16EEvRN3hls6streamIfLi0EEES3_E12grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi8ELi8ELi16EEvRN3hls6streamIfLi0EEES3_E5plane': Complete partitioning on dimension 1. (kernels/avg_pool.h:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi24ELi24ELi6EEvRN3hls6streamIfLi0EEES3_E5plane': Complete partitioning on dimension 1. (kernels/avg_pool.h:22:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:26:8)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/fc.h:26:8)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight': Complete partitioning on dimension 1. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_bias': Complete partitioning on dimension 1. (kernels/train.cpp:131:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight': Complete partitioning on dimension 1. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_bias': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_bias': Complete partitioning on dimension 1. (kernels/train.cpp:183:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_bias': Complete partitioning on dimension 1. (kernels/train.cpp:195:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_bias': Complete partitioning on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_3> at kernels/conv2d_bwd.h:81:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_135_6> at kernels/conv2d_bwd.h:135:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_150_9> at kernels/conv2d_bwd.h:150:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_46_4> at kernels/conv2d_bwd.h:46:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_5> at kernels/fc_bwd.h:41:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_8> at kernels/conv2d.h:54:46 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_8> at kernels/avg_pool.h:40:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_2> at kernels/utils.h:40:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at kernels/flatten_bwd.h:11:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_31_6> at kernels/avg_pool_bwd.h:31:30 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_87_4'. (kernels/conv2d_bwd.h:87:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::dX' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::dX' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::x_pad' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<16, 6, 5, 8, 8>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [6][5][5], float (*) [6][5][5], float*)::x_pad' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::dX (.178)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::dX (.178)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::x_pad (.179)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'void conv2d_backward<6, 1, 5, 24, 24>(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float const (*) [1][5][5], float (*) [1][5][5], float*)::x_pad (.179)' due to pipeline pragma
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv1_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_0' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_1' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_10' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_10' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_10' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_11' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_11' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_11' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_12' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_12' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_12' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_13' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_13' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_13' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_14' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_14' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_14' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_15' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_15' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_15' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_2' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_3' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_4' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_5' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_6' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_6' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_6' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_7' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_7' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_7' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_8' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_8' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_8' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_weight_9' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_weight_9' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_weight_9' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc1_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_weight' due to pipeline pragma (kernels/fc_bwd.h:48:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc2_weight' due to pipeline pragma (kernels/fc_bwd.h:48:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc3_weight' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc3_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc2_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc2_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'fc1_dW' due to pipeline pragma (kernels/update.h:25:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc1_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:267:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:267:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:267:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:40:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:13:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad.179': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi6ELi1ELi5ELi24ELi24EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX.178': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_5': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_4': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_3': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_2': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_1': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE5x_pad_0': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_5': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_4': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_3': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_2': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_1': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to '_ZZ15conv2d_backwardILi16ELi6ELi5ELi8ELi8EEvRN3hls6streamIfLi0EEES3_S3_PAT0__AT1__AT1__KfPAT0__AT1__AT1__fPfE2dX_0': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2.
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_0': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_1': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_2': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_3': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_4': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weight_5': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:130:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_6': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_7': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_8': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_9': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_10': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_11': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_12': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_13': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_14': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weight_15': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/train.cpp:152:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_weight': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:182:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_weight': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:194:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_weight': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:206:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:231:8)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:232:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/train.cpp:239:8)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:240:15)
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 504.42 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 504.46 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:08:24; Allocated memory: 28.527 MB.
Command   ap_source done; error code: 1; 505.35 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:57:38 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.79 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.85 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.87 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:
TCL LOOKUP INDEX class .
    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 1.04 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:59:15 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.55 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.62 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.63 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.12 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id ERROR @200-627@ 
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:
TCL LOOKUP INDEX class .
    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 0.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 16:59:45 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.56 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.64 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.65 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.14 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.42 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 1.24 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 17:01:15 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.52 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.58 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.59 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.11 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.33 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 3.05 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 17:03:36 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.51 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.57 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.58 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.6 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.31 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 19:32:32 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.19 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 0.88 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 19:36:31 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.52 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.45 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 19:39:10 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.15 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 0.79 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 19:41:02 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.16 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 0.81 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Sun Apr 27 19:41:46 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 1.13 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.99 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.68 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 01:46:55 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.98 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.62 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 01:48:18 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.97 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 01:48:38 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.14 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 01:49:41 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.46 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.03 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.71 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 01:51:29 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.2 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:11:17 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.2 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.84 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:11:59 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.19 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.87 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:22:04 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.33 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.98 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:25:13 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.21 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.84 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:28:01 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.53 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.17 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.86 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:29:08 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.19 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:35:54 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.53 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 2.17 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 2.86 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 02:37:00 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.54 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 2.36 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.746 MB.
Execute         set_directive_top train_lenet5_top -name=train_lenet5_top 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.08 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.67 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.94 seconds. CPU system time: 0.57 seconds. Elapsed time: 8.51 seconds; current allocated memory: 382.207 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.67 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.29 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=train_lenet5_top -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,598 Compile/Link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 596,618 Unroll/Inline /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,663 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,611 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,611 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,607 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,607 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 5,086,022 Array/Struct /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 5,086,022 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 606,267 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 606,267 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 606,044 Performance /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 606,044 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 605,684 Performance (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 605,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 716,274 Performance (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 716,274 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 624,046 Performance (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 624,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 625,312 HW Transforms /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 625,312 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 625,688 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 625,688 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:16:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_7' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:43:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (kernels/flatten.h:16:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-178] Inlining function 'exp_approx(float)' into 'void softmax<10>(float const*, float*)' (kernels/softmax.h:21:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 6, 24, 24>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 16, 8, 8>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void softmax<10>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:150:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:156:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi16ELi8ELi8EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi6ELi24ELi24EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:33:19)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:142:21)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:147:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:148:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:149:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:154:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:155:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:160:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:161:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/conv2d.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_60_11> at kernels/conv2d.h:60:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_7> at kernels/conv2d.h:38:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_1> at kernels/softmax.h:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at kernels/softmax.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_4> at kernels/softmax.h:43:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at kernels/softmax.h:39:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool2_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'flat_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:202:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:207:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:212:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'pool2_out': Complete partitioning on dimension 1. (kernels/train.cpp:114:15)
INFO: [HLS 214-248] Applying array_partition to 'flat_out': Complete partitioning on dimension 1. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:174:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:175:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:185:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:186:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:191:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:192:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:196:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:197:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:202:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:211:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:212:15)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 905.32 seconds. CPU system time: 7.21 seconds. Elapsed time: 912.59 seconds; current allocated memory: 742.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 742.301 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top train_lenet5_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.0.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 22.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 22.26 seconds; current allocated memory: 888.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 973.05 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.69 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 973.48 seconds. CPU system time: 0.22 seconds. Elapsed time: 973.77 seconds; current allocated memory: 1.252 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc to /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'conv1_dW' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.1' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.2' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.3' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.4' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.5' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.6' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.7' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.8' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.9' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.10' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.11' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.12' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.13' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.14' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.15' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.16' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.17' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.18' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.19' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.20' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.21' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.22' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.23' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.24' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_1' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_2' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_3' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_4' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_5' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.1' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.2' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.3' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.4' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.5' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.6' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.7' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.8' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.9' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.10' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.11' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.12' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.13' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.14' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.15' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.16' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.17' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.18' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.19' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.20' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.21' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.22' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.23' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.24' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.1' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.2' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.3' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias' (kernels/train.cpp:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias.1' (kernels/train.cpp:207) automatically.
Command           transform done; 175.32 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 1, 5, 28, 28>' (kernels/conv2d.h:21:47)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<16, 6, 5, 12, 12>' (kernels/conv2d.h:21:47)...3 expression(s) balanced.
Command           transform done; 31.7 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 206.65 seconds. CPU system time: 0.3 seconds. Elapsed time: 207.03 seconds; current allocated memory: 1.643 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 11:16:26 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.55 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.62 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.63 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.12 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.24 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.746 MB.
Execute         set_directive_top train_lenet5_top -name=train_lenet5_top 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.92 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.88 seconds. CPU system time: 0.48 seconds. Elapsed time: 9.36 seconds; current allocated memory: 382.219 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.85 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.35 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=train_lenet5_top -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,598 Compile/Link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 596,618 Unroll/Inline /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,663 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 63.81 sec.
Command     csynth_design done; error code: 1; 63.85 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:03; Allocated memory: 23.680 MB.
Command   ap_source done; error code: 1; 64.86 sec.
Command vitis_hls_bin done; error code: 1; 64.87 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 11:18:19 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.55 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.63 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.63 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.12 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.746 MB.
Execute         set_directive_top train_lenet5_top -name=train_lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.35 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command         clang_tidy done; error code: 1; 0.88 sec.
Command       elaborate done; error code: 1; 4.94 sec.
Command     csynth_design done; error code: 1; 4.97 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 8.000 MB.
Command   ap_source done; error code: 1; 5.75 sec.
Command vitis_hls_bin done; error code: 1; 5.76 sec.
INFO: [Common 17-344] 'source' was cancelled
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 11:18:35 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.55 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.61 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.61 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.746 MB.
Execute         set_directive_top train_lenet5_top -name=train_lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.2 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.37 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.13 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.19 seconds. CPU system time: 0.56 seconds. Elapsed time: 9.74 seconds; current allocated memory: 381.414 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.81 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.34 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=train_lenet5_top -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,598 Compile/Link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 596,618 Unroll/Inline /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,663 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,611 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,611 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,607 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,607 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 5,086,022 Array/Struct /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 5,086,022 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 606,267 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 606,267 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 606,044 Performance /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 606,044 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 605,684 Performance (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 605,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 716,274 Performance (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 716,274 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 624,046 Performance (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 624,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 625,312 HW Transforms /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 625,312 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 625,688 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 625,688 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:16:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_7' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:43:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (kernels/flatten.h:16:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-178] Inlining function 'exp_approx(float)' into 'void softmax<10>(float const*, float*)' (kernels/softmax.h:21:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 6, 24, 24>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 16, 8, 8>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void softmax<10>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:150:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:156:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi16ELi8ELi8EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi6ELi24ELi24EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:33:19)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:142:21)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:147:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:148:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:149:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:154:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:155:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:160:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:161:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/conv2d.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_60_11> at kernels/conv2d.h:60:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_7> at kernels/conv2d.h:38:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_1> at kernels/softmax.h:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at kernels/softmax.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_4> at kernels/softmax.h:43:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at kernels/softmax.h:39:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool2_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'flat_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:185:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:202:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:207:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:212:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'pool2_out': Complete partitioning on dimension 1. (kernels/train.cpp:114:15)
INFO: [HLS 214-248] Applying array_partition to 'flat_out': Complete partitioning on dimension 1. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:174:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:175:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:185:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:186:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:191:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:192:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:196:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:197:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:202:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:211:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:212:15)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1086.49 seconds. CPU system time: 10.89 seconds. Elapsed time: 1101.1 seconds; current allocated memory: 737.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 737.039 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top train_lenet5_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.0.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 23.75 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 23.68 seconds. CPU system time: 0.09 seconds. Elapsed time: 23.77 seconds; current allocated memory: 818.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 938.27 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.69 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 938.68 seconds. CPU system time: 0.25 seconds. Elapsed time: 938.96 seconds; current allocated memory: 1.239 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc to /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'conv1_dW' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.1' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.2' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.3' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.4' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.5' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.6' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.7' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.8' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.9' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.10' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.11' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.12' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.13' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.14' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.15' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.16' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.17' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.18' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.19' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.20' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.21' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.22' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.23' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.24' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_1' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_2' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_3' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_4' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_5' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.1' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.2' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.3' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.4' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.5' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.6' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.7' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.8' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.9' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.10' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.11' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.12' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.13' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.14' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.15' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.16' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.17' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.18' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.19' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.20' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.21' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.22' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.23' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.24' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.1' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.2' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.3' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias' (kernels/train.cpp:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias.1' (kernels/train.cpp:207) automatically.
Command           transform done; 175.28 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 1, 5, 28, 28>' (kernels/conv2d.h:21:47)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<16, 6, 5, 12, 12>' (kernels/conv2d.h:21:47)...3 expression(s) balanced.
Command           transform done; 31.66 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 206.57 seconds. CPU system time: 0.36 seconds. Elapsed time: 206.95 seconds; current allocated memory: 1.646 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 12:20:55 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.87 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.95 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.97 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     set_part done; 0.12 sec.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.789 MB.
Execute         set_directive_top train_lenet5_top -name=train_lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.13 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.04 seconds. CPU system time: 0.66 seconds. Elapsed time: 10.92 seconds; current allocated memory: 381.480 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.28 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.51 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=train_lenet5_top -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,598 Compile/Link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,598 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 596,618 Unroll/Inline /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 596,618 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,663 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,663 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,611 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,611 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 552,607 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 552,607 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 5,086,022 Array/Struct /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 5,086,022 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 563,570 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 563,570 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 606,267 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 606,267 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 606,044 Performance /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 606,044 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 605,684 Performance (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 605,684 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 716,274 Performance (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 716,274 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 624,046 Performance (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 624,046 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 625,312 HW Transforms /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 625,312 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 625,688 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 625,688 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:57:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:57:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_16_1' is marked as complete unroll implied by the pipeline pragma (kernels/flatten.h:16:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:42:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_7' is marked as complete unroll implied by the pipeline pragma (kernels/avg_pool.h:43:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (kernels/flatten.h:16:22) in function 'flatten<4, 4, 16>' completely with a factor of 256 (kernels/flatten.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 16, 8, 8>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (kernels/avg_pool.h:42:34) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_7' (kernels/avg_pool.h:43:38) in function 'avg_pool<2, 2, 6, 24, 24>' completely with a factor of 2 (kernels/avg_pool.h:13:0)
INFO: [HLS 214-178] Inlining function 'exp_approx(float)' into 'void softmax<10>(float const*, float*)' (kernels/softmax.h:21:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 6, 24, 24>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void avg_pool<2, 2, 16, 8, 8>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void softmax<10>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:57:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:150:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:156:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi16ELi8ELi8EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ8avg_poolILi2ELi2ELi6ELi24ELi24EEvPKfPfE5plane': Cyclic partitioning with factor 4 on dimension 1. (kernels/avg_pool.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:33:19)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:142:21)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:147:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:148:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:149:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:153:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:154:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:155:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:160:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:161:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/conv2d.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_60_11> at kernels/conv2d.h:60:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_7> at kernels/conv2d.h:38:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_1> at kernels/softmax.h:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_30_2> at kernels/softmax.h:30:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_4> at kernels/softmax.h:43:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_3> at kernels/softmax.h:39:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'pool2_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'flat_out' due to pipeline pragma (kernels/flatten.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/train.cpp:174:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:202:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:207:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:212:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'pool2_out': Complete partitioning on dimension 1. (kernels/train.cpp:114:15)
INFO: [HLS 214-248] Applying array_partition to 'flat_out': Complete partitioning on dimension 1. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:174:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:175:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:185:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:186:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:191:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:192:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:196:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:197:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:202:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:207:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:211:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:212:15)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 958.59 seconds. CPU system time: 10.97 seconds. Elapsed time: 972.78 seconds; current allocated memory: 737.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 737.414 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top train_lenet5_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.0.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 23.21 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 23.05 seconds. CPU system time: 0.16 seconds. Elapsed time: 23.22 seconds; current allocated memory: 834.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 903.58 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.7 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 903.97 seconds. CPU system time: 0.3 seconds. Elapsed time: 904.28 seconds; current allocated memory: 1.228 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc to /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'conv1_dW' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.1' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.2' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.3' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.4' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.5' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.6' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.7' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.8' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.9' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.10' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.11' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.12' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.13' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.14' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.15' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.16' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.17' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.18' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.19' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.20' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.21' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.22' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.23' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.24' (kernels/train.cpp:185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_1' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_2' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_3' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_4' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_5' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.1' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.2' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.3' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.4' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.5' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.6' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.7' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.8' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.9' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.10' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.11' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.12' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.13' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.14' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.15' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.16' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.17' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.18' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.19' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.20' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.21' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.22' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.23' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.24' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.1' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.2' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.3' (kernels/train.cpp:202) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias' (kernels/train.cpp:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias.1' (kernels/train.cpp:207) automatically.
Command           transform done; 181.61 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 1, 5, 28, 28>' (kernels/conv2d.h:21:47)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<16, 6, 5, 12, 12>' (kernels/conv2d.h:21:47)...3 expression(s) balanced.
Command           transform done; 32.79 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 214.05 seconds. CPU system time: 0.3 seconds. Elapsed time: 214.41 seconds; current allocated memory: 1.626 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1 opened at Mon Apr 28 14:10:48 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.76 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.82 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file kernel/reader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.898 MB.
Execute         set_directive_top train_lenet5_top -name=train_lenet5_top 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/train.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/train.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/train.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.12 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.64 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:19:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (kernels/update.h:37:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.89 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.67 seconds; current allocated memory: 381.551 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/train.g.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.74 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.28 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=train_lenet5_top -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=train_lenet5_top -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,572 Compile/Link /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,572 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 594,838 Unroll/Inline /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 594,838 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 550,997 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 550,997 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 551,002 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 551,002 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 551,002 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 551,002 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 5,084,118 Array/Struct /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 5,084,118 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 561,718 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 561,718 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 561,718 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 561,718 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 561,718 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 561,718 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 604,370 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 604,370 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 604,143 Performance /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 604,143 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 603,789 Performance (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 603,789 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 713,106 Performance (step 3) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 713,106 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 621,134 Performance (step 4) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 621,134 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 622,321 HW Transforms /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 622,321 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 621,247 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 621,247 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void bias_grad<16, 4, 4>(float const (*) [4][4], float*)' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<16, 6, 5, 8, 8>(float const (*) [8][8], float const (*) [((8) - (5)) + (1)][((8) - (5)) + (1)], float (*) [6][5][5])' into 'void conv2d_backward<16, 6, 5, 8, 8>(float const*, float const*, float*, float const*, float (*) [6][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
INFO: [HLS 214-131] Inlining function 'void bias_grad<6, 20, 20>(float const (*) [20][20], float*)' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:167:5)
INFO: [HLS 214-131] Inlining function 'void weight_grad<6, 1, 5, 24, 24>(float const (*) [24][24], float const (*) [((24) - (5)) + (1)][((24) - (5)) + (1)], float (*) [1][5][5])' into 'void conv2d_backward<6, 1, 5, 24, 24>(float const*, float const*, float*, float const*, float (*) [1][5][5], float*)' (kernels/conv2d_bwd.h:168:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'probs' for cosimulation. (kernels/train.cpp:61:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'label' for cosimulation. (kernels/train.cpp:61:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:20:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:15:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_2' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:38:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:39:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_3' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:59:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_5' is marked as complete unroll implied by the pipeline pragma (kernels/update.h:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:64:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:65:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_10' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:66:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:101:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:102:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_9' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d_bwd.h:103:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_7' is marked as complete unroll implied by the pipeline pragma (kernels/fc_bwd.h:51:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (kernels/mse_loss.h:21:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<10>' completely with a factor of 10 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<84, 10>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<84, 10>' completely with a factor of 10 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<84, 10>' completely with a factor of 840 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<84>' completely with a factor of 84 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<120, 84>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<120, 84>' completely with a factor of 84 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<120, 84>' completely with a factor of 10080 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<120>' completely with a factor of 120 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (kernels/update.h:38:19) in function 'general_update<256, 120>' completely with a factor of 256 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernels/update.h:39:26) in function 'general_update<256, 120>' completely with a factor of 120 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (kernels/update.h:33:19) in function 'general_update<256, 120>' completely with a factor of 30720 (kernels/update.h:31:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<16>' completely with a factor of 16 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<16, 6, 5>' completely with a factor of 6 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<16, 6, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (kernels/update.h:20:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (kernels/update.h:15:19) in function 'bias_update<6>' completely with a factor of 6 (kernels/update.h:13:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_3' (kernels/update.h:59:19) in function 'conv2d_update<6, 1, 5>' completely with a factor of 1 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_4' (kernels/update.h:60:30) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_5' (kernels/update.h:61:34) in function 'conv2d_update<6, 1, 5>' completely with a factor of 5 (kernels/update.h:52:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 1 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<6, 1, 5, 24, 24>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_8' (kernels/conv2d_bwd.h:64:34) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_9' (kernels/conv2d_bwd.h:65:38) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_10' (kernels/conv2d_bwd.h:66:43) in function 'conv2d_backward<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (kernels/conv2d_bwd.h:101:35) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 6 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_8' (kernels/conv2d_bwd.h:102:39) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_9' (kernels/conv2d_bwd.h:103:43) in function 'input_grad<16, 6, 5, 8, 8>' completely with a factor of 5 (kernels/conv2d_bwd.h:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<256, 120>' completely with a factor of 120 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<120, 84>' completely with a factor of 84 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_7' (kernels/fc_bwd.h:51:26) in function 'fc_backward<84, 10>' completely with a factor of 10 (kernels/fc_bwd.h:16:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' completely with a factor of 10 (kernels/mse_loss.h:17:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_21_1' (kernels/mse_loss.h:21:22) in function 'mse_loss<10>' has been removed because the loop is unrolled completely (kernels/mse_loss.h:17:0)
INFO: [HLS 214-178] Inlining function 'void flatten_backward<4, 4, 16>(float const*, float*)' into 'train_lenet5_top' (kernels/train.cpp:61:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc3_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:121:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc2_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:127:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'fc1_weight'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernels/train.cpp:133:9)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 2. (kernels/fc_bwd.h:24:8)
INFO: [HLS 214-248] Applying array_partition to 'grads_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:19:11)
INFO: [HLS 214-248] Applying array_partition to 'x_buffer': Complete partitioning on dimension 1. (kernels/avg_pool_bwd.h:30:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'weight': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:141:11)
INFO: [HLS 214-248] Applying array_partition to 'grad_buffer': Complete partitioning on dimension 1. (kernels/conv2d_bwd.h:155:11)
INFO: [HLS 214-248] Applying array_partition to 'grads': Complete partitioning on dimension 1. (kernels/train.cpp:113:14)
INFO: [HLS 214-248] Applying array_partition to 'fc3_grads': Complete partitioning on dimension 1. (kernels/train.cpp:118:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dW': Complete partitioning on dimension 2. (kernels/train.cpp:119:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_dB': Complete partitioning on dimension 1. (kernels/train.cpp:120:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_grads': Complete partitioning on dimension 1. (kernels/train.cpp:124:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dW': Complete partitioning on dimension 2. (kernels/train.cpp:125:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:126:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dW': Complete partitioning on dimension 2. (kernels/train.cpp:131:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:132:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_53_1> at kernels/update.h:53:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at kernels/conv2d_bwd.h:86:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_133_3> at kernels/conv2d_bwd.h:133:31 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_7> at kernels/conv2d_bwd.h:146:35 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_159_10> at kernels/conv2d_bwd.h:159:32 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_1> at kernels/conv2d_bwd.h:25:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_4> at kernels/conv2d_bwd.h:48:34 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_3> at kernels/avg_pool_bwd.h:23:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_6> at kernels/avg_pool_bwd.h:34:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernels/fc_bwd.h:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_14_1> at kernels/flatten_bwd.h:14:22 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_95_4'. (kernels/conv2d_bwd.h:95:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'x_pad33' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_0' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_1' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_2' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_3' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_4' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'x_pad_5' due to pipeline pragma (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv2_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'conv2_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv2_dW' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:156:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'conv1_dW' due to pipeline pragma (kernels/train.cpp:156:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_dB' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=25 dim=1' for array 'conv1_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv1_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dX' due to pipeline pragma (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=150 dim=1' for array 'conv2_updated_weight' due to pipeline pragma (kernels/update.h:58:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'conv2_updated_bias' due to pipeline pragma (kernels/update.h:14:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fc1_updated_bias' due to pipeline pragma (kernels/train.cpp:173:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'fc2_updated_bias' due to pipeline pragma (kernels/train.cpp:178:15)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=8 dim=1' for array 'fc3_updated_weight' due to pipeline pragma (kernels/update.h:32:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'fc3_updated_bias' due to pipeline pragma (kernels/train.cpp:183:15)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_0': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad_5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'x_pad33': Cyclic partitioning with factor 5 on dimension 1. Cyclic partitioning with factor 5 on dimension 2. (kernels/conv2d_bwd.h:129:11)
INFO: [HLS 214-248] Applying array_partition to 'dX': Cyclic partitioning with factor 5 on dimension 2. Cyclic partitioning with factor 5 on dimension 3. (kernels/conv2d_bwd.h:166:11)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dW': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:145:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_dB': Complete partitioning on dimension 1. (kernels/train.cpp:146:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dW': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (kernels/train.cpp:156:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_dB': Complete partitioning on dimension 1. (kernels/train.cpp:157:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_weight': Cyclic partitioning with factor 25 on dimension 1. (kernels/train.cpp:162:15)
INFO: [HLS 214-248] Applying array_partition to 'conv1_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:163:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_weight': Cyclic partitioning with factor 150 on dimension 1. (kernels/train.cpp:167:15)
INFO: [HLS 214-248] Applying array_partition to 'conv2_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:168:15)
INFO: [HLS 214-248] Applying array_partition to 'fc1_updated_bias': Cyclic partitioning with factor 4 on dimension 1. (kernels/train.cpp:173:15)
INFO: [HLS 214-248] Applying array_partition to 'fc2_updated_bias': Cyclic partitioning with factor 2 on dimension 1. (kernels/train.cpp:178:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_weight': Cyclic partitioning with factor 8 on dimension 1. (kernels/train.cpp:182:15)
INFO: [HLS 214-248] Applying array_partition to 'fc3_updated_bias': Complete partitioning on dimension 1. (kernels/train.cpp:183:15)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/fc_bwd.h:40:22)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/fc_bwd.h:48:22)
INFO: [HLS 214-115] Multiple burst reads of length 24 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:131:20)
INFO: [HLS 214-115] Multiple burst reads of length 72 and bit width 256 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_bwd.h:132:27)
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:53:22)
INFO: [HLS 214-115] Multiple burst reads of length 1920 and bit width 512 has been inferred on bundle 'HBM3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
INFO: [HLS 214-115] Multiple burst reads of length 630 and bit width 512 has been inferred on bundle 'HBM4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/update.h:34:28)
WARNING: [HLS 214-287] Basic block in function general_update<256, 120> has more than 200000 instructions. (kernels/update.h:32:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/../../../kernel.xml -> /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 901.77 seconds. CPU system time: 9.73 seconds. Elapsed time: 913.41 seconds; current allocated memory: 737.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 737.438 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top train_lenet5_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.0.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 22.02 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 21.9 seconds. CPU system time: 0.1 seconds. Elapsed time: 22.02 seconds; current allocated memory: 861.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1007.61 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'train_lenet5_top' (kernels/train.cpp:43) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.7 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1008.02 seconds. CPU system time: 0.24 seconds. Elapsed time: 1008.31 seconds; current allocated memory: 1.216 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.g.1.bc to /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'conv1_dW' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.1' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.2' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.3' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.4' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.5' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.6' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.7' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.8' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.9' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.10' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.11' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.12' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.13' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.14' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.15' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.16' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.17' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.18' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.19' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.20' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.21' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.22' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.23' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_dW.24' (kernels/train.cpp:156) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_1' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_2' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_3' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_4' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_5' (kernels/conv2d_bwd.h:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.1' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.2' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.3' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.4' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.5' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.6' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.7' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.8' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.9' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.10' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.11' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.12' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.13' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.14' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.15' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.16' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.17' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.18' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.19' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.20' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.21' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.22' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.23' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'dX.24' (kernels/conv2d_bwd.h:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias' (kernels/train.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.1' (kernels/train.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.2' (kernels/train.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc1_updated_bias.3' (kernels/train.cpp:173) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias' (kernels/train.cpp:178) automatically.
INFO: [XFORM 203-102] Partitioning array 'fc2_updated_bias.1' (kernels/train.cpp:178) automatically.
Command           transform done; 169.78 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 30.63 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 199.9 seconds. CPU system time: 0.44 seconds. Elapsed time: 200.42 seconds; current allocated memory: 1.583 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.2.bc -o /home/megan/Vitis-AI/accelerator/fpga-fl-bgv/host2fpga/train_lenet5_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
