// Seed: 3018797690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
module module_1;
  wor id_1;
  assign id_1 = 1;
  genvar id_2;
  assign id_2 = id_2;
  assign id_2 = id_1 - 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  logic [7:0] id_4, id_5;
  wire id_6, id_7;
  assign id_4[1] = id_5;
endmodule
