Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 14 15:59:59 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                     Violations  
--------  ----------------  ----------------------------------------------  ----------  
TIMING-6  Critical Warning  No common primary clock between related clocks  2           
TIMING-7  Critical Warning  No common node between related clocks           2           
XDCH-2    Warning           Same min and max delay values on IO port        5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.953        0.000                      0                 2919        0.053        0.000                      0                 2919        3.500        0.000                       0                  1353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 10.000}       20.000          50.000          
  CLKFBIN         {0.000 10.000}       20.000          50.000          
  clk_012         {0.000 40.000}       80.000          12.500          
  clk_125         {0.000 4.000}        8.000           125.000         
  rgmii_txc_OBUF  {0.000 20.000}       40.000          25.000          
clk_fpga_0        {0.000 10.000}       20.000          50.000          
rgmii_rxc         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                          18.751        0.000                       0                     2  
  clk_012              75.554        0.000                      0                  304        0.103        0.000                      0                  304       39.500        0.000                       0                   160  
  clk_125               5.953        0.000                      0                    8        0.218        0.000                      0                    8        3.500        0.000                       0                    10  
  rgmii_txc_OBUF                                                                                                                                                   38.408        0.000                       0                     2  
clk_fpga_0             12.838        0.000                      0                 2587        0.053        0.000                      0                 2587        8.870        0.000                       0                  1178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_012            14.752        0.000                      0                   10        0.063        0.000                      0                   10  
clk_012       clk_fpga_0         14.981        0.000                      0                   10        0.401        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_125                     
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          CLKFBIN                         
(none)          clk_012                         
(none)          rgmii_txc_OBUF                  
(none)                          clk_012         
(none)                          clk_125         
(none)                          clk_fpga_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_012
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       75.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.554ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.366ns (32.436%)  route 2.845ns (67.564%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.144    10.035    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                         clock pessimism              0.498    85.823    
                         clock uncertainty           -0.099    85.724    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.136    85.588    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         85.588    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 75.554    

Slack (MET) :             75.554ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.366ns (32.436%)  route 2.845ns (67.564%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.144    10.035    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/C
                         clock pessimism              0.498    85.823    
                         clock uncertainty           -0.099    85.724    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.136    85.588    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         85.588    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 75.554    

Slack (MET) :             75.554ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.366ns (32.436%)  route 2.845ns (67.564%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.144    10.035    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                         clock pessimism              0.498    85.823    
                         clock uncertainty           -0.099    85.724    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.136    85.588    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.588    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 75.554    

Slack (MET) :             75.554ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.366ns (32.436%)  route 2.845ns (67.564%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.144    10.035    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/C
                         clock pessimism              0.498    85.823    
                         clock uncertainty           -0.099    85.724    
    SLICE_X34Y101        FDRE (Setup_fdre_C_CE)      -0.136    85.588    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         85.588    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                 75.554    

Slack (MET) :             75.640ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.366ns (33.573%)  route 2.703ns (66.427%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.002     9.892    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                         clock pessimism              0.474    85.799    
                         clock uncertainty           -0.099    85.700    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.168    85.532    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         85.532    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 75.640    

Slack (MET) :             75.640ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.366ns (33.573%)  route 2.703ns (66.427%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.002     9.892    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                         clock pessimism              0.474    85.799    
                         clock uncertainty           -0.099    85.700    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.168    85.532    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         85.532    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 75.640    

Slack (MET) :             75.640ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.366ns (33.573%)  route 2.703ns (66.427%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.002     9.892    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                         clock pessimism              0.474    85.799    
                         clock uncertainty           -0.099    85.700    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.168    85.532    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         85.532    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 75.640    

Slack (MET) :             75.640ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.366ns (33.573%)  route 2.703ns (66.427%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          1.002     9.892    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/C
                         clock pessimism              0.474    85.799    
                         clock uncertainty           -0.099    85.700    
    SLICE_X35Y101        FDRE (Setup_fdre_C_CE)      -0.168    85.532    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         85.532    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 75.640    

Slack (MET) :             75.904ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 1.366ns (35.932%)  route 2.436ns (64.068%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.735     9.625    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                         clock pessimism              0.470    85.795    
                         clock uncertainty           -0.099    85.696    
    SLICE_X35Y102        FDRE (Setup_fdre_C_CE)      -0.168    85.528    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         85.528    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                 75.904    

Slack (MET) :             75.904ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 1.366ns (35.932%)  route 2.436ns (64.068%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.927     7.148    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X37Y102        LUT6 (Prop_lut6_I4_O)        0.232     7.380 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.380    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.855 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.774     8.629    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y103        LUT5 (Prop_lut5_I0_O)        0.261     8.890 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.735     9.625    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                         clock pessimism              0.470    85.795    
                         clock uncertainty           -0.099    85.696    
    SLICE_X35Y102        FDRE (Setup_fdre_C_CE)      -0.168    85.528    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.528    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                 75.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.640     1.914    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X33Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     2.055 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[31]/Q
                         net (fo=1, routed)           0.051     2.107    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[31]
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.045     2.152 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.152    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[23]_i_1_n_0
    SLICE_X32Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X32Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[23]/C
                         clock pessimism             -0.538     1.927    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.121     2.048    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     2.110    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg[7]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[7]/C
                         clock pessimism             -0.552     1.913    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.076     1.989    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.110    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg[6]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[6]/C
                         clock pessimism             -0.552     1.913    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.071     1.984    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.640     1.914    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X35Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     2.055 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.086     2.142    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[3]
    SLICE_X34Y103        LUT3 (Prop_lut3_I0_O)        0.048     2.190 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.190    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg[3]_i_1_n_0
    SLICE_X34Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X34Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
                         clock pessimism             -0.538     1.927    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.131     2.058    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.402%)  route 0.246ns (63.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.641     1.915    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     2.056 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=9, routed)           0.246     2.303    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[5]
    RAMB36_X2Y20         RAMB36E1                                     r  i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.950     2.505    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKARDCLK
                         clock pessimism             -0.518     1.986    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.169    i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.641     1.915    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X33Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     2.056 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[24]/Q
                         net (fo=1, routed)           0.090     2.147    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[24]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.045     2.192 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.192    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[16]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_012_BUFG
    SLICE_X32Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[16]/C
                         clock pessimism             -0.538     1.928    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     2.049    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.133    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg[3]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[3]/C
                         clock pessimism             -0.552     1.913    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.064     1.977    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     2.133    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg[8]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.552     1.913    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.064     1.977    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.133    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg[0]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[0]/C
                         clock pessimism             -0.552     1.913    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.060     1.973    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.133    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg[2]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[2]/C
                         clock pessimism             -0.552     1.913    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.053     1.966    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_012
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { mmcme2_base_inst1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         80.000      77.830     RAMB36_X2Y20     i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         80.000      78.408     BUFGCTRL_X0Y17   clk_012_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y104    i_rgmii_tx_ddr/ODDR_0/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y105    i_rgmii_tx_ddr/ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y103    i_rgmii_tx_ddr/ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y108    i_rgmii_tx_ddr/ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y107    i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y103    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.910ns (45.868%)  route 1.074ns (54.132%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.398     6.233 r  i_pwm/cntr_reg[3]/Q
                         net (fo=5, routed)           0.723     6.956    i_pwm/cntr_reg[3]
    SLICE_X113Y91        LUT4 (Prop_lut4_I0_O)        0.245     7.201 r  i_pwm/cntr[7]_i_2/O
                         net (fo=2, routed)           0.351     7.552    i_pwm/cntr[7]_i_2_n_0
    SLICE_X113Y91        LUT4 (Prop_lut4_I0_O)        0.267     7.819 r  i_pwm/cntr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.819    i_pwm/p_0_in[6]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/C
                         clock pessimism              0.462    13.811    
                         clock uncertainty           -0.071    13.740    
    SLICE_X113Y91        FDCE (Setup_fdce_C_D)        0.032    13.772    i_pwm/cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.772    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.913ns (45.950%)  route 1.074ns (54.050%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.398     6.233 r  i_pwm/cntr_reg[3]/Q
                         net (fo=5, routed)           0.723     6.956    i_pwm/cntr_reg[3]
    SLICE_X113Y91        LUT4 (Prop_lut4_I0_O)        0.245     7.201 r  i_pwm/cntr[7]_i_2/O
                         net (fo=2, routed)           0.351     7.552    i_pwm/cntr[7]_i_2_n_0
    SLICE_X113Y91        LUT5 (Prop_lut5_I0_O)        0.270     7.822 r  i_pwm/cntr[7]_i_1/O
                         net (fo=1, routed)           0.000     7.822    i_pwm/p_0_in[7]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[7]/C
                         clock pessimism              0.462    13.811    
                         clock uncertainty           -0.071    13.740    
    SLICE_X113Y91        FDCE (Setup_fdce_C_D)        0.069    13.809    i_pwm/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.633ns (46.684%)  route 0.723ns (53.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.398     6.233 r  i_pwm/cntr_reg[3]/Q
                         net (fo=5, routed)           0.723     6.956    i_pwm/cntr_reg[3]
    SLICE_X113Y91        LUT5 (Prop_lut5_I3_O)        0.235     7.191 r  i_pwm/cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.191    i_pwm/p_0_in[4]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[4]/C
                         clock pessimism              0.462    13.811    
                         clock uncertainty           -0.071    13.740    
    SLICE_X113Y91        FDCE (Setup_fdce_C_D)        0.030    13.770    i_pwm/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.640ns (46.715%)  route 0.730ns (53.285%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.398     6.233 r  i_pwm/cntr_reg[1]/Q
                         net (fo=7, routed)           0.730     6.963    i_pwm/cntr_reg[1]
    SLICE_X112Y91        LUT2 (Prop_lut2_I1_O)        0.242     7.205 r  i_pwm/cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.205    i_pwm/p_0_in[1]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[1]/C
                         clock pessimism              0.486    13.835    
                         clock uncertainty           -0.071    13.764    
    SLICE_X112Y91        FDCE (Setup_fdce_C_D)        0.106    13.870    i_pwm/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.646ns (52.219%)  route 0.591ns (47.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.398     6.233 r  i_pwm/cntr_reg[3]/Q
                         net (fo=5, routed)           0.591     6.824    i_pwm/cntr_reg[3]
    SLICE_X112Y91        LUT4 (Prop_lut4_I3_O)        0.248     7.072 r  i_pwm/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.072    i_pwm/p_0_in[3]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C
                         clock pessimism              0.486    13.835    
                         clock uncertainty           -0.071    13.764    
    SLICE_X112Y91        FDCE (Setup_fdce_C_D)        0.106    13.870    i_pwm/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.538ns (48.131%)  route 0.580ns (51.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.433     6.268 r  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.580     6.848    i_pwm/cntr_reg_n_0_[0]
    SLICE_X113Y91        LUT6 (Prop_lut6_I4_O)        0.105     6.953 r  i_pwm/cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     6.953    i_pwm/p_0_in[5]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[5]/C
                         clock pessimism              0.462    13.811    
                         clock uncertainty           -0.071    13.740    
    SLICE_X113Y91        FDCE (Setup_fdce_C_D)        0.032    13.772    i_pwm/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.772    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.916ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.538ns (49.416%)  route 0.551ns (50.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.433     6.268 r  i_pwm/cntr_reg[2]/Q
                         net (fo=6, routed)           0.551     6.819    i_pwm/cntr_reg[2]
    SLICE_X112Y91        LUT3 (Prop_lut3_I2_O)        0.105     6.924 r  i_pwm/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.924    i_pwm/p_0_in[2]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/C
                         clock pessimism              0.486    13.835    
                         clock uncertainty           -0.071    13.764    
    SLICE_X112Y91        FDCE (Setup_fdce_C_D)        0.076    13.840    i_pwm/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  6.916    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.538ns (54.631%)  route 0.447ns (45.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 13.349 - 8.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.433     6.268 f  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.447     6.715    i_pwm/cntr_reg_n_0_[0]
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.105     6.820 r  i_pwm/cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.820    i_pwm/p_0_in[0]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414    13.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
                         clock pessimism              0.486    13.835    
                         clock uncertainty           -0.071    13.764    
    SLICE_X112Y91        FDCE (Setup_fdce_C_D)        0.072    13.836    i_pwm/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                  7.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.950%)  route 0.113ns (35.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     2.073 r  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.113     2.186    i_pwm/cntr_reg_n_0_[0]
    SLICE_X113Y91        LUT5 (Prop_lut5_I0_O)        0.045     2.231 r  i_pwm/cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.231    i_pwm/p_0_in[4]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[4]/C
                         clock pessimism             -0.540     1.922    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.091     2.013    i_pwm/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.207ns (51.648%)  route 0.194ns (48.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     2.073 r  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.194     2.267    i_pwm/cntr_reg_n_0_[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.043     2.310 r  i_pwm/cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.310    i_pwm/p_0_in[1]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[1]/C
                         clock pessimism             -0.553     1.909    
    SLICE_X112Y91        FDCE (Hold_fdce_C_D)         0.131     2.040    i_pwm/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.207ns (51.648%)  route 0.194ns (48.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     2.073 r  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.194     2.267    i_pwm/cntr_reg_n_0_[0]
    SLICE_X112Y91        LUT4 (Prop_lut4_I1_O)        0.043     2.310 r  i_pwm/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.310    i_pwm/p_0_in[3]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C
                         clock pessimism             -0.553     1.909    
    SLICE_X112Y91        FDCE (Hold_fdce_C_D)         0.131     2.040    i_pwm/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.120%)  route 0.170ns (44.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     2.073 r  i_pwm/cntr_reg[2]/Q
                         net (fo=6, routed)           0.170     2.243    i_pwm/cntr_reg[2]
    SLICE_X113Y91        LUT6 (Prop_lut6_I2_O)        0.045     2.288 r  i_pwm/cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.288    i_pwm/p_0_in[5]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[5]/C
                         clock pessimism             -0.540     1.922    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092     2.014    i_pwm/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.889%)  route 0.194ns (48.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     2.073 r  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.194     2.267    i_pwm/cntr_reg_n_0_[0]
    SLICE_X112Y91        LUT3 (Prop_lut3_I1_O)        0.045     2.312 r  i_pwm/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.312    i_pwm/p_0_in[2]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/C
                         clock pessimism             -0.553     1.909    
    SLICE_X112Y91        FDCE (Hold_fdce_C_D)         0.121     2.030    i_pwm/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.889%)  route 0.194ns (48.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     2.073 f  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.194     2.267    i_pwm/cntr_reg_n_0_[0]
    SLICE_X112Y91        LUT1 (Prop_lut1_I0_O)        0.045     2.312 r  i_pwm/cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.312    i_pwm/p_0_in[0]
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C
                         clock pessimism             -0.553     1.909    
    SLICE_X112Y91        FDCE (Hold_fdce_C_D)         0.120     2.029    i_pwm/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.184ns (44.582%)  route 0.229ns (55.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_pwm/cntr_reg[6]/Q
                         net (fo=3, routed)           0.229     2.279    i_pwm/cntr_reg[6]
    SLICE_X113Y91        LUT5 (Prop_lut5_I1_O)        0.043     2.322 r  i_pwm/cntr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.322    i_pwm/p_0_in[7]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[7]/C
                         clock pessimism             -0.553     1.909    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.107     2.016    i_pwm/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.849%)  route 0.229ns (55.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_pwm/cntr_reg[6]/Q
                         net (fo=3, routed)           0.229     2.279    i_pwm/cntr_reg[6]
    SLICE_X113Y91        LUT4 (Prop_lut4_I3_O)        0.045     2.324 r  i_pwm/cntr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.324    i_pwm/p_0_in[6]
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/C
                         clock pessimism             -0.553     1.909    
    SLICE_X113Y91        FDCE (Hold_fdce_C_D)         0.092     2.001    i_pwm/cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mmcme2_base_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y19   clk_125_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X112Y91    i_pwm/cntr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X112Y91    i_pwm/cntr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X112Y91    i_pwm/cntr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X112Y91    i_pwm/cntr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y91    i_pwm/cntr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y91    i_pwm/cntr_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y91    i_pwm/cntr_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y91    i_pwm/cntr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y91    i_pwm/cntr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y91    i_pwm/cntr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y91    i_pwm/cntr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y91    i_pwm/cntr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y91    i_pwm/cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_txc_OBUF
  To Clock:  rgmii_txc_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_txc_OBUF
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcme2_base_inst1/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18   rgmii_txc_OBUF_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.838ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 2.539ns (38.197%)  route 4.108ns (61.803%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.779     7.997    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.264     8.261 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.318     8.579    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.009 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.109 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.287 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.287    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X42Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y96         FDRE (Setup_fdre_C_D)        0.101    22.125    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 12.838    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.523ns (38.048%)  route 4.108ns (61.952%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.779     7.997    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.264     8.261 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.318     8.579    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.009 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.271 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.271    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[8]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.101    22.125    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 2.518ns (38.001%)  route 4.108ns (61.999%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.779     7.997    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.264     8.261 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.318     8.579    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.009 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.266 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.266    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[6]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.101    22.125    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.917ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 2.460ns (37.454%)  route 4.108ns (62.546%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.779     7.997    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.264     8.261 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.318     8.579    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.009 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.208 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.208    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[7]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.101    22.125    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                 12.917    

Slack (MET) :             12.938ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.439ns (37.253%)  route 4.108ns (62.747%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.779     7.997    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.264     8.261 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.318     8.579    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     9.009 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.187 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.187    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[5]
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y95         FDRE (Setup_fdre_C_D)        0.101    22.125    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 12.938    

Slack (MET) :             12.954ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.622ns (40.141%)  route 3.910ns (59.859%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.411     7.629    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.264     7.893 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.488     8.381    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.513     8.894 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.994 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.994    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.172 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.172    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[8]
    SLICE_X38Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)        0.101    22.126    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 12.954    

Slack (MET) :             12.970ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 2.606ns (39.994%)  route 3.910ns (60.006%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.411     7.629    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.264     7.893 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.488     8.381    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.513     8.894 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.156 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.156    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[7]
    SLICE_X38Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.101    22.126    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                 12.970    

Slack (MET) :             12.975ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.601ns (39.948%)  route 3.910ns (60.052%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.411     7.629    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.264     7.893 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.488     8.381    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.513     8.894 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.151 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.151    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[5]
    SLICE_X38Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.101    22.126    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 12.975    

Slack (MET) :             13.033ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.543ns (39.408%)  route 3.910ns (60.592%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.411     7.629    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I4_O)        0.264     7.893 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.488     8.381    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.513     8.894 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.894    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.093 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.093    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[6]
    SLICE_X38Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X38Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/C
                         clock pessimism              0.109    22.327    
                         clock uncertainty           -0.302    22.025    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.101    22.126    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 13.033    

Slack (MET) :             13.043ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.334ns (36.231%)  route 4.108ns (63.769%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 22.218 - 20.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561     2.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398     3.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.977     4.015    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X39Y101        LUT6 (Prop_lut6_I1_O)        0.234     4.249 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1/O
                         net (fo=1, routed)           0.000     4.249    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_1_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.261     4.510 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=5, routed)           0.443     4.953    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X38Y101        LUT2 (Prop_lut2_I1_O)        0.261     5.214 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.946     6.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.126     6.286 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.645     6.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y98         LUT4 (Prop_lut4_I2_O)        0.287     7.218 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.779     7.997    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.264     8.261 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.318     8.579    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X42Y94         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.503     9.082 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.082    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[4]
    SLICE_X42Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235    22.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/C
                         clock pessimism              0.109    22.326    
                         clock uncertainty           -0.302    22.024    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.101    22.125    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 13.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.569     0.905    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y85         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.108     1.154    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y85         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.838     1.204    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.101    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.710%)  route 0.142ns (43.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y100        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.142     1.278    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][4]
    SLICE_X29Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.323 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[4]_i_1/O
                         net (fo=1, routed)           0.000     1.323    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[4]
    SLICE_X29Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.845     1.211    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.434ns (82.877%)  route 0.090ns (17.123%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/Q
                         net (fo=5, routed)           0.089     1.123    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.284 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.323 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.362    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.416 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.416    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.445ns (83.230%)  route 0.090ns (16.770%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/Q
                         net (fo=5, routed)           0.089     1.123    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.284 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.323 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.362    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.427 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.427    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.927%)  route 0.120ns (46.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/Q
                         net (fo=3, routed)           0.120     1.151    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/DIB
    SLICE_X36Y89         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.822     1.188    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/WCLK
    SLICE_X36Y89         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X36Y89         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.052    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/RAMB
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.267%)  route 0.051ns (26.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.559     0.895    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/Q
                         net (fo=1, routed)           0.051     1.087    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[23]
    SLICE_X32Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.826     1.192    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.076     0.984    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.470ns (83.979%)  route 0.090ns (16.021%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/Q
                         net (fo=5, routed)           0.089     1.123    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.284 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.323 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.362    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.452 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.452    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1_n_6
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.470ns (83.979%)  route 0.090ns (16.021%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]/Q
                         net (fo=5, routed)           0.089     1.123    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.284 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.323 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.323    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.362 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.362    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.452 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.452    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1_n_4
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.940%)  route 0.130ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/Q
                         net (fo=3, routed)           0.130     1.161    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/DIB
    SLICE_X38Y88         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.822     1.188    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/WCLK
    SLICE_X38Y88         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X38Y88         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.052    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.708%)  route 0.117ns (45.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.574     0.910    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=1, routed)           0.117     1.167    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X26Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.841     1.207    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.058    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y19    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y19    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y20    i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y90    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y93    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y93    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y88    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y88    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X36Y86    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y88    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y88    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       14.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.752ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        7.436ns  (logic 0.379ns (5.097%)  route 7.057ns (94.903%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.379    63.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           7.057    70.076    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[1]
    SLICE_X37Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X37Y104        FDRE (Setup_fdre_C_D)       -0.032    84.827    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         84.827    
                         arrival time                         -70.076    
  -------------------------------------------------------------------
                         slack                                 14.752    

Slack (MET) :             14.835ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        7.311ns  (logic 0.433ns (5.923%)  route 6.878ns (94.077%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.433    63.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[7]/Q
                         net (fo=2, routed)           6.878    69.951    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)       -0.073    84.786    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         84.786    
                         arrival time                         -69.951    
  -------------------------------------------------------------------
                         slack                                 14.835    

Slack (MET) :             14.920ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        7.268ns  (logic 0.433ns (5.958%)  route 6.835ns (94.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.433    63.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           6.835    69.908    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.031    84.828    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         84.828    
                         arrival time                         -69.908    
  -------------------------------------------------------------------
                         slack                                 14.920    

Slack (MET) :             15.958ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.257ns  (logic 0.433ns (6.921%)  route 5.824ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.433    63.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           5.824    68.897    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[5]
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X36Y103        FDRE (Setup_fdre_C_D)       -0.004    84.855    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         84.855    
                         arrival time                         -68.897    
  -------------------------------------------------------------------
                         slack                                 15.958    

Slack (MET) :             16.079ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        6.067ns  (logic 0.433ns (7.137%)  route 5.634ns (92.863%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.433    63.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           5.634    68.707    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[6]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)       -0.073    84.786    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         84.786    
                         arrival time                         -68.707    
  -------------------------------------------------------------------
                         slack                                 16.079    

Slack (MET) :             16.164ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.895ns  (logic 0.398ns (6.752%)  route 5.497ns (93.248%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.398    63.038 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           5.497    68.535    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.160    84.699    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         84.699    
                         arrival time                         -68.535    
  -------------------------------------------------------------------
                         slack                                 16.164    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.985ns  (logic 0.379ns (6.332%)  route 5.606ns (93.668%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y102        FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDPE (Prop_fdpe_C_Q)         0.379    63.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           5.606    68.625    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X37Y103        FDRE (Setup_fdre_C_D)       -0.032    84.827    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         84.827    
                         arrival time                         -68.625    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.460ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.726ns  (logic 0.379ns (6.619%)  route 5.347ns (93.381%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.379    63.019 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           5.347    68.366    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.033    84.826    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         84.826    
                         arrival time                         -68.366    
  -------------------------------------------------------------------
                         slack                                 16.460    

Slack (MET) :             16.994ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.178ns  (logic 0.433ns (8.363%)  route 4.745ns (91.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.433    63.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           4.745    67.818    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[4]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)       -0.047    84.812    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         84.812    
                         arrival time                         -67.818    
  -------------------------------------------------------------------
                         slack                                 16.994    

Slack (MET) :             17.241ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        4.949ns  (logic 0.433ns (8.750%)  route 4.516ns (91.250%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.433    63.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           4.516    67.589    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[2]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X36Y102        FDRE (Setup_fdre_C_D)       -0.029    84.830    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         84.830    
                         arrival time                         -67.589    
  -------------------------------------------------------------------
                         slack                                 17.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.347ns (8.322%)  route 3.823ns (91.678%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.347     2.720 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           3.823     6.543    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[2]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     5.822    
                         clock uncertainty            0.466     6.289    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.191     6.480    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.480    
                         arrival time                           6.543    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.347ns (8.012%)  route 3.984ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.347     2.720 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           3.984     6.704    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[4]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     5.822    
                         clock uncertainty            0.466     6.289    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.158     6.447    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.447    
                         arrival time                           6.704    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.304ns (6.308%)  route 4.515ns (93.692%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.304     2.677 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           4.515     7.193    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     5.822    
                         clock uncertainty            0.466     6.289    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.187     6.476    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.476    
                         arrival time                           7.193    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.141ns (4.758%)  route 2.822ns (95.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.639     0.975    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y102        FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDPE (Prop_fdpe_C_Q)         0.141     1.116 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           2.822     3.938    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.910     2.465    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     2.465    
                         clock uncertainty            0.466     2.931    
    SLICE_X37Y103        FDRE (Hold_fdre_C_D)         0.075     3.006    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 0.319ns (6.404%)  route 4.662ns (93.596%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.319     2.692 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           4.662     7.354    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[8]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]/C
                         clock pessimism              0.000     5.822    
                         clock uncertainty            0.466     6.289    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.085     6.374    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.374    
                         arrival time                           7.354    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.164ns (5.390%)  route 2.879ns (94.610%))
  Logic Levels:           0  
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.639     0.975    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           2.879     4.018    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[5]
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.910     2.465    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.465    
                         clock uncertainty            0.466     2.931    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.060     2.991    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.164ns (5.387%)  route 2.880ns (94.613%))
  Logic Levels:           0  
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.639     0.975    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           2.880     4.019    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[6]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.466     2.932    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.047     2.979    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.164ns (4.598%)  route 3.403ns (95.402%))
  Logic Levels:           0  
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.639     0.975    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           3.403     4.542    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[3]
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.466     2.932    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.076     3.008    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.008    
                         arrival time                           4.542    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.164ns (4.548%)  route 3.442ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.639     0.975    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[7]/Q
                         net (fo=2, routed)           3.442     4.581    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.466     2.932    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.047     2.979    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           4.581    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.697ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.141ns (3.782%)  route 3.588ns (96.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.639     0.975    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           3.588     4.704    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[1]
    SLICE_X37Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.910     2.465    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     2.465    
                         clock uncertainty            0.466     2.931    
    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.075     3.006    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           4.704    
  -------------------------------------------------------------------
                         slack                                  1.697    





---------------------------------------------------------------------------------------------------
From Clock:  clk_012
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.981ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.398ns (42.600%)  route 0.536ns (57.400%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    5.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.398     6.220 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.536     6.757    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391    22.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                         clock pessimism              0.000    22.373    
                         clock uncertainty           -0.466    21.907    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)       -0.169    21.738    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         21.738    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 14.981    

Slack (MET) :             15.098ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.433ns (45.733%)  route 0.514ns (54.267%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    5.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.433     6.255 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=2, routed)           0.514     6.769    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.390    22.372    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000    22.372    
                         clock uncertainty           -0.466    21.906    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)       -0.039    21.867    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 15.098    

Slack (MET) :             15.143ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.689%)  route 0.489ns (56.311%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379     6.202 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.489     6.691    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391    22.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000    22.373    
                         clock uncertainty           -0.466    21.907    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)       -0.073    21.834    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.834    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 15.143    

Slack (MET) :             15.145ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.398ns (49.978%)  route 0.398ns (50.022%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.398     6.221 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.398     6.620    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391    22.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000    22.373    
                         clock uncertainty           -0.466    21.907    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)       -0.142    21.765    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.765    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                 15.145    

Slack (MET) :             15.198ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.433ns (52.389%)  route 0.394ns (47.611%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    5.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.433     6.255 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.394     6.649    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.390    22.372    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000    22.372    
                         clock uncertainty           -0.466    21.906    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)       -0.059    21.847    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         21.847    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                 15.198    

Slack (MET) :             15.216ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.433ns (52.440%)  route 0.393ns (47.560%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    5.822ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.433     6.255 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.393     6.648    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.390    22.372    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000    22.372    
                         clock uncertainty           -0.466    21.906    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)       -0.042    21.864    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         21.864    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                 15.216    

Slack (MET) :             15.250ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.379ns (48.258%)  route 0.406ns (51.742%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.379     6.202 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.406     6.609    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.390    22.372    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000    22.372    
                         clock uncertainty           -0.466    21.906    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)       -0.047    21.859    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.859    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 15.250    

Slack (MET) :             15.260ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.379ns (50.626%)  route 0.370ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.379     6.202 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.370     6.572    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391    22.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000    22.373    
                         clock uncertainty           -0.466    21.907    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)       -0.075    21.832    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.832    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                 15.260    

Slack (MET) :             15.289ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.379ns (48.726%)  route 0.399ns (51.274%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    5.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.562     5.823    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.379     6.202 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.399     6.601    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391    22.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000    22.373    
                         clock uncertainty           -0.466    21.907    
    SLICE_X38Y101        FDRE (Setup_fdre_C_D)       -0.017    21.890    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         21.890    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                 15.289    

Slack (MET) :             15.319ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.379ns (53.964%)  route 0.323ns (46.036%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X40Y103        FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDPE (Prop_fdpe_C_Q)         0.379     6.200 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.323     6.524    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X40Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.390    22.372    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X40Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.000    22.372    
                         clock uncertainty           -0.466    21.906    
    SLICE_X40Y104        FDRE (Setup_fdre_C_D)       -0.063    21.843    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         21.843    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 15.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.903%)  route 0.147ns (51.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X40Y103        FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDPE (Prop_fdpe_C_Q)         0.141     2.053 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.147     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X40Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.910     1.276    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X40Y104        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.466     1.742    
    SLICE_X40Y104        FDRE (Hold_fdre_C_D)         0.057     1.799    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.672%)  route 0.197ns (58.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.641     1.915    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     2.056 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.197     2.254    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.070     1.813    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.678%)  route 0.182ns (56.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.641     1.915    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     2.056 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.182     2.238    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.053     1.796    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.252%)  route 0.178ns (55.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.641     1.915    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     2.056 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.178     2.234    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.046     1.789    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.439%)  route 0.182ns (52.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=2, routed)           0.182     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.070     1.813    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.466%)  route 0.182ns (52.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=2, routed)           0.182     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.066     1.809    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (40.000%)  route 0.212ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.641     1.915    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     2.056 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.212     2.268    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.047     1.790    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.532%)  route 0.184ns (55.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.641     1.915    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.148     2.063 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.184     2.248    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.006     1.749    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.414%)  route 0.242ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.164     2.077 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=2, routed)           0.242     2.319    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.072     1.815    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.406%)  route 0.218ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X38Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.148     2.061 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.218     2.280    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.466     1.743    
    SLICE_X39Y102        FDRE (Hold_fdre_C_D)         0.017     1.760    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.519    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 3.282ns (66.075%)  route 1.685ns (33.925%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           1.685     1.685    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.282     4.968 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     4.968    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.238ns (73.411%)  route 0.448ns (26.589%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           0.448     0.448    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     1.686 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     1.686    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/cntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 3.918ns (59.571%)  route 2.659ns (40.429%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.574     5.835    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.433     6.268 r  i_pwm/cntr_reg[2]/Q
                         net (fo=6, routed)           0.587     6.855    i_pwm/cntr_reg[2]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.105     6.960 r  i_pwm/led_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.543     7.504    i_pwm/led_OBUF_inst_i_2_n_0
    SLICE_X113Y91        LUT6 (Prop_lut6_I3_O)        0.105     7.609 r  i_pwm/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     9.138    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.275    12.413 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    12.413    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/cntr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.457ns (74.535%)  route 0.498ns (25.465%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.635     1.909    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDCE (Prop_fdce_C_Q)         0.128     2.037 r  i_pwm/cntr_reg[7]/Q
                         net (fo=2, routed)           0.096     2.133    i_pwm/cntr_reg[7]
    SLICE_X113Y91        LUT6 (Prop_lut6_I2_O)        0.098     2.231 r  i_pwm/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.402     2.633    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.863 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.863    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.663ns  (logic 0.105ns (6.315%)  route 1.558ns (93.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.052     1.052    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y94         LUT1 (Prop_lut1_I0_O)        0.105     1.157 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.505     1.663    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.225     2.208    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.045ns (5.735%)  route 0.740ns (94.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.529     0.529    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.574 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.210     0.785    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.820     1.186    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.980ns  (logic 0.498ns (25.147%)  route 1.482ns (74.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.389     2.468    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X40Y93         FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDSE (Prop_fdse_C_Q)         0.379     2.847 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=7, routed)           0.698     3.545    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_0
    SLICE_X41Y91         LUT3 (Prop_lut3_I2_O)        0.119     3.664 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.784     4.448    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.233     2.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.647ns  (logic 0.484ns (29.385%)  route 1.163ns (70.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.389     2.468    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X40Y93         FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDSE (Prop_fdse_C_Q)         0.379     2.847 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=7, routed)           0.698     3.545    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_0
    SLICE_X41Y91         LUT3 (Prop_lut3_I2_O)        0.105     3.650 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.465     4.115    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235     2.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.444%)  route 0.468ns (71.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.555     0.891    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.238     1.269    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X41Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.314 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.230     1.545    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.824     1.190    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.190ns (24.544%)  route 0.584ns (75.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.555     0.891    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.238     1.269    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X41Y91         LUT3 (Prop_lut3_I1_O)        0.049     1.318 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.346     1.665    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.823     1.189    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.778    46.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         f  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328    49.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.778    46.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    49.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.776    46.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    49.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.776    46.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         f  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.776    46.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         f  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.709     1.983    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.709     1.983    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 1.452ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.709     1.983    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.437 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.437    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.459ns  (logic 1.458ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.710     1.984    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.444 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 1.460ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.710     1.984    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.446 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.446    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rgmii_txc_OBUF
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.426ns (43.719%)  route 4.410ns (56.281%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF fall edge)
                                                     20.000    20.000 f  
    N18                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    22.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.579 f  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           1.597    24.176    rgmii_txc_OBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    24.261 f  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           2.813    27.075    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         3.341    30.415 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    30.415    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.322ns (48.554%)  route 1.400ns (51.446%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           0.529     1.248    rgmii_txc_OBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           0.871     2.146    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.441 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_012

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_3/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 0.119ns (1.697%)  route 6.895ns (98.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         3.112     7.014    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.906ns  (logic 0.119ns (1.723%)  route 6.787ns (98.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         3.004     6.906    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_1/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 0.119ns (1.756%)  route 6.657ns (98.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.874     6.776    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_0/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.667ns  (logic 0.119ns (1.785%)  route 6.548ns (98.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.766     6.667    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_2/R
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 0.119ns (1.819%)  route 6.422ns (98.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.639     6.541    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[10]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 0.119ns (1.947%)  route 5.992ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.210     6.111    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X46Y105        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.389     5.324    i_eth_frm_tx/i_eth_crc32/CLK
    SLICE_X46Y105        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[10]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[20]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 0.119ns (1.947%)  route 5.992ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.210     6.111    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X46Y105        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.389     5.324    i_eth_frm_tx/i_eth_crc32/CLK
    SLICE_X46Y105        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[20]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 0.119ns (1.947%)  route 5.992ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.210     6.111    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X46Y105        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.389     5.324    i_eth_frm_tx/i_eth_crc32/CLK
    SLICE_X46Y105        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 0.119ns (1.947%)  route 5.992ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.210     6.111    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X46Y105        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.389     5.324    i_eth_frm_tx/i_eth_crc32/CLK
    SLICE_X46Y105        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/txdata_reg[1]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 0.119ns (1.947%)  route 5.992ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.210     6.111    i_eth_frm_tx/rst
    SLICE_X47Y105        FDCE                                         f  i_eth_frm_tx/txdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         1.389     5.324    i_eth_frm_tx/CLK
    SLICE_X47Y105        FDCE                                         r  i_eth_frm_tx/txdata_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.045ns (2.112%)  route 2.086ns (97.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.086     2.086    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.131 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     2.131    i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1_n_0
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.910     2.465    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.183ns  (logic 0.045ns (2.062%)  route 2.138ns (97.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.138     2.138    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y103        LUT6 (Prop_lut6_I5_O)        0.045     2.183 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.183    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1_n_0
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.910     2.465    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X34Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.045ns (1.907%)  route 2.315ns (98.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.175 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.185     2.360    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_0
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=158, routed)         0.912     2.467    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X35Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.025ns  (logic 0.119ns (1.975%)  route 5.906ns (98.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         2.123     6.025    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           1.414     5.349    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[2]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[3]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X112Y91        FDCE                                         f  i_pwm/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X112Y91        FDCE                                         r  i_pwm/cntr_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[4]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[5]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[6]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[7]/CLR
                            (removal check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.300ns  (logic 0.044ns (1.333%)  route 3.256ns (98.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.065     2.065    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.044     2.109 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.191     3.300    i_pwm/rst
    SLICE_X113Y91        FDCE                                         f  i_pwm/cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=8, routed)           0.907     2.462    i_pwm/CLK
    SLICE_X113Y91        FDCE                                         r  i_pwm/cntr_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 0.119ns (2.416%)  route 4.806ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.024     4.925    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 0.119ns (2.416%)  route 4.806ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.024     4.925    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 0.119ns (2.416%)  route 4.806ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.024     4.925    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 0.119ns (2.416%)  route 4.806ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.024     4.925    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 0.119ns (2.416%)  route 4.806ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.024     4.925    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.925ns  (logic 0.119ns (2.416%)  route 4.806ns (97.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         1.024     4.925    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X39Y102        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 0.119ns (2.431%)  route 4.776ns (97.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         0.994     4.895    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X37Y102        FDPE                                         f  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y102        FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 0.119ns (2.547%)  route 4.554ns (97.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         0.771     4.673    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 0.119ns (2.547%)  route 4.554ns (97.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         0.771     4.673    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 0.119ns (2.547%)  route 4.554ns (97.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           3.783     3.783    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X44Y93         LUT1 (Prop_lut1_I0_O)        0.119     3.902 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=120, routed)         0.771     4.673    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.404ns  (logic 0.048ns (1.997%)  route 2.355ns (98.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=6, routed)           2.130     2.130    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.048     2.178 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.226     2.404    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_1
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[5]/C





