TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Fri May 18 12:19:35 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ifclk'
 12. Slow Model Setup: 'wen'
 13. Slow Model Setup: 'control_fifo:inst2|EA[0]'
 14. Slow Model Setup: 'control_disparo:inst|EA[1]'
 15. Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'
 16. Slow Model Hold: 'control_disparo:inst|EA[1]'
 17. Slow Model Hold: 'control_fifo:inst2|EA[0]'
 18. Slow Model Hold: 'ifclk'
 19. Slow Model Hold: 'wen'
 20. Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'ifclk'
 22. Slow Model Removal: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 24. Slow Model Minimum Pulse Width: 'wen'
 25. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 26. Slow Model Minimum Pulse Width: 'ifclk'
 27. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'ifclk'
 38. Fast Model Setup: 'wen'
 39. Fast Model Setup: 'control_fifo:inst2|EA[0]'
 40. Fast Model Setup: 'control_disparo:inst|EA[1]'
 41. Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'
 42. Fast Model Hold: 'control_fifo:inst2|EA[0]'
 43. Fast Model Hold: 'ifclk'
 44. Fast Model Hold: 'control_disparo:inst|EA[1]'
 45. Fast Model Hold: 'wen'
 46. Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'
 47. Fast Model Recovery: 'ifclk'
 48. Fast Model Removal: 'ifclk'
 49. Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'
 50. Fast Model Minimum Pulse Width: 'wen'
 51. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'
 52. Fast Model Minimum Pulse Width: 'ifclk'
 53. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[1]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[1] }        ;
; control_fifo:inst2|EA[0]          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_fifo:inst2|EA[0] }          ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst4|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[1] } ;
; wen                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { wen }                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 78.55 MHz  ; 78.55 MHz       ; control_fifo:inst2|EA[0]          ;      ;
; 120.9 MHz  ; 120.9 MHz       ; ifclk                             ;      ;
; 171.06 MHz ; 171.06 MHz      ; control_disparo:inst|EA[1]        ;      ;
; 171.06 MHz ; 171.06 MHz      ; wen                               ;      ;
; 298.15 MHz ; 298.15 MHz      ; inst4|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -8.332 ; -16.063       ;
; wen                               ; -7.494 ; -3503.664     ;
; control_fifo:inst2|EA[0]          ; -6.363 ; -2897.874     ;
; control_disparo:inst|EA[1]        ; -4.846 ; -2081.249     ;
; inst4|altpll_component|pll|clk[1] ; -3.088 ; -35.505       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[1]        ; -3.884 ; -270.682      ;
; control_fifo:inst2|EA[0]          ; -2.886 ; -63.879       ;
; ifclk                             ; -2.663 ; -15.042       ;
; wen                               ; -1.236 ; -2.290        ;
; inst4|altpll_component|pll|clk[1] ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 8.757 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.820 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -2.064 ; -4104.632     ;
; wen                               ; -2.064 ; -2053.785     ;
; control_disparo:inst|EA[1]        ; -2.064 ; -2052.316     ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -8.332 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 3.420      ;
; -7.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.851      ;
; -7.731 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.956     ; 2.814      ;
; -7.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.796      ;
; -7.603 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.691      ;
; -7.593 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.956     ; 2.676      ;
; -7.549 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.956     ; 2.632      ;
; -7.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.631      ;
; -7.521 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.956     ; 2.604      ;
; -7.503 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.591      ;
; -7.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.481      ;
; -7.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.956     ; 2.436      ;
; -7.334 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 3.420      ;
; -7.330 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.956     ; 2.413      ;
; -7.309 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.397      ;
; -7.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.384      ;
; -7.139 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.227      ;
; -6.939 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 2.027      ;
; -6.815 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 3.420      ;
; -6.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.851      ;
; -6.733 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.958     ; 2.814      ;
; -6.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.796      ;
; -6.697 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -4.951     ; 1.785      ;
; -6.605 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.691      ;
; -6.595 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.958     ; 2.676      ;
; -6.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.958     ; 2.632      ;
; -6.545 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.631      ;
; -6.523 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.958     ; 2.604      ;
; -6.505 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.591      ;
; -6.395 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.481      ;
; -6.355 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.958     ; 2.436      ;
; -6.332 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.958     ; 2.413      ;
; -6.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.397      ;
; -6.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.384      ;
; -6.246 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.851      ;
; -6.214 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.439     ; 2.814      ;
; -6.191 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.796      ;
; -6.141 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.227      ;
; -6.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.691      ;
; -6.076 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.439     ; 2.676      ;
; -6.032 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.439     ; 2.632      ;
; -6.026 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.631      ;
; -6.004 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.439     ; 2.604      ;
; -5.986 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.591      ;
; -5.941 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 2.027      ;
; -5.876 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.481      ;
; -5.836 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.439     ; 2.436      ;
; -5.813 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.439     ; 2.413      ;
; -5.792 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.397      ;
; -5.779 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.384      ;
; -5.699 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.953     ; 1.785      ;
; -5.684 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 3.420      ;
; -5.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.227      ;
; -5.422 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 2.027      ;
; -5.180 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -3.434     ; 1.785      ;
; -5.115 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.851      ;
; -5.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.308     ; 2.814      ;
; -5.060 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.796      ;
; -4.955 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.691      ;
; -4.945 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.308     ; 2.676      ;
; -4.901 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.308     ; 2.632      ;
; -4.895 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.631      ;
; -4.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.308     ; 2.604      ;
; -4.855 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.591      ;
; -4.745 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.481      ;
; -4.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.308     ; 2.436      ;
; -4.682 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.308     ; 2.413      ;
; -4.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.397      ;
; -4.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.384      ;
; -4.491 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.227      ;
; -4.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 2.027      ;
; -4.049 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -2.303     ; 1.785      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[8]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[7]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[4]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[5]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[6]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[3]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[2]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[1]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[0]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[8]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[7]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[4]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[5]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[6]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[3]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[2]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[1]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 0.873  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[0]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.826      ; 2.269      ;
; 1.183  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[1]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.831      ; 1.964      ;
; 1.183  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[1]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.831      ; 1.964      ;
; 2.030  ; Retrasar_entrada:inst3|q4_Entrada                                                                                       ; control_disparo:inst|EA[0]                                                                                                         ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.754      ; 1.596      ;
; 2.052  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[0]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.831      ; 1.095      ;
; 2.052  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[0]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 2.831      ; 1.095      ;
; 12.562 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk                             ; ifclk       ; 20.833       ; 0.055      ; 8.286      ;
; 12.836 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18 ; ifclk                             ; ifclk       ; 20.833       ; 0.052      ; 8.009      ;
; 12.844 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22 ; ifclk                             ; ifclk       ; 20.833       ; 0.054      ; 8.003      ;
; 12.850 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9  ; ifclk                             ; ifclk       ; 20.833       ; 0.053      ; 7.996      ;
; 12.871 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 7.970      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.571     ; 5.883      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.494 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.553     ; 5.901      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.570     ; 5.852      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.552     ; 5.870      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.563     ; 5.843      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.446 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.545     ; 5.861      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.561     ; 5.834      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.543     ; 5.852      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.558     ; 5.770      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.540     ; 5.788      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_we_reg        ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.564     ; 5.759      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg0  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg1  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg2  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg3  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg4  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg5  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg6  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg7  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg8  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg9  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg10 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg11 ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.546     ; 5.777      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.556     ; 5.762      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.538     ; 5.780      ;
; -7.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_we_reg         ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.537     ; 5.772      ;
; -7.349 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -2.555     ; 5.754      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.440     ; 5.883      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.422     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.921     ; 5.883      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.903     ; 5.901      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.439     ; 5.852      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.331 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.421     ; 5.870      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.432     ; 5.843      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.414     ; 5.861      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.920     ; 5.852      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.312 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.902     ; 5.870      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.430     ; 5.834      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 1.000        ; -1.412     ; 5.852      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.913     ; 5.843      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.895     ; 5.861      ;
; -6.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.893     ; 5.852      ;
; -6.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.911     ; 5.834      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.077      ; 5.883      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.095      ; 5.901      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.078      ; 5.852      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.096      ; 5.870      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.085      ; 5.843      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.103      ; 5.861      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.087      ; 5.834      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.787 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.105      ; 5.852      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.090      ; 5.770      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.720 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.108      ; 5.788      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_we_reg        ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.084      ; 5.759      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.102      ; 5.777      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.092      ; 5.762      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.710 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.110      ; 5.780      ;
; -4.701 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_we_reg         ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.111      ; 5.772      ;
; -4.701 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; 0.093      ; 5.754      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -3.088 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -2.275     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -2.501 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.688     ; 0.852      ;
; -1.839 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 2.232      ;
; -1.839 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 2.232      ;
; -1.585 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.978      ;
; -1.585 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.978      ;
; -1.437 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.830      ;
; -1.437 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.830      ;
; -1.339 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.732      ;
; -1.339 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.732      ;
; -1.201 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.594      ;
; -1.201 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; 0.077      ; 1.594      ;
; 16.645 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.392      ;
; 16.687 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.350      ;
; 16.731 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.306      ;
; 16.778 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.259      ;
; 16.830 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.207      ;
; 16.877 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.160      ;
; 16.885 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.152      ;
; 16.900 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.137      ;
; 16.926 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.111      ;
; 16.927 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.110      ;
; 16.999 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.038      ;
; 17.018 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 3.019      ;
; 17.038 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.999      ;
; 17.117 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.920      ;
; 17.166 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.871      ;
; 17.278 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.759      ;
; 17.551 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.486      ;
; 17.625 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.412      ;
; 17.631 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.406      ;
; 17.649 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.388      ;
; 17.670 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.367      ;
; 17.691 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.346      ;
; 17.694 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.343      ;
; 17.705 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.332      ;
; 17.732 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.305      ;
; 17.739 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.298      ;
; 17.750 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.287      ;
; 17.774 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.263      ;
; 17.779 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.258      ;
; 17.787 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.250      ;
; 17.805 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.232      ;
; 17.810 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.227      ;
; 17.828 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.209      ;
; 17.867 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.170      ;
; 17.870 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.167      ;
; 17.879 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.158      ;
; 17.885 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.152      ;
; 17.890 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.147      ;
; 17.901 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.136      ;
; 17.924 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.113      ;
; 17.930 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.107      ;
; 17.948 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.089      ;
; 17.950 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.087      ;
; 17.959 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.078      ;
; 17.965 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.072      ;
; 18.004 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.033      ;
; 18.019 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.018      ;
; 18.026 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.011      ;
; 18.028 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 2.009      ;
; 18.039 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.998      ;
; 18.041 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.996      ;
; 18.042 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.995      ;
; 18.045 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.992      ;
; 18.064 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.973      ;
; 18.084 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.953      ;
; 18.108 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.929      ;
; 18.119 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.918      ;
; 18.120 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.917      ;
; 18.121 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.916      ;
; 18.124 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.913      ;
; 18.125 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.912      ;
; 18.144 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.893      ;
; 18.162 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.875      ;
; 18.188 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.849      ;
; 18.199 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.838      ;
; 18.224 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.813      ;
; 18.242 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.795      ;
; 18.252 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.785      ;
; 18.268 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.769      ;
; 18.279 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.758      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+
; -3.884 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.951      ; 1.353      ;
; -3.702 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.952      ; 1.536      ;
; -3.693 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.952      ; 1.545      ;
; -3.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.951      ; 1.680      ;
; -3.526 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.952      ; 1.712      ;
; -3.419 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.951      ; 1.818      ;
; -3.194 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.951      ; 2.043      ;
; -3.188 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.951      ; 2.049      ;
; -2.939 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.952      ; 2.299      ;
; -2.900 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.951      ; 2.337      ;
; -2.729 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.951      ; 2.508      ;
; -2.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.952      ; 2.613      ;
; -2.403 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.953      ; 2.836      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.731      ;
; -2.036 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.898      ;
; -2.023 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.911      ;
; -2.021 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.913      ;
; -2.016 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.918      ;
; -2.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.929      ;
; -2.004 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.930      ;
; -2.004 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.930      ;
; -1.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.935      ;
; -1.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.941      ;
; -1.992 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 0.942      ;
; -1.955 ; control_fifo:inst2|dataOut[9]                                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.577      ; 1.372      ;
; -1.881 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.053      ;
; -1.876 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.058      ;
; -1.841 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.093      ;
; -1.831 ; control_fifo:inst2|dataOut[15]                                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.494      ; 1.413      ;
; -1.803 ; control_fifo:inst2|dataOut[15]                                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.482      ; 1.429      ;
; -1.776 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.158      ;
; -1.774 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.160      ;
; -1.680 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.254      ;
; -1.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.261      ;
; -1.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.261      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.263      ;
; -1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.264      ;
; -1.660 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.274      ;
; -1.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.276      ;
; -1.656 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.278      ;
; -1.653 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.281      ;
; -1.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.291      ;
; -1.634 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.300      ;
; -1.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.304      ;
; -1.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.312      ;
; -1.621 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.313      ;
; -1.620 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.314      ;
; -1.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.315      ;
; -1.598 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.336      ;
; -1.597 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.337      ;
; -1.591 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.654      ; 1.349      ;
; -1.577 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.357      ;
; -1.576 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.358      ;
; -1.530 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg2 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.763      ; 1.483      ;
; -1.523 ; control_fifo:inst2|dataOut[14]                                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; control_disparo:inst|EA[1] ; -0.500       ; 3.577      ; 1.804      ;
; -1.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg7 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.763      ; 1.493      ;
; -1.518 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.763      ; 1.495      ;
; -1.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.645      ; 1.416      ;
; -1.489 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg6 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.763      ; 1.524      ;
; -1.488 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.654      ; 1.452      ;
; -1.484 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_26 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.450      ;
; -1.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_26 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.452      ;
; -1.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_26 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.452      ;
; -1.475 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg3 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.763      ; 1.538      ;
; -1.469 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.649      ; 1.466      ;
; -1.466 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.468      ;
; -1.462 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; control_disparo:inst|EA[1] ; 0.000        ; 4.952      ; 3.776      ;
; -1.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg5 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.769      ; 1.569      ;
; -1.442 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.645      ; 1.489      ;
; -1.427 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.507      ;
; -1.425 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.509      ;
; -1.424 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.510      ;
; -1.389 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.654      ; 1.551      ;
; -1.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.654      ; 1.552      ;
; -1.384 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.550      ;
; -1.381 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.648      ; 1.553      ;
; -1.375 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; control_disparo:inst|EA[1] ; 0.000        ; 2.651      ; 1.562      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -2.886 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.953      ; 1.353      ;
; -2.806 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.301      ; 1.772      ;
; -2.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.954      ; 1.536      ;
; -2.695 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.954      ; 1.545      ;
; -2.602 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.298      ; 1.973      ;
; -2.559 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.953      ; 1.680      ;
; -2.528 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.954      ; 1.712      ;
; -2.496 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.378      ; 2.159      ;
; -2.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.953      ; 1.818      ;
; -2.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.434      ; 1.353      ;
; -2.306 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.301      ; 1.772      ;
; -2.301 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.301      ; 2.277      ;
; -2.285 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.299      ; 2.291      ;
; -2.280 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.302      ; 2.299      ;
; -2.275 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.298      ; 2.300      ;
; -2.274 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.222      ; 1.948      ;
; -2.273 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.225      ; 1.952      ;
; -2.254 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.299      ; 2.322      ;
; -2.229 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.224      ; 1.995      ;
; -2.196 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.953      ; 2.043      ;
; -2.190 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.953      ; 2.049      ;
; -2.185 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.435      ; 1.536      ;
; -2.176 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.435      ; 1.545      ;
; -2.102 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.298      ; 1.973      ;
; -2.040 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.434      ; 1.680      ;
; -2.009 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.435      ; 1.712      ;
; -1.996 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.378      ; 2.159      ;
; -1.959 ; control_fifo:inst2|EA[1]                                                                                   ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 4.301      ; 2.342      ;
; -1.941 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.954      ; 2.299      ;
; -1.902 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.434      ; 1.818      ;
; -1.902 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.953      ; 2.337      ;
; -1.801 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.301      ; 2.277      ;
; -1.785 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.299      ; 2.291      ;
; -1.780 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.302      ; 2.299      ;
; -1.775 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.298      ; 2.300      ;
; -1.754 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 4.299      ; 2.322      ;
; -1.731 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.953      ; 2.508      ;
; -1.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.434      ; 2.043      ;
; -1.671 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.434      ; 2.049      ;
; -1.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.954      ; 2.613      ;
; -1.457 ; control_fifo:inst2|dataOut[9]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.579      ; 1.372      ;
; -1.422 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.435      ; 2.299      ;
; -1.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.955      ; 2.836      ;
; -1.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.434      ; 2.337      ;
; -1.333 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.496      ; 1.413      ;
; -1.305 ; control_fifo:inst2|dataOut[15]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.484      ; 1.429      ;
; -1.212 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.434      ; 2.508      ;
; -1.108 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.435      ; 2.613      ;
; -1.025 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.579      ; 1.804      ;
; -0.886 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 3.436      ; 2.836      ;
; -0.850 ; control_fifo:inst2|dataOut[1]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.611      ; 2.011      ;
; -0.845 ; control_fifo:inst2|dataOut[14]                                                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.566      ; 1.971      ;
; -0.845 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.403      ; 3.835      ;
; -0.832 ; control_fifo:inst2|dataOut[7]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.605      ; 2.023      ;
; -0.812 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.404      ; 3.869      ;
; -0.726 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.272      ; 3.823      ;
; -0.717 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.272      ; 3.832      ;
; -0.717 ; control_fifo:inst2|EA[0]                                                                                   ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 4.271      ; 3.831      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_fifo:inst2|EA[0] ; -0.500       ; 1.650      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 1.131      ; 0.731      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.663 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.831      ; 0.731      ;
; -2.663 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.831      ; 0.731      ;
; -2.299 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.831      ; 1.095      ;
; -2.299 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.831      ; 1.095      ;
; -1.461 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.754      ; 1.596      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; -1.120 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 2.826      ; 2.269      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.615  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.901      ;
; 0.622  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.908      ;
; 0.625  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.911      ;
; 0.626  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.912      ;
; 0.632  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.918      ;
; 0.638  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.924      ;
; 0.778  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.064      ;
; 0.851  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.137      ;
; 0.876  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.162      ;
; 0.893  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.179      ;
; 0.936  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.222      ;
; 0.961  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.247      ;
; 0.964  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.250      ;
; 0.969  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.255      ;
; 0.972  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.258      ;
; 0.976  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.262      ;
; 0.986  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.272      ;
; 0.987  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.273      ;
; 0.988  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.274      ;
; 1.001  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.287      ;
; 1.002  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.288      ;
; 1.008  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.008  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.294      ;
; 1.011  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.023  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.309      ;
; 1.025  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.311      ;
; 1.030  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.316      ;
; 1.113  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.399      ;
; 1.117  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.403      ;
; 1.158  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.444      ;
; 1.161  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.447      ;
; 1.165  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.493      ;
; 1.173  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3 ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.501      ;
; 1.220  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.506      ;
; 1.265  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.551      ;
; 1.285  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.571      ;
; 1.287  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.573      ;
; 1.318  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 1.605      ;
; 1.328  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.614      ;
; 1.369  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.655      ;
; 1.371  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.657      ;
; 1.396  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.682      ;
; 1.404  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.690      ;
; 1.429  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg2 ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.757      ;
; 1.431  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.717      ;
; 1.432  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.718      ;
; 1.432  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.718      ;
; 1.438  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg6 ; ifclk                             ; ifclk       ; 0.000        ; 0.078      ; 1.766      ;
; 1.441  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.441  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.727      ;
; 1.444  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.730      ;
; 1.444  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.730      ;
; 1.448  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.734      ;
; 1.466  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.752      ;
; 1.476  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.762      ;
; 1.484  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.770      ;
; 1.499  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.785      ;
; 1.504  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.790      ;
; 1.505  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.791      ;
; 1.506  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.792      ;
; 1.516  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg1  ; ifclk                             ; ifclk       ; 0.000        ; 0.076      ; 1.842      ;
; 1.516  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0 ; ifclk                             ; ifclk       ; 0.000        ; 0.080      ; 1.846      ;
; 1.517  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 1.803      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.236 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.353      ;
; -1.054 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.304      ; 1.536      ;
; -1.045 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.304      ; 1.545      ;
; -0.909 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.680      ;
; -0.878 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.304      ; 1.712      ;
; -0.771 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 1.818      ;
; -0.546 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.043      ;
; -0.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.049      ;
; -0.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.304      ; 2.299      ;
; -0.252 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.337      ;
; -0.081 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.303      ; 2.508      ;
; 0.023  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.304      ; 2.613      ;
; 0.245  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.305      ; 2.836      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.731      ;
; 0.612  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.898      ;
; 0.625  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.911      ;
; 0.627  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.913      ;
; 0.632  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.918      ;
; 0.643  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.929      ;
; 0.644  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.930      ;
; 0.644  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.930      ;
; 0.649  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.935      ;
; 0.655  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.941      ;
; 0.656  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.942      ;
; 0.693  ; control_fifo:inst2|dataOut[9]                                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.929      ; 1.372      ;
; 0.767  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.053      ;
; 0.772  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.058      ;
; 0.807  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.093      ;
; 0.817  ; control_fifo:inst2|dataOut[15]                                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.846      ; 1.413      ;
; 0.845  ; control_fifo:inst2|dataOut[15]                                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.834      ; 1.429      ;
; 0.872  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.158      ;
; 0.874  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.160      ;
; 0.968  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.254      ;
; 0.975  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.261      ;
; 0.977  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.263      ;
; 0.978  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.264      ;
; 0.988  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.274      ;
; 0.990  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.276      ;
; 0.992  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.278      ;
; 0.995  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.281      ;
; 1.005  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.291      ;
; 1.014  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.300      ;
; 1.018  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.304      ;
; 1.026  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.312      ;
; 1.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.313      ;
; 1.028  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.314      ;
; 1.029  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.315      ;
; 1.050  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.336      ;
; 1.051  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.337      ;
; 1.057  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                     ; wen                      ; wen         ; 0.000        ; 0.006      ; 1.349      ;
; 1.071  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.357      ;
; 1.072  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.358      ;
; 1.118  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg2 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.483      ;
; 1.125  ; control_fifo:inst2|dataOut[14]                                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.929      ; 1.804      ;
; 1.128  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg7 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.493      ;
; 1.130  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg4 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.495      ;
; 1.133  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; wen                      ; wen         ; 0.000        ; -0.003     ; 1.416      ;
; 1.159  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg6 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.524      ;
; 1.160  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; wen         ; 0.000        ; 0.006      ; 1.452      ;
; 1.164  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_26 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.450      ;
; 1.166  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_26 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.452      ;
; 1.166  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_26 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.452      ;
; 1.173  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg3 ; wen                      ; wen         ; 0.000        ; 0.115      ; 1.538      ;
; 1.179  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; wen                      ; wen         ; 0.000        ; 0.001      ; 1.466      ;
; 1.182  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.468      ;
; 1.186  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 2.304      ; 3.776      ;
; 1.198  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg5 ; wen                      ; wen         ; 0.000        ; 0.121      ; 1.569      ;
; 1.206  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; wen         ; 0.000        ; -0.003     ; 1.489      ;
; 1.221  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.507      ;
; 1.223  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.509      ;
; 1.224  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.510      ;
; 1.259  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; wen         ; 0.000        ; 0.006      ; 1.551      ;
; 1.260  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.006      ; 1.552      ;
; 1.264  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.550      ;
; 1.267  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 1.553      ;
; 1.273  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; wen         ; 0.000        ; 0.003      ; 1.562      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.622 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.628 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.781 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.067      ;
; 0.934 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.574      ;
; 0.934 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.574      ;
; 0.950 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.590      ;
; 0.950 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.590      ;
; 0.954 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.594      ;
; 0.954 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.594      ;
; 0.960 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.246      ;
; 0.971 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.257      ;
; 0.976 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 1.014 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.019 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.305      ;
; 1.169 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.455      ;
; 1.194 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.480      ;
; 1.195 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.198 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.199 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.485      ;
; 1.234 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.520      ;
; 1.338 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.978      ;
; 1.338 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 1.978      ;
; 1.392 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.678      ;
; 1.403 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.689      ;
; 1.447 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.733      ;
; 1.457 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.743      ;
; 1.472 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.758      ;
; 1.472 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.758      ;
; 1.483 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.769      ;
; 1.499 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.785      ;
; 1.509 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.795      ;
; 1.527 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.813      ;
; 1.552 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.838      ;
; 1.563 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.849      ;
; 1.589 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.875      ;
; 1.592 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.232      ;
; 1.592 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.232      ;
; 1.607 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.893      ;
; 1.626 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.912      ;
; 1.627 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.913      ;
; 1.630 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.916      ;
; 1.631 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.632 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.918      ;
; 1.643 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.929      ;
; 1.667 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.953      ;
; 1.687 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.973      ;
; 1.706 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.992      ;
; 1.709 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.995      ;
; 1.710 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.996      ;
; 1.712 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.998      ;
; 1.723 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.009      ;
; 1.732 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.018      ;
; 1.747 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.033      ;
; 1.786 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.072      ;
; 1.792 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.078      ;
; 1.801 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.087      ;
; 1.803 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.089      ;
; 1.821 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.107      ;
; 1.827 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.113      ;
; 1.850 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.136      ;
; 1.861 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.147      ;
; 1.866 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.152      ;
; 1.872 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.158      ;
; 1.881 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.167      ;
; 1.884 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.170      ;
; 1.907 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.193      ;
; 1.941 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.227      ;
; 1.946 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.232      ;
; 1.964 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.250      ;
; 1.972 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.258      ;
; 1.977 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.263      ;
; 2.001 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.287      ;
; 2.019 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.305      ;
; 2.046 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.332      ;
; 2.057 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.343      ;
; 2.060 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.346      ;
; 2.081 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.367      ;
; 2.102 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.388      ;
; 2.120 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.406      ;
; 2.126 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.412      ;
; 2.200 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.486      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.254 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -1.688     ; 0.852      ;
; 2.329 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.615      ;
; 2.411 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.697      ;
; 2.441 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.727      ;
; 2.444 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.730      ;
; 2.506 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.792      ;
; 2.529 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.815      ;
; 2.562 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.848      ;
; 2.618 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.904      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.757 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.698      ;
; 8.757 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.698      ;
; 8.757 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.698      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.763 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.692      ;
; 8.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.690      ;
; 8.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.690      ;
; 8.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.690      ;
; 8.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.690      ;
; 8.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.690      ;
; 8.765 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.690      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.690      ;
; 11.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.690      ;
; 11.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.690      ;
; 11.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.690      ;
; 11.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.690      ;
; 11.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.690      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.692      ;
; 11.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.698      ;
; 11.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.698      ;
; 11.828 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.698      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 5.044 ; 5.044 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.025 ; 4.025 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.896 ; 4.896 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.533 ; 4.533 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.858 ; 4.858 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 4.405 ; 4.405 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 4.475 ; 4.475 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 4.051 ; 4.051 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 3.903 ; 3.903 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 4.471 ; 4.471 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 4.675 ; 4.675 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.893 ; 4.893 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 5.044 ; 5.044 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 5.202 ; 5.202 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 4.577 ; 4.577 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.338 ; 4.338 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.392 ; 4.392 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.998 ; 4.998 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 4.851 ; 4.851 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 5.202 ; 5.202 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 5.078 ; 5.078 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 5.152 ; 5.152 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 4.662 ; 4.662 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.762 ; 4.762 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 4.923 ; 4.923 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 5.113 ; 5.113 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 5.611 ; 5.611 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.892 ; 5.892 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 5.315 ; 5.315 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.361 ; 5.361 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 9.409 ; 9.409 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.214 ; 7.214 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -3.098 ; -3.098 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -3.220 ; -3.220 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -4.091 ; -4.091 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -3.735 ; -3.735 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -4.052 ; -4.052 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -3.607 ; -3.607 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -3.670 ; -3.670 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -3.253 ; -3.253 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -3.098 ; -3.098 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -3.467 ; -3.467 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -3.870 ; -3.870 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -3.848 ; -3.848 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -3.998 ; -3.998 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -3.533 ; -3.533 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -3.772 ; -3.772 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -3.533 ; -3.533 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -3.594 ; -3.594 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -4.192 ; -4.192 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -4.053 ; -4.053 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -4.397 ; -4.397 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -4.280 ; -4.280 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -4.347 ; -4.347 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -3.658 ; -3.658 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -3.957 ; -3.957 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -3.878 ; -3.878 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -4.067 ; -4.067 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -5.359 ; -5.359 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -5.640 ; -5.640 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -5.063 ; -5.063 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -5.109 ; -5.109 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -4.833 ; -4.833 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -6.966 ; -6.966 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 13.657 ; 13.657 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.901  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 8.141  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.029  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.901  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 8.141  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.029  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.140 ; 12.140 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.309  ; 7.629  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.112  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.659 ; 12.659 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.629  ; 6.309  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.112  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 9.727  ; 9.727  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.340 ; 12.340 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 11.948 ; 11.948 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 11.143 ; 11.143 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 11.112 ; 11.112 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 10.165 ; 10.165 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 10.065 ; 10.065 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 9.945  ; 9.945  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.175 ; 10.175 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 10.879 ; 10.879 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 10.563 ; 10.563 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.330 ; 11.330 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 11.259 ; 11.259 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.300 ; 11.300 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 10.458 ; 10.458 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 12.340 ; 12.340 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 11.336 ; 11.336 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 11.827 ; 11.827 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 8.068  ; 8.068  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 8.128  ; 8.128  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.009 ; 11.009 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 13.577 ; 13.577 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.901  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 8.141  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.029  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.901  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 8.141  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.029  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.060 ; 12.060 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.309  ; 7.629  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.112  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.579 ; 12.579 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.629  ; 6.309  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.112  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 9.727  ; 9.727  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 7.865  ; 7.865  ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 11.372 ; 11.372 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 10.717 ; 10.717 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 8.515  ; 8.515  ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 8.409  ; 8.409  ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 8.159  ; 8.159  ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 7.975  ; 7.975  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 7.865  ; 7.865  ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 8.415  ; 8.415  ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 9.059  ; 9.059  ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 9.887  ; 9.887  ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 10.110 ; 10.110 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 10.106 ; 10.106 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 8.994  ; 8.994  ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 10.197 ; 10.197 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 9.112  ; 9.112  ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 9.825  ; 9.825  ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 7.325  ; 7.325  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 6.314  ; 6.314  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 10.929 ; 10.929 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -3.025 ; -5.858        ;
; wen                               ; -2.383 ; -1033.447     ;
; control_fifo:inst2|EA[0]          ; -2.327 ; -1003.985     ;
; control_disparo:inst|EA[1]        ; -1.587 ; -608.138      ;
; inst4|altpll_component|pll|clk[1] ; -1.511 ; -17.776       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.722 ; -28.346       ;
; ifclk                             ; -1.693 ; -13.102       ;
; control_disparo:inst|EA[1]        ; -1.343 ; -41.865       ;
; wen                               ; -0.547 ; -1.032        ;
; inst4|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.627 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.082 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_fifo:inst2|EA[0]          ; -1.880 ; -3725.600     ;
; wen                               ; -1.880 ; -1864.022     ;
; control_disparo:inst|EA[1]        ; -1.880 ; -1862.800     ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst4|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -3.025 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.775     ; 1.283      ;
; -2.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.775     ; 1.097      ;
; -2.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.781     ; 1.085      ;
; -2.822 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.776     ; 1.079      ;
; -2.791 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.781     ; 1.043      ;
; -2.775 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.775     ; 1.033      ;
; -2.770 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.775     ; 1.028      ;
; -2.760 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.781     ; 1.012      ;
; -2.758 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.781     ; 1.010      ;
; -2.735 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.775     ; 0.993      ;
; -2.723 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.781     ; 0.975      ;
; -2.712 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.775     ; 0.970      ;
; -2.685 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.776     ; 0.942      ;
; -2.684 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.781     ; 0.936      ;
; -2.668 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.776     ; 0.925      ;
; -2.655 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.405     ; 1.283      ;
; -2.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.776     ; 0.871      ;
; -2.557 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.776     ; 0.814      ;
; -2.469 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.405     ; 1.097      ;
; -2.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.411     ; 1.085      ;
; -2.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; -1.775     ; 0.712      ;
; -2.452 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.406     ; 1.079      ;
; -2.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.411     ; 1.043      ;
; -2.417 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.167     ; 1.283      ;
; -2.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.405     ; 1.033      ;
; -2.400 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.405     ; 1.028      ;
; -2.390 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.411     ; 1.012      ;
; -2.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.411     ; 1.010      ;
; -2.365 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.405     ; 0.993      ;
; -2.353 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.411     ; 0.975      ;
; -2.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.405     ; 0.970      ;
; -2.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.406     ; 0.942      ;
; -2.314 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.411     ; 0.936      ;
; -2.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.406     ; 0.925      ;
; -2.244 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.406     ; 0.871      ;
; -2.231 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.167     ; 1.097      ;
; -2.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.979     ; 1.283      ;
; -2.225 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.173     ; 1.085      ;
; -2.214 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.168     ; 1.079      ;
; -2.187 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.406     ; 0.814      ;
; -2.183 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.173     ; 1.043      ;
; -2.167 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.167     ; 1.033      ;
; -2.162 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.167     ; 1.028      ;
; -2.152 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.173     ; 1.012      ;
; -2.150 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.173     ; 1.010      ;
; -2.127 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.167     ; 0.993      ;
; -2.115 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.173     ; 0.975      ;
; -2.104 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.167     ; 0.970      ;
; -2.084 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.405     ; 0.712      ;
; -2.077 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.168     ; 0.942      ;
; -2.076 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.173     ; 0.936      ;
; -2.060 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.168     ; 0.925      ;
; -2.043 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.979     ; 1.097      ;
; -2.037 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.985     ; 1.085      ;
; -2.026 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 1.079      ;
; -2.006 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.168     ; 0.871      ;
; -1.995 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_32 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.985     ; 1.043      ;
; -1.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.979     ; 1.033      ;
; -1.974 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.979     ; 1.028      ;
; -1.964 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6_Duplicate_27 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.985     ; 1.012      ;
; -1.962 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_35 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.985     ; 1.010      ;
; -1.949 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.168     ; 0.814      ;
; -1.939 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.979     ; 0.993      ;
; -1.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0_Duplicate_33 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.985     ; 0.975      ;
; -1.916 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.979     ; 0.970      ;
; -1.889 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.942      ;
; -1.888 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.985     ; 0.936      ;
; -1.872 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.925      ;
; -1.846 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; control_fifo:inst2|EA[0]          ; ifclk       ; 0.001        ; -1.167     ; 0.712      ;
; -1.818 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.871      ;
; -1.761 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.980     ; 0.814      ;
; -1.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; wen                               ; ifclk       ; 0.001        ; -0.979     ; 0.712      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[8]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[7]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[4]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[5]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[6]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[3]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[2]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[1]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[0]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[8]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[7]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[4]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[5]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[6]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[3]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[2]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[1]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 0.971  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|cuenta_180[0]                                                                                                 ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.761      ; 0.964      ;
; 1.181  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[1]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.767      ; 0.760      ;
; 1.181  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[1]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.767      ; 0.760      ;
; 1.480  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[0]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.767      ; 0.461      ;
; 1.480  ; control_disparo:inst|EA[1]                                                                                              ; control_disparo:inst|EA[0]                                                                                                         ; control_disparo:inst|EA[1]        ; ifclk       ; 0.001        ; 1.767      ; 0.461      ;
; 2.254  ; Retrasar_entrada:inst3|q4_Entrada                                                                                       ; control_disparo:inst|EA[0]                                                                                                         ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.834        ; 2.058      ; 0.670      ;
; 17.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk                             ; ifclk       ; 20.833       ; 0.050      ; 3.494      ;
; 17.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18 ; ifclk                             ; ifclk       ; 20.833       ; 0.047      ; 3.394      ;
; 17.493 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9  ; ifclk                             ; ifclk       ; 20.833       ; 0.048      ; 3.387      ;
; 17.493 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22 ; ifclk                             ; ifclk       ; 20.833       ; 0.049      ; 3.388      ;
; 17.517 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk                             ; ifclk       ; 20.833       ; 0.044      ; 3.359      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'wen'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.444     ; 2.438      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.373     ; 2.402      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.276 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.371     ; 2.404      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.372     ; 2.390      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.263 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.370     ; 2.392      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.253 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; wen         ; 1.000        ; -0.814     ; 2.438      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.365     ; 2.383      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.367     ; 2.381      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.365     ; 2.383      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.365     ; 2.383      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.365     ; 2.383      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.365     ; 2.383      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.365     ; 2.383      ;
; -2.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; control_fifo:inst2|EA[0]   ; wen         ; 0.500        ; -0.365     ; 2.383      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.388     ; 2.438      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.317     ; 2.402      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.220 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.315     ; 2.404      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.316     ; 2.390      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.207 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.314     ; 2.392      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.195 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_fifo:inst2|EA[0] ; 0.500        ; -0.256     ; 2.438      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.309     ; 2.383      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.311     ; 2.381      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.309     ; 2.383      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.309     ; 2.383      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.309     ; 2.383      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.309     ; 2.383      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.309     ; 2.383      ;
; -2.193 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; control_disparo:inst|EA[1] ; control_fifo:inst2|EA[0] ; 0.500        ; -0.309     ; 2.383      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.587 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.352      ; 2.438      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg         ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.423      ; 2.402      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg1   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg3   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg4   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg6   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg8   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg9   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg10  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg11  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.425      ; 2.404      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg        ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.424      ; 2.390      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg0  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg1  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg2  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg3  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg5  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg6  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg7  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg8  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg9  ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg10 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg11 ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.426      ; 2.392      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[1] ; control_disparo:inst|EA[1] ; 1.000        ; -0.018     ; 2.438      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_we_reg         ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.431      ; 2.383      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0    ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.429      ; 2.381      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.431      ; 2.383      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg1   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.431      ; 2.383      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg2   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.431      ; 2.383      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg3   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.431      ; 2.383      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg4   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.431      ; 2.383      ;
; -1.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg5   ; control_fifo:inst2|EA[0]   ; control_disparo:inst|EA[1] ; 0.500        ; 0.431      ; 2.383      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[1]'                                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.511 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -1.152     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[1] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[0] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.294 ; control_fifo:inst2|leyendo  ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.935     ; 0.392      ;
; -1.000 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.883      ;
; -1.000 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[2]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.883      ;
; -0.905 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.788      ;
; -0.905 ; control_disparo:inst|EA[1]  ; control_fifo:inst2|EA[0]    ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.788      ;
; -0.851 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.734      ;
; -0.851 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.734      ;
; -0.809 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.692      ;
; -0.809 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.692      ;
; -0.761 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.644      ;
; -0.761 ; control_fifo:inst2|EA[0]    ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.001        ; -0.291     ; 0.644      ;
; 18.768 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.263      ;
; 18.779 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.252      ;
; 18.795 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.236      ;
; 18.806 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.225      ;
; 18.841 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.190      ;
; 18.844 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.187      ;
; 18.845 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.186      ;
; 18.845 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.186      ;
; 18.852 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.179      ;
; 18.855 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.176      ;
; 18.874 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.157      ;
; 18.894 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.137      ;
; 18.895 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.136      ;
; 18.918 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.113      ;
; 18.923 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.108      ;
; 18.968 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.063      ;
; 19.036 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.995      ;
; 19.049 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.982      ;
; 19.071 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.960      ;
; 19.078 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.953      ;
; 19.084 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.947      ;
; 19.092 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.939      ;
; 19.113 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.918      ;
; 19.126 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.905      ;
; 19.127 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.904      ;
; 19.133 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.898      ;
; 19.137 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.894      ;
; 19.137 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.894      ;
; 19.148 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.883      ;
; 19.152 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.879      ;
; 19.155 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[2]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.876      ;
; 19.163 ; control_fifo:inst2|leido[9] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.868      ;
; 19.165 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.866      ;
; 19.168 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.863      ;
; 19.172 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.859      ;
; 19.174 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.857      ;
; 19.178 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.853      ;
; 19.200 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.831      ;
; 19.202 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.829      ;
; 19.203 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.828      ;
; 19.207 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.824      ;
; 19.209 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.822      ;
; 19.213 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.818      ;
; 19.221 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.810      ;
; 19.231 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.800      ;
; 19.235 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.796      ;
; 19.237 ; control_fifo:inst2|EA[1]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.794      ;
; 19.242 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.789      ;
; 19.248 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.783      ;
; 19.253 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|EA[1]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.778      ;
; 19.256 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.775      ;
; 19.262 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.769      ;
; 19.266 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.765      ;
; 19.270 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.761      ;
; 19.277 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.754      ;
; 19.283 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.748      ;
; 19.288 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.743      ;
; 19.289 ; control_fifo:inst2|EA[2]    ; control_fifo:inst2|EA[0]    ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.742      ;
; 19.291 ; control_fifo:inst2|leido[4] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.740      ;
; 19.297 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.734      ;
; 19.300 ; control_fifo:inst2|leido[8] ; control_fifo:inst2|leido[9] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.731      ;
; 19.301 ; control_fifo:inst2|leido[5] ; control_fifo:inst2|leido[6] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.730      ;
; 19.303 ; control_fifo:inst2|leido[6] ; control_fifo:inst2|leido[7] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.728      ;
; 19.305 ; control_fifo:inst2|leido[2] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.726      ;
; 19.312 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[4] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.719      ;
; 19.318 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.713      ;
; 19.323 ; control_fifo:inst2|leido[7] ; control_fifo:inst2|leido[8] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.708      ;
; 19.332 ; control_fifo:inst2|leido[3] ; control_fifo:inst2|leido[5] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.699      ;
; 19.347 ; control_fifo:inst2|leido[1] ; control_fifo:inst2|leido[3] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.684      ;
; 19.353 ; control_fifo:inst2|leido[0] ; control_fifo:inst2|leido[2] ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.678      ;
+--------+-----------------------------+-----------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+
; -1.722 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|dataOut[12]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.485      ; 0.763      ;
; -1.717 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|dataOut[14]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.487      ; 0.770      ;
; -1.708 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|dataOut[13]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.486      ; 0.778      ;
; -1.632 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.196      ; 0.705      ;
; -1.599 ; control_fifo:inst2|EA[1]                                                                                ; control_fifo:inst2|dataOut[15]                                                                                                                       ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 2.497      ; 0.898      ;
; -1.555 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.193      ; 0.779      ;
; -1.520 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.206      ; 0.827      ;
; -1.438 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.194      ; 0.897      ;
; -1.435 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.194      ; 0.900      ;
; -1.433 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.193      ; 0.901      ;
; -1.430 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.196      ; 0.907      ;
; -1.426 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.195      ; 0.910      ;
; -1.132 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[8]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.196      ; 0.705      ;
; -1.055 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[11]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.193      ; 0.779      ;
; -1.020 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[15]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.206      ; 0.827      ;
; -0.973 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.405      ; 0.584      ;
; -0.938 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[10]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.194      ; 0.897      ;
; -0.935 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[12]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.194      ; 0.900      ;
; -0.933 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[9]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.193      ; 0.901      ;
; -0.930 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[14]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.196      ; 0.907      ;
; -0.926 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[13]                                                                                                                       ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.195      ; 0.910      ;
; -0.911 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.406      ; 0.647      ;
; -0.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.406      ; 0.661      ;
; -0.873 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.406      ; 0.685      ;
; -0.854 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.405      ; 0.703      ;
; -0.813 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.405      ; 0.744      ;
; -0.793 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.220      ; 1.568      ;
; -0.789 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.221      ; 1.573      ;
; -0.762 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.178      ; 1.557      ;
; -0.754 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.178      ; 1.565      ;
; -0.754 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.177      ; 1.564      ;
; -0.746 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.178      ; 1.573      ;
; -0.739 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.177      ; 1.579      ;
; -0.735 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.167      ; 0.584      ;
; -0.733 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.405      ; 0.824      ;
; -0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.405      ; 0.852      ;
; -0.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.168      ; 0.647      ;
; -0.673 ; control_fifo:inst2|dataOut[9]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.046      ; 0.511      ;
; -0.664 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 2.221      ; 1.698      ;
; -0.660 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.405      ; 0.897      ;
; -0.659 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.168      ; 0.661      ;
; -0.644 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.406      ; 0.914      ;
; -0.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.168      ; 0.685      ;
; -0.634 ; control_fifo:inst2|dataOut[15]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.028      ; 0.532      ;
; -0.616 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.167      ; 0.703      ;
; -0.611 ; control_fifo:inst2|dataOut[15]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.019      ; 0.546      ;
; -0.575 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.167      ; 0.744      ;
; -0.546 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.405      ; 1.011      ;
; -0.521 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.406      ; 1.037      ;
; -0.495 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.167      ; 0.824      ;
; -0.484 ; control_fifo:inst2|dataOut[14]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.044      ; 0.698      ;
; -0.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.167      ; 0.852      ;
; -0.463 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.408      ; 1.097      ;
; -0.438 ; control_fifo:inst2|dataOut[1]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.064      ; 0.764      ;
; -0.423 ; control_fifo:inst2|dataOut[7]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.058      ; 0.773      ;
; -0.422 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.167      ; 0.897      ;
; -0.406 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.168      ; 0.914      ;
; -0.372 ; control_fifo:inst2|dataOut[14]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.033      ; 0.799      ;
; -0.343 ; control_fifo:inst2|dataOut[12]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.048      ; 0.843      ;
; -0.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.167      ; 1.011      ;
; -0.305 ; control_fifo:inst2|dataOut[5]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.064      ; 0.897      ;
; -0.303 ; control_fifo:inst2|dataOut[5]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.062      ; 0.897      ;
; -0.298 ; control_fifo:inst2|dataOut[7]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.050      ; 0.890      ;
; -0.293 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[6]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.220      ; 1.568      ;
; -0.289 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[4]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.221      ; 1.573      ;
; -0.283 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.168      ; 1.037      ;
; -0.277 ; control_fifo:inst2|dataOut[1]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.046      ; 0.907      ;
; -0.272 ; control_fifo:inst2|dataOut[9]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.040      ; 0.906      ;
; -0.262 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[7]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.178      ; 1.557      ;
; -0.254 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[5]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.178      ; 1.565      ;
; -0.254 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[0]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.177      ; 1.564      ;
; -0.247 ; control_fifo:inst2|dataOut[11]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.047      ; 0.938      ;
; -0.246 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[1]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.178      ; 1.573      ;
; -0.239 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[3]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.177      ; 1.579      ;
; -0.230 ; control_fifo:inst2|dataOut[11]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.044      ; 0.952      ;
; -0.225 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.170      ; 1.097      ;
; -0.217 ; control_fifo:inst2|dataOut[8]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.048      ; 0.969      ;
; -0.201 ; control_fifo:inst2|EA[2]                                                                                ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0] ; 0.000        ; 0.935      ; 0.734      ;
; -0.195 ; control_fifo:inst2|dataOut[13]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.056      ; 0.999      ;
; -0.164 ; control_fifo:inst2|EA[0]                                                                                ; control_fifo:inst2|dataOut[2]                                                                                                                        ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; -0.500       ; 2.221      ; 1.698      ;
; -0.152 ; control_fifo:inst2|dataOut[3]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.053      ; 1.039      ;
; -0.151 ; control_fifo:inst2|dataOut[2]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.017      ; 1.004      ;
; -0.149 ; control_fifo:inst2|dataOut[0]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.056      ; 1.045      ;
; -0.148 ; control_fifo:inst2|dataOut[4]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.012      ; 1.002      ;
; -0.129 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_fifo:inst2|EA[0] ; 0.000        ; 1.407      ; 1.430      ;
; -0.093 ; control_fifo:inst2|dataOut[10]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.042      ; 1.087      ;
; -0.088 ; control_fifo:inst2|dataOut[8]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.046      ; 1.096      ;
; -0.087 ; control_fifo:inst2|dataOut[3]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.067      ; 1.118      ;
; -0.071 ; control_fifo:inst2|dataOut[6]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.019      ; 1.086      ;
; -0.063 ; control_fifo:inst2|dataOut[13]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.052      ; 1.127      ;
; -0.060 ; control_fifo:inst2|dataOut[12]                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.053      ; 1.131      ;
; -0.048 ; control_fifo:inst2|dataOut[4]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.016      ; 1.106      ;
; -0.024 ; control_fifo:inst2|dataOut[2]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0] ; 0.000        ; 1.015      ; 1.129      ;
; 0.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.188      ; 0.367      ;
; 0.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.188      ; 0.367      ;
; 0.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.188      ; 0.367      ;
; 0.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.188      ; 0.367      ;
; 0.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.188      ; 0.367      ;
; 0.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.188      ; 0.367      ;
; 0.027  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_fifo:inst2|EA[0] ; 0.000        ; 0.188      ; 0.367      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                               ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.693 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.767      ; 0.367      ;
; -1.693 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.767      ; 0.367      ;
; -1.599 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.767      ; 0.461      ;
; -1.599 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|EA[0]                                                                                                                            ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.767      ; 0.461      ;
; -1.557 ; Retrasar_entrada:inst3|q4_Entrada                                                                                                   ; control_disparo:inst|EA[0]                                                                                                                            ; inst4|altpll_component|pll|clk[1] ; ifclk       ; 0.017        ; 2.058      ; 0.670      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; -1.090 ; control_disparo:inst|EA[1]                                                                                                          ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; control_disparo:inst|EA[1]        ; ifclk       ; 0.000        ; 1.761      ; 0.964      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.390      ;
; 0.240  ; control_disparo:inst|cuenta_180[8]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.393      ;
; 0.244  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.399      ;
; 0.294  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.446      ;
; 0.320  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.472      ;
; 0.335  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.487      ;
; 0.343  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.495      ;
; 0.356  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[0]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.373  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; control_disparo:inst|EA[0]                                                                                                          ; control_disparo:inst|EA[1]                                                                                                                            ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.534      ;
; 0.382  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.534      ;
; 0.422  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.574      ;
; 0.432  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg3 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.636      ;
; 0.435  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg1 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.639      ;
; 0.436  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.588      ;
; 0.452  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.604      ;
; 0.465  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.617      ;
; 0.466  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                                              ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.618      ;
; 0.480  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.631      ;
; 0.488  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.640      ;
; 0.494  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.648      ;
; 0.509  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.660      ;
; 0.509  ; control_disparo:inst|cuenta_180[7]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[1]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[6]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; control_disparo:inst|cuenta_180[3]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.662      ;
; 0.512  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.668      ;
; 0.525  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg2 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.729      ;
; 0.529  ; control_disparo:inst|cuenta_180[1]                                                                                                  ; control_disparo:inst|cuenta_180[3]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.681      ;
; 0.531  ; control_disparo:inst|cuenta_180[6]                                                                                                  ; control_disparo:inst|cuenta_180[8]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.001      ; 0.686      ;
; 0.533  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg6 ; ifclk                             ; ifclk       ; 0.000        ; 0.066      ; 0.737      ;
; 0.536  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.688      ;
; 0.540  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.692      ;
; 0.544  ; control_disparo:inst|cuenta_180[0]                                                                                                  ; control_disparo:inst|cuenta_180[2]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; control_disparo:inst|cuenta_180[5]                                                                                                  ; control_disparo:inst|cuenta_180[7]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; control_disparo:inst|cuenta_180[2]                                                                                                  ; control_disparo:inst|cuenta_180[4]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.697      ;
; 0.549  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.701      ;
; 0.551  ; control_disparo:inst|cuenta_180[4]                                                                                                  ; control_disparo:inst|cuenta_180[5]                                                                                                                    ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.703      ;
; 0.555  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.706      ;
; 0.557  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk                             ; ifclk       ; 0.000        ; -0.001     ; 0.708      ;
; 0.561  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk                             ; ifclk       ; 0.000        ; 0.000      ; 0.713      ;
; 0.563  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0 ; ifclk                             ; ifclk       ; 0.000        ; 0.068      ; 0.769      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                              ; Launch Clock                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+
; -1.343 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.775      ; 0.584      ;
; -1.281 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.776      ; 0.647      ;
; -1.267 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.776      ; 0.661      ;
; -1.243 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.776      ; 0.685      ;
; -1.224 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.775      ; 0.703      ;
; -1.183 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.775      ; 0.744      ;
; -1.103 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.775      ; 0.824      ;
; -1.075 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.775      ; 0.852      ;
; -1.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.775      ; 0.897      ;
; -1.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.776      ; 0.914      ;
; -0.916 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.775      ; 1.011      ;
; -0.891 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.776      ; 1.037      ;
; -0.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.778      ; 1.097      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.581 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.367      ;
; -0.559 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.389      ;
; -0.556 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.392      ;
; -0.554 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.394      ;
; -0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.397      ;
; -0.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.405      ;
; -0.543 ; control_fifo:inst2|dataOut[9]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.416      ; 0.511      ;
; -0.542 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.406      ;
; -0.541 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.407      ;
; -0.540 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.408      ;
; -0.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.409      ;
; -0.539 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.409      ;
; -0.508 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.440      ;
; -0.505 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.443      ;
; -0.504 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.398      ; 0.532      ;
; -0.499 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                             ; control_disparo:inst|EA[1] ; 0.000        ; 1.777      ; 1.430      ;
; -0.481 ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; -0.500       ; 1.389      ; 0.546      ;
; -0.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.471      ;
; -0.465 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.483      ;
; -0.461 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.487      ;
; -0.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.513      ;
; -0.435 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.513      ;
; -0.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.514      ;
; -0.433 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.515      ;
; -0.432 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.516      ;
; -0.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.517      ;
; -0.429 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.519      ;
; -0.427 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.521      ;
; -0.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.522      ;
; -0.425 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.523      ;
; -0.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.527      ;
; -0.421 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.527      ;
; -0.418 ; control_fifo:inst2|EA[2]                                                                                    ; control_fifo:inst2|leyendo                                                                                                                           ; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1] ; 0.000        ; 1.152      ; 0.734      ;
; -0.418 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.530      ;
; -0.417 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.531      ;
; -0.407 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.541      ;
; -0.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.543      ;
; -0.405 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.543      ;
; -0.403 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.545      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                           ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.393 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1] ; 0.000        ; 0.608      ; 0.367      ;
; -0.386 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                            ; wen                               ; control_disparo:inst|EA[1] ; 0.000        ; 0.796      ; 0.562      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'wen'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.547 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.584      ;
; -0.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.980      ; 0.647      ;
; -0.471 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.980      ; 0.661      ;
; -0.447 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.980      ; 0.685      ;
; -0.428 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.703      ;
; -0.387 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.744      ;
; -0.307 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.824      ;
; -0.279 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.852      ;
; -0.234 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 0.897      ;
; -0.218 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.980      ; 0.914      ;
; -0.120 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.979      ; 1.011      ;
; -0.095 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.980      ; 1.037      ;
; -0.037 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.982      ; 1.097      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.389      ;
; 0.240  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.392      ;
; 0.242  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.394      ;
; 0.245  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.397      ;
; 0.253  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; control_fifo:inst2|dataOut[9]                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0   ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.620      ; 0.511      ;
; 0.254  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.409      ;
; 0.257  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.409      ;
; 0.288  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.440      ;
; 0.291  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.602      ; 0.532      ;
; 0.297  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                    ; wen         ; 0.000        ; 0.981      ; 1.430      ;
; 0.315  ; control_fifo:inst2|dataOut[15]                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0  ; control_fifo:inst2|EA[0] ; wen         ; -0.500       ; 0.593      ; 0.546      ;
; 0.319  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.471      ;
; 0.331  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.483      ;
; 0.335  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.487      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.523      ;
; 0.375  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.527      ;
; 0.378  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.531      ;
; 0.389  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.541      ;
; 0.391  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.543      ;
; 0.391  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.543      ;
; 0.393  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.545      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                            ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.403  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_fifo:inst2|EA[0] ; wen         ; 0.000        ; -0.188     ; 0.367      ;
; 0.410  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; wen                      ; wen         ; 0.000        ; 0.000      ; 0.562      ;
; 0.422  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg2 ; wen                      ; wen         ; 0.000        ; 0.070      ; 0.630      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; Retrasar_entrada:inst3|q0_Entrada ; Retrasar_entrada:inst3|q1_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.334 ; Retrasar_entrada:inst3|q3_Entrada ; Retrasar_entrada:inst3|q4_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.486      ;
; 0.353 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[0]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.359 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.372 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.422 ; Retrasar_entrada:inst3|q2_Entrada ; Retrasar_entrada:inst3|q3_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.574      ;
; 0.436 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.588      ;
; 0.438 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.590      ;
; 0.440 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.441 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.593      ;
; 0.446 ; Retrasar_entrada:inst3|q1_Entrada ; Retrasar_entrada:inst3|q2_Entrada ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.598      ;
; 0.448 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.600      ;
; 0.491 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[1]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.643      ;
; 0.497 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.512 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.664      ;
; 0.526 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[2]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.678      ;
; 0.532 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.684      ;
; 0.547 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.699      ;
; 0.556 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.561 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.714      ;
; 0.567 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.719      ;
; 0.569 ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.721      ;
; 0.574 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[3]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.728      ;
; 0.578 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.730      ;
; 0.579 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.582 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.588 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.596 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.748      ;
; 0.602 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.609 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[4]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.761      ;
; 0.613 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.765      ;
; 0.617 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.769      ;
; 0.623 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.775      ;
; 0.626 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.778      ;
; 0.631 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.783      ;
; 0.637 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.789      ;
; 0.637 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.639      ;
; 0.637 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.639      ;
; 0.639 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.641      ;
; 0.639 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.641      ;
; 0.642 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.644      ;
; 0.642 ; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[1]          ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.644      ;
; 0.644 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[5]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.796      ;
; 0.648 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.800      ;
; 0.658 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.810      ;
; 0.666 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.818      ;
; 0.670 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.822      ;
; 0.672 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.824      ;
; 0.676 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.828      ;
; 0.677 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.829      ;
; 0.679 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[6]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.831      ;
; 0.701 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.853      ;
; 0.705 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.857      ;
; 0.707 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.859      ;
; 0.711 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.863      ;
; 0.714 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[7]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.866      ;
; 0.715 ; control_fifo:inst2|EA[2]          ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.867      ;
; 0.716 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.868      ;
; 0.727 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.879      ;
; 0.742 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.894      ;
; 0.742 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.894      ;
; 0.746 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.898      ;
; 0.752 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.904      ;
; 0.753 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[1]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.766 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.786 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.788      ;
; 0.786 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.788      ;
; 0.787 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.939      ;
; 0.795 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.947      ;
; 0.801 ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.953      ;
; 0.808 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[8]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.960      ;
; 0.830 ; control_fifo:inst2|leido[0]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.982      ;
; 0.840 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.992      ;
; 0.843 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|leido[9]       ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.995      ;
; 0.881 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.883      ;
; 0.881 ; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[2]          ; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.291     ; 0.883      ;
; 0.889 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.041      ;
; 0.890 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.042      ;
; 0.894 ; control_fifo:inst2|leido[7]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.046      ;
; 0.916 ; control_fifo:inst2|leido[3]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.068      ;
; 0.918 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.070      ;
; 0.923 ; control_fifo:inst2|leido[8]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.075      ;
; 0.956 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.108      ;
; 0.957 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.109      ;
; 0.962 ; control_fifo:inst2|leido[9]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.114      ;
; 0.966 ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.118      ;
; 0.967 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.119      ;
; 0.968 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[2]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.120      ;
; 0.973 ; control_fifo:inst2|leido[6]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.125      ;
; 1.032 ; control_fifo:inst2|leido[4]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.184      ;
; 1.043 ; control_fifo:inst2|leido[5]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.195      ;
; 1.175 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[2]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.935     ; 0.392      ;
; 1.175 ; control_fifo:inst2|leyendo        ; control_fifo:inst2|leido[1]       ; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 0.000        ; -0.935     ; 0.392      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.821      ;
; 9.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.821      ;
; 9.627 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.821      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.819      ;
; 9.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.818      ;
; 9.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.818      ;
; 9.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.818      ;
; 9.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.818      ;
; 9.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.818      ;
; 9.631 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.818      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.082 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.818      ;
; 11.082 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.818      ;
; 11.082 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.818      ;
; 11.082 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.818      ;
; 11.082 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.818      ;
; 11.082 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.818      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.083 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.819      ;
; 11.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.821      ;
; 11.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.821      ;
; 11.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.821      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_fifo:inst2|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_fifo:inst2|EA[0] ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'wen'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; wen   ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[1]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[1] ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst3|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[0]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[1]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|EA[2]                      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[0]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[1]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[2]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[3]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[4]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[5]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[6]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[7]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[8]                   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; control_fifo:inst2|leido[9]                   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[0]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[1]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|EA[2]|clk                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[0]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[1]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[2]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[3]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[4]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[5]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[6]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[7]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[8]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst2|leido[9]|clk                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst3|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[1] ; Rise       ; inst4|altpll_component|_clk1~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 2.360 ; 2.360 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 1.963 ; 1.963 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 2.261 ; 2.261 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 2.129 ; 2.129 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 2.238 ; 2.238 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 2.088 ; 2.088 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 2.098 ; 2.098 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 1.905 ; 1.905 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 1.844 ; 1.844 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 2.097 ; 2.097 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 2.227 ; 2.227 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 2.302 ; 2.302 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 2.360 ; 2.360 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 2.388 ; 2.388 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 2.083 ; 2.083 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 1.989 ; 1.989 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 2.021 ; 2.021 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 2.311 ; 2.311 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 2.253 ; 2.253 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 2.380 ; 2.380 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 2.338 ; 2.338 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 2.360 ; 2.360 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 2.252 ; 2.252 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 2.280 ; 2.280 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 2.327 ; 2.327 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 2.388 ; 2.388 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 2.575 ; 2.575 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 2.668 ; 2.668 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 2.398 ; 2.398 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 2.411 ; 2.411 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 4.225 ; 4.225 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 4.132 ; 4.132 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.565 ; -1.565 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.684 ; -1.684 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.983 ; -1.983 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.855 ; -1.855 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.959 ; -1.959 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.814 ; -1.814 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.819 ; -1.819 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.631 ; -1.631 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.565 ; -1.565 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -1.749 ; -1.749 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.948 ; -1.948 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.941 ; -1.941 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -1.999 ; -1.999 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.711 ; -1.711 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.804 ; -1.804 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.711 ; -1.711 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.747 ; -1.747 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -2.032 ; -2.032 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -1.979 ; -1.979 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.101 ; -2.101 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -2.064 ; -2.064 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.081 ; -2.081 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -1.904 ; -1.904 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -2.001 ; -2.001 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.966 ; -1.966 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -2.027 ; -2.027 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.452 ; -2.452 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.545 ; -2.545 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.275 ; -2.275 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.288 ; -2.288 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.174 ; -2.174 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -4.012 ; -4.012 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.162 ; 6.162 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.142 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.373 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.826 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.142 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.373 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.826 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.554 ; 5.554 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.727 ; 3.197 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.722 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.792 ; 5.792 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.197 ; 2.727 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.722 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 4.977 ; 4.977 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 5.910 ; 5.910 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 5.773 ; 5.773 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 5.407 ; 5.407 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 5.504 ; 5.504 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 5.012 ; 5.012 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 5.018 ; 5.018 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.948 ; 4.948 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 5.075 ; 5.075 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 5.439 ; 5.439 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 5.240 ; 5.240 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 5.490 ; 5.490 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 5.416 ; 5.416 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 5.454 ; 5.454 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 5.232 ; 5.232 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.910 ; 5.910 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 5.628 ; 5.628 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 5.699 ; 5.699 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 3.082 ; 3.082 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 3.144 ; 3.144 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.366 ; 5.366 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.112 ; 6.112 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.142 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.373 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.826 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.142 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.373 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.826 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.504 ; 5.504 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.727 ; 3.197 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.722 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.742 ; 5.742 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.197 ; 2.727 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.722 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 4.977 ; 4.977 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.166 ; 4.166 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 5.550 ; 5.550 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 5.255 ; 5.255 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.372 ; 4.372 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.316 ; 4.316 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.260 ; 4.260 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.173 ; 4.173 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.166 ; 4.166 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.373 ; 4.373 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.636 ; 4.636 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.894 ; 4.894 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 4.986 ; 4.986 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.982 ; 4.982 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.618 ; 4.618 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.033 ; 5.033 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.654 ; 4.654 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.884 ; 4.884 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.829 ; 2.829 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.513 ; 2.513 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.316 ; 5.316 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                   ; -8.332    ; -3.884   ; 8.757    ; 11.082  ; -2.064              ;
;  control_disparo:inst|EA[1]        ; -4.846    ; -3.884   ; N/A      ; N/A     ; -2.064              ;
;  control_fifo:inst2|EA[0]          ; -6.363    ; -2.886   ; N/A      ; N/A     ; -2.064              ;
;  ifclk                             ; -8.332    ; -2.663   ; 8.757    ; 11.082  ; 7.852               ;
;  inst4|altpll_component|pll|clk[1] ; -3.088    ; 0.215    ; N/A      ; N/A     ; 8.888               ;
;  wen                               ; -7.494    ; -1.236   ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                    ; -8534.355 ; -351.893 ; 0.0      ; 0.0     ; -8210.733           ;
;  control_disparo:inst|EA[1]        ; -2081.249 ; -270.682 ; N/A      ; N/A     ; -2052.316           ;
;  control_fifo:inst2|EA[0]          ; -2897.874 ; -63.879  ; N/A      ; N/A     ; -4104.632           ;
;  ifclk                             ; -16.063   ; -15.042  ; 0.000    ; 0.000   ; 0.000               ;
;  inst4|altpll_component|pll|clk[1] ; -35.505   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  wen                               ; -3503.664 ; -2.290   ; N/A      ; N/A     ; -2053.785           ;
+------------------------------------+-----------+----------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; 5.044 ; 5.044 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; 4.025 ; 4.025 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; 4.896 ; 4.896 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; 4.533 ; 4.533 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; 4.858 ; 4.858 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; 4.405 ; 4.405 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; 4.475 ; 4.475 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; 4.051 ; 4.051 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; 3.903 ; 3.903 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; 4.471 ; 4.471 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; 4.675 ; 4.675 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; 4.893 ; 4.893 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; 5.044 ; 5.044 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; 5.202 ; 5.202 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; 4.577 ; 4.577 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; 4.338 ; 4.338 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; 4.392 ; 4.392 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; 4.998 ; 4.998 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; 4.851 ; 4.851 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; 5.202 ; 5.202 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; 5.078 ; 5.078 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; 5.152 ; 5.152 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; 4.662 ; 4.662 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; 4.762 ; 4.762 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; 4.923 ; 4.923 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; 5.113 ; 5.113 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; 5.611 ; 5.611 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; 5.892 ; 5.892 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; 5.315 ; 5.315 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; 5.361 ; 5.361 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; 9.409 ; 9.409 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; 7.214 ; 7.214 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+
; data_in1[*]   ; control_fifo:inst2|EA[0] ; -1.565 ; -1.565 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[0]  ; control_fifo:inst2|EA[0] ; -1.684 ; -1.684 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[1]  ; control_fifo:inst2|EA[0] ; -1.983 ; -1.983 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[2]  ; control_fifo:inst2|EA[0] ; -1.855 ; -1.855 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[3]  ; control_fifo:inst2|EA[0] ; -1.959 ; -1.959 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[4]  ; control_fifo:inst2|EA[0] ; -1.814 ; -1.814 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[5]  ; control_fifo:inst2|EA[0] ; -1.819 ; -1.819 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[6]  ; control_fifo:inst2|EA[0] ; -1.631 ; -1.631 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[7]  ; control_fifo:inst2|EA[0] ; -1.565 ; -1.565 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[8]  ; control_fifo:inst2|EA[0] ; -1.749 ; -1.749 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[9]  ; control_fifo:inst2|EA[0] ; -1.948 ; -1.948 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[10] ; control_fifo:inst2|EA[0] ; -1.941 ; -1.941 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in1[11] ; control_fifo:inst2|EA[0] ; -1.999 ; -1.999 ; Fall       ; control_fifo:inst2|EA[0]          ;
; data_in2[*]   ; control_fifo:inst2|EA[0] ; -1.711 ; -1.711 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[0]  ; control_fifo:inst2|EA[0] ; -1.804 ; -1.804 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[1]  ; control_fifo:inst2|EA[0] ; -1.711 ; -1.711 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[2]  ; control_fifo:inst2|EA[0] ; -1.747 ; -1.747 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[3]  ; control_fifo:inst2|EA[0] ; -2.032 ; -2.032 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[4]  ; control_fifo:inst2|EA[0] ; -1.979 ; -1.979 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[5]  ; control_fifo:inst2|EA[0] ; -2.101 ; -2.101 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[6]  ; control_fifo:inst2|EA[0] ; -2.064 ; -2.064 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[7]  ; control_fifo:inst2|EA[0] ; -2.081 ; -2.081 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[8]  ; control_fifo:inst2|EA[0] ; -1.904 ; -1.904 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[9]  ; control_fifo:inst2|EA[0] ; -2.001 ; -2.001 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[10] ; control_fifo:inst2|EA[0] ; -1.966 ; -1.966 ; Fall       ; control_fifo:inst2|EA[0]          ;
;  data_in2[11] ; control_fifo:inst2|EA[0] ; -2.027 ; -2.027 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NBusy1        ; ifclk                    ; -2.452 ; -2.452 ; Rise       ; ifclk                             ;
; NBusy2        ; ifclk                    ; -2.545 ; -2.545 ; Rise       ; ifclk                             ;
; NBusy3        ; ifclk                    ; -2.275 ; -2.275 ; Rise       ; ifclk                             ;
; NBusy4        ; ifclk                    ; -2.288 ; -2.288 ; Rise       ; ifclk                             ;
; ren           ; ifclk                    ; -2.174 ; -2.174 ; Rise       ; ifclk                             ;
; LLD           ; ifclk                    ; -4.012 ; -4.012 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
+---------------+--------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 13.657 ; 13.657 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;        ; 6.901  ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 8.141  ;        ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;        ; 6.029  ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 6.901  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;        ; 8.141  ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 6.029  ;        ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.140 ; 12.140 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 6.309  ; 7.629  ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;        ; 6.112  ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 12.659 ; 12.659 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 7.629  ; 6.309  ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 6.112  ;        ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 9.727  ; 9.727  ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 12.340 ; 12.340 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 11.948 ; 11.948 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 11.143 ; 11.143 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 11.112 ; 11.112 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 10.165 ; 10.165 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 10.065 ; 10.065 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 9.945  ; 9.945  ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 10.175 ; 10.175 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 10.879 ; 10.879 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 10.563 ; 10.563 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 11.330 ; 11.330 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 11.259 ; 11.259 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 11.300 ; 11.300 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 10.458 ; 10.458 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 12.340 ; 12.340 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 11.336 ; 11.336 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 11.827 ; 11.827 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 4.972  ; 4.972  ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 8.068  ; 8.068  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 8.128  ; 8.128  ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 11.009 ; 11.009 ; Rise       ; wen                               ;
+------------+----------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port  ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_G16     ; control_disparo:inst|EA[1] ; 6.112 ; 6.112 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ;       ; 3.142 ; Rise       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ; 3.373 ;       ; Rise       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ;       ; 2.826 ; Rise       ; control_disparo:inst|EA[1]        ;
; NGate      ; control_disparo:inst|EA[1] ; 3.142 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; NRead1     ; control_disparo:inst|EA[1] ;       ; 3.373 ; Fall       ; control_disparo:inst|EA[1]        ;
; NconvStart ; control_disparo:inst|EA[1] ; 2.826 ;       ; Fall       ; control_disparo:inst|EA[1]        ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.504 ; 5.504 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 2.727 ; 3.197 ; Rise       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ;       ; 2.722 ; Rise       ; control_fifo:inst2|EA[0]          ;
; IO_G16     ; control_fifo:inst2|EA[0]   ; 5.742 ; 5.742 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead1     ; control_fifo:inst2|EA[0]   ; 3.197 ; 2.727 ; Fall       ; control_fifo:inst2|EA[0]          ;
; NRead2     ; control_fifo:inst2|EA[0]   ; 2.722 ;       ; Fall       ; control_fifo:inst2|EA[0]          ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Rise       ; ifclk                             ;
; NGate      ; ifclk                      ; 4.977 ; 4.977 ; Rise       ; ifclk                             ;
; fd[*]      ; ifclk                      ; 4.166 ; 4.166 ; Rise       ; ifclk                             ;
;  fd[0]     ; ifclk                      ; 5.550 ; 5.550 ; Rise       ; ifclk                             ;
;  fd[1]     ; ifclk                      ; 5.255 ; 5.255 ; Rise       ; ifclk                             ;
;  fd[2]     ; ifclk                      ; 4.372 ; 4.372 ; Rise       ; ifclk                             ;
;  fd[3]     ; ifclk                      ; 4.316 ; 4.316 ; Rise       ; ifclk                             ;
;  fd[4]     ; ifclk                      ; 4.260 ; 4.260 ; Rise       ; ifclk                             ;
;  fd[5]     ; ifclk                      ; 4.173 ; 4.173 ; Rise       ; ifclk                             ;
;  fd[6]     ; ifclk                      ; 4.166 ; 4.166 ; Rise       ; ifclk                             ;
;  fd[7]     ; ifclk                      ; 4.373 ; 4.373 ; Rise       ; ifclk                             ;
;  fd[8]     ; ifclk                      ; 4.636 ; 4.636 ; Rise       ; ifclk                             ;
;  fd[9]     ; ifclk                      ; 4.894 ; 4.894 ; Rise       ; ifclk                             ;
;  fd[10]    ; ifclk                      ; 4.986 ; 4.986 ; Rise       ; ifclk                             ;
;  fd[11]    ; ifclk                      ; 4.982 ; 4.982 ; Rise       ; ifclk                             ;
;  fd[12]    ; ifclk                      ; 4.618 ; 4.618 ; Rise       ; ifclk                             ;
;  fd[13]    ; ifclk                      ; 5.033 ; 5.033 ; Rise       ; ifclk                             ;
;  fd[14]    ; ifclk                      ; 4.654 ; 4.654 ; Rise       ; ifclk                             ;
;  fd[15]    ; ifclk                      ; 4.884 ; 4.884 ; Rise       ; ifclk                             ;
; IO_M2      ; ifclk                      ; 2.404 ; 2.404 ; Fall       ; ifclk                             ;
; NRead1     ; ifclk                      ; 2.829 ; 2.829 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; NRead2     ; ifclk                      ; 2.513 ; 2.513 ; Rise       ; inst4|altpll_component|pll|clk[1] ;
; IO_G16     ; wen                        ; 5.316 ; 5.316 ; Rise       ; wen                               ;
+------------+----------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 7875     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 7875     ; 7907     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 7874     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 15748    ; 0        ; 15749    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 15748    ; 15812    ; 15765    ; 15829    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 15748    ; 0        ; 15748    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 7874     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 7874     ; 7906     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 7874     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[1]        ; control_disparo:inst|EA[1]        ; 7875     ; 1        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; control_disparo:inst|EA[1]        ; 7875     ; 7907     ; 0        ; 0        ;
; ifclk                             ; control_disparo:inst|EA[1]        ; 28       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_disparo:inst|EA[1]        ; 18       ; 0        ; 0        ; 0        ;
; wen                               ; control_disparo:inst|EA[1]        ; 7874     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; control_fifo:inst2|EA[0]          ; 15748    ; 0        ; 15749    ; 1        ;
; control_fifo:inst2|EA[0]          ; control_fifo:inst2|EA[0]          ; 15748    ; 15812    ; 15765    ; 15829    ;
; ifclk                             ; control_fifo:inst2|EA[0]          ; 56       ; 0        ; 56       ; 0        ;
; inst4|altpll_component|pll|clk[1] ; control_fifo:inst2|EA[0]          ; 0        ; 0        ; 22       ; 0        ;
; wen                               ; control_fifo:inst2|EA[0]          ; 15748    ; 0        ; 15748    ; 0        ;
; control_disparo:inst|EA[1]        ; ifclk                             ; 40       ; 12       ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; ifclk                             ; 28       ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 3065     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; ifclk                             ; 1        ; 0        ; 0        ; 0        ;
; wen                               ; ifclk                             ; 28       ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; inst4|altpll_component|pll|clk[1] ; 12       ; 2        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; inst4|altpll_component|pll|clk[1] ; 6        ; 16       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[1] ; inst4|altpll_component|pll|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[1]        ; wen                               ; 7874     ; 0        ; 0        ; 0        ;
; control_fifo:inst2|EA[0]          ; wen                               ; 7874     ; 7906     ; 0        ; 0        ;
; ifclk                             ; wen                               ; 28       ; 0        ; 0        ; 0        ;
; wen                               ; wen                               ; 7874     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 483   ; 483  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 77    ; 77   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Fri May 18 12:19:26 2012
Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst2|leyendo|combout" is a latch
    Warning (335094): Node "inst2|dataOut[15]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[14]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[13]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[12]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst2|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[1]} {inst4|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name wen wen
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[1] control_disparo:inst|EA[1]
    Info (332105): create_clock -period 1.000 -name control_fifo:inst2|EA[0] control_fifo:inst2|EA[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.332
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.332       -16.063 ifclk 
    Info (332119):    -7.494     -3503.664 wen 
    Info (332119):    -6.363     -2897.874 control_fifo:inst2|EA[0] 
    Info (332119):    -4.846     -2081.249 control_disparo:inst|EA[1] 
    Info (332119):    -3.088       -35.505 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -3.884
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.884      -270.682 control_disparo:inst|EA[1] 
    Info (332119):    -2.886       -63.879 control_fifo:inst2|EA[0] 
    Info (332119):    -2.663       -15.042 ifclk 
    Info (332119):    -1.236        -2.290 wen 
    Info (332119):     0.445         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 8.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.757         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.820
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.820         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -4104.632 control_fifo:inst2|EA[0] 
    Info (332119):    -2.064     -2053.785 wen 
    Info (332119):    -2.064     -2052.316 control_disparo:inst|EA[1] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 23 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_M2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NconvStart" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NGate" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "NRead3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.025        -5.858 ifclk 
    Info (332119):    -2.383     -1033.447 wen 
    Info (332119):    -2.327     -1003.985 control_fifo:inst2|EA[0] 
    Info (332119):    -1.587      -608.138 control_disparo:inst|EA[1] 
    Info (332119):    -1.511       -17.776 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -1.722
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.722       -28.346 control_fifo:inst2|EA[0] 
    Info (332119):    -1.693       -13.102 ifclk 
    Info (332119):    -1.343       -41.865 control_disparo:inst|EA[1] 
    Info (332119):    -0.547        -1.032 wen 
    Info (332119):     0.215         0.000 inst4|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.627         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.082         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -3725.600 control_fifo:inst2|EA[0] 
    Info (332119):    -1.880     -1864.022 wen 
    Info (332119):    -1.880     -1862.800 control_disparo:inst|EA[1] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst4|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Fri May 18 12:19:35 2012
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


