// Seed: 1570898335
module module_0;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2 * 1;
  module_0 modCall_1 ();
  wire id_7, id_8;
  nor primCall (id_1, id_2, id_3, id_6);
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output uwire id_4,
    output wand id_5,
    output wand id_6,
    output tri0 id_7
);
  logic [7:0] id_9;
  wire id_10;
  id_11(
      id_9[1*1], id_6, id_5, 1
  );
  module_0 modCall_1 ();
endmodule
