# DIGITAL VLSI SOC DESIGN AND PLANNING

## Day 1 - Inception of Open-Source EDA, OpenLANE, and Sky130 PDK

### 1. How to Talk to Computers
- [Introduction to QFN-48 Package, Chip, Pads, Core, Die, and IPs](#introduction-to-qfn-48-package-chip-pads-core-die-and-ips)
- [Introduction to RISC-V](#introduction-to-risc-v)
- [From Software Applications to Hardware](#from-software-applications-to-hardware)

### 2. SoC Design and OpenLANE
- Introduction to All Components of Open-Source Digital ASIC Design
- Simplified RTL2GDS Flow
- Introduction to OpenLANE and Strive Chipsets
- Introduction to OpenLANE Detailed ASIC Design Flow

### 3. Get Familiar with Open-Source EDA Tools
- OpenLANE Directory Structure in Detail
- Design Preparation Step
- Review Files After Design Prep and Run Synthesis
- OpenLANE Project Git Link Description
- Steps to Characterize Synthesis Results

---

## Introduction to QFN-48 Package, Chip, Pads, Core, Die, and IPs
(Provide content here...)

## Introduction to RISC-V
(Provide content here...)

## From Software Applications to Hardware
(Provide content here...)






