Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 19 20:09:28 2022
| Host         : LAPTOP-22H19F6H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_clk_div_timing_summary_routed.rpt -pb tb_clk_div_timing_summary_routed.pb -rpx tb_clk_div_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_clk_div
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_100_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk1k/clk_1k_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: meta_harden_btn_i0/signal_dst_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pause_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.869        0.000                      0                   73        0.179        0.000                      0                   73        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             5.869        0.000                      0                   73        0.179        0.000                      0                   73        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.890ns (24.919%)  route 2.682ns (75.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.243    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.734     6.495    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.433     7.052    clk1k/clk_cnt[15]_i_5_n_1
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.409     7.584    clk1k/clk_cnt[15]_i_4_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          1.106     8.814    clk1k/clk_1k_0
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.941    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[13]/C
                         clock pessimism              0.302    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X56Y97         FDRE (Setup_fdre_C_R)       -0.524    14.683    clk1k/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.890ns (24.919%)  route 2.682ns (75.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.243    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.734     6.495    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.433     7.052    clk1k/clk_cnt[15]_i_5_n_1
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.409     7.584    clk1k/clk_cnt[15]_i_4_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          1.106     8.814    clk1k/clk_1k_0
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.941    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[14]/C
                         clock pessimism              0.302    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X56Y97         FDRE (Setup_fdre_C_R)       -0.524    14.683    clk1k/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.890ns (24.919%)  route 2.682ns (75.081%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.243    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.734     6.495    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.433     7.052    clk1k/clk_cnt[15]_i_5_n_1
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.409     7.584    clk1k/clk_cnt[15]_i_4_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          1.106     8.814    clk1k/clk_1k_0
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.941    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
                         clock pessimism              0.302    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X56Y97         FDRE (Setup_fdre_C_R)       -0.524    14.683    clk1k/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.923%)  route 2.543ns (74.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.243    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.734     6.495    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.433     7.052    clk1k/clk_cnt[15]_i_5_n_1
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.409     7.584    clk1k/clk_cnt[15]_i_4_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.968     8.676    clk1k/clk_1k_0
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.940    clk1k/clk_i_BUFG
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[10]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.657    clk1k/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.923%)  route 2.543ns (74.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.243    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.734     6.495    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.433     7.052    clk1k/clk_cnt[15]_i_5_n_1
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.409     7.584    clk1k/clk_cnt[15]_i_4_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.968     8.676    clk1k/clk_1k_0
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.940    clk1k/clk_i_BUFG
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[11]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.657    clk1k/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.923%)  route 2.543ns (74.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.243    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.734     6.495    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.433     7.052    clk1k/clk_cnt[15]_i_5_n_1
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.409     7.584    clk1k/clk_cnt[15]_i_4_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.968     8.676    clk1k/clk_1k_0
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.940    clk1k/clk_i_BUFG
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[12]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.657    clk1k/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.890ns (25.923%)  route 2.543ns (74.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.243    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.518     5.761 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.734     6.495    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X57Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.619 f  clk1k/clk_cnt[15]_i_5/O
                         net (fo=1, routed)           0.433     7.052    clk1k/clk_cnt[15]_i_5_n_1
    SLICE_X57Y96         LUT5 (Prop_lut5_I4_O)        0.124     7.176 f  clk1k/clk_cnt[15]_i_4/O
                         net (fo=1, routed)           0.409     7.584    clk1k/clk_cnt[15]_i_4_n_1
    SLICE_X57Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.708 r  clk1k/clk_cnt[15]_i_2/O
                         net (fo=16, routed)          0.968     8.676    clk1k/clk_1k_0
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.940    clk1k/clk_i_BUFG
    SLICE_X56Y96         FDRE                                         r  clk1k/clk_cnt_reg[9]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X56Y96         FDRE (Setup_fdre_C_R)       -0.524    14.657    clk1k/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 clk100/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.766ns (22.339%)  route 2.663ns (77.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.630     5.248    clk100/clk_i_BUFG
    SLICE_X50Y95         FDRE                                         r  clk100/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     5.766 f  clk100/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           1.121     6.887    clk100/clk_cnt[7]
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     7.011 f  clk100/clk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.575     7.586    clk100/clk_cnt[18]_i_5_n_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.710 r  clk100/clk_cnt[18]_i_2/O
                         net (fo=19, routed)          0.967     8.677    clk100/clk_100_0
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.947    clk100/clk_i_BUFG
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[13]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.664    clk100/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 clk100/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.766ns (22.339%)  route 2.663ns (77.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.630     5.248    clk100/clk_i_BUFG
    SLICE_X50Y95         FDRE                                         r  clk100/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     5.766 f  clk100/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           1.121     6.887    clk100/clk_cnt[7]
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     7.011 f  clk100/clk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.575     7.586    clk100/clk_cnt[18]_i_5_n_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.710 r  clk100/clk_cnt[18]_i_2/O
                         net (fo=19, routed)          0.967     8.677    clk100/clk_100_0
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.947    clk100/clk_i_BUFG
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[14]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.664    clk100/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 clk100/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.766ns (22.339%)  route 2.663ns (77.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  IBUF_clk_i0/O
                         net (fo=1, routed)           2.025     3.521    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.630     5.248    clk100/clk_i_BUFG
    SLICE_X50Y95         FDRE                                         r  clk100/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     5.766 f  clk100/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           1.121     6.887    clk100/clk_cnt[7]
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.124     7.011 f  clk100/clk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.575     7.586    clk100/clk_cnt[18]_i_5_n_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.710 r  clk100/clk_cnt[18]_i_2/O
                         net (fo=19, routed)          0.967     8.677    clk100/clk_100_0
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  IBUF_clk_i0/O
                         net (fo=1, routed)           1.920    13.346    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          1.509    14.947    clk100/clk_i_BUFG
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[15]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.664    clk100/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 meta_harden_btn_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_btn_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.497    meta_harden_btn_i0/clk_i_BUFG
    SLICE_X53Y99         FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  meta_harden_btn_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.097     1.735    meta_harden_btn_i0/signal_meta_reg_n_1
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  meta_harden_btn_i0/signal_dst_i_1/O
                         net (fo=1, routed)           0.000     1.780    meta_harden_btn_i0/signal_dst_i_1_n_1
    SLICE_X52Y99         FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.833     2.013    meta_harden_btn_i0/clk_i_BUFG
    SLICE_X52Y99         FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/C
                         clock pessimism             -0.503     1.510    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091     1.601    meta_harden_btn_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 meta_harden_rst_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            meta_harden_rst_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.498    meta_harden_rst_i0/clk_i_BUFG
    SLICE_X60Y96         FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  meta_harden_rst_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.101     1.763    meta_harden_rst_i0/signal_meta
    SLICE_X58Y96         FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.835     2.015    meta_harden_rst_i0/clk_i_BUFG
    SLICE_X58Y96         FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
                         clock pessimism             -0.501     1.514    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.059     1.573    meta_harden_rst_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clk100/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_100_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.234ns (40.686%)  route 0.341ns (59.314%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.497    clk100/clk_i_BUFG
    SLICE_X51Y95         FDRE                                         r  clk100/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk100/clk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.161     1.800    clk100/clk_cnt[0]
    SLICE_X51Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  clk100/clk_cnt[18]_i_2/O
                         net (fo=19, routed)          0.180     2.024    clk100/clk_100_0
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.048     2.072 r  clk100/clk_100_i_1/O
                         net (fo=1, routed)           0.000     2.072    clk100/clk_100_i_1_n_1
    SLICE_X52Y96         FDRE                                         r  clk100/clk_100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.832     2.012    clk100/clk_i_BUFG
    SLICE_X52Y96         FDRE                                         r  clk100/clk_100_reg/C
                         clock pessimism             -0.251     1.761    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.866    clk100/clk_100_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk100/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.497    clk100/clk_i_BUFG
    SLICE_X50Y96         FDRE                                         r  clk100/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  clk100/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.787    clk100/clk_cnt[11]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  clk100/clk_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.897    clk100/data0[11]
    SLICE_X50Y96         FDRE                                         r  clk100/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.833     2.013    clk100/clk_i_BUFG
    SLICE_X50Y96         FDRE                                         r  clk100/clk_cnt_reg[11]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     1.631    clk100/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk100/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.498    clk100/clk_i_BUFG
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  clk100/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.125     1.788    clk100/clk_cnt[15]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  clk100/clk_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.898    clk100/data0[15]
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.834     2.014    clk100/clk_i_BUFG
    SLICE_X50Y97         FDRE                                         r  clk100/clk_cnt_reg[15]/C
                         clock pessimism             -0.516     1.498    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.632    clk100/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk100/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.497    clk100/clk_i_BUFG
    SLICE_X50Y94         FDRE                                         r  clk100/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  clk100/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.125     1.787    clk100/clk_cnt[3]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  clk100/clk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.897    clk100/data0[3]
    SLICE_X50Y94         FDRE                                         r  clk100/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.833     2.013    clk100/clk_i_BUFG
    SLICE_X50Y94         FDRE                                         r  clk100/clk_cnt_reg[3]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.631    clk100/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.497    clk1k/clk_i_BUFG
    SLICE_X56Y94         FDRE                                         r  clk1k/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  clk1k/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.125     1.787    clk1k/clk_cnt_reg_n_1_[3]
    SLICE_X56Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  clk1k/clk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.897    clk1k/clk_cnt0_carry_n_6
    SLICE_X56Y94         FDRE                                         r  clk1k/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.833     2.013    clk1k/clk_i_BUFG
    SLICE_X56Y94         FDRE                                         r  clk1k/clk_cnt_reg[3]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.134     1.631    clk1k/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.497    clk1k/clk_i_BUFG
    SLICE_X56Y95         FDRE                                         r  clk1k/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  clk1k/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.787    clk1k/clk_cnt_reg_n_1_[7]
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  clk1k/clk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.897    clk1k/clk_cnt0_carry__0_n_6
    SLICE_X56Y95         FDRE                                         r  clk1k/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.833     2.013    clk1k/clk_i_BUFG
    SLICE_X56Y95         FDRE                                         r  clk1k/clk_cnt_reg[7]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.134     1.631    clk1k/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.498    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  clk1k/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.127     1.789    clk1k/clk_cnt_reg_n_1_[15]
    SLICE_X56Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  clk1k/clk_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.899    clk1k/clk_cnt0_carry__2_n_6
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.834     2.014    clk1k/clk_i_BUFG
    SLICE_X56Y97         FDRE                                         r  clk1k/clk_cnt_reg[15]/C
                         clock pessimism             -0.516     1.498    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.134     1.632    clk1k/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk1k/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1k/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.644     0.909    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.497    clk1k/clk_i_BUFG
    SLICE_X57Y94         FDRE                                         r  clk1k/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  clk1k/clk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.178     1.816    clk1k/clk_cnt_reg_n_1_[0]
    SLICE_X57Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.861 r  clk1k/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    clk1k/clk_cnt[0]
    SLICE_X57Y94         FDRE                                         r  clk1k/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  IBUF_clk_i0/O
                         net (fo=1, routed)           0.699     1.151    clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_i_BUFG_inst/O
                         net (fo=41, routed)          0.833     2.013    clk1k/clk_i_BUFG
    SLICE_X57Y94         FDRE                                         r  clk1k/clk_cnt_reg[0]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X57Y94         FDRE (Hold_fdre_C_D)         0.091     1.588    clk1k/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96   clk100/clk_100_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95   clk100/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96   clk100/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96   clk100/clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96   clk100/clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97   clk100/clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97   clk100/clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97   clk100/clk_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97   clk100/clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96   clk100/clk_100_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95   clk100/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96   clk100/clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96   clk100/clk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96   clk100/clk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98   clk100/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95   clk100/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96   clk100/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96   clk100/clk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96   clk100/clk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97   clk100/clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98   clk100/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y98   clk100/clk_cnt_reg[18]/C



