#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec 16 17:06:36 2020
# Process ID: 12224
# Current directory: D:/Endo/year3-1/HW Sys Lab/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8740 D:\Endo\year3-1\HW Sys Lab\project\project.xpr
# Log file: D:/Endo/year3-1/HW Sys Lab/project/vivado.log
# Journal file: D:/Endo/year3-1/HW Sys Lab/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Endo/year3-1/HW Sys Lab/project/project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.957 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/baudrateGen.v} w ]
add_files {{D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/baudrateGen.v}}
close [ open {D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/transmitter.v} w ]
add_files {{D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/transmitter.v}}
close [ open {D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/hexTo7Segment.v} w ]
add_files {{D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/hexTo7Segment.v}}
close [ open {D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/quadSevenSeg.v} w ]
add_files {{D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/quadSevenSeg.v}}
close [ open {D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/receiver.v} w ]
add_files {{D:/Endo/year3-1/HW Sys Lab/project/project.srcs/sources_1/new/receiver.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 16 17:49:22 2020] Launched synth_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/synth_1/runme.log
[Wed Dec 16 17:49:22 2020] Launched impl_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 16 17:51:11 2020] Launched synth_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/synth_1/runme.log
[Wed Dec 16 17:51:11 2020] Launched impl_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 16 17:54:40 2020] Launched synth_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/synth_1/runme.log
[Wed Dec 16 17:54:40 2020] Launched impl_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 16 17:58:34 2020] Launched synth_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/synth_1/runme.log
[Wed Dec 16 17:58:34 2020] Launched impl_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-08:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.957 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1313A
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2180.098 ; gain = 1155.141
set_property PROGRAM.FILE {D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 16 18:07:04 2020] Launched synth_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/synth_1/runme.log
[Wed Dec 16 18:07:04 2020] Launched impl_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-08:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2243.195 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1313A
set_property PROGRAM.FILE {D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 16 18:22:44 2020] Launched synth_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/synth_1/runme.log
[Wed Dec 16 18:22:44 2020] Launched impl_1...
Run output will be captured here: D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-08:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.422 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA1313A
set_property PROGRAM.FILE {D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Endo/year3-1/HW Sys Lab/project/project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 18:30:15 2020...
