// Seed: 195414794
module module_0 (
    input wand id_0,
    input tri id_1
    , id_10,
    output uwire id_2,
    output uwire id_3,
    output wor id_4,
    output wor id_5,
    input wire id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_2 = 1 == 1;
  id_11(
      .id_0((id_6)), .id_1(id_5 == id_3), .id_2(id_1)
  );
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6
    , id_11,
    input tri1 id_7,
    output wire id_8,
    output wire id_9
);
  wire id_12;
  module_0(
      id_5, id_0, id_8, id_8, id_2, id_4, id_5, id_7, id_2
  );
endmodule
