#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028c70e0 .scope module, "AND_2_TEST" "AND_2_TEST" 2 3;
 .timescale -9 -9;
v0000000004822f40_0 .var "in1", 0 0;
v0000000004822fe0_0 .var "in2", 0 0;
v0000000004823080_0 .net "out", 0 0, L_00000000048af580;  1 drivers
S_0000000004822d20 .scope module, "temp" "AND_2" 2 6, 3 1 0, S_00000000028c70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IN1"
    .port_info 1 /INPUT 1 "IN2"
    .port_info 2 /OUTPUT 1 "OUT"
L_00000000048af580 .functor AND 1, v0000000004822f40_0, v0000000004822fe0_0, C4<1>, C4<1>;
v00000000028c7260_0 .net "IN1", 0 0, v0000000004822f40_0;  1 drivers
v00000000028c7300_0 .net "IN2", 0 0, v0000000004822fe0_0;  1 drivers
v0000000004822ea0_0 .net "OUT", 0 0, L_00000000048af580;  alias, 1 drivers
    .scope S_00000000028c70e0;
T_0 ;
    %vpi_call 2 8 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000028c70e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004822f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004822fe0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004822f40_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004822f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004822fe0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004822f40_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "list4_15.v";
    "list4_1.v";
