#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14be28710 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x14be1ffb0 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x14be1fff0 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x14be20030 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x14be20070 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x12be5f870_0 .var "A", 31 0;
v0x12be5f920_0 .var "B", 31 0;
v0x12be5f9c0_0 .net "fault", 0 0, v0x12be5ed60_0;  1 drivers
v0x12be5fa50_0 .var/i "infile", 31 0;
v0x12be5fae0_0 .var/i "line_no", 31 0;
v0x12be5fbd0_0 .net "mode", 0 0, v0x12be5f080_0;  1 drivers
v0x12be5fca0_0 .var/i "rc", 31 0;
v0x12be5fd30_0 .net "true_scale", 6 0, v0x12be5f300_0;  1 drivers
v0x12be5fdd0_0 .net "true_sum", 31 0, v0x12be5f390_0;  1 drivers
v0x12be5ff00_0 .net "used_scale", 6 0, v0x12be5f710_0;  1 drivers
v0x12be5ff90_0 .net "used_sum", 31 0, v0x12be5f7a0_0;  1 drivers
S_0x14be28a00 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x14be28710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x14be1fb90 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x14be1fbd0 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x14be1fc10 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x14be1fc50 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x12bebc7d0 .functor NOT 1, v0x12be5f080_0, C4<0>, C4<0>, C4<0>;
v0x12be5e980_0 .net "A", 31 0, v0x12be5f870_0;  1 drivers
v0x12be5ea70_0 .net "B", 31 0, v0x12be5f920_0;  1 drivers
v0x12be5eb50_0 .net "adder_full_out", 31 0, L_0x12be8e2a0;  1 drivers
v0x12be5ebe0_0 .net "adder_punt_out", 31 0, L_0x12bebc4f0;  1 drivers
v0x12be5ec90_0 .net "adder_trunc_out", 15 0, L_0x12bed9c70;  1 drivers
v0x12be5ed60_0 .var "fault", 0 0;
v0x12be5edf0_0 .net "full_done", 0 0, L_0x12be8e3c0;  1 drivers
v0x12be5eea0_0 .net "full_inf", 0 0, L_0x12be61a00;  1 drivers
v0x12be5ef50_0 .net "full_zero", 0 0, L_0x12be61af0;  1 drivers
v0x12be5f080_0 .var "mode", 0 0;
v0x12be5f110_0 .net "punt_done", 0 0, L_0x12bebc610;  1 drivers
v0x12be5f1a0_0 .net "punt_inf", 0 0, L_0x12be8fd50;  1 drivers
v0x12be5f250_0 .net "punt_zero", 0 0, L_0x12be8fe40;  1 drivers
v0x12be5f300_0 .var "true_scale", 6 0;
v0x12be5f390_0 .var "true_sum", 31 0;
v0x12be5f420_0 .net "trunc_done", 0 0, L_0x12beda4e0;  1 drivers
v0x12be5f4d0_0 .net "trunc_inf", 0 0, L_0x12bebe290;  1 drivers
v0x12be5f680_0 .net "trunc_zero", 0 0, L_0x12bebe340;  1 drivers
v0x12be5f710_0 .var "used_scale", 6 0;
v0x12be5f7a0_0 .var "used_sum", 31 0;
E_0x14be143a0/0 .event anyedge, v0x14bea4b70_0, v0x14bea4cb0_0, v0x12be5cf40_0, v0x12be1a9f0_0;
E_0x14be143a0/1 .event anyedge, v0x14bea5950_0, v0x12be5d8b0_0, v0x12be5f7a0_0, v0x12be5f300_0;
E_0x14be143a0/2 .event anyedge, v0x12be5f710_0;
E_0x14be143a0 .event/or E_0x14be143a0/0, E_0x14be143a0/1, E_0x14be143a0/2;
L_0x12beda6a0 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12be5f870_0 (v0x12be5e840_0) S_0x12be5e680;
L_0x12be61d80 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12be5f920_0 (v0x12be5e840_0) S_0x12be5e680;
S_0x14be28240 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 46, 3 46 0, S_0x14be28a00;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x14be28240
v0x14be37aa0_0 .var/i "i", 31 0;
v0x14be37b40_0 .var/i "width", 31 0;
v0x14be37bd0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x14be37b40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be37aa0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14be37aa0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x14be37bd0_0;
    %load/vec4 v0x14be37aa0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x14be37aa0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x14be37aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be37aa0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x14be37c60 .scope module, "full_adder" "posit_add" 3 170, 4 2 0, S_0x14be28a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x14be37e20 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x14be37e60 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x14be37ea0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x130041f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12be60a60 .functor BUFZ 1, L_0x130041f48, C4<0>, C4<0>, C4<0>;
L_0x12be610c0 .functor NOT 1, L_0x12be60db0, C4<0>, C4<0>, C4<0>;
L_0x12be61170 .functor AND 1, L_0x12be61020, L_0x12be610c0, C4<1>, C4<1>;
L_0x12be61360 .functor NOT 1, L_0x12be60ef0, C4<0>, C4<0>, C4<0>;
L_0x12be613f0 .functor AND 1, L_0x12be61260, L_0x12be61360, C4<1>, C4<1>;
L_0x12be615a0 .functor OR 1, L_0x12be61500, L_0x12be60db0, C4<0>, C4<0>;
L_0x12be61670 .functor NOT 1, L_0x12be615a0, C4<0>, C4<0>, C4<0>;
L_0x12be61870 .functor OR 1, L_0x12be61760, L_0x12be60ef0, C4<0>, C4<0>;
L_0x12be61900 .functor NOT 1, L_0x12be61870, C4<0>, C4<0>, C4<0>;
L_0x12be61a00 .functor OR 1, L_0x12be61170, L_0x12be613f0, C4<0>, C4<0>;
L_0x12be61af0 .functor AND 1, L_0x12be61670, L_0x12be61900, C4<1>, C4<1>;
L_0x12be7a550 .functor XNOR 1, L_0x12be60ad0, L_0x12be60bf0, C4<0>, C4<0>;
L_0x12be7c2a0 .functor BUFZ 5, L_0x12be7bfb0, C4<00000>, C4<00000>, C4<00000>;
L_0x12be7de70 .functor OR 1, L_0x12be7c170, L_0x12be7dfb0, C4<0>, C4<0>;
L_0x12be8c600 .functor OR 1, L_0x12be8c4c0, L_0x12be8c8c0, C4<0>, C4<0>;
L_0x12be7c390 .functor AND 1, L_0x12be8a100, L_0x12be8c600, C4<1>, C4<1>;
L_0x12be8caa0 .functor AND 1, L_0x12be8a060, L_0x12be8a100, C4<1>, C4<1>;
L_0x12be8cbe0 .functor OR 1, L_0x12be8c4c0, L_0x12be8c8c0, C4<0>, C4<0>;
L_0x12be8c9a0 .functor NOT 1, L_0x12be8cbe0, C4<0>, C4<0>, C4<0>;
L_0x12be8cd30 .functor AND 1, L_0x12be8caa0, L_0x12be8c9a0, C4<1>, C4<1>;
L_0x12be8cda0 .functor OR 1, L_0x12be7c390, L_0x12be8cd30, C4<0>, C4<0>;
L_0x12be8dc10 .functor OR 1, L_0x12be61a00, L_0x12be61af0, C4<0>, C4<0>;
L_0x12be8dd20 .functor NOT 1, L_0x12be8dc80, C4<0>, C4<0>, C4<0>;
L_0x12be8de90 .functor OR 1, L_0x12be8dc10, L_0x12be8dd20, C4<0>, C4<0>;
L_0x12be8e3c0 .functor BUFZ 1, L_0x12be60a60, C4<0>, C4<0>, C4<0>;
v0x14bea1830_0 .net "DSR_e_diff", 4 0, L_0x12be7c2a0;  1 drivers
v0x14bea18e0_0 .net "DSR_left_out", 31 0, L_0x12be89400;  1 drivers
v0x14bea1980_0 .net "DSR_left_out_t", 31 0, L_0x12be891d0;  1 drivers
v0x14bea1a50_0 .net "DSR_right_in", 31 0, L_0x12be60040;  1 drivers
v0x14bea1b00_0 .net "DSR_right_out", 31 0, L_0x12be7d500;  1 drivers
v0x14bea1c50_0 .net "G", 0 0, L_0x12be8a100;  1 drivers
v0x14bea1ce0_0 .net "L", 0 0, L_0x12be8a060;  1 drivers
v0x14bea1d70_0 .net "LOD_in", 31 0, L_0x12be7e1a0;  1 drivers
v0x14bea1e10_0 .net "R", 0 0, L_0x12be8c4c0;  1 drivers
v0x14bea1f20_0 .net "St", 0 0, L_0x12be8c8c0;  1 drivers
v0x14bea1fb0_0 .net *"_ivl_10", 30 0, L_0x12be60d10;  1 drivers
v0x14bea2060_0 .net *"_ivl_100", 0 0, L_0x12be7bd40;  1 drivers
L_0x130041138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14bea2100_0 .net/2u *"_ivl_101", 4 0, L_0x130041138;  1 drivers
v0x14bea21b0_0 .net *"_ivl_104", 4 0, L_0x12be7c0d0;  1 drivers
v0x14bea2260_0 .net *"_ivl_112", 0 0, L_0x12be7c170;  1 drivers
v0x14bea2310_0 .net *"_ivl_114", 0 0, L_0x12be7dfb0;  1 drivers
v0x14bea23c0_0 .net *"_ivl_115", 0 0, L_0x12be7de70;  1 drivers
v0x14bea2550_0 .net *"_ivl_118", 30 0, L_0x12be7dee0;  1 drivers
v0x14bea25e0_0 .net *"_ivl_124", 0 0, L_0x12be89360;  1 drivers
v0x14bea2690_0 .net *"_ivl_126", 30 0, L_0x12be7e240;  1 drivers
L_0x1300419a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bea2740_0 .net/2u *"_ivl_127", 0 0, L_0x1300419a8;  1 drivers
v0x14bea27f0_0 .net *"_ivl_129", 31 0, L_0x12be89570;  1 drivers
L_0x130041a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14bea28a0_0 .net/2u *"_ivl_135", 2 0, L_0x130041a80;  1 drivers
v0x14bea2950_0 .net *"_ivl_14", 30 0, L_0x12be60e50;  1 drivers
L_0x130041d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bea2a00_0 .net/2u *"_ivl_143", 31 0, L_0x130041d08;  1 drivers
v0x14bea2ab0_0 .net *"_ivl_154", 33 0, L_0x12be8c560;  1 drivers
v0x14bea2b60_0 .net *"_ivl_157", 0 0, L_0x12be8c600;  1 drivers
v0x14bea2c10_0 .net *"_ivl_159", 0 0, L_0x12be7c390;  1 drivers
v0x14bea2cc0_0 .net *"_ivl_161", 0 0, L_0x12be8caa0;  1 drivers
v0x14bea2d70_0 .net *"_ivl_163", 0 0, L_0x12be8cbe0;  1 drivers
v0x14bea2e20_0 .net *"_ivl_165", 0 0, L_0x12be8c9a0;  1 drivers
v0x14bea2ed0_0 .net *"_ivl_167", 0 0, L_0x12be8cd30;  1 drivers
L_0x130041d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bea2f80_0 .net/2u *"_ivl_171", 30 0, L_0x130041d50;  1 drivers
v0x14bea2470_0 .net *"_ivl_177", 31 0, L_0x12be8d440;  1 drivers
v0x14bea3210_0 .net *"_ivl_18", 0 0, L_0x12be61020;  1 drivers
L_0x130041e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bea32a0_0 .net *"_ivl_180", 26 0, L_0x130041e28;  1 drivers
L_0x130041e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x14bea3340_0 .net/2u *"_ivl_181", 31 0, L_0x130041e70;  1 drivers
v0x14bea33f0_0 .net *"_ivl_183", 0 0, L_0x12be8d000;  1 drivers
v0x14bea3490_0 .net *"_ivl_186", 31 0, L_0x12be8d120;  1 drivers
v0x14bea3540_0 .net *"_ivl_188", 31 0, L_0x12be8d4e0;  1 drivers
v0x14bea35f0_0 .net *"_ivl_19", 0 0, L_0x12be610c0;  1 drivers
L_0x130041eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bea36a0_0 .net *"_ivl_191", 31 0, L_0x130041eb8;  1 drivers
v0x14bea3750_0 .net *"_ivl_194", 31 0, L_0x12be8d750;  1 drivers
v0x14bea3800_0 .net *"_ivl_197", 0 0, L_0x12be8dc10;  1 drivers
v0x14bea38b0_0 .net *"_ivl_200", 0 0, L_0x12be8dc80;  1 drivers
v0x14bea3960_0 .net *"_ivl_201", 0 0, L_0x12be8dd20;  1 drivers
v0x14bea3a10_0 .net *"_ivl_203", 0 0, L_0x12be8de90;  1 drivers
L_0x130041f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bea3ac0_0 .net/2u *"_ivl_205", 30 0, L_0x130041f00;  1 drivers
v0x14bea3b70_0 .net *"_ivl_207", 31 0, L_0x12be8df00;  1 drivers
v0x14bea3c20_0 .net *"_ivl_210", 30 0, L_0x12be8d9f0;  1 drivers
v0x14bea3cd0_0 .net *"_ivl_211", 31 0, L_0x12be8da90;  1 drivers
v0x14bea3d80_0 .net *"_ivl_24", 0 0, L_0x12be61260;  1 drivers
v0x14bea3e30_0 .net *"_ivl_25", 0 0, L_0x12be61360;  1 drivers
v0x14bea3ee0_0 .net *"_ivl_30", 0 0, L_0x12be61500;  1 drivers
v0x14bea3f90_0 .net *"_ivl_31", 0 0, L_0x12be615a0;  1 drivers
v0x14bea4040_0 .net *"_ivl_36", 0 0, L_0x12be61760;  1 drivers
v0x14bea40f0_0 .net *"_ivl_37", 0 0, L_0x12be61870;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bea41a0_0 .net *"_ivl_45", 31 0, L_0x1300400e8;  1 drivers
v0x14bea4250_0 .net *"_ivl_48", 31 0, L_0x12be61c80;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bea4300_0 .net *"_ivl_51", 31 0, L_0x130040130;  1 drivers
v0x14bea43b0_0 .net *"_ivl_54", 31 0, L_0x12be61fa0;  1 drivers
v0x14bea4460_0 .net *"_ivl_62", 30 0, L_0x12be7a140;  1 drivers
v0x14bea4510_0 .net *"_ivl_64", 30 0, L_0x12be7a1e0;  1 drivers
v0x14bea45c0_0 .net *"_ivl_65", 0 0, L_0x12be7a0a0;  1 drivers
L_0x130040e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14bea4660_0 .net/2u *"_ivl_67", 0 0, L_0x130040e68;  1 drivers
L_0x130040eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bea3030_0 .net/2u *"_ivl_69", 0 0, L_0x130040eb0;  1 drivers
v0x14bea30e0_0 .net *"_ivl_98", 2 0, L_0x12be7be90;  1 drivers
v0x14bea46f0_0 .net "add_m", 32 0, L_0x12be7dbf0;  1 drivers
v0x14bea4780_0 .net "add_m_in1", 31 0, L_0x12be60180;  1 drivers
v0x14bea4810_0 .net "diff", 8 0, L_0x12be7bb60;  1 drivers
v0x14bea48a0_0 .net "done", 0 0, L_0x12be8e3c0;  alias, 1 drivers
v0x14bea4930_0 .net "e1", 1 0, L_0x12be6de00;  1 drivers
v0x14bea49c0_0 .net "e2", 1 0, L_0x12be79c10;  1 drivers
v0x14bea4a50_0 .net "e_o", 1 0, L_0x12be89c70;  1 drivers
v0x14bea4ae0_0 .net "exp_diff", 4 0, L_0x12be7bfb0;  1 drivers
v0x14bea4b70_0 .net "in1", 31 0, v0x12be5f870_0;  alias, 1 drivers
v0x14bea4c10_0 .net "in1_gt_in2", 0 0, L_0x12be7a3b0;  1 drivers
v0x14bea4cb0_0 .net "in2", 31 0, v0x12be5f920_0;  alias, 1 drivers
v0x14bea4d60_0 .net "inf", 0 0, L_0x12be61a00;  alias, 1 drivers
v0x14bea4e00_0 .net "inf1", 0 0, L_0x12be61170;  1 drivers
v0x14bea4ea0_0 .net "inf2", 0 0, L_0x12be613f0;  1 drivers
v0x14bea4f40_0 .net "le", 1 0, L_0x12be7abb0;  1 drivers
v0x14bea4ff0_0 .net "le_o", 8 0, L_0x12be89e00;  1 drivers
v0x14bea50b0_0 .net "le_o_tmp", 8 0, L_0x12be899d0;  1 drivers
v0x14bea5140_0 .net "left_shift", 4 0, L_0x12be87c90;  1 drivers
v0x14bea51e0_0 .net "lm", 30 0, L_0x12be7aec0;  1 drivers
v0x14bea5290_0 .net "lr", 4 0, L_0x12be7a8f0;  1 drivers
v0x14bea5350_0 .net "lr_N", 5 0, L_0x12be7b320;  1 drivers
v0x14bea5400_0 .net "lrc", 0 0, L_0x12be7a700;  1 drivers
v0x14bea54b0_0 .net "ls", 0 0, L_0x12be7a300;  1 drivers
v0x14bea5540_0 .net "m1", 30 0, L_0x12be79e60;  1 drivers
v0x14bea55e0_0 .net "m2", 30 0, L_0x12be79f80;  1 drivers
v0x14bea5690_0 .net "mant1", 29 0, L_0x12be6df30;  1 drivers
v0x14bea5750_0 .net "mant2", 29 0, L_0x12be79d40;  1 drivers
v0x14bea5800_0 .net "mant_ovf", 1 0, L_0x12be7ddd0;  1 drivers
v0x14bea58a0_0 .net "op", 0 0, L_0x12be7a550;  1 drivers
v0x14bea5950_0 .net "out", 31 0, L_0x12be8e2a0;  alias, 1 drivers
v0x14bea59f0_0 .net "r_o", 4 0, L_0x12be8aca0;  1 drivers
v0x14bea5ad0_0 .net "rc1", 0 0, L_0x12be62340;  1 drivers
v0x14bea5b60_0 .net "rc2", 0 0, L_0x12be6e0c0;  1 drivers
v0x14bea5c10_0 .net "regime1", 4 0, L_0x12be6c610;  1 drivers
v0x14bea5cc0_0 .net "regime2", 4 0, L_0x12be783f0;  1 drivers
v0x14bea5d70_0 .net "rnd_ulp", 31 0, L_0x12be8cc90;  1 drivers
v0x14bea5e20_0 .net "s1", 0 0, L_0x12be60ad0;  1 drivers
v0x14bea5eb0_0 .net "s2", 0 0, L_0x12be60bf0;  1 drivers
v0x14bea5f40_0 .net "se", 1 0, L_0x12be7a990;  1 drivers
v0x14bea5ff0_0 .net "sm", 30 0, L_0x12be7ac50;  1 drivers
v0x14bea60a0_0 .net "sr", 4 0, L_0x12be7a7a0;  1 drivers
v0x14bea6160_0 .net "sr_N", 5 0, L_0x12be7b7c0;  1 drivers
v0x14bea6210_0 .net "src", 0 0, L_0x12be7a450;  1 drivers
v0x14bea62c0_0 .net "start", 0 0, L_0x130041f48;  1 drivers
v0x14bea6350_0 .net "start0", 0 0, L_0x12be60a60;  1 drivers
v0x14bea63e0_0 .net "tmp1_o", 98 0, L_0x12be8c2f0;  1 drivers
v0x14bea64a0_0 .net "tmp1_oN", 31 0, L_0x12be8d830;  1 drivers
v0x14bea6540_0 .net "tmp1_o_rnd", 31 0, L_0x12be8d950;  1 drivers
v0x14bea65f0_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x12be8d260;  1 drivers
v0x14bea66d0_0 .net "tmp_o", 66 0, L_0x12be60800;  1 drivers
v0x14bea6780_0 .net "ulp", 0 0, L_0x12be8cda0;  1 drivers
v0x14bea6820_0 .net "xin1", 31 0, L_0x12be61e80;  1 drivers
v0x14bea68c0_0 .net "xin2", 31 0, L_0x12be621a0;  1 drivers
v0x14bea6970_0 .net "zero", 0 0, L_0x12be61af0;  alias, 1 drivers
v0x14bea6a00_0 .net "zero1", 0 0, L_0x12be61670;  1 drivers
v0x14bea6aa0_0 .net "zero2", 0 0, L_0x12be61900;  1 drivers
v0x14bea6b40_0 .net "zero_tmp1", 0 0, L_0x12be60db0;  1 drivers
v0x14bea6be0_0 .net "zero_tmp2", 0 0, L_0x12be60ef0;  1 drivers
L_0x12be602c0 .part L_0x12be89e00, 7, 1;
L_0x12be606e0 .part L_0x12be89e00, 7, 1;
L_0x12be60620 .part L_0x12be89400, 0, 31;
L_0x12be60ad0 .part v0x12be5f870_0, 31, 1;
L_0x12be60bf0 .part v0x12be5f920_0, 31, 1;
L_0x12be60d10 .part v0x12be5f870_0, 0, 31;
L_0x12be60db0 .reduce/or L_0x12be60d10;
L_0x12be60e50 .part v0x12be5f920_0, 0, 31;
L_0x12be60ef0 .reduce/or L_0x12be60e50;
L_0x12be61020 .part v0x12be5f870_0, 31, 1;
L_0x12be61260 .part v0x12be5f920_0, 31, 1;
L_0x12be61500 .part v0x12be5f870_0, 31, 1;
L_0x12be61760 .part v0x12be5f920_0, 31, 1;
L_0x12be61c80 .arith/sub 32, L_0x1300400e8, v0x12be5f870_0;
L_0x12be61e80 .functor MUXZ 32, v0x12be5f870_0, L_0x12be61c80, L_0x12be60ad0, C4<>;
L_0x12be61fa0 .arith/sub 32, L_0x130040130, v0x12be5f920_0;
L_0x12be621a0 .functor MUXZ 32, v0x12be5f920_0, L_0x12be61fa0, L_0x12be60bf0, C4<>;
L_0x12be79e60 .concat [ 30 1 0 0], L_0x12be6df30, L_0x12be60db0;
L_0x12be79f80 .concat [ 30 1 0 0], L_0x12be79d40, L_0x12be60ef0;
L_0x12be7a140 .part L_0x12be61e80, 0, 31;
L_0x12be7a1e0 .part L_0x12be621a0, 0, 31;
L_0x12be7a0a0 .cmp/ge 31, L_0x12be7a140, L_0x12be7a1e0;
L_0x12be7a3b0 .functor MUXZ 1, L_0x130040eb0, L_0x130040e68, L_0x12be7a0a0, C4<>;
L_0x12be7a300 .functor MUXZ 1, L_0x12be60bf0, L_0x12be60ad0, L_0x12be7a3b0, C4<>;
L_0x12be7a700 .functor MUXZ 1, L_0x12be6e0c0, L_0x12be62340, L_0x12be7a3b0, C4<>;
L_0x12be7a450 .functor MUXZ 1, L_0x12be62340, L_0x12be6e0c0, L_0x12be7a3b0, C4<>;
L_0x12be7a8f0 .functor MUXZ 5, L_0x12be783f0, L_0x12be6c610, L_0x12be7a3b0, C4<>;
L_0x12be7a7a0 .functor MUXZ 5, L_0x12be6c610, L_0x12be783f0, L_0x12be7a3b0, C4<>;
L_0x12be7abb0 .functor MUXZ 2, L_0x12be79c10, L_0x12be6de00, L_0x12be7a3b0, C4<>;
L_0x12be7a990 .functor MUXZ 2, L_0x12be6de00, L_0x12be79c10, L_0x12be7a3b0, C4<>;
L_0x12be7aec0 .functor MUXZ 31, L_0x12be79f80, L_0x12be79e60, L_0x12be7a3b0, C4<>;
L_0x12be7ac50 .functor MUXZ 31, L_0x12be79e60, L_0x12be79f80, L_0x12be7a3b0, C4<>;
L_0x12be7bc60 .concat [ 2 6 0 0], L_0x12be7abb0, L_0x12be7b320;
L_0x12be7af60 .concat [ 2 6 0 0], L_0x12be7a990, L_0x12be7b7c0;
L_0x12be7be90 .part L_0x12be7bb60, 5, 3;
L_0x12be7bd40 .reduce/or L_0x12be7be90;
L_0x12be7c0d0 .part L_0x12be7bb60, 0, 5;
L_0x12be7bfb0 .functor MUXZ 5, L_0x12be7c0d0, L_0x130041138, L_0x12be7bd40, C4<>;
L_0x12be7ddd0 .part L_0x12be7dbf0, 31, 2;
L_0x12be7c170 .part L_0x12be7dbf0, 32, 1;
L_0x12be7dfb0 .part L_0x12be7dbf0, 31, 1;
L_0x12be7dee0 .part L_0x12be7dbf0, 0, 31;
L_0x12be7e1a0 .concat [ 31 1 0 0], L_0x12be7dee0, L_0x12be7de70;
L_0x12be892c0 .part L_0x12be7dbf0, 1, 32;
L_0x12be89360 .part L_0x12be891d0, 31, 1;
L_0x12be7e240 .part L_0x12be891d0, 0, 31;
L_0x12be89570 .concat [ 1 31 0 0], L_0x1300419a8, L_0x12be7e240;
L_0x12be89400 .functor MUXZ 32, L_0x12be89570, L_0x12be891d0, L_0x12be89360, C4<>;
L_0x12be89b50 .concat [ 2 6 0 0], L_0x12be7abb0, L_0x12be7b320;
L_0x12be89610 .concat [ 5 3 0 0], L_0x12be87c90, L_0x130041a80;
L_0x12be89f80 .part L_0x12be7ddd0, 1, 1;
L_0x12be8ad80 .part L_0x12be89e00, 0, 8;
L_0x12be8c3a0 .concat [ 32 67 0 0], L_0x130041d08, L_0x12be60800;
L_0x12be8a060 .part L_0x12be8c2f0, 36, 1;
L_0x12be8a100 .part L_0x12be8c2f0, 35, 1;
L_0x12be8c4c0 .part L_0x12be8c2f0, 34, 1;
L_0x12be8c560 .part L_0x12be8c2f0, 0, 34;
L_0x12be8c8c0 .reduce/or L_0x12be8c560;
L_0x12be8cc90 .concat [ 1 31 0 0], L_0x12be8cda0, L_0x130041d50;
L_0x12be8d360 .part L_0x12be8c2f0, 35, 32;
L_0x12be8d440 .concat [ 5 27 0 0], L_0x12be8aca0, L_0x130041e28;
L_0x12be8d000 .cmp/gt 32, L_0x130041e70, L_0x12be8d440;
L_0x12be8d120 .part L_0x12be8d260, 0, 32;
L_0x12be8d4e0 .part L_0x12be8c2f0, 35, 32;
L_0x12be8d950 .functor MUXZ 32, L_0x12be8d4e0, L_0x12be8d120, L_0x12be8d000, C4<>;
L_0x12be8d750 .arith/sub 32, L_0x130041eb8, L_0x12be8d950;
L_0x12be8d830 .functor MUXZ 32, L_0x12be8d950, L_0x12be8d750, L_0x12be7a300, C4<>;
L_0x12be8dc80 .part L_0x12be89400, 31, 1;
L_0x12be8df00 .concat [ 31 1 0 0], L_0x130041f00, L_0x12be61a00;
L_0x12be8d9f0 .part L_0x12be8d830, 1, 31;
L_0x12be8da90 .concat [ 31 1 0 0], L_0x12be8d9f0, L_0x12be7a300;
L_0x12be8e2a0 .functor MUXZ 32, L_0x12be8da90, L_0x12be8df00, L_0x12be8de90, C4<>;
S_0x14be38170 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14be37f20 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14be37f60 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12be891d0 .functor BUFZ 32, L_0x12be88c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be39970_0 .net *"_ivl_11", 0 0, L_0x130041960;  1 drivers
v0x14be39a30_0 .net *"_ivl_6", 0 0, L_0x12be88db0;  1 drivers
v0x14be39ae0_0 .net *"_ivl_7", 31 0, L_0x12be88f10;  1 drivers
v0x14be39ba0_0 .net *"_ivl_9", 30 0, L_0x12be88e50;  1 drivers
v0x14be39c50_0 .net "a", 31 0, L_0x12be892c0;  1 drivers
v0x14be39d40_0 .net "b", 4 0, L_0x12be87c90;  alias, 1 drivers
v0x14be39df0_0 .net "c", 31 0, L_0x12be891d0;  alias, 1 drivers
v0x14be39ea0 .array "tmp", 0 4;
v0x14be39ea0_0 .net v0x14be39ea0 0, 31 0, L_0x12be890b0; 1 drivers
v0x14be39ea0_1 .net v0x14be39ea0 1, 31 0, L_0x12be88050; 1 drivers
v0x14be39ea0_2 .net v0x14be39ea0 2, 31 0, L_0x12be88450; 1 drivers
v0x14be39ea0_3 .net v0x14be39ea0 3, 31 0, L_0x12be88810; 1 drivers
v0x14be39ea0_4 .net v0x14be39ea0 4, 31 0, L_0x12be88c90; 1 drivers
L_0x12be87e30 .part L_0x12be87c90, 1, 1;
L_0x12be881b0 .part L_0x12be87c90, 2, 1;
L_0x12be88570 .part L_0x12be87c90, 3, 1;
L_0x12be88930 .part L_0x12be87c90, 4, 1;
L_0x12be88db0 .part L_0x12be87c90, 0, 1;
L_0x12be88e50 .part L_0x12be892c0, 0, 31;
L_0x12be88f10 .concat [ 1 31 0 0], L_0x130041960, L_0x12be88e50;
L_0x12be890b0 .functor MUXZ 32, L_0x12be892c0, L_0x12be88f10, L_0x12be88db0, C4<>;
S_0x14be384e0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14be38170;
 .timescale -9 -12;
P_0x14be386b0 .param/l "i" 1 4 296, +C4<01>;
v0x14be38750_0 .net *"_ivl_1", 0 0, L_0x12be87e30;  1 drivers
v0x14be387e0_0 .net *"_ivl_3", 31 0, L_0x12be87f70;  1 drivers
v0x14be38870_0 .net *"_ivl_5", 29 0, L_0x12be87ed0;  1 drivers
L_0x130041840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be38900_0 .net *"_ivl_7", 1 0, L_0x130041840;  1 drivers
L_0x12be87ed0 .part L_0x12be890b0, 0, 30;
L_0x12be87f70 .concat [ 2 30 0 0], L_0x130041840, L_0x12be87ed0;
L_0x12be88050 .functor MUXZ 32, L_0x12be890b0, L_0x12be87f70, L_0x12be87e30, C4<>;
S_0x14be389a0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14be38170;
 .timescale -9 -12;
P_0x14be38b80 .param/l "i" 1 4 296, +C4<010>;
v0x14be38c10_0 .net *"_ivl_1", 0 0, L_0x12be881b0;  1 drivers
v0x14be38cc0_0 .net *"_ivl_3", 31 0, L_0x12be88330;  1 drivers
v0x14be38d70_0 .net *"_ivl_5", 27 0, L_0x12be88250;  1 drivers
L_0x130041888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14be38e30_0 .net *"_ivl_7", 3 0, L_0x130041888;  1 drivers
L_0x12be88250 .part L_0x12be88050, 0, 28;
L_0x12be88330 .concat [ 4 28 0 0], L_0x130041888, L_0x12be88250;
L_0x12be88450 .functor MUXZ 32, L_0x12be88050, L_0x12be88330, L_0x12be881b0, C4<>;
S_0x14be38ee0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14be38170;
 .timescale -9 -12;
P_0x14be390d0 .param/l "i" 1 4 296, +C4<011>;
v0x14be39160_0 .net *"_ivl_1", 0 0, L_0x12be88570;  1 drivers
v0x14be39210_0 .net *"_ivl_3", 31 0, L_0x12be886f0;  1 drivers
v0x14be392c0_0 .net *"_ivl_5", 23 0, L_0x12be88610;  1 drivers
L_0x1300418d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14be39380_0 .net *"_ivl_7", 7 0, L_0x1300418d0;  1 drivers
L_0x12be88610 .part L_0x12be88450, 0, 24;
L_0x12be886f0 .concat [ 8 24 0 0], L_0x1300418d0, L_0x12be88610;
L_0x12be88810 .functor MUXZ 32, L_0x12be88450, L_0x12be886f0, L_0x12be88570, C4<>;
S_0x14be39430 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14be38170;
 .timescale -9 -12;
P_0x14be39600 .param/l "i" 1 4 296, +C4<0100>;
v0x14be396a0_0 .net *"_ivl_1", 0 0, L_0x12be88930;  1 drivers
v0x14be39750_0 .net *"_ivl_3", 31 0, L_0x12be88b70;  1 drivers
v0x14be39800_0 .net *"_ivl_5", 15 0, L_0x12be88ad0;  1 drivers
L_0x130041918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be398c0_0 .net *"_ivl_7", 15 0, L_0x130041918;  1 drivers
L_0x12be88ad0 .part L_0x12be88810, 0, 16;
L_0x12be88b70 .concat [ 16 16 0 0], L_0x130041918, L_0x12be88ad0;
L_0x12be88c90 .functor MUXZ 32, L_0x12be88810, L_0x12be88b70, L_0x12be88930, C4<>;
S_0x14be39ff0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14be3a1c0 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x14be3a200 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12be7d500 .functor BUFZ 32, L_0x12be7cfe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be3b860_0 .net *"_ivl_11", 0 0, L_0x1300412a0;  1 drivers
v0x14be3b920_0 .net *"_ivl_6", 0 0, L_0x12be7d100;  1 drivers
v0x14be3b9d0_0 .net *"_ivl_7", 31 0, L_0x12be7d240;  1 drivers
v0x14be3ba90_0 .net *"_ivl_9", 30 0, L_0x12be7d1a0;  1 drivers
v0x14be3bb40_0 .net "a", 31 0, L_0x12be60040;  alias, 1 drivers
v0x14be3bc30_0 .net "b", 4 0, L_0x12be7c2a0;  alias, 1 drivers
v0x14be3bce0_0 .net "c", 31 0, L_0x12be7d500;  alias, 1 drivers
v0x14be3bd90 .array "tmp", 0 4;
v0x14be3bd90_0 .net v0x14be3bd90 0, 31 0, L_0x12be7d3a0; 1 drivers
v0x14be3bd90_1 .net v0x14be3bd90 1, 31 0, L_0x12be7c620; 1 drivers
v0x14be3bd90_2 .net v0x14be3bd90 2, 31 0, L_0x12be7ca60; 1 drivers
v0x14be3bd90_3 .net v0x14be3bd90 3, 31 0, L_0x12be72200; 1 drivers
v0x14be3bd90_4 .net v0x14be3bd90 4, 31 0, L_0x12be7cfe0; 1 drivers
L_0x12be7c400 .part L_0x12be7c2a0, 1, 1;
L_0x12be7c780 .part L_0x12be7c2a0, 2, 1;
L_0x12be7cb80 .part L_0x12be7c2a0, 3, 1;
L_0x12be7cd40 .part L_0x12be7c2a0, 4, 1;
L_0x12be7d100 .part L_0x12be7c2a0, 0, 1;
L_0x12be7d1a0 .part L_0x12be60040, 1, 31;
L_0x12be7d240 .concat [ 31 1 0 0], L_0x12be7d1a0, L_0x1300412a0;
L_0x12be7d3a0 .functor MUXZ 32, L_0x12be60040, L_0x12be7d240, L_0x12be7d100, C4<>;
S_0x14be3a3d0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x14be39ff0;
 .timescale -9 -12;
P_0x14be3a5a0 .param/l "i" 1 4 317, +C4<01>;
v0x14be3a640_0 .net *"_ivl_1", 0 0, L_0x12be7c400;  1 drivers
v0x14be3a6d0_0 .net *"_ivl_3", 31 0, L_0x12be7c540;  1 drivers
v0x14be3a760_0 .net *"_ivl_5", 29 0, L_0x12be7c4a0;  1 drivers
L_0x130041180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be3a7f0_0 .net *"_ivl_7", 1 0, L_0x130041180;  1 drivers
L_0x12be7c4a0 .part L_0x12be7d3a0, 2, 30;
L_0x12be7c540 .concat [ 30 2 0 0], L_0x12be7c4a0, L_0x130041180;
L_0x12be7c620 .functor MUXZ 32, L_0x12be7d3a0, L_0x12be7c540, L_0x12be7c400, C4<>;
S_0x14be3a890 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x14be39ff0;
 .timescale -9 -12;
P_0x14be3aa70 .param/l "i" 1 4 317, +C4<010>;
v0x14be3ab00_0 .net *"_ivl_1", 0 0, L_0x12be7c780;  1 drivers
v0x14be3abb0_0 .net *"_ivl_3", 31 0, L_0x12be7c940;  1 drivers
v0x14be3ac60_0 .net *"_ivl_5", 27 0, L_0x12be7c8a0;  1 drivers
L_0x1300411c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14be3ad20_0 .net *"_ivl_7", 3 0, L_0x1300411c8;  1 drivers
L_0x12be7c8a0 .part L_0x12be7c620, 4, 28;
L_0x12be7c940 .concat [ 28 4 0 0], L_0x12be7c8a0, L_0x1300411c8;
L_0x12be7ca60 .functor MUXZ 32, L_0x12be7c620, L_0x12be7c940, L_0x12be7c780, C4<>;
S_0x14be3add0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x14be39ff0;
 .timescale -9 -12;
P_0x14be3afc0 .param/l "i" 1 4 317, +C4<011>;
v0x14be3b050_0 .net *"_ivl_1", 0 0, L_0x12be7cb80;  1 drivers
v0x14be3b100_0 .net *"_ivl_3", 31 0, L_0x12be720e0;  1 drivers
v0x14be3b1b0_0 .net *"_ivl_5", 23 0, L_0x12be7cc20;  1 drivers
L_0x130041210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14be3b270_0 .net *"_ivl_7", 7 0, L_0x130041210;  1 drivers
L_0x12be7cc20 .part L_0x12be7ca60, 8, 24;
L_0x12be720e0 .concat [ 24 8 0 0], L_0x12be7cc20, L_0x130041210;
L_0x12be72200 .functor MUXZ 32, L_0x12be7ca60, L_0x12be720e0, L_0x12be7cb80, C4<>;
S_0x14be3b320 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x14be39ff0;
 .timescale -9 -12;
P_0x14be3b4f0 .param/l "i" 1 4 317, +C4<0100>;
v0x14be3b590_0 .net *"_ivl_1", 0 0, L_0x12be7cd40;  1 drivers
v0x14be3b640_0 .net *"_ivl_3", 31 0, L_0x12be7cec0;  1 drivers
v0x14be3b6f0_0 .net *"_ivl_5", 15 0, L_0x12be7cde0;  1 drivers
L_0x130041258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be3b7b0_0 .net *"_ivl_7", 15 0, L_0x130041258;  1 drivers
L_0x12be7cde0 .part L_0x12be72200, 16, 16;
L_0x12be7cec0 .concat [ 16 16 0 0], L_0x12be7cde0, L_0x130041258;
L_0x12be7cfe0 .functor MUXZ 32, L_0x12be72200, L_0x12be7cec0, L_0x12be7cd40, C4<>;
S_0x14be3bee0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x14be3c0a0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x14be3c0e0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12be8c2f0 .functor BUFZ 99, L_0x12be8bca0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x130041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be3d790_0 .net *"_ivl_11", 0 0, L_0x130041cc0;  1 drivers
v0x14be3d850_0 .net *"_ivl_6", 0 0, L_0x12be8bdc0;  1 drivers
v0x14be3d900_0 .net *"_ivl_7", 98 0, L_0x12be8c030;  1 drivers
v0x14be3d9c0_0 .net *"_ivl_9", 97 0, L_0x12be8bf90;  1 drivers
v0x14be3da70_0 .net "a", 98 0, L_0x12be8c3a0;  1 drivers
v0x14be3db60_0 .net "b", 4 0, L_0x12be8aca0;  alias, 1 drivers
v0x14be3dc10_0 .net "c", 98 0, L_0x12be8c2f0;  alias, 1 drivers
v0x14be3dcc0 .array "tmp", 0 4;
v0x14be3dcc0_0 .net v0x14be3dcc0 0, 98 0, L_0x12be8c190; 1 drivers
v0x14be3dcc0_1 .net v0x14be3dcc0 1, 98 0, L_0x12be8b0c0; 1 drivers
v0x14be3dcc0_2 .net v0x14be3dcc0 2, 98 0, L_0x12be8b4c0; 1 drivers
v0x14be3dcc0_3 .net v0x14be3dcc0 3, 98 0, L_0x12be8b8a0; 1 drivers
v0x14be3dcc0_4 .net v0x14be3dcc0 4, 98 0, L_0x12be8bca0; 1 drivers
L_0x12be8ae20 .part L_0x12be8aca0, 1, 1;
L_0x12be8b220 .part L_0x12be8aca0, 2, 1;
L_0x12be8b5e0 .part L_0x12be8aca0, 3, 1;
L_0x12be8b9c0 .part L_0x12be8aca0, 4, 1;
L_0x12be8bdc0 .part L_0x12be8aca0, 0, 1;
L_0x12be8bf90 .part L_0x12be8c3a0, 1, 98;
L_0x12be8c030 .concat [ 98 1 0 0], L_0x12be8bf90, L_0x130041cc0;
L_0x12be8c190 .functor MUXZ 99, L_0x12be8c3a0, L_0x12be8c030, L_0x12be8bdc0, C4<>;
S_0x14be3c310 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x14be3bee0;
 .timescale -9 -12;
P_0x14be3c4d0 .param/l "i" 1 4 317, +C4<01>;
v0x14be3c570_0 .net *"_ivl_1", 0 0, L_0x12be8ae20;  1 drivers
v0x14be3c600_0 .net *"_ivl_3", 98 0, L_0x12be8afe0;  1 drivers
v0x14be3c690_0 .net *"_ivl_5", 96 0, L_0x12be8af40;  1 drivers
L_0x130041ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be3c720_0 .net *"_ivl_7", 1 0, L_0x130041ba0;  1 drivers
L_0x12be8af40 .part L_0x12be8c190, 2, 97;
L_0x12be8afe0 .concat [ 97 2 0 0], L_0x12be8af40, L_0x130041ba0;
L_0x12be8b0c0 .functor MUXZ 99, L_0x12be8c190, L_0x12be8afe0, L_0x12be8ae20, C4<>;
S_0x14be3c7c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x14be3bee0;
 .timescale -9 -12;
P_0x14be3c9a0 .param/l "i" 1 4 317, +C4<010>;
v0x14be3ca30_0 .net *"_ivl_1", 0 0, L_0x12be8b220;  1 drivers
v0x14be3cae0_0 .net *"_ivl_3", 98 0, L_0x12be8b3a0;  1 drivers
v0x14be3cb90_0 .net *"_ivl_5", 94 0, L_0x12be8b2c0;  1 drivers
L_0x130041be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14be3cc50_0 .net *"_ivl_7", 3 0, L_0x130041be8;  1 drivers
L_0x12be8b2c0 .part L_0x12be8b0c0, 4, 95;
L_0x12be8b3a0 .concat [ 95 4 0 0], L_0x12be8b2c0, L_0x130041be8;
L_0x12be8b4c0 .functor MUXZ 99, L_0x12be8b0c0, L_0x12be8b3a0, L_0x12be8b220, C4<>;
S_0x14be3cd00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x14be3bee0;
 .timescale -9 -12;
P_0x14be3cef0 .param/l "i" 1 4 317, +C4<011>;
v0x14be3cf80_0 .net *"_ivl_1", 0 0, L_0x12be8b5e0;  1 drivers
v0x14be3d030_0 .net *"_ivl_3", 98 0, L_0x12be8b760;  1 drivers
v0x14be3d0e0_0 .net *"_ivl_5", 90 0, L_0x12be8b680;  1 drivers
L_0x130041c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14be3d1a0_0 .net *"_ivl_7", 7 0, L_0x130041c30;  1 drivers
L_0x12be8b680 .part L_0x12be8b4c0, 8, 91;
L_0x12be8b760 .concat [ 91 8 0 0], L_0x12be8b680, L_0x130041c30;
L_0x12be8b8a0 .functor MUXZ 99, L_0x12be8b4c0, L_0x12be8b760, L_0x12be8b5e0, C4<>;
S_0x14be3d250 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x14be3bee0;
 .timescale -9 -12;
P_0x14be3d420 .param/l "i" 1 4 317, +C4<0100>;
v0x14be3d4c0_0 .net *"_ivl_1", 0 0, L_0x12be8b9c0;  1 drivers
v0x14be3d570_0 .net *"_ivl_3", 98 0, L_0x12be8bb40;  1 drivers
v0x14be3d620_0 .net *"_ivl_5", 82 0, L_0x12be8ba60;  1 drivers
L_0x130041c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be3d6e0_0 .net *"_ivl_7", 15 0, L_0x130041c78;  1 drivers
L_0x12be8ba60 .part L_0x12be8b8a0, 16, 83;
L_0x12be8bb40 .concat [ 83 16 0 0], L_0x12be8ba60, L_0x130041c78;
L_0x12be8bca0 .functor MUXZ 99, L_0x12be8b8a0, L_0x12be8bb40, L_0x12be8b9c0, C4<>;
S_0x14be3de10 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x14be37c60;
 .timescale -9 -12;
L_0x130040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be3dfd0_0 .net/2u *"_ivl_0", 0 0, L_0x130040010;  1 drivers
L_0x12be60040 .concat [ 1 31 0 0], L_0x130040010, L_0x12be7ac50;
S_0x14be3e090 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x14be37c60;
 .timescale -9 -12;
L_0x130040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be3e290_0 .net/2u *"_ivl_0", 0 0, L_0x130040058;  1 drivers
L_0x12be60180 .concat [ 1 31 0 0], L_0x130040058, L_0x12be7aec0;
S_0x14be3e330 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x14be37c60;
 .timescale -9 -12;
L_0x12be603c0 .functor NOT 1, L_0x12be602c0, C4<0>, C4<0>, C4<0>;
v0x14be3e4f0_0 .net *"_ivl_0", 0 0, L_0x12be602c0;  1 drivers
v0x14be3e5b0_0 .net *"_ivl_1", 0 0, L_0x12be603c0;  1 drivers
v0x14be3e650_0 .net *"_ivl_3", 31 0, L_0x12be60470;  1 drivers
v0x14be3e700_0 .net *"_ivl_5", 0 0, L_0x12be606e0;  1 drivers
v0x14be3e7b0_0 .net *"_ivl_6", 30 0, L_0x12be60620;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be3e8a0_0 .net/2u *"_ivl_7", 0 0, L_0x1300400a0;  1 drivers
LS_0x12be60470_0_0 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_0_4 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_0_8 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_0_12 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_0_16 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_0_20 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_0_24 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_0_28 .concat [ 1 1 1 1], L_0x12be603c0, L_0x12be603c0, L_0x12be603c0, L_0x12be603c0;
LS_0x12be60470_1_0 .concat [ 4 4 4 4], LS_0x12be60470_0_0, LS_0x12be60470_0_4, LS_0x12be60470_0_8, LS_0x12be60470_0_12;
LS_0x12be60470_1_4 .concat [ 4 4 4 4], LS_0x12be60470_0_16, LS_0x12be60470_0_20, LS_0x12be60470_0_24, LS_0x12be60470_0_28;
L_0x12be60470 .concat [ 16 16 0 0], LS_0x12be60470_1_0, LS_0x12be60470_1_4;
LS_0x12be60800_0_0 .concat [ 1 31 2 1], L_0x1300400a0, L_0x12be60620, L_0x12be89c70, L_0x12be606e0;
LS_0x12be60800_0_4 .concat [ 32 0 0 0], L_0x12be60470;
L_0x12be60800 .concat [ 35 32 0 0], LS_0x12be60800_0_0, LS_0x12be60800_0_4;
S_0x14be3e950 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14be3eb10 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14be3eb50 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14be5aaf0_0 .net "in", 31 0, L_0x12be7e1a0;  alias, 1 drivers
v0x14be5abc0_0 .net "out", 4 0, L_0x12be87c90;  alias, 1 drivers
v0x14be5ac90_0 .net "vld", 0 0, L_0x12be879e0;  1 drivers
S_0x14be3ecf0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14be3e950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be3ebd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14be3ec10 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x14be5a570_0 .net "in", 31 0, L_0x12be7e1a0;  alias, 1 drivers
v0x14be5a630_0 .net "out", 4 0, L_0x12be87c90;  alias, 1 drivers
v0x14be5a6f0_0 .net "vld", 0 0, L_0x12be879e0;  alias, 1 drivers
L_0x12be82d70 .part L_0x12be7e1a0, 0, 16;
L_0x12be87940 .part L_0x12be7e1a0, 16, 16;
S_0x14be3f070 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be3ecf0;
 .timescale -9 -12;
L_0x12be879e0 .functor OR 1, L_0x12be82960, L_0x12be87530, C4<0>, C4<0>;
L_0x1300417f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be59d70_0 .net/2u *"_ivl_4", 0 0, L_0x1300417f8;  1 drivers
v0x14be59e30_0 .net *"_ivl_6", 4 0, L_0x12be87a90;  1 drivers
v0x14be59ed0_0 .net *"_ivl_8", 4 0, L_0x12be87b70;  1 drivers
v0x14be59f80_0 .net "out_h", 3 0, L_0x12be877e0;  1 drivers
v0x14be5a040_0 .net "out_l", 3 0, L_0x12be82c10;  1 drivers
v0x14be5a110_0 .net "out_vh", 0 0, L_0x12be87530;  1 drivers
v0x14be5a1c0_0 .net "out_vl", 0 0, L_0x12be82960;  1 drivers
L_0x12be87a90 .concat [ 4 1 0 0], L_0x12be877e0, L_0x1300417f8;
L_0x12be87b70 .concat [ 4 1 0 0], L_0x12be82c10, L_0x12be82960;
L_0x12be87c90 .functor MUXZ 5, L_0x12be87b70, L_0x12be87a90, L_0x12be87530, C4<>;
S_0x14be3f240 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be3f070;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be3ef00 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14be3ef40 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14be4c540_0 .net "in", 15 0, L_0x12be87940;  1 drivers
v0x14be4c600_0 .net "out", 3 0, L_0x12be877e0;  alias, 1 drivers
v0x14be4c6b0_0 .net "vld", 0 0, L_0x12be87530;  alias, 1 drivers
L_0x12be85100 .part L_0x12be87940, 0, 8;
L_0x12be87450 .part L_0x12be87940, 8, 8;
S_0x14be3f5c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be3f240;
 .timescale -9 -12;
L_0x12be87530 .functor OR 1, L_0x12be84cf0, L_0x12be87040, C4<0>, C4<0>;
L_0x1300417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be4bd40_0 .net/2u *"_ivl_4", 0 0, L_0x1300417b0;  1 drivers
v0x14be4be00_0 .net *"_ivl_6", 3 0, L_0x12be875e0;  1 drivers
v0x14be4bea0_0 .net *"_ivl_8", 3 0, L_0x12be876c0;  1 drivers
v0x14be4bf50_0 .net "out_h", 2 0, L_0x12be872f0;  1 drivers
v0x14be4c010_0 .net "out_l", 2 0, L_0x12be84fa0;  1 drivers
v0x14be4c0e0_0 .net "out_vh", 0 0, L_0x12be87040;  1 drivers
v0x14be4c190_0 .net "out_vl", 0 0, L_0x12be84cf0;  1 drivers
L_0x12be875e0 .concat [ 3 1 0 0], L_0x12be872f0, L_0x1300417b0;
L_0x12be876c0 .concat [ 3 1 0 0], L_0x12be84fa0, L_0x12be84cf0;
L_0x12be877e0 .functor MUXZ 4, L_0x12be876c0, L_0x12be875e0, L_0x12be87040, C4<>;
S_0x14be3f790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be3f5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be3f450 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be3f490 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be457d0_0 .net "in", 7 0, L_0x12be87450;  1 drivers
v0x14be45890_0 .net "out", 2 0, L_0x12be872f0;  alias, 1 drivers
v0x14be45940_0 .net "vld", 0 0, L_0x12be87040;  alias, 1 drivers
L_0x12be86030 .part L_0x12be87450, 0, 4;
L_0x12be86f60 .part L_0x12be87450, 4, 4;
S_0x14be3fb10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be3f790;
 .timescale -9 -12;
L_0x12be87040 .functor OR 1, L_0x12be85c20, L_0x12be86b50, C4<0>, C4<0>;
L_0x130041768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be44fd0_0 .net/2u *"_ivl_4", 0 0, L_0x130041768;  1 drivers
v0x14be45090_0 .net *"_ivl_6", 2 0, L_0x12be870f0;  1 drivers
v0x14be45130_0 .net *"_ivl_8", 2 0, L_0x12be871d0;  1 drivers
v0x14be451e0_0 .net "out_h", 1 0, L_0x12be86e00;  1 drivers
v0x14be452a0_0 .net "out_l", 1 0, L_0x12be85ed0;  1 drivers
v0x14be45370_0 .net "out_vh", 0 0, L_0x12be86b50;  1 drivers
v0x14be45420_0 .net "out_vl", 0 0, L_0x12be85c20;  1 drivers
L_0x12be870f0 .concat [ 2 1 0 0], L_0x12be86e00, L_0x130041768;
L_0x12be871d0 .concat [ 2 1 0 0], L_0x12be85ed0, L_0x12be85c20;
L_0x12be872f0 .functor MUXZ 3, L_0x12be871d0, L_0x12be870f0, L_0x12be86b50, C4<>;
S_0x14be3fce0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be3fb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be3f9a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be3f9e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be423c0_0 .net "in", 3 0, L_0x12be86f60;  1 drivers
v0x14be42480_0 .net "out", 1 0, L_0x12be86e00;  alias, 1 drivers
v0x14be42530_0 .net "vld", 0 0, L_0x12be86b50;  alias, 1 drivers
L_0x12be86510 .part L_0x12be86f60, 0, 2;
L_0x12be86a30 .part L_0x12be86f60, 2, 2;
S_0x14be40060 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be3fce0;
 .timescale -9 -12;
L_0x12be86b50 .functor OR 1, L_0x12be860d0, L_0x12be86630, C4<0>, C4<0>;
L_0x130041720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be41bc0_0 .net/2u *"_ivl_4", 0 0, L_0x130041720;  1 drivers
v0x14be41c80_0 .net *"_ivl_6", 1 0, L_0x12be86c00;  1 drivers
v0x14be41d20_0 .net *"_ivl_8", 1 0, L_0x12be86ce0;  1 drivers
v0x14be41dd0_0 .net "out_h", 0 0, L_0x12be86900;  1 drivers
v0x14be41e90_0 .net "out_l", 0 0, L_0x12be863e0;  1 drivers
v0x14be41f60_0 .net "out_vh", 0 0, L_0x12be86630;  1 drivers
v0x14be42010_0 .net "out_vl", 0 0, L_0x12be860d0;  1 drivers
L_0x12be86c00 .concat [ 1 1 0 0], L_0x12be86900, L_0x130041720;
L_0x12be86ce0 .concat [ 1 1 0 0], L_0x12be863e0, L_0x12be860d0;
L_0x12be86e00 .functor MUXZ 2, L_0x12be86ce0, L_0x12be86c00, L_0x12be86630, C4<>;
S_0x14be40230 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be40060;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be3fef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be3ff30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be40c60_0 .net "in", 1 0, L_0x12be86a30;  1 drivers
v0x14be40d20_0 .net "out", 0 0, L_0x12be86900;  alias, 1 drivers
v0x14be40dd0_0 .net "vld", 0 0, L_0x12be86630;  alias, 1 drivers
L_0x12be866d0 .part L_0x12be86a30, 1, 1;
L_0x12be86860 .part L_0x12be86a30, 0, 1;
S_0x14be405b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be40230;
 .timescale -9 -12;
L_0x12be867b0 .functor NOT 1, L_0x12be866d0, C4<0>, C4<0>, C4<0>;
L_0x12be86900 .functor AND 1, L_0x12be867b0, L_0x12be86860, C4<1>, C4<1>;
v0x14be40780_0 .net *"_ivl_2", 0 0, L_0x12be866d0;  1 drivers
v0x14be40840_0 .net *"_ivl_3", 0 0, L_0x12be867b0;  1 drivers
v0x14be408e0_0 .net *"_ivl_5", 0 0, L_0x12be86860;  1 drivers
L_0x12be86630 .reduce/or L_0x12be86a30;
S_0x14be40970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be40230;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be40970
v0x14be40bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be40bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be40bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x14be40bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x14be40bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be40bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x14be40ed0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be40060;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be410a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be410e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be41950_0 .net "in", 1 0, L_0x12be86510;  1 drivers
v0x14be41a10_0 .net "out", 0 0, L_0x12be863e0;  alias, 1 drivers
v0x14be41ac0_0 .net "vld", 0 0, L_0x12be860d0;  alias, 1 drivers
L_0x12be861b0 .part L_0x12be86510, 1, 1;
L_0x12be86340 .part L_0x12be86510, 0, 1;
S_0x14be412b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be40ed0;
 .timescale -9 -12;
L_0x12be86290 .functor NOT 1, L_0x12be861b0, C4<0>, C4<0>, C4<0>;
L_0x12be863e0 .functor AND 1, L_0x12be86290, L_0x12be86340, C4<1>, C4<1>;
v0x14be41470_0 .net *"_ivl_2", 0 0, L_0x12be861b0;  1 drivers
v0x14be41530_0 .net *"_ivl_3", 0 0, L_0x12be86290;  1 drivers
v0x14be415d0_0 .net *"_ivl_5", 0 0, L_0x12be86340;  1 drivers
L_0x12be860d0 .reduce/or L_0x12be86510;
S_0x14be41660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be40ed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be41660
v0x14be418b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be418b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be418b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x14be418b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x14be418b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be418b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x14be420c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be3fce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be420c0
v0x14be42310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be42310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be42310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x14be42310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x14be42310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be42310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x14be42630 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be3fb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be42800 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be42840 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be44d60_0 .net "in", 3 0, L_0x12be86030;  1 drivers
v0x14be44e20_0 .net "out", 1 0, L_0x12be85ed0;  alias, 1 drivers
v0x14be44ed0_0 .net "vld", 0 0, L_0x12be85c20;  alias, 1 drivers
L_0x12be855e0 .part L_0x12be86030, 0, 2;
L_0x12be85b00 .part L_0x12be86030, 2, 2;
S_0x14be42a10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be42630;
 .timescale -9 -12;
L_0x12be85c20 .functor OR 1, L_0x12be851a0, L_0x12be85700, C4<0>, C4<0>;
L_0x1300416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be44560_0 .net/2u *"_ivl_4", 0 0, L_0x1300416d8;  1 drivers
v0x14be44620_0 .net *"_ivl_6", 1 0, L_0x12be85cd0;  1 drivers
v0x14be446c0_0 .net *"_ivl_8", 1 0, L_0x12be85db0;  1 drivers
v0x14be44770_0 .net "out_h", 0 0, L_0x12be859d0;  1 drivers
v0x14be44830_0 .net "out_l", 0 0, L_0x12be854b0;  1 drivers
v0x14be44900_0 .net "out_vh", 0 0, L_0x12be85700;  1 drivers
v0x14be449b0_0 .net "out_vl", 0 0, L_0x12be851a0;  1 drivers
L_0x12be85cd0 .concat [ 1 1 0 0], L_0x12be859d0, L_0x1300416d8;
L_0x12be85db0 .concat [ 1 1 0 0], L_0x12be854b0, L_0x12be851a0;
L_0x12be85ed0 .functor MUXZ 2, L_0x12be85db0, L_0x12be85cd0, L_0x12be85700, C4<>;
S_0x14be42bd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be42a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be428c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be42900 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be43600_0 .net "in", 1 0, L_0x12be85b00;  1 drivers
v0x14be436c0_0 .net "out", 0 0, L_0x12be859d0;  alias, 1 drivers
v0x14be43770_0 .net "vld", 0 0, L_0x12be85700;  alias, 1 drivers
L_0x12be857a0 .part L_0x12be85b00, 1, 1;
L_0x12be85930 .part L_0x12be85b00, 0, 1;
S_0x14be42f50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be42bd0;
 .timescale -9 -12;
L_0x12be85880 .functor NOT 1, L_0x12be857a0, C4<0>, C4<0>, C4<0>;
L_0x12be859d0 .functor AND 1, L_0x12be85880, L_0x12be85930, C4<1>, C4<1>;
v0x14be43120_0 .net *"_ivl_2", 0 0, L_0x12be857a0;  1 drivers
v0x14be431e0_0 .net *"_ivl_3", 0 0, L_0x12be85880;  1 drivers
v0x14be43280_0 .net *"_ivl_5", 0 0, L_0x12be85930;  1 drivers
L_0x12be85700 .reduce/or L_0x12be85b00;
S_0x14be43310 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be42bd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be43310
v0x14be43560_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be43560_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be43560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x14be43560_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x14be43560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be43560_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x14be43870 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be42a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be43a40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be43a80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be442f0_0 .net "in", 1 0, L_0x12be855e0;  1 drivers
v0x14be443b0_0 .net "out", 0 0, L_0x12be854b0;  alias, 1 drivers
v0x14be44460_0 .net "vld", 0 0, L_0x12be851a0;  alias, 1 drivers
L_0x12be85280 .part L_0x12be855e0, 1, 1;
L_0x12be85410 .part L_0x12be855e0, 0, 1;
S_0x14be43c50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be43870;
 .timescale -9 -12;
L_0x12be85360 .functor NOT 1, L_0x12be85280, C4<0>, C4<0>, C4<0>;
L_0x12be854b0 .functor AND 1, L_0x12be85360, L_0x12be85410, C4<1>, C4<1>;
v0x14be43e10_0 .net *"_ivl_2", 0 0, L_0x12be85280;  1 drivers
v0x14be43ed0_0 .net *"_ivl_3", 0 0, L_0x12be85360;  1 drivers
v0x14be43f70_0 .net *"_ivl_5", 0 0, L_0x12be85410;  1 drivers
L_0x12be851a0 .reduce/or L_0x12be855e0;
S_0x14be44000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be43870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be44000
v0x14be44250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be44250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be44250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x14be44250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x14be44250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be44250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x14be44a60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be42630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be44a60
v0x14be44cb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be44cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be44cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x14be44cb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x14be44cb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be44cb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x14be454d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be3f790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be454d0
v0x14be45720_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be45720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be45720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x14be45720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x14be45720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be45720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x14be45a40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be3f5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be45c10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be45c50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be4bad0_0 .net "in", 7 0, L_0x12be85100;  1 drivers
v0x14be4bb90_0 .net "out", 2 0, L_0x12be84fa0;  alias, 1 drivers
v0x14be4bc40_0 .net "vld", 0 0, L_0x12be84cf0;  alias, 1 drivers
L_0x12be83ce0 .part L_0x12be85100, 0, 4;
L_0x12be84c10 .part L_0x12be85100, 4, 4;
S_0x14be45e20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be45a40;
 .timescale -9 -12;
L_0x12be84cf0 .functor OR 1, L_0x12be838d0, L_0x12be84800, C4<0>, C4<0>;
L_0x130041690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be4b2d0_0 .net/2u *"_ivl_4", 0 0, L_0x130041690;  1 drivers
v0x14be4b390_0 .net *"_ivl_6", 2 0, L_0x12be84da0;  1 drivers
v0x14be4b430_0 .net *"_ivl_8", 2 0, L_0x12be84e80;  1 drivers
v0x14be4b4e0_0 .net "out_h", 1 0, L_0x12be84ab0;  1 drivers
v0x14be4b5a0_0 .net "out_l", 1 0, L_0x12be83b80;  1 drivers
v0x14be4b670_0 .net "out_vh", 0 0, L_0x12be84800;  1 drivers
v0x14be4b720_0 .net "out_vl", 0 0, L_0x12be838d0;  1 drivers
L_0x12be84da0 .concat [ 2 1 0 0], L_0x12be84ab0, L_0x130041690;
L_0x12be84e80 .concat [ 2 1 0 0], L_0x12be83b80, L_0x12be838d0;
L_0x12be84fa0 .functor MUXZ 3, L_0x12be84e80, L_0x12be84da0, L_0x12be84800, C4<>;
S_0x14be45fe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be45cd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be45d10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be486c0_0 .net "in", 3 0, L_0x12be84c10;  1 drivers
v0x14be48780_0 .net "out", 1 0, L_0x12be84ab0;  alias, 1 drivers
v0x14be48830_0 .net "vld", 0 0, L_0x12be84800;  alias, 1 drivers
L_0x12be841c0 .part L_0x12be84c10, 0, 2;
L_0x12be846e0 .part L_0x12be84c10, 2, 2;
S_0x14be46360 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be45fe0;
 .timescale -9 -12;
L_0x12be84800 .functor OR 1, L_0x12be83d80, L_0x12be842e0, C4<0>, C4<0>;
L_0x130041648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be47ec0_0 .net/2u *"_ivl_4", 0 0, L_0x130041648;  1 drivers
v0x14be47f80_0 .net *"_ivl_6", 1 0, L_0x12be848b0;  1 drivers
v0x14be48020_0 .net *"_ivl_8", 1 0, L_0x12be84990;  1 drivers
v0x14be480d0_0 .net "out_h", 0 0, L_0x12be845b0;  1 drivers
v0x14be48190_0 .net "out_l", 0 0, L_0x12be84090;  1 drivers
v0x14be48260_0 .net "out_vh", 0 0, L_0x12be842e0;  1 drivers
v0x14be48310_0 .net "out_vl", 0 0, L_0x12be83d80;  1 drivers
L_0x12be848b0 .concat [ 1 1 0 0], L_0x12be845b0, L_0x130041648;
L_0x12be84990 .concat [ 1 1 0 0], L_0x12be84090, L_0x12be83d80;
L_0x12be84ab0 .functor MUXZ 2, L_0x12be84990, L_0x12be848b0, L_0x12be842e0, C4<>;
S_0x14be46530 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be46360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be461f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be46230 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be46f60_0 .net "in", 1 0, L_0x12be846e0;  1 drivers
v0x14be47020_0 .net "out", 0 0, L_0x12be845b0;  alias, 1 drivers
v0x14be470d0_0 .net "vld", 0 0, L_0x12be842e0;  alias, 1 drivers
L_0x12be84380 .part L_0x12be846e0, 1, 1;
L_0x12be84510 .part L_0x12be846e0, 0, 1;
S_0x14be468b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be46530;
 .timescale -9 -12;
L_0x12be84460 .functor NOT 1, L_0x12be84380, C4<0>, C4<0>, C4<0>;
L_0x12be845b0 .functor AND 1, L_0x12be84460, L_0x12be84510, C4<1>, C4<1>;
v0x14be46a80_0 .net *"_ivl_2", 0 0, L_0x12be84380;  1 drivers
v0x14be46b40_0 .net *"_ivl_3", 0 0, L_0x12be84460;  1 drivers
v0x14be46be0_0 .net *"_ivl_5", 0 0, L_0x12be84510;  1 drivers
L_0x12be842e0 .reduce/or L_0x12be846e0;
S_0x14be46c70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be46530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be46c70
v0x14be46ec0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be46ec0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be46ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x14be46ec0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x14be46ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be46ec0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x14be471d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be46360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be473a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be473e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be47c50_0 .net "in", 1 0, L_0x12be841c0;  1 drivers
v0x14be47d10_0 .net "out", 0 0, L_0x12be84090;  alias, 1 drivers
v0x14be47dc0_0 .net "vld", 0 0, L_0x12be83d80;  alias, 1 drivers
L_0x12be83e60 .part L_0x12be841c0, 1, 1;
L_0x12be83ff0 .part L_0x12be841c0, 0, 1;
S_0x14be475b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be471d0;
 .timescale -9 -12;
L_0x12be83f40 .functor NOT 1, L_0x12be83e60, C4<0>, C4<0>, C4<0>;
L_0x12be84090 .functor AND 1, L_0x12be83f40, L_0x12be83ff0, C4<1>, C4<1>;
v0x14be47770_0 .net *"_ivl_2", 0 0, L_0x12be83e60;  1 drivers
v0x14be47830_0 .net *"_ivl_3", 0 0, L_0x12be83f40;  1 drivers
v0x14be478d0_0 .net *"_ivl_5", 0 0, L_0x12be83ff0;  1 drivers
L_0x12be83d80 .reduce/or L_0x12be841c0;
S_0x14be47960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be471d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be47960
v0x14be47bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be47bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be47bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x14be47bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x14be47bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be47bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x14be483c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be45fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be483c0
v0x14be48610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be48610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be48610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x14be48610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x14be48610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be48610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x14be48930 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be45e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be48b00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be48b40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be4b060_0 .net "in", 3 0, L_0x12be83ce0;  1 drivers
v0x14be4b120_0 .net "out", 1 0, L_0x12be83b80;  alias, 1 drivers
v0x14be4b1d0_0 .net "vld", 0 0, L_0x12be838d0;  alias, 1 drivers
L_0x12be83290 .part L_0x12be83ce0, 0, 2;
L_0x12be837b0 .part L_0x12be83ce0, 2, 2;
S_0x14be48d10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be48930;
 .timescale -9 -12;
L_0x12be838d0 .functor OR 1, L_0x12be82e90, L_0x12be833b0, C4<0>, C4<0>;
L_0x130041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be4a860_0 .net/2u *"_ivl_4", 0 0, L_0x130041600;  1 drivers
v0x14be4a920_0 .net *"_ivl_6", 1 0, L_0x12be83980;  1 drivers
v0x14be4a9c0_0 .net *"_ivl_8", 1 0, L_0x12be83a60;  1 drivers
v0x14be4aa70_0 .net "out_h", 0 0, L_0x12be83680;  1 drivers
v0x14be4ab30_0 .net "out_l", 0 0, L_0x12be83160;  1 drivers
v0x14be4ac00_0 .net "out_vh", 0 0, L_0x12be833b0;  1 drivers
v0x14be4acb0_0 .net "out_vl", 0 0, L_0x12be82e90;  1 drivers
L_0x12be83980 .concat [ 1 1 0 0], L_0x12be83680, L_0x130041600;
L_0x12be83a60 .concat [ 1 1 0 0], L_0x12be83160, L_0x12be82e90;
L_0x12be83b80 .functor MUXZ 2, L_0x12be83a60, L_0x12be83980, L_0x12be833b0, C4<>;
S_0x14be48ed0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be48d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be48bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be48c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be49900_0 .net "in", 1 0, L_0x12be837b0;  1 drivers
v0x14be499c0_0 .net "out", 0 0, L_0x12be83680;  alias, 1 drivers
v0x14be49a70_0 .net "vld", 0 0, L_0x12be833b0;  alias, 1 drivers
L_0x12be83450 .part L_0x12be837b0, 1, 1;
L_0x12be835e0 .part L_0x12be837b0, 0, 1;
S_0x14be49250 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be48ed0;
 .timescale -9 -12;
L_0x12be83530 .functor NOT 1, L_0x12be83450, C4<0>, C4<0>, C4<0>;
L_0x12be83680 .functor AND 1, L_0x12be83530, L_0x12be835e0, C4<1>, C4<1>;
v0x14be49420_0 .net *"_ivl_2", 0 0, L_0x12be83450;  1 drivers
v0x14be494e0_0 .net *"_ivl_3", 0 0, L_0x12be83530;  1 drivers
v0x14be49580_0 .net *"_ivl_5", 0 0, L_0x12be835e0;  1 drivers
L_0x12be833b0 .reduce/or L_0x12be837b0;
S_0x14be49610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be48ed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be49610
v0x14be49860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be49860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be49860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x14be49860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x14be49860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be49860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x14be49b70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be48d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be49d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be49d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be4a5f0_0 .net "in", 1 0, L_0x12be83290;  1 drivers
v0x14be4a6b0_0 .net "out", 0 0, L_0x12be83160;  alias, 1 drivers
v0x14be4a760_0 .net "vld", 0 0, L_0x12be82e90;  alias, 1 drivers
L_0x12be82f30 .part L_0x12be83290, 1, 1;
L_0x12be830c0 .part L_0x12be83290, 0, 1;
S_0x14be49f50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be49b70;
 .timescale -9 -12;
L_0x12be83010 .functor NOT 1, L_0x12be82f30, C4<0>, C4<0>, C4<0>;
L_0x12be83160 .functor AND 1, L_0x12be83010, L_0x12be830c0, C4<1>, C4<1>;
v0x14be4a110_0 .net *"_ivl_2", 0 0, L_0x12be82f30;  1 drivers
v0x14be4a1d0_0 .net *"_ivl_3", 0 0, L_0x12be83010;  1 drivers
v0x14be4a270_0 .net *"_ivl_5", 0 0, L_0x12be830c0;  1 drivers
L_0x12be82e90 .reduce/or L_0x12be83290;
S_0x14be4a300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be49b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be4a300
v0x14be4a550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be4a550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be4a550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x14be4a550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x14be4a550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be4a550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x14be4ad60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be48930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be4ad60
v0x14be4afb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be4afb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be4afb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x14be4afb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x14be4afb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be4afb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x14be4b7d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be45a40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be4b7d0
v0x14be4ba20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be4ba20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be4ba20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x14be4ba20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x14be4ba20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be4ba20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x14be4c240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be3f240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be4c240
v0x14be4c490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x14be4c490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be4c490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x14be4c490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x14be4c490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be4c490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x14be4c7b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be3f070;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be4c980 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14be4c9c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14be59b00_0 .net "in", 15 0, L_0x12be82d70;  1 drivers
v0x14be59bc0_0 .net "out", 3 0, L_0x12be82c10;  alias, 1 drivers
v0x14be59c70_0 .net "vld", 0 0, L_0x12be82960;  alias, 1 drivers
L_0x12be80530 .part L_0x12be82d70, 0, 8;
L_0x12be82880 .part L_0x12be82d70, 8, 8;
S_0x14be4cb90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be4c7b0;
 .timescale -9 -12;
L_0x12be82960 .functor OR 1, L_0x12be80120, L_0x12be82470, C4<0>, C4<0>;
L_0x1300415b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be59300_0 .net/2u *"_ivl_4", 0 0, L_0x1300415b8;  1 drivers
v0x14be593c0_0 .net *"_ivl_6", 3 0, L_0x12be82a10;  1 drivers
v0x14be59460_0 .net *"_ivl_8", 3 0, L_0x12be82af0;  1 drivers
v0x14be59510_0 .net "out_h", 2 0, L_0x12be82720;  1 drivers
v0x14be595d0_0 .net "out_l", 2 0, L_0x12be803d0;  1 drivers
v0x14be596a0_0 .net "out_vh", 0 0, L_0x12be82470;  1 drivers
v0x14be59750_0 .net "out_vl", 0 0, L_0x12be80120;  1 drivers
L_0x12be82a10 .concat [ 3 1 0 0], L_0x12be82720, L_0x1300415b8;
L_0x12be82af0 .concat [ 3 1 0 0], L_0x12be803d0, L_0x12be80120;
L_0x12be82c10 .functor MUXZ 4, L_0x12be82af0, L_0x12be82a10, L_0x12be82470, C4<>;
S_0x14be4cd50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be4cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be4ca40 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be4ca80 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be52d90_0 .net "in", 7 0, L_0x12be82880;  1 drivers
v0x14be52e50_0 .net "out", 2 0, L_0x12be82720;  alias, 1 drivers
v0x14be52f00_0 .net "vld", 0 0, L_0x12be82470;  alias, 1 drivers
L_0x12be81460 .part L_0x12be82880, 0, 4;
L_0x12be82390 .part L_0x12be82880, 4, 4;
S_0x14be4d0d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be4cd50;
 .timescale -9 -12;
L_0x12be82470 .functor OR 1, L_0x12be81050, L_0x12be81f80, C4<0>, C4<0>;
L_0x130041570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be52590_0 .net/2u *"_ivl_4", 0 0, L_0x130041570;  1 drivers
v0x14be52650_0 .net *"_ivl_6", 2 0, L_0x12be82520;  1 drivers
v0x14be526f0_0 .net *"_ivl_8", 2 0, L_0x12be82600;  1 drivers
v0x14be527a0_0 .net "out_h", 1 0, L_0x12be82230;  1 drivers
v0x14be52860_0 .net "out_l", 1 0, L_0x12be81300;  1 drivers
v0x14be52930_0 .net "out_vh", 0 0, L_0x12be81f80;  1 drivers
v0x14be529e0_0 .net "out_vl", 0 0, L_0x12be81050;  1 drivers
L_0x12be82520 .concat [ 2 1 0 0], L_0x12be82230, L_0x130041570;
L_0x12be82600 .concat [ 2 1 0 0], L_0x12be81300, L_0x12be81050;
L_0x12be82720 .functor MUXZ 3, L_0x12be82600, L_0x12be82520, L_0x12be81f80, C4<>;
S_0x14be4d2a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be4d0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be4cf60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be4cfa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be4f980_0 .net "in", 3 0, L_0x12be82390;  1 drivers
v0x14be4fa40_0 .net "out", 1 0, L_0x12be82230;  alias, 1 drivers
v0x14be4faf0_0 .net "vld", 0 0, L_0x12be81f80;  alias, 1 drivers
L_0x12be81940 .part L_0x12be82390, 0, 2;
L_0x12be81e60 .part L_0x12be82390, 2, 2;
S_0x14be4d620 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be4d2a0;
 .timescale -9 -12;
L_0x12be81f80 .functor OR 1, L_0x12be81500, L_0x12be81a60, C4<0>, C4<0>;
L_0x130041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be4f180_0 .net/2u *"_ivl_4", 0 0, L_0x130041528;  1 drivers
v0x14be4f240_0 .net *"_ivl_6", 1 0, L_0x12be82030;  1 drivers
v0x14be4f2e0_0 .net *"_ivl_8", 1 0, L_0x12be82110;  1 drivers
v0x14be4f390_0 .net "out_h", 0 0, L_0x12be81d30;  1 drivers
v0x14be4f450_0 .net "out_l", 0 0, L_0x12be81810;  1 drivers
v0x14be4f520_0 .net "out_vh", 0 0, L_0x12be81a60;  1 drivers
v0x14be4f5d0_0 .net "out_vl", 0 0, L_0x12be81500;  1 drivers
L_0x12be82030 .concat [ 1 1 0 0], L_0x12be81d30, L_0x130041528;
L_0x12be82110 .concat [ 1 1 0 0], L_0x12be81810, L_0x12be81500;
L_0x12be82230 .functor MUXZ 2, L_0x12be82110, L_0x12be82030, L_0x12be81a60, C4<>;
S_0x14be4d7f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be4d620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be4d4b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be4d4f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be4e220_0 .net "in", 1 0, L_0x12be81e60;  1 drivers
v0x14be4e2e0_0 .net "out", 0 0, L_0x12be81d30;  alias, 1 drivers
v0x14be4e390_0 .net "vld", 0 0, L_0x12be81a60;  alias, 1 drivers
L_0x12be81b00 .part L_0x12be81e60, 1, 1;
L_0x12be81c90 .part L_0x12be81e60, 0, 1;
S_0x14be4db70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be4d7f0;
 .timescale -9 -12;
L_0x12be81be0 .functor NOT 1, L_0x12be81b00, C4<0>, C4<0>, C4<0>;
L_0x12be81d30 .functor AND 1, L_0x12be81be0, L_0x12be81c90, C4<1>, C4<1>;
v0x14be4dd40_0 .net *"_ivl_2", 0 0, L_0x12be81b00;  1 drivers
v0x14be4de00_0 .net *"_ivl_3", 0 0, L_0x12be81be0;  1 drivers
v0x14be4dea0_0 .net *"_ivl_5", 0 0, L_0x12be81c90;  1 drivers
L_0x12be81a60 .reduce/or L_0x12be81e60;
S_0x14be4df30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be4d7f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be4df30
v0x14be4e180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be4e180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be4e180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x14be4e180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x14be4e180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be4e180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x14be4e490 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be4d620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be4e660 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be4e6a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be4ef10_0 .net "in", 1 0, L_0x12be81940;  1 drivers
v0x14be4efd0_0 .net "out", 0 0, L_0x12be81810;  alias, 1 drivers
v0x14be4f080_0 .net "vld", 0 0, L_0x12be81500;  alias, 1 drivers
L_0x12be815e0 .part L_0x12be81940, 1, 1;
L_0x12be81770 .part L_0x12be81940, 0, 1;
S_0x14be4e870 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be4e490;
 .timescale -9 -12;
L_0x12be816c0 .functor NOT 1, L_0x12be815e0, C4<0>, C4<0>, C4<0>;
L_0x12be81810 .functor AND 1, L_0x12be816c0, L_0x12be81770, C4<1>, C4<1>;
v0x14be4ea30_0 .net *"_ivl_2", 0 0, L_0x12be815e0;  1 drivers
v0x14be4eaf0_0 .net *"_ivl_3", 0 0, L_0x12be816c0;  1 drivers
v0x14be4eb90_0 .net *"_ivl_5", 0 0, L_0x12be81770;  1 drivers
L_0x12be81500 .reduce/or L_0x12be81940;
S_0x14be4ec20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be4e490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be4ec20
v0x14be4ee70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be4ee70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be4ee70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x14be4ee70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x14be4ee70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be4ee70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x14be4f680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be4d2a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be4f680
v0x14be4f8d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be4f8d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be4f8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x14be4f8d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x14be4f8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be4f8d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x14be4fbf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be4d0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be4fdc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be4fe00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be52320_0 .net "in", 3 0, L_0x12be81460;  1 drivers
v0x14be523e0_0 .net "out", 1 0, L_0x12be81300;  alias, 1 drivers
v0x14be52490_0 .net "vld", 0 0, L_0x12be81050;  alias, 1 drivers
L_0x12be80a10 .part L_0x12be81460, 0, 2;
L_0x12be80f30 .part L_0x12be81460, 2, 2;
S_0x14be4ffd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be4fbf0;
 .timescale -9 -12;
L_0x12be81050 .functor OR 1, L_0x12be805d0, L_0x12be80b30, C4<0>, C4<0>;
L_0x1300414e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be51b20_0 .net/2u *"_ivl_4", 0 0, L_0x1300414e0;  1 drivers
v0x14be51be0_0 .net *"_ivl_6", 1 0, L_0x12be81100;  1 drivers
v0x14be51c80_0 .net *"_ivl_8", 1 0, L_0x12be811e0;  1 drivers
v0x14be51d30_0 .net "out_h", 0 0, L_0x12be80e00;  1 drivers
v0x14be51df0_0 .net "out_l", 0 0, L_0x12be808e0;  1 drivers
v0x14be51ec0_0 .net "out_vh", 0 0, L_0x12be80b30;  1 drivers
v0x14be51f70_0 .net "out_vl", 0 0, L_0x12be805d0;  1 drivers
L_0x12be81100 .concat [ 1 1 0 0], L_0x12be80e00, L_0x1300414e0;
L_0x12be811e0 .concat [ 1 1 0 0], L_0x12be808e0, L_0x12be805d0;
L_0x12be81300 .functor MUXZ 2, L_0x12be811e0, L_0x12be81100, L_0x12be80b30, C4<>;
S_0x14be50190 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be4ffd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be4fe80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be4fec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be50bc0_0 .net "in", 1 0, L_0x12be80f30;  1 drivers
v0x14be50c80_0 .net "out", 0 0, L_0x12be80e00;  alias, 1 drivers
v0x14be50d30_0 .net "vld", 0 0, L_0x12be80b30;  alias, 1 drivers
L_0x12be80bd0 .part L_0x12be80f30, 1, 1;
L_0x12be80d60 .part L_0x12be80f30, 0, 1;
S_0x14be50510 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be50190;
 .timescale -9 -12;
L_0x12be80cb0 .functor NOT 1, L_0x12be80bd0, C4<0>, C4<0>, C4<0>;
L_0x12be80e00 .functor AND 1, L_0x12be80cb0, L_0x12be80d60, C4<1>, C4<1>;
v0x14be506e0_0 .net *"_ivl_2", 0 0, L_0x12be80bd0;  1 drivers
v0x14be507a0_0 .net *"_ivl_3", 0 0, L_0x12be80cb0;  1 drivers
v0x14be50840_0 .net *"_ivl_5", 0 0, L_0x12be80d60;  1 drivers
L_0x12be80b30 .reduce/or L_0x12be80f30;
S_0x14be508d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be50190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be508d0
v0x14be50b20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be50b20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be50b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x14be50b20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x14be50b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be50b20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x14be50e30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be4ffd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be51000 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be51040 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be518b0_0 .net "in", 1 0, L_0x12be80a10;  1 drivers
v0x14be51970_0 .net "out", 0 0, L_0x12be808e0;  alias, 1 drivers
v0x14be51a20_0 .net "vld", 0 0, L_0x12be805d0;  alias, 1 drivers
L_0x12be806b0 .part L_0x12be80a10, 1, 1;
L_0x12be80840 .part L_0x12be80a10, 0, 1;
S_0x14be51210 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be50e30;
 .timescale -9 -12;
L_0x12be80790 .functor NOT 1, L_0x12be806b0, C4<0>, C4<0>, C4<0>;
L_0x12be808e0 .functor AND 1, L_0x12be80790, L_0x12be80840, C4<1>, C4<1>;
v0x14be513d0_0 .net *"_ivl_2", 0 0, L_0x12be806b0;  1 drivers
v0x14be51490_0 .net *"_ivl_3", 0 0, L_0x12be80790;  1 drivers
v0x14be51530_0 .net *"_ivl_5", 0 0, L_0x12be80840;  1 drivers
L_0x12be805d0 .reduce/or L_0x12be80a10;
S_0x14be515c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be50e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be515c0
v0x14be51810_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be51810_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be51810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x14be51810_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x14be51810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be51810_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x14be52020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be4fbf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be52020
v0x14be52270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be52270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be52270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x14be52270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x14be52270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be52270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x14be52a90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be4cd50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be52a90
v0x14be52ce0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be52ce0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be52ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x14be52ce0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x14be52ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be52ce0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x14be53000 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be4cb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be531d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be53210 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be59090_0 .net "in", 7 0, L_0x12be80530;  1 drivers
v0x14be59150_0 .net "out", 2 0, L_0x12be803d0;  alias, 1 drivers
v0x14be59200_0 .net "vld", 0 0, L_0x12be80120;  alias, 1 drivers
L_0x12be7f110 .part L_0x12be80530, 0, 4;
L_0x12be80040 .part L_0x12be80530, 4, 4;
S_0x14be533e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be53000;
 .timescale -9 -12;
L_0x12be80120 .functor OR 1, L_0x12be7ed00, L_0x12be7fc30, C4<0>, C4<0>;
L_0x130041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be58890_0 .net/2u *"_ivl_4", 0 0, L_0x130041498;  1 drivers
v0x14be58950_0 .net *"_ivl_6", 2 0, L_0x12be801d0;  1 drivers
v0x14be589f0_0 .net *"_ivl_8", 2 0, L_0x12be802b0;  1 drivers
v0x14be58aa0_0 .net "out_h", 1 0, L_0x12be7fee0;  1 drivers
v0x14be58b60_0 .net "out_l", 1 0, L_0x12be7efb0;  1 drivers
v0x14be58c30_0 .net "out_vh", 0 0, L_0x12be7fc30;  1 drivers
v0x14be58ce0_0 .net "out_vl", 0 0, L_0x12be7ed00;  1 drivers
L_0x12be801d0 .concat [ 2 1 0 0], L_0x12be7fee0, L_0x130041498;
L_0x12be802b0 .concat [ 2 1 0 0], L_0x12be7efb0, L_0x12be7ed00;
L_0x12be803d0 .functor MUXZ 3, L_0x12be802b0, L_0x12be801d0, L_0x12be7fc30, C4<>;
S_0x14be535a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be533e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be53290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be532d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be55c80_0 .net "in", 3 0, L_0x12be80040;  1 drivers
v0x14be55d40_0 .net "out", 1 0, L_0x12be7fee0;  alias, 1 drivers
v0x14be55df0_0 .net "vld", 0 0, L_0x12be7fc30;  alias, 1 drivers
L_0x12be7f5f0 .part L_0x12be80040, 0, 2;
L_0x12be7fb10 .part L_0x12be80040, 2, 2;
S_0x14be53920 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be535a0;
 .timescale -9 -12;
L_0x12be7fc30 .functor OR 1, L_0x12be7f1b0, L_0x12be7f710, C4<0>, C4<0>;
L_0x130041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be55480_0 .net/2u *"_ivl_4", 0 0, L_0x130041450;  1 drivers
v0x14be55540_0 .net *"_ivl_6", 1 0, L_0x12be7fce0;  1 drivers
v0x14be555e0_0 .net *"_ivl_8", 1 0, L_0x12be7fdc0;  1 drivers
v0x14be55690_0 .net "out_h", 0 0, L_0x12be7f9e0;  1 drivers
v0x14be55750_0 .net "out_l", 0 0, L_0x12be7f4c0;  1 drivers
v0x14be55820_0 .net "out_vh", 0 0, L_0x12be7f710;  1 drivers
v0x14be558d0_0 .net "out_vl", 0 0, L_0x12be7f1b0;  1 drivers
L_0x12be7fce0 .concat [ 1 1 0 0], L_0x12be7f9e0, L_0x130041450;
L_0x12be7fdc0 .concat [ 1 1 0 0], L_0x12be7f4c0, L_0x12be7f1b0;
L_0x12be7fee0 .functor MUXZ 2, L_0x12be7fdc0, L_0x12be7fce0, L_0x12be7f710, C4<>;
S_0x14be53af0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be53920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be537b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be537f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be54520_0 .net "in", 1 0, L_0x12be7fb10;  1 drivers
v0x14be545e0_0 .net "out", 0 0, L_0x12be7f9e0;  alias, 1 drivers
v0x14be54690_0 .net "vld", 0 0, L_0x12be7f710;  alias, 1 drivers
L_0x12be7f7b0 .part L_0x12be7fb10, 1, 1;
L_0x12be7f940 .part L_0x12be7fb10, 0, 1;
S_0x14be53e70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be53af0;
 .timescale -9 -12;
L_0x12be7f890 .functor NOT 1, L_0x12be7f7b0, C4<0>, C4<0>, C4<0>;
L_0x12be7f9e0 .functor AND 1, L_0x12be7f890, L_0x12be7f940, C4<1>, C4<1>;
v0x14be54040_0 .net *"_ivl_2", 0 0, L_0x12be7f7b0;  1 drivers
v0x14be54100_0 .net *"_ivl_3", 0 0, L_0x12be7f890;  1 drivers
v0x14be541a0_0 .net *"_ivl_5", 0 0, L_0x12be7f940;  1 drivers
L_0x12be7f710 .reduce/or L_0x12be7fb10;
S_0x14be54230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be53af0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be54230
v0x14be54480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be54480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be54480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x14be54480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x14be54480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be54480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x14be54790 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be53920;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be54960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be549a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be55210_0 .net "in", 1 0, L_0x12be7f5f0;  1 drivers
v0x14be552d0_0 .net "out", 0 0, L_0x12be7f4c0;  alias, 1 drivers
v0x14be55380_0 .net "vld", 0 0, L_0x12be7f1b0;  alias, 1 drivers
L_0x12be7f290 .part L_0x12be7f5f0, 1, 1;
L_0x12be7f420 .part L_0x12be7f5f0, 0, 1;
S_0x14be54b70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be54790;
 .timescale -9 -12;
L_0x12be7f370 .functor NOT 1, L_0x12be7f290, C4<0>, C4<0>, C4<0>;
L_0x12be7f4c0 .functor AND 1, L_0x12be7f370, L_0x12be7f420, C4<1>, C4<1>;
v0x14be54d30_0 .net *"_ivl_2", 0 0, L_0x12be7f290;  1 drivers
v0x14be54df0_0 .net *"_ivl_3", 0 0, L_0x12be7f370;  1 drivers
v0x14be54e90_0 .net *"_ivl_5", 0 0, L_0x12be7f420;  1 drivers
L_0x12be7f1b0 .reduce/or L_0x12be7f5f0;
S_0x14be54f20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be54790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be54f20
v0x14be55170_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be55170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be55170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x14be55170_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x14be55170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be55170_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x14be55980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be535a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be55980
v0x14be55bd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be55bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be55bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x14be55bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x14be55bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be55bd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x14be55ef0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be533e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be560c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be56100 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be58620_0 .net "in", 3 0, L_0x12be7f110;  1 drivers
v0x14be586e0_0 .net "out", 1 0, L_0x12be7efb0;  alias, 1 drivers
v0x14be58790_0 .net "vld", 0 0, L_0x12be7ed00;  alias, 1 drivers
L_0x12be7e6c0 .part L_0x12be7f110, 0, 2;
L_0x12be7ebe0 .part L_0x12be7f110, 2, 2;
S_0x14be562d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be55ef0;
 .timescale -9 -12;
L_0x12be7ed00 .functor OR 1, L_0x12be7e050, L_0x12be7e7e0, C4<0>, C4<0>;
L_0x130041408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be57e20_0 .net/2u *"_ivl_4", 0 0, L_0x130041408;  1 drivers
v0x14be57ee0_0 .net *"_ivl_6", 1 0, L_0x12be7edb0;  1 drivers
v0x14be57f80_0 .net *"_ivl_8", 1 0, L_0x12be7ee90;  1 drivers
v0x14be58030_0 .net "out_h", 0 0, L_0x12be7eab0;  1 drivers
v0x14be580f0_0 .net "out_l", 0 0, L_0x12be7e590;  1 drivers
v0x14be581c0_0 .net "out_vh", 0 0, L_0x12be7e7e0;  1 drivers
v0x14be58270_0 .net "out_vl", 0 0, L_0x12be7e050;  1 drivers
L_0x12be7edb0 .concat [ 1 1 0 0], L_0x12be7eab0, L_0x130041408;
L_0x12be7ee90 .concat [ 1 1 0 0], L_0x12be7e590, L_0x12be7e050;
L_0x12be7efb0 .functor MUXZ 2, L_0x12be7ee90, L_0x12be7edb0, L_0x12be7e7e0, C4<>;
S_0x14be56490 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be562d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be56180 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be561c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be56ec0_0 .net "in", 1 0, L_0x12be7ebe0;  1 drivers
v0x14be56f80_0 .net "out", 0 0, L_0x12be7eab0;  alias, 1 drivers
v0x14be57030_0 .net "vld", 0 0, L_0x12be7e7e0;  alias, 1 drivers
L_0x12be7e880 .part L_0x12be7ebe0, 1, 1;
L_0x12be7ea10 .part L_0x12be7ebe0, 0, 1;
S_0x14be56810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be56490;
 .timescale -9 -12;
L_0x12be7e960 .functor NOT 1, L_0x12be7e880, C4<0>, C4<0>, C4<0>;
L_0x12be7eab0 .functor AND 1, L_0x12be7e960, L_0x12be7ea10, C4<1>, C4<1>;
v0x14be569e0_0 .net *"_ivl_2", 0 0, L_0x12be7e880;  1 drivers
v0x14be56aa0_0 .net *"_ivl_3", 0 0, L_0x12be7e960;  1 drivers
v0x14be56b40_0 .net *"_ivl_5", 0 0, L_0x12be7ea10;  1 drivers
L_0x12be7e7e0 .reduce/or L_0x12be7ebe0;
S_0x14be56bd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be56490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be56bd0
v0x14be56e20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be56e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be56e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x14be56e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x14be56e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be56e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x14be57130 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be562d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be57300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be57340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be57bb0_0 .net "in", 1 0, L_0x12be7e6c0;  1 drivers
v0x14be57c70_0 .net "out", 0 0, L_0x12be7e590;  alias, 1 drivers
v0x14be57d20_0 .net "vld", 0 0, L_0x12be7e050;  alias, 1 drivers
L_0x12be7e3a0 .part L_0x12be7e6c0, 1, 1;
L_0x12be7e4f0 .part L_0x12be7e6c0, 0, 1;
S_0x14be57510 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be57130;
 .timescale -9 -12;
L_0x12be7e440 .functor NOT 1, L_0x12be7e3a0, C4<0>, C4<0>, C4<0>;
L_0x12be7e590 .functor AND 1, L_0x12be7e440, L_0x12be7e4f0, C4<1>, C4<1>;
v0x14be576d0_0 .net *"_ivl_2", 0 0, L_0x12be7e3a0;  1 drivers
v0x14be57790_0 .net *"_ivl_3", 0 0, L_0x12be7e440;  1 drivers
v0x14be57830_0 .net *"_ivl_5", 0 0, L_0x12be7e4f0;  1 drivers
L_0x12be7e050 .reduce/or L_0x12be7e6c0;
S_0x14be578c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be57130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be578c0
v0x14be57b10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be57b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be57b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x14be57b10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x14be57b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be57b10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x14be58320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be55ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be58320
v0x14be58570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be58570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be58570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x14be58570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x14be58570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be58570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x14be58d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be53000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be58d90
v0x14be58fe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be58fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be58fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x14be58fe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x14be58fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be58fe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x14be59800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be4c7b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be59800
v0x14be59a50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x14be59a50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be59a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x14be59a50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x14be59a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be59a50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x14be5a270 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be3ecf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be5a270
v0x14be5a4c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x14be5a4c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be5a4c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x14be5a4c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x14be5a4c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be5a4c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x14be5a7e0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14be3e950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be5a7e0
v0x14be5aa40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x14be5aa40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be5aa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x14be5aa40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x14be5aa40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be5aa40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x14be5ad50 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x14be37c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be5ad50
v0x14be5afc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x14be5afc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be5afc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x14be5afc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x14be5afc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be5afc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x14be5b070 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14be3e250 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1300419f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5b900_0 .net/2u *"_ivl_0", 0 0, L_0x1300419f0;  1 drivers
L_0x130041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5b9c0_0 .net/2u *"_ivl_4", 0 0, L_0x130041a38;  1 drivers
v0x14be5ba60_0 .net "a", 7 0, L_0x12be89b50;  1 drivers
v0x14be5bb10_0 .net "ain", 8 0, L_0x12be89790;  1 drivers
v0x14be5bbd0_0 .net "b", 7 0, L_0x12be89610;  1 drivers
v0x14be5bcb0_0 .net "bin", 8 0, L_0x12be898b0;  1 drivers
v0x14be5bd50_0 .net "c", 8 0, L_0x12be899d0;  alias, 1 drivers
L_0x12be89790 .concat [ 8 1 0 0], L_0x12be89b50, L_0x1300419f0;
L_0x12be898b0 .concat [ 8 1 0 0], L_0x12be89610, L_0x130041a38;
S_0x14be5b420 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14be5b070;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14be5b5f0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x14be5b2f0_0 .net "a", 8 0, L_0x12be89790;  alias, 1 drivers
v0x14be5b740_0 .net "b", 8 0, L_0x12be898b0;  alias, 1 drivers
v0x14be5b7f0_0 .net "c", 8 0, L_0x12be899d0;  alias, 1 drivers
L_0x12be899d0 .arith/sub 9, L_0x12be89790, L_0x12be898b0;
S_0x14be5be40 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x14be5c000 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x130040ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5c170_0 .net/2u *"_ivl_0", 0 0, L_0x130040ef8;  1 drivers
v0x14be5c230_0 .net *"_ivl_11", 5 0, L_0x12be7b220;  1 drivers
v0x14be5c2d0_0 .net *"_ivl_2", 5 0, L_0x12be7b060;  1 drivers
L_0x130040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5c360_0 .net/2u *"_ivl_4", 0 0, L_0x130040f40;  1 drivers
v0x14be5c3f0_0 .net *"_ivl_6", 5 0, L_0x12be7b100;  1 drivers
L_0x130040f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14be5c4c0_0 .net *"_ivl_8", 5 0, L_0x130040f88;  1 drivers
v0x14be5c570_0 .net "rc", 0 0, L_0x12be7a700;  alias, 1 drivers
v0x14be5c610_0 .net "regime", 4 0, L_0x12be7a8f0;  alias, 1 drivers
v0x14be5c6c0_0 .net "regime_N", 5 0, L_0x12be7b320;  alias, 1 drivers
L_0x12be7b060 .concat [ 5 1 0 0], L_0x12be7a8f0, L_0x130040ef8;
L_0x12be7b100 .concat [ 5 1 0 0], L_0x12be7a8f0, L_0x130040f40;
L_0x12be7b220 .arith/sub 6, L_0x130040f88, L_0x12be7b100;
L_0x12be7b320 .functor MUXZ 6, L_0x12be7b220, L_0x12be7b060, L_0x12be7a700, C4<>;
S_0x14be5c820 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x14be5c480 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x130040fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5cb10_0 .net/2u *"_ivl_0", 0 0, L_0x130040fd0;  1 drivers
v0x14be5cbd0_0 .net *"_ivl_11", 5 0, L_0x12be7b680;  1 drivers
v0x14be5cc70_0 .net *"_ivl_2", 5 0, L_0x12be7b480;  1 drivers
L_0x130041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5cd00_0 .net/2u *"_ivl_4", 0 0, L_0x130041018;  1 drivers
v0x14be5cd90_0 .net *"_ivl_6", 5 0, L_0x12be7b560;  1 drivers
L_0x130041060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14be5ce60_0 .net *"_ivl_8", 5 0, L_0x130041060;  1 drivers
v0x14be5cf10_0 .net "rc", 0 0, L_0x12be7a450;  alias, 1 drivers
v0x14be5cfb0_0 .net "regime", 4 0, L_0x12be7a7a0;  alias, 1 drivers
v0x14be5d060_0 .net "regime_N", 5 0, L_0x12be7b7c0;  alias, 1 drivers
L_0x12be7b480 .concat [ 5 1 0 0], L_0x12be7a7a0, L_0x130040fd0;
L_0x12be7b560 .concat [ 5 1 0 0], L_0x12be7a7a0, L_0x130041018;
L_0x12be7b680 .arith/sub 6, L_0x130041060, L_0x12be7b560;
L_0x12be7b7c0 .functor MUXZ 6, L_0x12be7b680, L_0x12be7b480, L_0x12be7a450, C4<>;
S_0x14be5d1c0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x14be5ce20 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x14be5d3c0_0 .net *"_ivl_0", 8 0, L_0x12be896b0;  1 drivers
L_0x130041ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14be5d500_0 .net *"_ivl_3", 7 0, L_0x130041ac8;  1 drivers
v0x14be5d5b0_0 .net "a", 8 0, L_0x12be899d0;  alias, 1 drivers
v0x14be5d6a0_0 .net "c", 8 0, L_0x12be89e00;  alias, 1 drivers
v0x14be5d750_0 .net "mant_ovf", 0 0, L_0x12be89f80;  1 drivers
L_0x12be896b0 .concat [ 1 8 0 0], L_0x12be89f80, L_0x130041ac8;
L_0x12be89e00 .arith/sum 9, L_0x12be899d0, L_0x12be896b0;
S_0x14be5d840 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x14be5da00 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x14be5f5e0_0 .net "a", 31 0, L_0x12be60180;  alias, 1 drivers
v0x14be5f6d0_0 .net "b", 31 0, L_0x12be7d500;  alias, 1 drivers
v0x14be5f760_0 .net "c", 32 0, L_0x12be7dbf0;  alias, 1 drivers
v0x14be5f7f0_0 .net "c_add", 32 0, L_0x12be7d7f0;  1 drivers
v0x14be5f8d0_0 .net "c_sub", 32 0, L_0x12be7daf0;  1 drivers
v0x14be5f9e0_0 .net "op", 0 0, L_0x12be7a550;  alias, 1 drivers
L_0x12be7dbf0 .functor MUXZ 33, L_0x12be7daf0, L_0x12be7d7f0, L_0x12be7a550, C4<>;
S_0x14be5db80 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x14be5d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14be5dd50 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1300412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5e340_0 .net/2u *"_ivl_0", 0 0, L_0x1300412e8;  1 drivers
L_0x130041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5e400_0 .net/2u *"_ivl_4", 0 0, L_0x130041330;  1 drivers
v0x14be5e4a0_0 .net "a", 31 0, L_0x12be60180;  alias, 1 drivers
v0x14be5e550_0 .net "ain", 32 0, L_0x12be7d5b0;  1 drivers
v0x14be5e610_0 .net "b", 31 0, L_0x12be7d500;  alias, 1 drivers
v0x14be5e6e0_0 .net "bin", 32 0, L_0x12be7d6d0;  1 drivers
v0x14be5e790_0 .net "c", 32 0, L_0x12be7d7f0;  alias, 1 drivers
L_0x12be7d5b0 .concat [ 32 1 0 0], L_0x12be60180, L_0x1300412e8;
L_0x12be7d6d0 .concat [ 32 1 0 0], L_0x12be7d500, L_0x130041330;
S_0x14be5de60 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14be5db80;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14be5e030 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x14be5e140_0 .net "a", 32 0, L_0x12be7d5b0;  alias, 1 drivers
v0x14be5e200_0 .net "b", 32 0, L_0x12be7d6d0;  alias, 1 drivers
v0x14be5e2a0_0 .net "c", 32 0, L_0x12be7d7f0;  alias, 1 drivers
L_0x12be7d7f0 .arith/sum 33, L_0x12be7d5b0, L_0x12be7d6d0;
S_0x14be5e880 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x14be5d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14be5ea50 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x130041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5f090_0 .net/2u *"_ivl_0", 0 0, L_0x130041378;  1 drivers
L_0x1300413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be5f150_0 .net/2u *"_ivl_4", 0 0, L_0x1300413c0;  1 drivers
v0x14be5f1f0_0 .net "a", 31 0, L_0x12be60180;  alias, 1 drivers
v0x14be5f2c0_0 .net "ain", 32 0, L_0x12be7d8f0;  1 drivers
v0x14be5f370_0 .net "b", 31 0, L_0x12be7d500;  alias, 1 drivers
v0x14be5f480_0 .net "bin", 32 0, L_0x12be7d9d0;  1 drivers
v0x14be5f510_0 .net "c", 32 0, L_0x12be7daf0;  alias, 1 drivers
L_0x12be7d8f0 .concat [ 32 1 0 0], L_0x12be60180, L_0x130041378;
L_0x12be7d9d0 .concat [ 32 1 0 0], L_0x12be7d500, L_0x1300413c0;
S_0x14be5ebc0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14be5e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14be5ed80 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x14be5ee90_0 .net "a", 32 0, L_0x12be7d8f0;  alias, 1 drivers
v0x14be5ef50_0 .net "b", 32 0, L_0x12be7d9d0;  alias, 1 drivers
v0x14be5eff0_0 .net "c", 32 0, L_0x12be7daf0;  alias, 1 drivers
L_0x12be7daf0 .arith/sub 33, L_0x12be7d8f0, L_0x12be7d9d0;
S_0x14be5fa90 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14be5fc50 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x130041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be602a0_0 .net/2u *"_ivl_0", 0 0, L_0x130041d98;  1 drivers
L_0x130041de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be60360_0 .net/2u *"_ivl_4", 0 0, L_0x130041de0;  1 drivers
v0x14be60400_0 .net "a", 31 0, L_0x12be8d360;  1 drivers
v0x14be604b0_0 .net "ain", 32 0, L_0x12be8c6f0;  1 drivers
v0x14be60570_0 .net "b", 31 0, L_0x12be8cc90;  alias, 1 drivers
v0x14be60650_0 .net "bin", 32 0, L_0x12be8c810;  1 drivers
v0x14be606f0_0 .net "c", 32 0, L_0x12be8d260;  alias, 1 drivers
L_0x12be8c6f0 .concat [ 32 1 0 0], L_0x12be8d360, L_0x130041d98;
L_0x12be8c810 .concat [ 32 1 0 0], L_0x12be8cc90, L_0x130041de0;
S_0x14be5fdc0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14be5fa90;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14be5ff90 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x14be600a0_0 .net "a", 32 0, L_0x12be8c6f0;  alias, 1 drivers
v0x14be60160_0 .net "b", 32 0, L_0x12be8c810;  alias, 1 drivers
v0x14be60200_0 .net "c", 32 0, L_0x12be8d260;  alias, 1 drivers
L_0x12be8d260 .arith/sum 33, L_0x12be8c6f0, L_0x12be8c810;
S_0x14be607e0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x14be609a0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x14be609e0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x14be60a20 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12be622d0 .functor BUFZ 32, L_0x12be61e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12be62420 .functor NOT 32, L_0x12be622d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300405b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12be6c2c0 .functor XOR 1, L_0x12be62340, L_0x1300405b0, C4<0>, C4<0>;
v0x14be7f270_0 .net/2u *"_ivl_10", 0 0, L_0x1300405b0;  1 drivers
v0x14be7f320_0 .net *"_ivl_12", 0 0, L_0x12be6c2c0;  1 drivers
L_0x1300405f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14be7f3d0_0 .net/2u *"_ivl_16", 4 0, L_0x1300405f8;  1 drivers
v0x14be7f490_0 .net *"_ivl_18", 4 0, L_0x12be6c510;  1 drivers
v0x14be7f540_0 .net *"_ivl_23", 29 0, L_0x12be6dc00;  1 drivers
L_0x1300407a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be7f630_0 .net/2u *"_ivl_24", 1 0, L_0x1300407a8;  1 drivers
v0x14be7f6e0_0 .net *"_ivl_4", 31 0, L_0x12be62420;  1 drivers
v0x14be7f790_0 .net *"_ivl_9", 30 0, L_0x12be6c220;  1 drivers
v0x14be7f840_0 .net "exp", 1 0, L_0x12be6de00;  alias, 1 drivers
v0x14be7f950_0 .net "in", 31 0, L_0x12be61e80;  alias, 1 drivers
v0x14be7fa00_0 .net "k", 4 0, L_0x12be6c080;  1 drivers
v0x14be7faa0_0 .net "mant", 29 0, L_0x12be6df30;  alias, 1 drivers
v0x14be7fb50_0 .net "rc", 0 0, L_0x12be62340;  alias, 1 drivers
v0x14be7fbf0_0 .net "regime", 4 0, L_0x12be6c610;  alias, 1 drivers
v0x14be7fca0_0 .net "xin", 31 0, L_0x12be622d0;  1 drivers
v0x14be7fd50_0 .net "xin_r", 31 0, L_0x12be62490;  1 drivers
v0x14be7fe00_0 .net "xin_tmp", 31 0, L_0x12be6db10;  1 drivers
L_0x12be62340 .part L_0x12be622d0, 30, 1;
L_0x12be62490 .functor MUXZ 32, L_0x12be622d0, L_0x12be62420, L_0x12be62340, C4<>;
L_0x12be6c220 .part L_0x12be62490, 0, 31;
L_0x12be6c3b0 .concat [ 1 31 0 0], L_0x12be6c2c0, L_0x12be6c220;
L_0x12be6c510 .arith/sub 5, L_0x12be6c080, L_0x1300405f8;
L_0x12be6c610 .functor MUXZ 5, L_0x12be6c080, L_0x12be6c510, L_0x12be62340, C4<>;
L_0x12be6dc00 .part L_0x12be622d0, 0, 30;
L_0x12be6dce0 .concat [ 2 30 0 0], L_0x1300407a8, L_0x12be6dc00;
L_0x12be6de00 .part L_0x12be6db10, 30, 2;
L_0x12be6df30 .part L_0x12be6db10, 0, 30;
S_0x14be60c10 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14be607e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be60c10
v0x14be60ea0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x14be60ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be60ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x14be60ea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x14be60ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be60ea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x14be60f50 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14be607e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14be61120 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14be61160 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12be6db10 .functor BUFZ 32, L_0x12be6d590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130040760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be627e0_0 .net *"_ivl_11", 0 0, L_0x130040760;  1 drivers
v0x14be628a0_0 .net *"_ivl_6", 0 0, L_0x12be6d6b0;  1 drivers
v0x14be62950_0 .net *"_ivl_7", 31 0, L_0x12be6d810;  1 drivers
v0x14be62a10_0 .net *"_ivl_9", 30 0, L_0x12be6d750;  1 drivers
v0x14be62ac0_0 .net "a", 31 0, L_0x12be6dce0;  1 drivers
v0x14be62bb0_0 .net "b", 4 0, L_0x12be6c080;  alias, 1 drivers
v0x14be62c60_0 .net "c", 31 0, L_0x12be6db10;  alias, 1 drivers
v0x14be62d10 .array "tmp", 0 4;
v0x14be62d10_0 .net v0x14be62d10 0, 31 0, L_0x12be6d9b0; 1 drivers
v0x14be62d10_1 .net v0x14be62d10 1, 31 0, L_0x12be6c990; 1 drivers
v0x14be62d10_2 .net v0x14be62d10 2, 31 0, L_0x12be6ce10; 1 drivers
v0x14be62d10_3 .net v0x14be62d10 3, 31 0, L_0x12be6d1d0; 1 drivers
v0x14be62d10_4 .net v0x14be62d10 4, 31 0, L_0x12be6d590; 1 drivers
L_0x12be6c730 .part L_0x12be6c080, 1, 1;
L_0x12be6caf0 .part L_0x12be6c080, 2, 1;
L_0x12be6cf30 .part L_0x12be6c080, 3, 1;
L_0x12be6d2f0 .part L_0x12be6c080, 4, 1;
L_0x12be6d6b0 .part L_0x12be6c080, 0, 1;
L_0x12be6d750 .part L_0x12be6dce0, 0, 31;
L_0x12be6d810 .concat [ 1 31 0 0], L_0x130040760, L_0x12be6d750;
L_0x12be6d9b0 .functor MUXZ 32, L_0x12be6dce0, L_0x12be6d810, L_0x12be6d6b0, C4<>;
S_0x14be61350 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14be60f50;
 .timescale -9 -12;
P_0x14be61520 .param/l "i" 1 4 296, +C4<01>;
v0x14be615c0_0 .net *"_ivl_1", 0 0, L_0x12be6c730;  1 drivers
v0x14be61650_0 .net *"_ivl_3", 31 0, L_0x12be6c870;  1 drivers
v0x14be616e0_0 .net *"_ivl_5", 29 0, L_0x12be6c7d0;  1 drivers
L_0x130040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be61770_0 .net *"_ivl_7", 1 0, L_0x130040640;  1 drivers
L_0x12be6c7d0 .part L_0x12be6d9b0, 0, 30;
L_0x12be6c870 .concat [ 2 30 0 0], L_0x130040640, L_0x12be6c7d0;
L_0x12be6c990 .functor MUXZ 32, L_0x12be6d9b0, L_0x12be6c870, L_0x12be6c730, C4<>;
S_0x14be61810 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14be60f50;
 .timescale -9 -12;
P_0x14be619f0 .param/l "i" 1 4 296, +C4<010>;
v0x14be61a80_0 .net *"_ivl_1", 0 0, L_0x12be6caf0;  1 drivers
v0x14be61b30_0 .net *"_ivl_3", 31 0, L_0x12be6cd30;  1 drivers
v0x14be61be0_0 .net *"_ivl_5", 27 0, L_0x12be6cc90;  1 drivers
L_0x130040688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14be61ca0_0 .net *"_ivl_7", 3 0, L_0x130040688;  1 drivers
L_0x12be6cc90 .part L_0x12be6c990, 0, 28;
L_0x12be6cd30 .concat [ 4 28 0 0], L_0x130040688, L_0x12be6cc90;
L_0x12be6ce10 .functor MUXZ 32, L_0x12be6c990, L_0x12be6cd30, L_0x12be6caf0, C4<>;
S_0x14be61d50 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14be60f50;
 .timescale -9 -12;
P_0x14be61f40 .param/l "i" 1 4 296, +C4<011>;
v0x14be61fd0_0 .net *"_ivl_1", 0 0, L_0x12be6cf30;  1 drivers
v0x14be62080_0 .net *"_ivl_3", 31 0, L_0x12be6d0b0;  1 drivers
v0x14be62130_0 .net *"_ivl_5", 23 0, L_0x12be6cfd0;  1 drivers
L_0x1300406d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14be621f0_0 .net *"_ivl_7", 7 0, L_0x1300406d0;  1 drivers
L_0x12be6cfd0 .part L_0x12be6ce10, 0, 24;
L_0x12be6d0b0 .concat [ 8 24 0 0], L_0x1300406d0, L_0x12be6cfd0;
L_0x12be6d1d0 .functor MUXZ 32, L_0x12be6ce10, L_0x12be6d0b0, L_0x12be6cf30, C4<>;
S_0x14be622a0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14be60f50;
 .timescale -9 -12;
P_0x14be62470 .param/l "i" 1 4 296, +C4<0100>;
v0x14be62510_0 .net *"_ivl_1", 0 0, L_0x12be6d2f0;  1 drivers
v0x14be625c0_0 .net *"_ivl_3", 31 0, L_0x12be6d470;  1 drivers
v0x14be62670_0 .net *"_ivl_5", 15 0, L_0x12be6d390;  1 drivers
L_0x130040718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be62730_0 .net *"_ivl_7", 15 0, L_0x130040718;  1 drivers
L_0x12be6d390 .part L_0x12be6d1d0, 0, 16;
L_0x12be6d470 .concat [ 16 16 0 0], L_0x130040718, L_0x12be6d390;
L_0x12be6d590 .functor MUXZ 32, L_0x12be6d1d0, L_0x12be6d470, L_0x12be6d2f0, C4<>;
S_0x14be62e60 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14be607e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14be63020 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14be63060 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14be7f010_0 .net "in", 31 0, L_0x12be6c3b0;  1 drivers
v0x14be7f0e0_0 .net "out", 4 0, L_0x12be6c080;  alias, 1 drivers
v0x14be7f1b0_0 .net "vld", 0 0, L_0x12be6bdd0;  1 drivers
S_0x14be63210 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14be62e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be630e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14be63120 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x14be7ea90_0 .net "in", 31 0, L_0x12be6c3b0;  alias, 1 drivers
v0x14be7eb50_0 .net "out", 4 0, L_0x12be6c080;  alias, 1 drivers
v0x14be7ec10_0 .net "vld", 0 0, L_0x12be6bdd0;  alias, 1 drivers
L_0x12be670e0 .part L_0x12be6c3b0, 0, 16;
L_0x12be6bd30 .part L_0x12be6c3b0, 16, 16;
S_0x14be63590 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be63210;
 .timescale -9 -12;
L_0x12be6bdd0 .functor OR 1, L_0x12be66cd0, L_0x12be6b920, C4<0>, C4<0>;
L_0x130040568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be7e290_0 .net/2u *"_ivl_4", 0 0, L_0x130040568;  1 drivers
v0x14be7e350_0 .net *"_ivl_6", 4 0, L_0x12be6be80;  1 drivers
v0x14be7e3f0_0 .net *"_ivl_8", 4 0, L_0x12be6bf60;  1 drivers
v0x14be7e4a0_0 .net "out_h", 3 0, L_0x12be6bbd0;  1 drivers
v0x14be7e560_0 .net "out_l", 3 0, L_0x12be66f80;  1 drivers
v0x14be7e630_0 .net "out_vh", 0 0, L_0x12be6b920;  1 drivers
v0x14be7e6e0_0 .net "out_vl", 0 0, L_0x12be66cd0;  1 drivers
L_0x12be6be80 .concat [ 4 1 0 0], L_0x12be6bbd0, L_0x130040568;
L_0x12be6bf60 .concat [ 4 1 0 0], L_0x12be66f80, L_0x12be66cd0;
L_0x12be6c080 .functor MUXZ 5, L_0x12be6bf60, L_0x12be6be80, L_0x12be6b920, C4<>;
S_0x14be63760 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be63590;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be63420 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14be63460 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14be70a60_0 .net "in", 15 0, L_0x12be6bd30;  1 drivers
v0x14be70b20_0 .net "out", 3 0, L_0x12be6bbd0;  alias, 1 drivers
v0x14be70bd0_0 .net "vld", 0 0, L_0x12be6b920;  alias, 1 drivers
L_0x12be69470 .part L_0x12be6bd30, 0, 8;
L_0x12be6b840 .part L_0x12be6bd30, 8, 8;
S_0x14be63ae0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be63760;
 .timescale -9 -12;
L_0x12be6b920 .functor OR 1, L_0x12be69060, L_0x12be6b430, C4<0>, C4<0>;
L_0x130040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be70260_0 .net/2u *"_ivl_4", 0 0, L_0x130040520;  1 drivers
v0x14be70320_0 .net *"_ivl_6", 3 0, L_0x12be6b9d0;  1 drivers
v0x14be703c0_0 .net *"_ivl_8", 3 0, L_0x12be6bab0;  1 drivers
v0x14be70470_0 .net "out_h", 2 0, L_0x12be6b6e0;  1 drivers
v0x14be70530_0 .net "out_l", 2 0, L_0x12be69310;  1 drivers
v0x14be70600_0 .net "out_vh", 0 0, L_0x12be6b430;  1 drivers
v0x14be706b0_0 .net "out_vl", 0 0, L_0x12be69060;  1 drivers
L_0x12be6b9d0 .concat [ 3 1 0 0], L_0x12be6b6e0, L_0x130040520;
L_0x12be6bab0 .concat [ 3 1 0 0], L_0x12be69310, L_0x12be69060;
L_0x12be6bbd0 .functor MUXZ 4, L_0x12be6bab0, L_0x12be6b9d0, L_0x12be6b430, C4<>;
S_0x14be63cb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be63ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be63970 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be639b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be69cf0_0 .net "in", 7 0, L_0x12be6b840;  1 drivers
v0x14be69db0_0 .net "out", 2 0, L_0x12be6b6e0;  alias, 1 drivers
v0x14be69e60_0 .net "vld", 0 0, L_0x12be6b430;  alias, 1 drivers
L_0x12be6a3a0 .part L_0x12be6b840, 0, 4;
L_0x12be6b350 .part L_0x12be6b840, 4, 4;
S_0x14be64030 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be63cb0;
 .timescale -9 -12;
L_0x12be6b430 .functor OR 1, L_0x12be69f90, L_0x12be6aec0, C4<0>, C4<0>;
L_0x1300404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be694f0_0 .net/2u *"_ivl_4", 0 0, L_0x1300404d8;  1 drivers
v0x14be695b0_0 .net *"_ivl_6", 2 0, L_0x12be6b4e0;  1 drivers
v0x14be69650_0 .net *"_ivl_8", 2 0, L_0x12be6b5c0;  1 drivers
v0x14be69700_0 .net "out_h", 1 0, L_0x12be6b230;  1 drivers
v0x14be697c0_0 .net "out_l", 1 0, L_0x12be6a240;  1 drivers
v0x14be69890_0 .net "out_vh", 0 0, L_0x12be6aec0;  1 drivers
v0x14be69940_0 .net "out_vl", 0 0, L_0x12be69f90;  1 drivers
L_0x12be6b4e0 .concat [ 2 1 0 0], L_0x12be6b230, L_0x1300404d8;
L_0x12be6b5c0 .concat [ 2 1 0 0], L_0x12be6a240, L_0x12be69f90;
L_0x12be6b6e0 .functor MUXZ 3, L_0x12be6b5c0, L_0x12be6b4e0, L_0x12be6aec0, C4<>;
S_0x14be64200 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be64030;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be63ec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be63f00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be668e0_0 .net "in", 3 0, L_0x12be6b350;  1 drivers
v0x14be669a0_0 .net "out", 1 0, L_0x12be6b230;  alias, 1 drivers
v0x14be66a50_0 .net "vld", 0 0, L_0x12be6aec0;  alias, 1 drivers
L_0x12be6a880 .part L_0x12be6b350, 0, 2;
L_0x12be6ada0 .part L_0x12be6b350, 2, 2;
S_0x14be64580 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be64200;
 .timescale -9 -12;
L_0x12be6aec0 .functor OR 1, L_0x12be6a440, L_0x12be6a9a0, C4<0>, C4<0>;
L_0x130040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be660e0_0 .net/2u *"_ivl_4", 0 0, L_0x130040490;  1 drivers
v0x14be661a0_0 .net *"_ivl_6", 1 0, L_0x12be6b070;  1 drivers
v0x14be66240_0 .net *"_ivl_8", 1 0, L_0x12be6b110;  1 drivers
v0x14be662f0_0 .net "out_h", 0 0, L_0x12be6ac70;  1 drivers
v0x14be663b0_0 .net "out_l", 0 0, L_0x12be6a750;  1 drivers
v0x14be66480_0 .net "out_vh", 0 0, L_0x12be6a9a0;  1 drivers
v0x14be66530_0 .net "out_vl", 0 0, L_0x12be6a440;  1 drivers
L_0x12be6b070 .concat [ 1 1 0 0], L_0x12be6ac70, L_0x130040490;
L_0x12be6b110 .concat [ 1 1 0 0], L_0x12be6a750, L_0x12be6a440;
L_0x12be6b230 .functor MUXZ 2, L_0x12be6b110, L_0x12be6b070, L_0x12be6a9a0, C4<>;
S_0x14be64750 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be64580;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be64410 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be64450 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be65180_0 .net "in", 1 0, L_0x12be6ada0;  1 drivers
v0x14be65240_0 .net "out", 0 0, L_0x12be6ac70;  alias, 1 drivers
v0x14be652f0_0 .net "vld", 0 0, L_0x12be6a9a0;  alias, 1 drivers
L_0x12be6aa40 .part L_0x12be6ada0, 1, 1;
L_0x12be6abd0 .part L_0x12be6ada0, 0, 1;
S_0x14be64ad0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be64750;
 .timescale -9 -12;
L_0x12be6ab20 .functor NOT 1, L_0x12be6aa40, C4<0>, C4<0>, C4<0>;
L_0x12be6ac70 .functor AND 1, L_0x12be6ab20, L_0x12be6abd0, C4<1>, C4<1>;
v0x14be64ca0_0 .net *"_ivl_2", 0 0, L_0x12be6aa40;  1 drivers
v0x14be64d60_0 .net *"_ivl_3", 0 0, L_0x12be6ab20;  1 drivers
v0x14be64e00_0 .net *"_ivl_5", 0 0, L_0x12be6abd0;  1 drivers
L_0x12be6a9a0 .reduce/or L_0x12be6ada0;
S_0x14be64e90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be64750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be64e90
v0x14be650e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be650e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be650e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x14be650e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x14be650e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be650e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x14be653f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be64580;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be655c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be65600 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be65e70_0 .net "in", 1 0, L_0x12be6a880;  1 drivers
v0x14be65f30_0 .net "out", 0 0, L_0x12be6a750;  alias, 1 drivers
v0x14be65fe0_0 .net "vld", 0 0, L_0x12be6a440;  alias, 1 drivers
L_0x12be6a520 .part L_0x12be6a880, 1, 1;
L_0x12be6a6b0 .part L_0x12be6a880, 0, 1;
S_0x14be657d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be653f0;
 .timescale -9 -12;
L_0x12be6a600 .functor NOT 1, L_0x12be6a520, C4<0>, C4<0>, C4<0>;
L_0x12be6a750 .functor AND 1, L_0x12be6a600, L_0x12be6a6b0, C4<1>, C4<1>;
v0x14be65990_0 .net *"_ivl_2", 0 0, L_0x12be6a520;  1 drivers
v0x14be65a50_0 .net *"_ivl_3", 0 0, L_0x12be6a600;  1 drivers
v0x14be65af0_0 .net *"_ivl_5", 0 0, L_0x12be6a6b0;  1 drivers
L_0x12be6a440 .reduce/or L_0x12be6a880;
S_0x14be65b80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be653f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be65b80
v0x14be65dd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be65dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be65dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x14be65dd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x14be65dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be65dd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x14be665e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be64200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be665e0
v0x14be66830_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be66830_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be66830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x14be66830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x14be66830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be66830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x14be66b50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be64030;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be66d20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be66d60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be69280_0 .net "in", 3 0, L_0x12be6a3a0;  1 drivers
v0x14be69340_0 .net "out", 1 0, L_0x12be6a240;  alias, 1 drivers
v0x14be693f0_0 .net "vld", 0 0, L_0x12be69f90;  alias, 1 drivers
L_0x12be69950 .part L_0x12be6a3a0, 0, 2;
L_0x12be69e70 .part L_0x12be6a3a0, 2, 2;
S_0x14be66f30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be66b50;
 .timescale -9 -12;
L_0x12be69f90 .functor OR 1, L_0x12be69510, L_0x12be69a70, C4<0>, C4<0>;
L_0x130040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be68a80_0 .net/2u *"_ivl_4", 0 0, L_0x130040448;  1 drivers
v0x14be68b40_0 .net *"_ivl_6", 1 0, L_0x12be6a040;  1 drivers
v0x14be68be0_0 .net *"_ivl_8", 1 0, L_0x12be6a120;  1 drivers
v0x14be68c90_0 .net "out_h", 0 0, L_0x12be69d40;  1 drivers
v0x14be68d50_0 .net "out_l", 0 0, L_0x12be69820;  1 drivers
v0x14be68e20_0 .net "out_vh", 0 0, L_0x12be69a70;  1 drivers
v0x14be68ed0_0 .net "out_vl", 0 0, L_0x12be69510;  1 drivers
L_0x12be6a040 .concat [ 1 1 0 0], L_0x12be69d40, L_0x130040448;
L_0x12be6a120 .concat [ 1 1 0 0], L_0x12be69820, L_0x12be69510;
L_0x12be6a240 .functor MUXZ 2, L_0x12be6a120, L_0x12be6a040, L_0x12be69a70, C4<>;
S_0x14be670f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be66f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be66de0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be66e20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be67b20_0 .net "in", 1 0, L_0x12be69e70;  1 drivers
v0x14be67be0_0 .net "out", 0 0, L_0x12be69d40;  alias, 1 drivers
v0x14be67c90_0 .net "vld", 0 0, L_0x12be69a70;  alias, 1 drivers
L_0x12be69b10 .part L_0x12be69e70, 1, 1;
L_0x12be69ca0 .part L_0x12be69e70, 0, 1;
S_0x14be67470 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be670f0;
 .timescale -9 -12;
L_0x12be69bf0 .functor NOT 1, L_0x12be69b10, C4<0>, C4<0>, C4<0>;
L_0x12be69d40 .functor AND 1, L_0x12be69bf0, L_0x12be69ca0, C4<1>, C4<1>;
v0x14be67640_0 .net *"_ivl_2", 0 0, L_0x12be69b10;  1 drivers
v0x14be67700_0 .net *"_ivl_3", 0 0, L_0x12be69bf0;  1 drivers
v0x14be677a0_0 .net *"_ivl_5", 0 0, L_0x12be69ca0;  1 drivers
L_0x12be69a70 .reduce/or L_0x12be69e70;
S_0x14be67830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be670f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be67830
v0x14be67a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be67a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be67a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x14be67a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x14be67a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be67a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x14be67d90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be66f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be67f60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be67fa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be68810_0 .net "in", 1 0, L_0x12be69950;  1 drivers
v0x14be688d0_0 .net "out", 0 0, L_0x12be69820;  alias, 1 drivers
v0x14be68980_0 .net "vld", 0 0, L_0x12be69510;  alias, 1 drivers
L_0x12be695f0 .part L_0x12be69950, 1, 1;
L_0x12be69780 .part L_0x12be69950, 0, 1;
S_0x14be68170 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be67d90;
 .timescale -9 -12;
L_0x12be696d0 .functor NOT 1, L_0x12be695f0, C4<0>, C4<0>, C4<0>;
L_0x12be69820 .functor AND 1, L_0x12be696d0, L_0x12be69780, C4<1>, C4<1>;
v0x14be68330_0 .net *"_ivl_2", 0 0, L_0x12be695f0;  1 drivers
v0x14be683f0_0 .net *"_ivl_3", 0 0, L_0x12be696d0;  1 drivers
v0x14be68490_0 .net *"_ivl_5", 0 0, L_0x12be69780;  1 drivers
L_0x12be69510 .reduce/or L_0x12be69950;
S_0x14be68520 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be67d90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be68520
v0x14be68770_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be68770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be68770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x14be68770_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x14be68770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be68770_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x14be68f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be66b50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be68f80
v0x14be691d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be691d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be691d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x14be691d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x14be691d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be691d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x14be699f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be63cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be699f0
v0x14be69c40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be69c40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be69c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x14be69c40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x14be69c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be69c40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x14be69f60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be63ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be6a130 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be6a170 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be6fff0_0 .net "in", 7 0, L_0x12be69470;  1 drivers
v0x14be700b0_0 .net "out", 2 0, L_0x12be69310;  alias, 1 drivers
v0x14be70160_0 .net "vld", 0 0, L_0x12be69060;  alias, 1 drivers
L_0x12be68050 .part L_0x12be69470, 0, 4;
L_0x12be68f80 .part L_0x12be69470, 4, 4;
S_0x14be6a340 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be69f60;
 .timescale -9 -12;
L_0x12be69060 .functor OR 1, L_0x12be67c40, L_0x12be68b70, C4<0>, C4<0>;
L_0x130040400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be6f7f0_0 .net/2u *"_ivl_4", 0 0, L_0x130040400;  1 drivers
v0x14be6f8b0_0 .net *"_ivl_6", 2 0, L_0x12be69110;  1 drivers
v0x14be6f950_0 .net *"_ivl_8", 2 0, L_0x12be691f0;  1 drivers
v0x14be6fa00_0 .net "out_h", 1 0, L_0x12be68e20;  1 drivers
v0x14be6fac0_0 .net "out_l", 1 0, L_0x12be67ef0;  1 drivers
v0x14be6fb90_0 .net "out_vh", 0 0, L_0x12be68b70;  1 drivers
v0x14be6fc40_0 .net "out_vl", 0 0, L_0x12be67c40;  1 drivers
L_0x12be69110 .concat [ 2 1 0 0], L_0x12be68e20, L_0x130040400;
L_0x12be691f0 .concat [ 2 1 0 0], L_0x12be67ef0, L_0x12be67c40;
L_0x12be69310 .functor MUXZ 3, L_0x12be691f0, L_0x12be69110, L_0x12be68b70, C4<>;
S_0x14be6a500 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be6a340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be6a1f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be6a230 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be6cbe0_0 .net "in", 3 0, L_0x12be68f80;  1 drivers
v0x14be6cca0_0 .net "out", 1 0, L_0x12be68e20;  alias, 1 drivers
v0x14be6cd50_0 .net "vld", 0 0, L_0x12be68b70;  alias, 1 drivers
L_0x12be68530 .part L_0x12be68f80, 0, 2;
L_0x12be68a50 .part L_0x12be68f80, 2, 2;
S_0x14be6a880 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be6a500;
 .timescale -9 -12;
L_0x12be68b70 .functor OR 1, L_0x12be680f0, L_0x12be68650, C4<0>, C4<0>;
L_0x1300403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be6c3e0_0 .net/2u *"_ivl_4", 0 0, L_0x1300403b8;  1 drivers
v0x14be6c4a0_0 .net *"_ivl_6", 1 0, L_0x12be68c20;  1 drivers
v0x14be6c540_0 .net *"_ivl_8", 1 0, L_0x12be68d00;  1 drivers
v0x14be6c5f0_0 .net "out_h", 0 0, L_0x12be68920;  1 drivers
v0x14be6c6b0_0 .net "out_l", 0 0, L_0x12be68400;  1 drivers
v0x14be6c780_0 .net "out_vh", 0 0, L_0x12be68650;  1 drivers
v0x14be6c830_0 .net "out_vl", 0 0, L_0x12be680f0;  1 drivers
L_0x12be68c20 .concat [ 1 1 0 0], L_0x12be68920, L_0x1300403b8;
L_0x12be68d00 .concat [ 1 1 0 0], L_0x12be68400, L_0x12be680f0;
L_0x12be68e20 .functor MUXZ 2, L_0x12be68d00, L_0x12be68c20, L_0x12be68650, C4<>;
S_0x14be6aa50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be6a880;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be6a710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be6a750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be6b480_0 .net "in", 1 0, L_0x12be68a50;  1 drivers
v0x14be6b540_0 .net "out", 0 0, L_0x12be68920;  alias, 1 drivers
v0x14be6b5f0_0 .net "vld", 0 0, L_0x12be68650;  alias, 1 drivers
L_0x12be686f0 .part L_0x12be68a50, 1, 1;
L_0x12be68880 .part L_0x12be68a50, 0, 1;
S_0x14be6add0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be6aa50;
 .timescale -9 -12;
L_0x12be687d0 .functor NOT 1, L_0x12be686f0, C4<0>, C4<0>, C4<0>;
L_0x12be68920 .functor AND 1, L_0x12be687d0, L_0x12be68880, C4<1>, C4<1>;
v0x14be6afa0_0 .net *"_ivl_2", 0 0, L_0x12be686f0;  1 drivers
v0x14be6b060_0 .net *"_ivl_3", 0 0, L_0x12be687d0;  1 drivers
v0x14be6b100_0 .net *"_ivl_5", 0 0, L_0x12be68880;  1 drivers
L_0x12be68650 .reduce/or L_0x12be68a50;
S_0x14be6b190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be6aa50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be6b190
v0x14be6b3e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be6b3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be6b3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x14be6b3e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x14be6b3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be6b3e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x14be6b6f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be6a880;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be6b8c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be6b900 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be6c170_0 .net "in", 1 0, L_0x12be68530;  1 drivers
v0x14be6c230_0 .net "out", 0 0, L_0x12be68400;  alias, 1 drivers
v0x14be6c2e0_0 .net "vld", 0 0, L_0x12be680f0;  alias, 1 drivers
L_0x12be681d0 .part L_0x12be68530, 1, 1;
L_0x12be68360 .part L_0x12be68530, 0, 1;
S_0x14be6bad0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be6b6f0;
 .timescale -9 -12;
L_0x12be682b0 .functor NOT 1, L_0x12be681d0, C4<0>, C4<0>, C4<0>;
L_0x12be68400 .functor AND 1, L_0x12be682b0, L_0x12be68360, C4<1>, C4<1>;
v0x14be6bc90_0 .net *"_ivl_2", 0 0, L_0x12be681d0;  1 drivers
v0x14be6bd50_0 .net *"_ivl_3", 0 0, L_0x12be682b0;  1 drivers
v0x14be6bdf0_0 .net *"_ivl_5", 0 0, L_0x12be68360;  1 drivers
L_0x12be680f0 .reduce/or L_0x12be68530;
S_0x14be6be80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be6b6f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be6be80
v0x14be6c0d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be6c0d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be6c0d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x14be6c0d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x14be6c0d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be6c0d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x14be6c8e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be6a500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be6c8e0
v0x14be6cb30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be6cb30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be6cb30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x14be6cb30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x14be6cb30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be6cb30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x14be6ce50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be6a340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be6d020 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be6d060 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be6f580_0 .net "in", 3 0, L_0x12be68050;  1 drivers
v0x14be6f640_0 .net "out", 1 0, L_0x12be67ef0;  alias, 1 drivers
v0x14be6f6f0_0 .net "vld", 0 0, L_0x12be67c40;  alias, 1 drivers
L_0x12be67600 .part L_0x12be68050, 0, 2;
L_0x12be67b20 .part L_0x12be68050, 2, 2;
S_0x14be6d230 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be6ce50;
 .timescale -9 -12;
L_0x12be67c40 .functor OR 1, L_0x12be671c0, L_0x12be67720, C4<0>, C4<0>;
L_0x130040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be6ed80_0 .net/2u *"_ivl_4", 0 0, L_0x130040370;  1 drivers
v0x14be6ee40_0 .net *"_ivl_6", 1 0, L_0x12be67cf0;  1 drivers
v0x14be6eee0_0 .net *"_ivl_8", 1 0, L_0x12be67dd0;  1 drivers
v0x14be6ef90_0 .net "out_h", 0 0, L_0x12be679f0;  1 drivers
v0x14be6f050_0 .net "out_l", 0 0, L_0x12be674d0;  1 drivers
v0x14be6f120_0 .net "out_vh", 0 0, L_0x12be67720;  1 drivers
v0x14be6f1d0_0 .net "out_vl", 0 0, L_0x12be671c0;  1 drivers
L_0x12be67cf0 .concat [ 1 1 0 0], L_0x12be679f0, L_0x130040370;
L_0x12be67dd0 .concat [ 1 1 0 0], L_0x12be674d0, L_0x12be671c0;
L_0x12be67ef0 .functor MUXZ 2, L_0x12be67dd0, L_0x12be67cf0, L_0x12be67720, C4<>;
S_0x14be6d3f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be6d230;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be6d0e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be6d120 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be6de20_0 .net "in", 1 0, L_0x12be67b20;  1 drivers
v0x14be6dee0_0 .net "out", 0 0, L_0x12be679f0;  alias, 1 drivers
v0x14be6df90_0 .net "vld", 0 0, L_0x12be67720;  alias, 1 drivers
L_0x12be677c0 .part L_0x12be67b20, 1, 1;
L_0x12be67950 .part L_0x12be67b20, 0, 1;
S_0x14be6d770 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be6d3f0;
 .timescale -9 -12;
L_0x12be678a0 .functor NOT 1, L_0x12be677c0, C4<0>, C4<0>, C4<0>;
L_0x12be679f0 .functor AND 1, L_0x12be678a0, L_0x12be67950, C4<1>, C4<1>;
v0x14be6d940_0 .net *"_ivl_2", 0 0, L_0x12be677c0;  1 drivers
v0x14be6da00_0 .net *"_ivl_3", 0 0, L_0x12be678a0;  1 drivers
v0x14be6daa0_0 .net *"_ivl_5", 0 0, L_0x12be67950;  1 drivers
L_0x12be67720 .reduce/or L_0x12be67b20;
S_0x14be6db30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be6d3f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be6db30
v0x14be6dd80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be6dd80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be6dd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x14be6dd80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x14be6dd80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be6dd80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x14be6e090 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be6d230;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be6e260 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be6e2a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be6eb10_0 .net "in", 1 0, L_0x12be67600;  1 drivers
v0x14be6ebd0_0 .net "out", 0 0, L_0x12be674d0;  alias, 1 drivers
v0x14be6ec80_0 .net "vld", 0 0, L_0x12be671c0;  alias, 1 drivers
L_0x12be672a0 .part L_0x12be67600, 1, 1;
L_0x12be67430 .part L_0x12be67600, 0, 1;
S_0x14be6e470 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be6e090;
 .timescale -9 -12;
L_0x12be67380 .functor NOT 1, L_0x12be672a0, C4<0>, C4<0>, C4<0>;
L_0x12be674d0 .functor AND 1, L_0x12be67380, L_0x12be67430, C4<1>, C4<1>;
v0x14be6e630_0 .net *"_ivl_2", 0 0, L_0x12be672a0;  1 drivers
v0x14be6e6f0_0 .net *"_ivl_3", 0 0, L_0x12be67380;  1 drivers
v0x14be6e790_0 .net *"_ivl_5", 0 0, L_0x12be67430;  1 drivers
L_0x12be671c0 .reduce/or L_0x12be67600;
S_0x14be6e820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be6e090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be6e820
v0x14be6ea70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be6ea70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be6ea70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x14be6ea70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x14be6ea70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be6ea70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x14be6f280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be6ce50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be6f280
v0x14be6f4d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be6f4d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be6f4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x14be6f4d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x14be6f4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be6f4d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x14be6fcf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be69f60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be6fcf0
v0x14be6ff40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be6ff40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be6ff40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x14be6ff40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x14be6ff40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be6ff40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x14be70760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be63760;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be70760
v0x14be709b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14be709b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be709b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x14be709b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x14be709b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be709b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x14be70cd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be63590;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be70ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14be70ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14be7e020_0 .net "in", 15 0, L_0x12be670e0;  1 drivers
v0x14be7e0e0_0 .net "out", 3 0, L_0x12be66f80;  alias, 1 drivers
v0x14be7e190_0 .net "vld", 0 0, L_0x12be66cd0;  alias, 1 drivers
L_0x12be64860 .part L_0x12be670e0, 0, 8;
L_0x12be66bf0 .part L_0x12be670e0, 8, 8;
S_0x14be710b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be70cd0;
 .timescale -9 -12;
L_0x12be66cd0 .functor OR 1, L_0x12be64450, L_0x12be667e0, C4<0>, C4<0>;
L_0x130040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be7d820_0 .net/2u *"_ivl_4", 0 0, L_0x130040328;  1 drivers
v0x14be7d8e0_0 .net *"_ivl_6", 3 0, L_0x12be66d80;  1 drivers
v0x14be7d980_0 .net *"_ivl_8", 3 0, L_0x12be66e60;  1 drivers
v0x14be7da30_0 .net "out_h", 2 0, L_0x12be66a90;  1 drivers
v0x14be7daf0_0 .net "out_l", 2 0, L_0x12be64700;  1 drivers
v0x14be7dbc0_0 .net "out_vh", 0 0, L_0x12be667e0;  1 drivers
v0x14be7dc70_0 .net "out_vl", 0 0, L_0x12be64450;  1 drivers
L_0x12be66d80 .concat [ 3 1 0 0], L_0x12be66a90, L_0x130040328;
L_0x12be66e60 .concat [ 3 1 0 0], L_0x12be64700, L_0x12be64450;
L_0x12be66f80 .functor MUXZ 4, L_0x12be66e60, L_0x12be66d80, L_0x12be667e0, C4<>;
S_0x14be71270 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be710b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be70f60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be70fa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be772b0_0 .net "in", 7 0, L_0x12be66bf0;  1 drivers
v0x14be77370_0 .net "out", 2 0, L_0x12be66a90;  alias, 1 drivers
v0x14be77420_0 .net "vld", 0 0, L_0x12be667e0;  alias, 1 drivers
L_0x12be657d0 .part L_0x12be66bf0, 0, 4;
L_0x12be66700 .part L_0x12be66bf0, 4, 4;
S_0x14be715f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be71270;
 .timescale -9 -12;
L_0x12be667e0 .functor OR 1, L_0x12be65380, L_0x12be662f0, C4<0>, C4<0>;
L_0x1300402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be76ab0_0 .net/2u *"_ivl_4", 0 0, L_0x1300402e0;  1 drivers
v0x14be76b70_0 .net *"_ivl_6", 2 0, L_0x12be66890;  1 drivers
v0x14be76c10_0 .net *"_ivl_8", 2 0, L_0x12be66970;  1 drivers
v0x14be76cc0_0 .net "out_h", 1 0, L_0x12be665a0;  1 drivers
v0x14be76d80_0 .net "out_l", 1 0, L_0x12be65670;  1 drivers
v0x14be76e50_0 .net "out_vh", 0 0, L_0x12be662f0;  1 drivers
v0x14be76f00_0 .net "out_vl", 0 0, L_0x12be65380;  1 drivers
L_0x12be66890 .concat [ 2 1 0 0], L_0x12be665a0, L_0x1300402e0;
L_0x12be66970 .concat [ 2 1 0 0], L_0x12be65670, L_0x12be65380;
L_0x12be66a90 .functor MUXZ 3, L_0x12be66970, L_0x12be66890, L_0x12be662f0, C4<>;
S_0x14be717c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be715f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be71480 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be714c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be73ea0_0 .net "in", 3 0, L_0x12be66700;  1 drivers
v0x14be73f60_0 .net "out", 1 0, L_0x12be665a0;  alias, 1 drivers
v0x14be74010_0 .net "vld", 0 0, L_0x12be662f0;  alias, 1 drivers
L_0x12be65cb0 .part L_0x12be66700, 0, 2;
L_0x12be661d0 .part L_0x12be66700, 2, 2;
S_0x14be71b40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be717c0;
 .timescale -9 -12;
L_0x12be662f0 .functor OR 1, L_0x12be65870, L_0x12be65dd0, C4<0>, C4<0>;
L_0x130040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be736a0_0 .net/2u *"_ivl_4", 0 0, L_0x130040298;  1 drivers
v0x14be73760_0 .net *"_ivl_6", 1 0, L_0x12be663a0;  1 drivers
v0x14be73800_0 .net *"_ivl_8", 1 0, L_0x12be66480;  1 drivers
v0x14be738b0_0 .net "out_h", 0 0, L_0x12be660a0;  1 drivers
v0x14be73970_0 .net "out_l", 0 0, L_0x12be65b80;  1 drivers
v0x14be73a40_0 .net "out_vh", 0 0, L_0x12be65dd0;  1 drivers
v0x14be73af0_0 .net "out_vl", 0 0, L_0x12be65870;  1 drivers
L_0x12be663a0 .concat [ 1 1 0 0], L_0x12be660a0, L_0x130040298;
L_0x12be66480 .concat [ 1 1 0 0], L_0x12be65b80, L_0x12be65870;
L_0x12be665a0 .functor MUXZ 2, L_0x12be66480, L_0x12be663a0, L_0x12be65dd0, C4<>;
S_0x14be71d10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be71b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be719d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be71a10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be72740_0 .net "in", 1 0, L_0x12be661d0;  1 drivers
v0x14be72800_0 .net "out", 0 0, L_0x12be660a0;  alias, 1 drivers
v0x14be728b0_0 .net "vld", 0 0, L_0x12be65dd0;  alias, 1 drivers
L_0x12be65e70 .part L_0x12be661d0, 1, 1;
L_0x12be66000 .part L_0x12be661d0, 0, 1;
S_0x14be72090 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be71d10;
 .timescale -9 -12;
L_0x12be65f50 .functor NOT 1, L_0x12be65e70, C4<0>, C4<0>, C4<0>;
L_0x12be660a0 .functor AND 1, L_0x12be65f50, L_0x12be66000, C4<1>, C4<1>;
v0x14be72260_0 .net *"_ivl_2", 0 0, L_0x12be65e70;  1 drivers
v0x14be72320_0 .net *"_ivl_3", 0 0, L_0x12be65f50;  1 drivers
v0x14be723c0_0 .net *"_ivl_5", 0 0, L_0x12be66000;  1 drivers
L_0x12be65dd0 .reduce/or L_0x12be661d0;
S_0x14be72450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be71d10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be72450
v0x14be726a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be726a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be726a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x14be726a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x14be726a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be726a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x14be729b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be71b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be72b80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be72bc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be73430_0 .net "in", 1 0, L_0x12be65cb0;  1 drivers
v0x14be734f0_0 .net "out", 0 0, L_0x12be65b80;  alias, 1 drivers
v0x14be735a0_0 .net "vld", 0 0, L_0x12be65870;  alias, 1 drivers
L_0x12be65950 .part L_0x12be65cb0, 1, 1;
L_0x12be65ae0 .part L_0x12be65cb0, 0, 1;
S_0x14be72d90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be729b0;
 .timescale -9 -12;
L_0x12be65a30 .functor NOT 1, L_0x12be65950, C4<0>, C4<0>, C4<0>;
L_0x12be65b80 .functor AND 1, L_0x12be65a30, L_0x12be65ae0, C4<1>, C4<1>;
v0x14be72f50_0 .net *"_ivl_2", 0 0, L_0x12be65950;  1 drivers
v0x14be73010_0 .net *"_ivl_3", 0 0, L_0x12be65a30;  1 drivers
v0x14be730b0_0 .net *"_ivl_5", 0 0, L_0x12be65ae0;  1 drivers
L_0x12be65870 .reduce/or L_0x12be65cb0;
S_0x14be73140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be729b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be73140
v0x14be73390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be73390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be73390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x14be73390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x14be73390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be73390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x14be73ba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be717c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be73ba0
v0x14be73df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be73df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be73df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x14be73df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x14be73df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be73df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x14be74110 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be715f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be742e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be74320 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be76840_0 .net "in", 3 0, L_0x12be657d0;  1 drivers
v0x14be76900_0 .net "out", 1 0, L_0x12be65670;  alias, 1 drivers
v0x14be769b0_0 .net "vld", 0 0, L_0x12be65380;  alias, 1 drivers
L_0x12be64d40 .part L_0x12be657d0, 0, 2;
L_0x12be65260 .part L_0x12be657d0, 2, 2;
S_0x14be744f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be74110;
 .timescale -9 -12;
L_0x12be65380 .functor OR 1, L_0x12be64900, L_0x12be64e60, C4<0>, C4<0>;
L_0x130040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be76040_0 .net/2u *"_ivl_4", 0 0, L_0x130040250;  1 drivers
v0x14be76100_0 .net *"_ivl_6", 1 0, L_0x12be654b0;  1 drivers
v0x14be761a0_0 .net *"_ivl_8", 1 0, L_0x12be65550;  1 drivers
v0x14be76250_0 .net "out_h", 0 0, L_0x12be65130;  1 drivers
v0x14be76310_0 .net "out_l", 0 0, L_0x12be64c10;  1 drivers
v0x14be763e0_0 .net "out_vh", 0 0, L_0x12be64e60;  1 drivers
v0x14be76490_0 .net "out_vl", 0 0, L_0x12be64900;  1 drivers
L_0x12be654b0 .concat [ 1 1 0 0], L_0x12be65130, L_0x130040250;
L_0x12be65550 .concat [ 1 1 0 0], L_0x12be64c10, L_0x12be64900;
L_0x12be65670 .functor MUXZ 2, L_0x12be65550, L_0x12be654b0, L_0x12be64e60, C4<>;
S_0x14be746b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be744f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be743a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be743e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be750e0_0 .net "in", 1 0, L_0x12be65260;  1 drivers
v0x14be751a0_0 .net "out", 0 0, L_0x12be65130;  alias, 1 drivers
v0x14be75250_0 .net "vld", 0 0, L_0x12be64e60;  alias, 1 drivers
L_0x12be64f00 .part L_0x12be65260, 1, 1;
L_0x12be65090 .part L_0x12be65260, 0, 1;
S_0x14be74a30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be746b0;
 .timescale -9 -12;
L_0x12be64fe0 .functor NOT 1, L_0x12be64f00, C4<0>, C4<0>, C4<0>;
L_0x12be65130 .functor AND 1, L_0x12be64fe0, L_0x12be65090, C4<1>, C4<1>;
v0x14be74c00_0 .net *"_ivl_2", 0 0, L_0x12be64f00;  1 drivers
v0x14be74cc0_0 .net *"_ivl_3", 0 0, L_0x12be64fe0;  1 drivers
v0x14be74d60_0 .net *"_ivl_5", 0 0, L_0x12be65090;  1 drivers
L_0x12be64e60 .reduce/or L_0x12be65260;
S_0x14be74df0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be746b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be74df0
v0x14be75040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be75040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be75040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x14be75040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x14be75040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be75040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x14be75350 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be744f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be75520 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be75560 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be75dd0_0 .net "in", 1 0, L_0x12be64d40;  1 drivers
v0x14be75e90_0 .net "out", 0 0, L_0x12be64c10;  alias, 1 drivers
v0x14be75f40_0 .net "vld", 0 0, L_0x12be64900;  alias, 1 drivers
L_0x12be649e0 .part L_0x12be64d40, 1, 1;
L_0x12be64b70 .part L_0x12be64d40, 0, 1;
S_0x14be75730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be75350;
 .timescale -9 -12;
L_0x12be64ac0 .functor NOT 1, L_0x12be649e0, C4<0>, C4<0>, C4<0>;
L_0x12be64c10 .functor AND 1, L_0x12be64ac0, L_0x12be64b70, C4<1>, C4<1>;
v0x14be758f0_0 .net *"_ivl_2", 0 0, L_0x12be649e0;  1 drivers
v0x14be759b0_0 .net *"_ivl_3", 0 0, L_0x12be64ac0;  1 drivers
v0x14be75a50_0 .net *"_ivl_5", 0 0, L_0x12be64b70;  1 drivers
L_0x12be64900 .reduce/or L_0x12be64d40;
S_0x14be75ae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be75350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be75ae0
v0x14be75d30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be75d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be75d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x14be75d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x14be75d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be75d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x14be76540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be74110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be76540
v0x14be76790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be76790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be76790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x14be76790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x14be76790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be76790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x14be76fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be71270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be76fb0
v0x14be77200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be77200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be77200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x14be77200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x14be77200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be77200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x14be77520 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be710b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be776f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be77730 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be7d5b0_0 .net "in", 7 0, L_0x12be64860;  1 drivers
v0x14be7d670_0 .net "out", 2 0, L_0x12be64700;  alias, 1 drivers
v0x14be7d720_0 .net "vld", 0 0, L_0x12be64450;  alias, 1 drivers
L_0x12be63440 .part L_0x12be64860, 0, 4;
L_0x12be64370 .part L_0x12be64860, 4, 4;
S_0x14be77900 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be77520;
 .timescale -9 -12;
L_0x12be64450 .functor OR 1, L_0x12be63030, L_0x12be63f60, C4<0>, C4<0>;
L_0x130040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be7cdb0_0 .net/2u *"_ivl_4", 0 0, L_0x130040208;  1 drivers
v0x14be7ce70_0 .net *"_ivl_6", 2 0, L_0x12be64500;  1 drivers
v0x14be7cf10_0 .net *"_ivl_8", 2 0, L_0x12be645e0;  1 drivers
v0x14be7cfc0_0 .net "out_h", 1 0, L_0x12be64210;  1 drivers
v0x14be7d080_0 .net "out_l", 1 0, L_0x12be632e0;  1 drivers
v0x14be7d150_0 .net "out_vh", 0 0, L_0x12be63f60;  1 drivers
v0x14be7d200_0 .net "out_vl", 0 0, L_0x12be63030;  1 drivers
L_0x12be64500 .concat [ 2 1 0 0], L_0x12be64210, L_0x130040208;
L_0x12be645e0 .concat [ 2 1 0 0], L_0x12be632e0, L_0x12be63030;
L_0x12be64700 .functor MUXZ 3, L_0x12be645e0, L_0x12be64500, L_0x12be63f60, C4<>;
S_0x14be77ac0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be77900;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be777b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be777f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be7a1a0_0 .net "in", 3 0, L_0x12be64370;  1 drivers
v0x14be7a260_0 .net "out", 1 0, L_0x12be64210;  alias, 1 drivers
v0x14be7a310_0 .net "vld", 0 0, L_0x12be63f60;  alias, 1 drivers
L_0x12be63920 .part L_0x12be64370, 0, 2;
L_0x12be63e40 .part L_0x12be64370, 2, 2;
S_0x14be77e40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be77ac0;
 .timescale -9 -12;
L_0x12be63f60 .functor OR 1, L_0x12be634e0, L_0x12be63a40, C4<0>, C4<0>;
L_0x1300401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be799a0_0 .net/2u *"_ivl_4", 0 0, L_0x1300401c0;  1 drivers
v0x14be79a60_0 .net *"_ivl_6", 1 0, L_0x12be64010;  1 drivers
v0x14be79b00_0 .net *"_ivl_8", 1 0, L_0x12be640f0;  1 drivers
v0x14be79bb0_0 .net "out_h", 0 0, L_0x12be63d10;  1 drivers
v0x14be79c70_0 .net "out_l", 0 0, L_0x12be637f0;  1 drivers
v0x14be79d40_0 .net "out_vh", 0 0, L_0x12be63a40;  1 drivers
v0x14be79df0_0 .net "out_vl", 0 0, L_0x12be634e0;  1 drivers
L_0x12be64010 .concat [ 1 1 0 0], L_0x12be63d10, L_0x1300401c0;
L_0x12be640f0 .concat [ 1 1 0 0], L_0x12be637f0, L_0x12be634e0;
L_0x12be64210 .functor MUXZ 2, L_0x12be640f0, L_0x12be64010, L_0x12be63a40, C4<>;
S_0x14be78010 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be77e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be77cd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be77d10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be78a40_0 .net "in", 1 0, L_0x12be63e40;  1 drivers
v0x14be78b00_0 .net "out", 0 0, L_0x12be63d10;  alias, 1 drivers
v0x14be78bb0_0 .net "vld", 0 0, L_0x12be63a40;  alias, 1 drivers
L_0x12be63ae0 .part L_0x12be63e40, 1, 1;
L_0x12be63c70 .part L_0x12be63e40, 0, 1;
S_0x14be78390 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be78010;
 .timescale -9 -12;
L_0x12be63bc0 .functor NOT 1, L_0x12be63ae0, C4<0>, C4<0>, C4<0>;
L_0x12be63d10 .functor AND 1, L_0x12be63bc0, L_0x12be63c70, C4<1>, C4<1>;
v0x14be78560_0 .net *"_ivl_2", 0 0, L_0x12be63ae0;  1 drivers
v0x14be78620_0 .net *"_ivl_3", 0 0, L_0x12be63bc0;  1 drivers
v0x14be786c0_0 .net *"_ivl_5", 0 0, L_0x12be63c70;  1 drivers
L_0x12be63a40 .reduce/or L_0x12be63e40;
S_0x14be78750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be78010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be78750
v0x14be789a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be789a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be789a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x14be789a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x14be789a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be789a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x14be78cb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be77e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be78e80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be78ec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be79730_0 .net "in", 1 0, L_0x12be63920;  1 drivers
v0x14be797f0_0 .net "out", 0 0, L_0x12be637f0;  alias, 1 drivers
v0x14be798a0_0 .net "vld", 0 0, L_0x12be634e0;  alias, 1 drivers
L_0x12be635c0 .part L_0x12be63920, 1, 1;
L_0x12be63750 .part L_0x12be63920, 0, 1;
S_0x14be79090 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be78cb0;
 .timescale -9 -12;
L_0x12be636a0 .functor NOT 1, L_0x12be635c0, C4<0>, C4<0>, C4<0>;
L_0x12be637f0 .functor AND 1, L_0x12be636a0, L_0x12be63750, C4<1>, C4<1>;
v0x14be79250_0 .net *"_ivl_2", 0 0, L_0x12be635c0;  1 drivers
v0x14be79310_0 .net *"_ivl_3", 0 0, L_0x12be636a0;  1 drivers
v0x14be793b0_0 .net *"_ivl_5", 0 0, L_0x12be63750;  1 drivers
L_0x12be634e0 .reduce/or L_0x12be63920;
S_0x14be79440 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be78cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be79440
v0x14be79690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be79690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be79690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x14be79690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x14be79690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be79690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x14be79ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be77ac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be79ea0
v0x14be7a0f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be7a0f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7a0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x14be7a0f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x14be7a0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7a0f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x14be7a410 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be77900;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be7a5e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be7a620 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be7cb40_0 .net "in", 3 0, L_0x12be63440;  1 drivers
v0x14be7cc00_0 .net "out", 1 0, L_0x12be632e0;  alias, 1 drivers
v0x14be7ccb0_0 .net "vld", 0 0, L_0x12be63030;  alias, 1 drivers
L_0x12be629f0 .part L_0x12be63440, 0, 2;
L_0x12be62f10 .part L_0x12be63440, 2, 2;
S_0x14be7a7f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be7a410;
 .timescale -9 -12;
L_0x12be63030 .functor OR 1, L_0x12be625b0, L_0x12be62b10, C4<0>, C4<0>;
L_0x130040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be7c340_0 .net/2u *"_ivl_4", 0 0, L_0x130040178;  1 drivers
v0x14be7c400_0 .net *"_ivl_6", 1 0, L_0x12be630e0;  1 drivers
v0x14be7c4a0_0 .net *"_ivl_8", 1 0, L_0x12be631c0;  1 drivers
v0x14be7c550_0 .net "out_h", 0 0, L_0x12be62de0;  1 drivers
v0x14be7c610_0 .net "out_l", 0 0, L_0x12be628c0;  1 drivers
v0x14be7c6e0_0 .net "out_vh", 0 0, L_0x12be62b10;  1 drivers
v0x14be7c790_0 .net "out_vl", 0 0, L_0x12be625b0;  1 drivers
L_0x12be630e0 .concat [ 1 1 0 0], L_0x12be62de0, L_0x130040178;
L_0x12be631c0 .concat [ 1 1 0 0], L_0x12be628c0, L_0x12be625b0;
L_0x12be632e0 .functor MUXZ 2, L_0x12be631c0, L_0x12be630e0, L_0x12be62b10, C4<>;
S_0x14be7a9b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be7a7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be7a6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be7a6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be7b3e0_0 .net "in", 1 0, L_0x12be62f10;  1 drivers
v0x14be7b4a0_0 .net "out", 0 0, L_0x12be62de0;  alias, 1 drivers
v0x14be7b550_0 .net "vld", 0 0, L_0x12be62b10;  alias, 1 drivers
L_0x12be62bb0 .part L_0x12be62f10, 1, 1;
L_0x12be62d40 .part L_0x12be62f10, 0, 1;
S_0x14be7ad30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be7a9b0;
 .timescale -9 -12;
L_0x12be62c90 .functor NOT 1, L_0x12be62bb0, C4<0>, C4<0>, C4<0>;
L_0x12be62de0 .functor AND 1, L_0x12be62c90, L_0x12be62d40, C4<1>, C4<1>;
v0x14be7af00_0 .net *"_ivl_2", 0 0, L_0x12be62bb0;  1 drivers
v0x14be7afc0_0 .net *"_ivl_3", 0 0, L_0x12be62c90;  1 drivers
v0x14be7b060_0 .net *"_ivl_5", 0 0, L_0x12be62d40;  1 drivers
L_0x12be62b10 .reduce/or L_0x12be62f10;
S_0x14be7b0f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be7a9b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be7b0f0
v0x14be7b340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be7b340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7b340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x14be7b340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x14be7b340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7b340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x14be7b650 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be7a7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be7b820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be7b860 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be7c0d0_0 .net "in", 1 0, L_0x12be629f0;  1 drivers
v0x14be7c190_0 .net "out", 0 0, L_0x12be628c0;  alias, 1 drivers
v0x14be7c240_0 .net "vld", 0 0, L_0x12be625b0;  alias, 1 drivers
L_0x12be62690 .part L_0x12be629f0, 1, 1;
L_0x12be62820 .part L_0x12be629f0, 0, 1;
S_0x14be7ba30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be7b650;
 .timescale -9 -12;
L_0x12be62770 .functor NOT 1, L_0x12be62690, C4<0>, C4<0>, C4<0>;
L_0x12be628c0 .functor AND 1, L_0x12be62770, L_0x12be62820, C4<1>, C4<1>;
v0x14be7bbf0_0 .net *"_ivl_2", 0 0, L_0x12be62690;  1 drivers
v0x14be7bcb0_0 .net *"_ivl_3", 0 0, L_0x12be62770;  1 drivers
v0x14be7bd50_0 .net *"_ivl_5", 0 0, L_0x12be62820;  1 drivers
L_0x12be625b0 .reduce/or L_0x12be629f0;
S_0x14be7bde0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be7b650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be7bde0
v0x14be7c030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be7c030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7c030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x14be7c030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x14be7c030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7c030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x14be7c840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be7a410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be7c840
v0x14be7ca90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be7ca90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7ca90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x14be7ca90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x14be7ca90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7ca90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x14be7d2b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be77520;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be7d2b0
v0x14be7d500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be7d500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7d500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x14be7d500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x14be7d500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7d500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x14be7dd20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be70cd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be7dd20
v0x14be7df70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14be7df70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7df70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x14be7df70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x14be7df70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7df70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x14be7e790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be63210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be7e790
v0x14be7e9e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x14be7e9e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7e9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x14be7e9e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x14be7e9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7e9e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x14be7ed00 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14be62e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be7ed00
v0x14be7ef60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x14be7ef60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be7ef60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x14be7ef60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x14be7ef60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be7ef60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x14be7ff90 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x14be80150 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x14be80190 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x14be801d0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12be6e050 .functor BUFZ 32, L_0x12be621a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12be6e1a0 .functor NOT 32, L_0x12be6e050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12be780a0 .functor XOR 1, L_0x12be6e0c0, L_0x130040c28, C4<0>, C4<0>;
v0x14be9e9f0_0 .net/2u *"_ivl_10", 0 0, L_0x130040c28;  1 drivers
v0x14be9eaa0_0 .net *"_ivl_12", 0 0, L_0x12be780a0;  1 drivers
L_0x130040c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14be9eb50_0 .net/2u *"_ivl_16", 4 0, L_0x130040c70;  1 drivers
v0x14be9ec10_0 .net *"_ivl_18", 4 0, L_0x12be782f0;  1 drivers
v0x14be9ecc0_0 .net *"_ivl_23", 29 0, L_0x12be79a10;  1 drivers
L_0x130040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be9edb0_0 .net/2u *"_ivl_24", 1 0, L_0x130040e20;  1 drivers
v0x14be9ee60_0 .net *"_ivl_4", 31 0, L_0x12be6e1a0;  1 drivers
v0x14be9ef10_0 .net *"_ivl_9", 30 0, L_0x12be78000;  1 drivers
v0x14be9efc0_0 .net "exp", 1 0, L_0x12be79c10;  alias, 1 drivers
v0x14be9f0d0_0 .net "in", 31 0, L_0x12be621a0;  alias, 1 drivers
v0x14be9f180_0 .net "k", 4 0, L_0x12be77e60;  1 drivers
v0x14be9f220_0 .net "mant", 29 0, L_0x12be79d40;  alias, 1 drivers
v0x14be9f2d0_0 .net "rc", 0 0, L_0x12be6e0c0;  alias, 1 drivers
v0x14be9f370_0 .net "regime", 4 0, L_0x12be783f0;  alias, 1 drivers
v0x14be9f420_0 .net "xin", 31 0, L_0x12be6e050;  1 drivers
v0x14be9f4d0_0 .net "xin_r", 31 0, L_0x12be6e210;  1 drivers
v0x14be9f580_0 .net "xin_tmp", 31 0, L_0x12be79920;  1 drivers
L_0x12be6e0c0 .part L_0x12be6e050, 30, 1;
L_0x12be6e210 .functor MUXZ 32, L_0x12be6e050, L_0x12be6e1a0, L_0x12be6e0c0, C4<>;
L_0x12be78000 .part L_0x12be6e210, 0, 31;
L_0x12be78190 .concat [ 1 31 0 0], L_0x12be780a0, L_0x12be78000;
L_0x12be782f0 .arith/sub 5, L_0x12be77e60, L_0x130040c70;
L_0x12be783f0 .functor MUXZ 5, L_0x12be77e60, L_0x12be782f0, L_0x12be6e0c0, C4<>;
L_0x12be79a10 .part L_0x12be6e050, 0, 30;
L_0x12be79af0 .concat [ 2 30 0 0], L_0x130040e20, L_0x12be79a10;
L_0x12be79c10 .part L_0x12be79920, 30, 2;
L_0x12be79d40 .part L_0x12be79920, 0, 30;
S_0x14be803a0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14be7ff90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be803a0
v0x14be80620_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x14be80620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be80620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x14be80620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x14be80620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be80620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x14be806d0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14be7ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14be808a0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14be808e0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12be79920 .functor BUFZ 32, L_0x12be79370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be81f60_0 .net *"_ivl_11", 0 0, L_0x130040dd8;  1 drivers
v0x14be82020_0 .net *"_ivl_6", 0 0, L_0x12be79490;  1 drivers
v0x14be820d0_0 .net *"_ivl_7", 31 0, L_0x12be79620;  1 drivers
v0x14be82190_0 .net *"_ivl_9", 30 0, L_0x12be79560;  1 drivers
v0x14be82240_0 .net "a", 31 0, L_0x12be79af0;  1 drivers
v0x14be82330_0 .net "b", 4 0, L_0x12be77e60;  alias, 1 drivers
v0x14be823e0_0 .net "c", 31 0, L_0x12be79920;  alias, 1 drivers
v0x14be82490 .array "tmp", 0 4;
v0x14be82490_0 .net v0x14be82490 0, 31 0, L_0x12be797c0; 1 drivers
v0x14be82490_1 .net v0x14be82490 1, 31 0, L_0x12be78770; 1 drivers
v0x14be82490_2 .net v0x14be82490 2, 31 0, L_0x12be78bf0; 1 drivers
v0x14be82490_3 .net v0x14be82490 3, 31 0, L_0x12be78fb0; 1 drivers
v0x14be82490_4 .net v0x14be82490 4, 31 0, L_0x12be79370; 1 drivers
L_0x12be78510 .part L_0x12be77e60, 1, 1;
L_0x12be788d0 .part L_0x12be77e60, 2, 1;
L_0x12be78d10 .part L_0x12be77e60, 3, 1;
L_0x12be790d0 .part L_0x12be77e60, 4, 1;
L_0x12be79490 .part L_0x12be77e60, 0, 1;
L_0x12be79560 .part L_0x12be79af0, 0, 31;
L_0x12be79620 .concat [ 1 31 0 0], L_0x130040dd8, L_0x12be79560;
L_0x12be797c0 .functor MUXZ 32, L_0x12be79af0, L_0x12be79620, L_0x12be79490, C4<>;
S_0x14be80ad0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14be806d0;
 .timescale -9 -12;
P_0x14be80ca0 .param/l "i" 1 4 296, +C4<01>;
v0x14be80d40_0 .net *"_ivl_1", 0 0, L_0x12be78510;  1 drivers
v0x14be80dd0_0 .net *"_ivl_3", 31 0, L_0x12be78650;  1 drivers
v0x14be80e60_0 .net *"_ivl_5", 29 0, L_0x12be785b0;  1 drivers
L_0x130040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14be80ef0_0 .net *"_ivl_7", 1 0, L_0x130040cb8;  1 drivers
L_0x12be785b0 .part L_0x12be797c0, 0, 30;
L_0x12be78650 .concat [ 2 30 0 0], L_0x130040cb8, L_0x12be785b0;
L_0x12be78770 .functor MUXZ 32, L_0x12be797c0, L_0x12be78650, L_0x12be78510, C4<>;
S_0x14be80f90 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14be806d0;
 .timescale -9 -12;
P_0x14be81170 .param/l "i" 1 4 296, +C4<010>;
v0x14be81200_0 .net *"_ivl_1", 0 0, L_0x12be788d0;  1 drivers
v0x14be812b0_0 .net *"_ivl_3", 31 0, L_0x12be78b10;  1 drivers
v0x14be81360_0 .net *"_ivl_5", 27 0, L_0x12be78a70;  1 drivers
L_0x130040d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14be81420_0 .net *"_ivl_7", 3 0, L_0x130040d00;  1 drivers
L_0x12be78a70 .part L_0x12be78770, 0, 28;
L_0x12be78b10 .concat [ 4 28 0 0], L_0x130040d00, L_0x12be78a70;
L_0x12be78bf0 .functor MUXZ 32, L_0x12be78770, L_0x12be78b10, L_0x12be788d0, C4<>;
S_0x14be814d0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14be806d0;
 .timescale -9 -12;
P_0x14be816c0 .param/l "i" 1 4 296, +C4<011>;
v0x14be81750_0 .net *"_ivl_1", 0 0, L_0x12be78d10;  1 drivers
v0x14be81800_0 .net *"_ivl_3", 31 0, L_0x12be78e90;  1 drivers
v0x14be818b0_0 .net *"_ivl_5", 23 0, L_0x12be78db0;  1 drivers
L_0x130040d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14be81970_0 .net *"_ivl_7", 7 0, L_0x130040d48;  1 drivers
L_0x12be78db0 .part L_0x12be78bf0, 0, 24;
L_0x12be78e90 .concat [ 8 24 0 0], L_0x130040d48, L_0x12be78db0;
L_0x12be78fb0 .functor MUXZ 32, L_0x12be78bf0, L_0x12be78e90, L_0x12be78d10, C4<>;
S_0x14be81a20 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14be806d0;
 .timescale -9 -12;
P_0x14be81bf0 .param/l "i" 1 4 296, +C4<0100>;
v0x14be81c90_0 .net *"_ivl_1", 0 0, L_0x12be790d0;  1 drivers
v0x14be81d40_0 .net *"_ivl_3", 31 0, L_0x12be79250;  1 drivers
v0x14be81df0_0 .net *"_ivl_5", 15 0, L_0x12be79170;  1 drivers
L_0x130040d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14be81eb0_0 .net *"_ivl_7", 15 0, L_0x130040d90;  1 drivers
L_0x12be79170 .part L_0x12be78fb0, 0, 16;
L_0x12be79250 .concat [ 16 16 0 0], L_0x130040d90, L_0x12be79170;
L_0x12be79370 .functor MUXZ 32, L_0x12be78fb0, L_0x12be79250, L_0x12be790d0, C4<>;
S_0x14be825e0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14be7ff90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14be827a0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14be827e0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14be9e790_0 .net "in", 31 0, L_0x12be78190;  1 drivers
v0x14be9e860_0 .net "out", 4 0, L_0x12be77e60;  alias, 1 drivers
v0x14be9e930_0 .net "vld", 0 0, L_0x12be77bb0;  1 drivers
S_0x14be82990 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14be825e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be82860 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14be828a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x14be9e210_0 .net "in", 31 0, L_0x12be78190;  alias, 1 drivers
v0x14be9e2d0_0 .net "out", 4 0, L_0x12be77e60;  alias, 1 drivers
v0x14be9e390_0 .net "vld", 0 0, L_0x12be77bb0;  alias, 1 drivers
L_0x12be72f40 .part L_0x12be78190, 0, 16;
L_0x12be77b10 .part L_0x12be78190, 16, 16;
S_0x14be82d10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be82990;
 .timescale -9 -12;
L_0x12be77bb0 .functor OR 1, L_0x12be72b30, L_0x12be77700, C4<0>, C4<0>;
L_0x130040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be9da10_0 .net/2u *"_ivl_4", 0 0, L_0x130040be0;  1 drivers
v0x14be9dad0_0 .net *"_ivl_6", 4 0, L_0x12be77c60;  1 drivers
v0x14be9db70_0 .net *"_ivl_8", 4 0, L_0x12be77d40;  1 drivers
v0x14be9dc20_0 .net "out_h", 3 0, L_0x12be779b0;  1 drivers
v0x14be9dce0_0 .net "out_l", 3 0, L_0x12be72de0;  1 drivers
v0x14be9ddb0_0 .net "out_vh", 0 0, L_0x12be77700;  1 drivers
v0x14be9de60_0 .net "out_vl", 0 0, L_0x12be72b30;  1 drivers
L_0x12be77c60 .concat [ 4 1 0 0], L_0x12be779b0, L_0x130040be0;
L_0x12be77d40 .concat [ 4 1 0 0], L_0x12be72de0, L_0x12be72b30;
L_0x12be77e60 .functor MUXZ 5, L_0x12be77d40, L_0x12be77c60, L_0x12be77700, C4<>;
S_0x14be82ee0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be82d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be82ba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14be82be0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14be901e0_0 .net "in", 15 0, L_0x12be77b10;  1 drivers
v0x14be902a0_0 .net "out", 3 0, L_0x12be779b0;  alias, 1 drivers
v0x14be90350_0 .net "vld", 0 0, L_0x12be77700;  alias, 1 drivers
L_0x12be752d0 .part L_0x12be77b10, 0, 8;
L_0x12be77620 .part L_0x12be77b10, 8, 8;
S_0x14be83260 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be82ee0;
 .timescale -9 -12;
L_0x12be77700 .functor OR 1, L_0x12be74ec0, L_0x12be77210, C4<0>, C4<0>;
L_0x130040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be8f9e0_0 .net/2u *"_ivl_4", 0 0, L_0x130040b98;  1 drivers
v0x14be8faa0_0 .net *"_ivl_6", 3 0, L_0x12be777b0;  1 drivers
v0x14be8fb40_0 .net *"_ivl_8", 3 0, L_0x12be77890;  1 drivers
v0x14be8fbf0_0 .net "out_h", 2 0, L_0x12be774c0;  1 drivers
v0x14be8fcb0_0 .net "out_l", 2 0, L_0x12be75170;  1 drivers
v0x14be8fd80_0 .net "out_vh", 0 0, L_0x12be77210;  1 drivers
v0x14be8fe30_0 .net "out_vl", 0 0, L_0x12be74ec0;  1 drivers
L_0x12be777b0 .concat [ 3 1 0 0], L_0x12be774c0, L_0x130040b98;
L_0x12be77890 .concat [ 3 1 0 0], L_0x12be75170, L_0x12be74ec0;
L_0x12be779b0 .functor MUXZ 4, L_0x12be77890, L_0x12be777b0, L_0x12be77210, C4<>;
S_0x14be83430 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be83260;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be830f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be83130 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be89470_0 .net "in", 7 0, L_0x12be77620;  1 drivers
v0x14be89530_0 .net "out", 2 0, L_0x12be774c0;  alias, 1 drivers
v0x14be895e0_0 .net "vld", 0 0, L_0x12be77210;  alias, 1 drivers
L_0x12be76200 .part L_0x12be77620, 0, 4;
L_0x12be77130 .part L_0x12be77620, 4, 4;
S_0x14be837b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be83430;
 .timescale -9 -12;
L_0x12be77210 .functor OR 1, L_0x12be75df0, L_0x12be76d20, C4<0>, C4<0>;
L_0x130040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be88c70_0 .net/2u *"_ivl_4", 0 0, L_0x130040b50;  1 drivers
v0x14be88d30_0 .net *"_ivl_6", 2 0, L_0x12be772c0;  1 drivers
v0x14be88dd0_0 .net *"_ivl_8", 2 0, L_0x12be773a0;  1 drivers
v0x14be88e80_0 .net "out_h", 1 0, L_0x12be76fd0;  1 drivers
v0x14be88f40_0 .net "out_l", 1 0, L_0x12be760a0;  1 drivers
v0x14be89010_0 .net "out_vh", 0 0, L_0x12be76d20;  1 drivers
v0x14be890c0_0 .net "out_vl", 0 0, L_0x12be75df0;  1 drivers
L_0x12be772c0 .concat [ 2 1 0 0], L_0x12be76fd0, L_0x130040b50;
L_0x12be773a0 .concat [ 2 1 0 0], L_0x12be760a0, L_0x12be75df0;
L_0x12be774c0 .functor MUXZ 3, L_0x12be773a0, L_0x12be772c0, L_0x12be76d20, C4<>;
S_0x14be83980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be837b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be83640 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be83680 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be86060_0 .net "in", 3 0, L_0x12be77130;  1 drivers
v0x14be86120_0 .net "out", 1 0, L_0x12be76fd0;  alias, 1 drivers
v0x14be861d0_0 .net "vld", 0 0, L_0x12be76d20;  alias, 1 drivers
L_0x12be766e0 .part L_0x12be77130, 0, 2;
L_0x12be76c00 .part L_0x12be77130, 2, 2;
S_0x14be83d00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be83980;
 .timescale -9 -12;
L_0x12be76d20 .functor OR 1, L_0x12be762a0, L_0x12be76800, C4<0>, C4<0>;
L_0x130040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be85860_0 .net/2u *"_ivl_4", 0 0, L_0x130040b08;  1 drivers
v0x14be85920_0 .net *"_ivl_6", 1 0, L_0x12be76dd0;  1 drivers
v0x14be859c0_0 .net *"_ivl_8", 1 0, L_0x12be76eb0;  1 drivers
v0x14be85a70_0 .net "out_h", 0 0, L_0x12be76ad0;  1 drivers
v0x14be85b30_0 .net "out_l", 0 0, L_0x12be765b0;  1 drivers
v0x14be85c00_0 .net "out_vh", 0 0, L_0x12be76800;  1 drivers
v0x14be85cb0_0 .net "out_vl", 0 0, L_0x12be762a0;  1 drivers
L_0x12be76dd0 .concat [ 1 1 0 0], L_0x12be76ad0, L_0x130040b08;
L_0x12be76eb0 .concat [ 1 1 0 0], L_0x12be765b0, L_0x12be762a0;
L_0x12be76fd0 .functor MUXZ 2, L_0x12be76eb0, L_0x12be76dd0, L_0x12be76800, C4<>;
S_0x14be83ed0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be83d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be83b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be83bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be84900_0 .net "in", 1 0, L_0x12be76c00;  1 drivers
v0x14be849c0_0 .net "out", 0 0, L_0x12be76ad0;  alias, 1 drivers
v0x14be84a70_0 .net "vld", 0 0, L_0x12be76800;  alias, 1 drivers
L_0x12be768a0 .part L_0x12be76c00, 1, 1;
L_0x12be76a30 .part L_0x12be76c00, 0, 1;
S_0x14be84250 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be83ed0;
 .timescale -9 -12;
L_0x12be76980 .functor NOT 1, L_0x12be768a0, C4<0>, C4<0>, C4<0>;
L_0x12be76ad0 .functor AND 1, L_0x12be76980, L_0x12be76a30, C4<1>, C4<1>;
v0x14be84420_0 .net *"_ivl_2", 0 0, L_0x12be768a0;  1 drivers
v0x14be844e0_0 .net *"_ivl_3", 0 0, L_0x12be76980;  1 drivers
v0x14be84580_0 .net *"_ivl_5", 0 0, L_0x12be76a30;  1 drivers
L_0x12be76800 .reduce/or L_0x12be76c00;
S_0x14be84610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be83ed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be84610
v0x14be84860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be84860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be84860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x14be84860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x14be84860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be84860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x14be84b70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be83d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be84d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be84d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be855f0_0 .net "in", 1 0, L_0x12be766e0;  1 drivers
v0x14be856b0_0 .net "out", 0 0, L_0x12be765b0;  alias, 1 drivers
v0x14be85760_0 .net "vld", 0 0, L_0x12be762a0;  alias, 1 drivers
L_0x12be76380 .part L_0x12be766e0, 1, 1;
L_0x12be76510 .part L_0x12be766e0, 0, 1;
S_0x14be84f50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be84b70;
 .timescale -9 -12;
L_0x12be76460 .functor NOT 1, L_0x12be76380, C4<0>, C4<0>, C4<0>;
L_0x12be765b0 .functor AND 1, L_0x12be76460, L_0x12be76510, C4<1>, C4<1>;
v0x14be85110_0 .net *"_ivl_2", 0 0, L_0x12be76380;  1 drivers
v0x14be851d0_0 .net *"_ivl_3", 0 0, L_0x12be76460;  1 drivers
v0x14be85270_0 .net *"_ivl_5", 0 0, L_0x12be76510;  1 drivers
L_0x12be762a0 .reduce/or L_0x12be766e0;
S_0x14be85300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be84b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be85300
v0x14be85550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be85550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be85550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x14be85550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x14be85550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be85550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x14be85d60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be83980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be85d60
v0x14be85fb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be85fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be85fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x14be85fb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x14be85fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be85fb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x14be862d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be837b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be864a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be864e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be88a00_0 .net "in", 3 0, L_0x12be76200;  1 drivers
v0x14be88ac0_0 .net "out", 1 0, L_0x12be760a0;  alias, 1 drivers
v0x14be88b70_0 .net "vld", 0 0, L_0x12be75df0;  alias, 1 drivers
L_0x12be757b0 .part L_0x12be76200, 0, 2;
L_0x12be75cd0 .part L_0x12be76200, 2, 2;
S_0x14be866b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be862d0;
 .timescale -9 -12;
L_0x12be75df0 .functor OR 1, L_0x12be75370, L_0x12be758d0, C4<0>, C4<0>;
L_0x130040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be88200_0 .net/2u *"_ivl_4", 0 0, L_0x130040ac0;  1 drivers
v0x14be882c0_0 .net *"_ivl_6", 1 0, L_0x12be75ea0;  1 drivers
v0x14be88360_0 .net *"_ivl_8", 1 0, L_0x12be75f80;  1 drivers
v0x14be88410_0 .net "out_h", 0 0, L_0x12be75ba0;  1 drivers
v0x14be884d0_0 .net "out_l", 0 0, L_0x12be75680;  1 drivers
v0x14be885a0_0 .net "out_vh", 0 0, L_0x12be758d0;  1 drivers
v0x14be88650_0 .net "out_vl", 0 0, L_0x12be75370;  1 drivers
L_0x12be75ea0 .concat [ 1 1 0 0], L_0x12be75ba0, L_0x130040ac0;
L_0x12be75f80 .concat [ 1 1 0 0], L_0x12be75680, L_0x12be75370;
L_0x12be760a0 .functor MUXZ 2, L_0x12be75f80, L_0x12be75ea0, L_0x12be758d0, C4<>;
S_0x14be86870 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be866b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be86560 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be865a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be872a0_0 .net "in", 1 0, L_0x12be75cd0;  1 drivers
v0x14be87360_0 .net "out", 0 0, L_0x12be75ba0;  alias, 1 drivers
v0x14be87410_0 .net "vld", 0 0, L_0x12be758d0;  alias, 1 drivers
L_0x12be75970 .part L_0x12be75cd0, 1, 1;
L_0x12be75b00 .part L_0x12be75cd0, 0, 1;
S_0x14be86bf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be86870;
 .timescale -9 -12;
L_0x12be75a50 .functor NOT 1, L_0x12be75970, C4<0>, C4<0>, C4<0>;
L_0x12be75ba0 .functor AND 1, L_0x12be75a50, L_0x12be75b00, C4<1>, C4<1>;
v0x14be86dc0_0 .net *"_ivl_2", 0 0, L_0x12be75970;  1 drivers
v0x14be86e80_0 .net *"_ivl_3", 0 0, L_0x12be75a50;  1 drivers
v0x14be86f20_0 .net *"_ivl_5", 0 0, L_0x12be75b00;  1 drivers
L_0x12be758d0 .reduce/or L_0x12be75cd0;
S_0x14be86fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be86870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be86fb0
v0x14be87200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be87200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be87200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x14be87200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x14be87200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be87200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x14be87510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be866b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be876e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be87720 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be87f90_0 .net "in", 1 0, L_0x12be757b0;  1 drivers
v0x14be88050_0 .net "out", 0 0, L_0x12be75680;  alias, 1 drivers
v0x14be88100_0 .net "vld", 0 0, L_0x12be75370;  alias, 1 drivers
L_0x12be75450 .part L_0x12be757b0, 1, 1;
L_0x12be755e0 .part L_0x12be757b0, 0, 1;
S_0x14be878f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be87510;
 .timescale -9 -12;
L_0x12be75530 .functor NOT 1, L_0x12be75450, C4<0>, C4<0>, C4<0>;
L_0x12be75680 .functor AND 1, L_0x12be75530, L_0x12be755e0, C4<1>, C4<1>;
v0x14be87ab0_0 .net *"_ivl_2", 0 0, L_0x12be75450;  1 drivers
v0x14be87b70_0 .net *"_ivl_3", 0 0, L_0x12be75530;  1 drivers
v0x14be87c10_0 .net *"_ivl_5", 0 0, L_0x12be755e0;  1 drivers
L_0x12be75370 .reduce/or L_0x12be757b0;
S_0x14be87ca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be87510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be87ca0
v0x14be87ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be87ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be87ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x14be87ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x14be87ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be87ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x14be88700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be862d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be88700
v0x14be88950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be88950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be88950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x14be88950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x14be88950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be88950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x14be89170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be83430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be89170
v0x14be893c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be893c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be893c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x14be893c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x14be893c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be893c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x14be896e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be83260;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be898b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be898f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be8f770_0 .net "in", 7 0, L_0x12be752d0;  1 drivers
v0x14be8f830_0 .net "out", 2 0, L_0x12be75170;  alias, 1 drivers
v0x14be8f8e0_0 .net "vld", 0 0, L_0x12be74ec0;  alias, 1 drivers
L_0x12be73eb0 .part L_0x12be752d0, 0, 4;
L_0x12be74de0 .part L_0x12be752d0, 4, 4;
S_0x14be89ac0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be896e0;
 .timescale -9 -12;
L_0x12be74ec0 .functor OR 1, L_0x12be73aa0, L_0x12be749d0, C4<0>, C4<0>;
L_0x130040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be8ef70_0 .net/2u *"_ivl_4", 0 0, L_0x130040a78;  1 drivers
v0x14be8f030_0 .net *"_ivl_6", 2 0, L_0x12be74f70;  1 drivers
v0x14be8f0d0_0 .net *"_ivl_8", 2 0, L_0x12be75050;  1 drivers
v0x14be8f180_0 .net "out_h", 1 0, L_0x12be74c80;  1 drivers
v0x14be8f240_0 .net "out_l", 1 0, L_0x12be73d50;  1 drivers
v0x14be8f310_0 .net "out_vh", 0 0, L_0x12be749d0;  1 drivers
v0x14be8f3c0_0 .net "out_vl", 0 0, L_0x12be73aa0;  1 drivers
L_0x12be74f70 .concat [ 2 1 0 0], L_0x12be74c80, L_0x130040a78;
L_0x12be75050 .concat [ 2 1 0 0], L_0x12be73d50, L_0x12be73aa0;
L_0x12be75170 .functor MUXZ 3, L_0x12be75050, L_0x12be74f70, L_0x12be749d0, C4<>;
S_0x14be89c80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be89ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be89970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be899b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be8c360_0 .net "in", 3 0, L_0x12be74de0;  1 drivers
v0x14be8c420_0 .net "out", 1 0, L_0x12be74c80;  alias, 1 drivers
v0x14be8c4d0_0 .net "vld", 0 0, L_0x12be749d0;  alias, 1 drivers
L_0x12be74390 .part L_0x12be74de0, 0, 2;
L_0x12be748b0 .part L_0x12be74de0, 2, 2;
S_0x14be8a000 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be89c80;
 .timescale -9 -12;
L_0x12be749d0 .functor OR 1, L_0x12be73f50, L_0x12be744b0, C4<0>, C4<0>;
L_0x130040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be8bb60_0 .net/2u *"_ivl_4", 0 0, L_0x130040a30;  1 drivers
v0x14be8bc20_0 .net *"_ivl_6", 1 0, L_0x12be74a80;  1 drivers
v0x14be8bcc0_0 .net *"_ivl_8", 1 0, L_0x12be74b60;  1 drivers
v0x14be8bd70_0 .net "out_h", 0 0, L_0x12be74780;  1 drivers
v0x14be8be30_0 .net "out_l", 0 0, L_0x12be74260;  1 drivers
v0x14be8bf00_0 .net "out_vh", 0 0, L_0x12be744b0;  1 drivers
v0x14be8bfb0_0 .net "out_vl", 0 0, L_0x12be73f50;  1 drivers
L_0x12be74a80 .concat [ 1 1 0 0], L_0x12be74780, L_0x130040a30;
L_0x12be74b60 .concat [ 1 1 0 0], L_0x12be74260, L_0x12be73f50;
L_0x12be74c80 .functor MUXZ 2, L_0x12be74b60, L_0x12be74a80, L_0x12be744b0, C4<>;
S_0x14be8a1d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be8a000;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be89e90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be89ed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be8ac00_0 .net "in", 1 0, L_0x12be748b0;  1 drivers
v0x14be8acc0_0 .net "out", 0 0, L_0x12be74780;  alias, 1 drivers
v0x14be8ad70_0 .net "vld", 0 0, L_0x12be744b0;  alias, 1 drivers
L_0x12be74550 .part L_0x12be748b0, 1, 1;
L_0x12be746e0 .part L_0x12be748b0, 0, 1;
S_0x14be8a550 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be8a1d0;
 .timescale -9 -12;
L_0x12be74630 .functor NOT 1, L_0x12be74550, C4<0>, C4<0>, C4<0>;
L_0x12be74780 .functor AND 1, L_0x12be74630, L_0x12be746e0, C4<1>, C4<1>;
v0x14be8a720_0 .net *"_ivl_2", 0 0, L_0x12be74550;  1 drivers
v0x14be8a7e0_0 .net *"_ivl_3", 0 0, L_0x12be74630;  1 drivers
v0x14be8a880_0 .net *"_ivl_5", 0 0, L_0x12be746e0;  1 drivers
L_0x12be744b0 .reduce/or L_0x12be748b0;
S_0x14be8a910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be8a1d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8a910
v0x14be8ab60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be8ab60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be8ab60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x14be8ab60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x14be8ab60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be8ab60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x14be8ae70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be8a000;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be8b040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be8b080 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be8b8f0_0 .net "in", 1 0, L_0x12be74390;  1 drivers
v0x14be8b9b0_0 .net "out", 0 0, L_0x12be74260;  alias, 1 drivers
v0x14be8ba60_0 .net "vld", 0 0, L_0x12be73f50;  alias, 1 drivers
L_0x12be74030 .part L_0x12be74390, 1, 1;
L_0x12be741c0 .part L_0x12be74390, 0, 1;
S_0x14be8b250 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be8ae70;
 .timescale -9 -12;
L_0x12be74110 .functor NOT 1, L_0x12be74030, C4<0>, C4<0>, C4<0>;
L_0x12be74260 .functor AND 1, L_0x12be74110, L_0x12be741c0, C4<1>, C4<1>;
v0x14be8b410_0 .net *"_ivl_2", 0 0, L_0x12be74030;  1 drivers
v0x14be8b4d0_0 .net *"_ivl_3", 0 0, L_0x12be74110;  1 drivers
v0x14be8b570_0 .net *"_ivl_5", 0 0, L_0x12be741c0;  1 drivers
L_0x12be73f50 .reduce/or L_0x12be74390;
S_0x14be8b600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be8ae70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8b600
v0x14be8b850_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be8b850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be8b850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x14be8b850_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x14be8b850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be8b850_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x14be8c060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be89c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8c060
v0x14be8c2b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be8c2b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be8c2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x14be8c2b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x14be8c2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be8c2b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x14be8c5d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be89ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be8c7a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be8c7e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be8ed00_0 .net "in", 3 0, L_0x12be73eb0;  1 drivers
v0x14be8edc0_0 .net "out", 1 0, L_0x12be73d50;  alias, 1 drivers
v0x14be8ee70_0 .net "vld", 0 0, L_0x12be73aa0;  alias, 1 drivers
L_0x12be73460 .part L_0x12be73eb0, 0, 2;
L_0x12be73980 .part L_0x12be73eb0, 2, 2;
S_0x14be8c9b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be8c5d0;
 .timescale -9 -12;
L_0x12be73aa0 .functor OR 1, L_0x12be73020, L_0x12be73580, C4<0>, C4<0>;
L_0x1300409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be8e500_0 .net/2u *"_ivl_4", 0 0, L_0x1300409e8;  1 drivers
v0x14be8e5c0_0 .net *"_ivl_6", 1 0, L_0x12be73b50;  1 drivers
v0x14be8e660_0 .net *"_ivl_8", 1 0, L_0x12be73c30;  1 drivers
v0x14be8e710_0 .net "out_h", 0 0, L_0x12be73850;  1 drivers
v0x14be8e7d0_0 .net "out_l", 0 0, L_0x12be73330;  1 drivers
v0x14be8e8a0_0 .net "out_vh", 0 0, L_0x12be73580;  1 drivers
v0x14be8e950_0 .net "out_vl", 0 0, L_0x12be73020;  1 drivers
L_0x12be73b50 .concat [ 1 1 0 0], L_0x12be73850, L_0x1300409e8;
L_0x12be73c30 .concat [ 1 1 0 0], L_0x12be73330, L_0x12be73020;
L_0x12be73d50 .functor MUXZ 2, L_0x12be73c30, L_0x12be73b50, L_0x12be73580, C4<>;
S_0x14be8cb70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be8c9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be8c860 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be8c8a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be8d5a0_0 .net "in", 1 0, L_0x12be73980;  1 drivers
v0x14be8d660_0 .net "out", 0 0, L_0x12be73850;  alias, 1 drivers
v0x14be8d710_0 .net "vld", 0 0, L_0x12be73580;  alias, 1 drivers
L_0x12be73620 .part L_0x12be73980, 1, 1;
L_0x12be737b0 .part L_0x12be73980, 0, 1;
S_0x14be8cef0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be8cb70;
 .timescale -9 -12;
L_0x12be73700 .functor NOT 1, L_0x12be73620, C4<0>, C4<0>, C4<0>;
L_0x12be73850 .functor AND 1, L_0x12be73700, L_0x12be737b0, C4<1>, C4<1>;
v0x14be8d0c0_0 .net *"_ivl_2", 0 0, L_0x12be73620;  1 drivers
v0x14be8d180_0 .net *"_ivl_3", 0 0, L_0x12be73700;  1 drivers
v0x14be8d220_0 .net *"_ivl_5", 0 0, L_0x12be737b0;  1 drivers
L_0x12be73580 .reduce/or L_0x12be73980;
S_0x14be8d2b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be8cb70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8d2b0
v0x14be8d500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be8d500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be8d500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x14be8d500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x14be8d500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be8d500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x14be8d810 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be8c9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be8d9e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be8da20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be8e290_0 .net "in", 1 0, L_0x12be73460;  1 drivers
v0x14be8e350_0 .net "out", 0 0, L_0x12be73330;  alias, 1 drivers
v0x14be8e400_0 .net "vld", 0 0, L_0x12be73020;  alias, 1 drivers
L_0x12be73100 .part L_0x12be73460, 1, 1;
L_0x12be73290 .part L_0x12be73460, 0, 1;
S_0x14be8dbf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be8d810;
 .timescale -9 -12;
L_0x12be731e0 .functor NOT 1, L_0x12be73100, C4<0>, C4<0>, C4<0>;
L_0x12be73330 .functor AND 1, L_0x12be731e0, L_0x12be73290, C4<1>, C4<1>;
v0x14be8ddb0_0 .net *"_ivl_2", 0 0, L_0x12be73100;  1 drivers
v0x14be8de70_0 .net *"_ivl_3", 0 0, L_0x12be731e0;  1 drivers
v0x14be8df10_0 .net *"_ivl_5", 0 0, L_0x12be73290;  1 drivers
L_0x12be73020 .reduce/or L_0x12be73460;
S_0x14be8dfa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be8d810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8dfa0
v0x14be8e1f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be8e1f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be8e1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x14be8e1f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x14be8e1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be8e1f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x14be8ea00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be8c5d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8ea00
v0x14be8ec50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be8ec50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be8ec50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x14be8ec50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x14be8ec50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be8ec50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x14be8f470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be896e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8f470
v0x14be8f6c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be8f6c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be8f6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x14be8f6c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x14be8f6c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be8f6c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x14be8fee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be82ee0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be8fee0
v0x14be90130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14be90130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be90130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x14be90130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x14be90130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be90130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x14be90450 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be82d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be90620 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14be90660 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14be9d7a0_0 .net "in", 15 0, L_0x12be72f40;  1 drivers
v0x14be9d860_0 .net "out", 3 0, L_0x12be72de0;  alias, 1 drivers
v0x14be9d910_0 .net "vld", 0 0, L_0x12be72b30;  alias, 1 drivers
L_0x12be705e0 .part L_0x12be72f40, 0, 8;
L_0x12be72a50 .part L_0x12be72f40, 8, 8;
S_0x14be90830 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be90450;
 .timescale -9 -12;
L_0x12be72b30 .functor OR 1, L_0x12be701d0, L_0x12be72640, C4<0>, C4<0>;
L_0x1300409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be9cfa0_0 .net/2u *"_ivl_4", 0 0, L_0x1300409a0;  1 drivers
v0x14be9d060_0 .net *"_ivl_6", 3 0, L_0x12be72be0;  1 drivers
v0x14be9d100_0 .net *"_ivl_8", 3 0, L_0x12be72cc0;  1 drivers
v0x14be9d1b0_0 .net "out_h", 2 0, L_0x12be728f0;  1 drivers
v0x14be9d270_0 .net "out_l", 2 0, L_0x12be70480;  1 drivers
v0x14be9d340_0 .net "out_vh", 0 0, L_0x12be72640;  1 drivers
v0x14be9d3f0_0 .net "out_vl", 0 0, L_0x12be701d0;  1 drivers
L_0x12be72be0 .concat [ 3 1 0 0], L_0x12be728f0, L_0x1300409a0;
L_0x12be72cc0 .concat [ 3 1 0 0], L_0x12be70480, L_0x12be701d0;
L_0x12be72de0 .functor MUXZ 4, L_0x12be72cc0, L_0x12be72be0, L_0x12be72640, C4<>;
S_0x14be909f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be90830;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be906e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be90720 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be96a30_0 .net "in", 7 0, L_0x12be72a50;  1 drivers
v0x14be96af0_0 .net "out", 2 0, L_0x12be728f0;  alias, 1 drivers
v0x14be96ba0_0 .net "vld", 0 0, L_0x12be72640;  alias, 1 drivers
L_0x12be71510 .part L_0x12be72a50, 0, 4;
L_0x12be72560 .part L_0x12be72a50, 4, 4;
S_0x14be90d70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be909f0;
 .timescale -9 -12;
L_0x12be72640 .functor OR 1, L_0x12be71100, L_0x12be72030, C4<0>, C4<0>;
L_0x130040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be96230_0 .net/2u *"_ivl_4", 0 0, L_0x130040958;  1 drivers
v0x14be962f0_0 .net *"_ivl_6", 2 0, L_0x12be726f0;  1 drivers
v0x14be96390_0 .net *"_ivl_8", 2 0, L_0x12be727d0;  1 drivers
v0x14be96440_0 .net "out_h", 1 0, L_0x12be72400;  1 drivers
v0x14be96500_0 .net "out_l", 1 0, L_0x12be713b0;  1 drivers
v0x14be965d0_0 .net "out_vh", 0 0, L_0x12be72030;  1 drivers
v0x14be96680_0 .net "out_vl", 0 0, L_0x12be71100;  1 drivers
L_0x12be726f0 .concat [ 2 1 0 0], L_0x12be72400, L_0x130040958;
L_0x12be727d0 .concat [ 2 1 0 0], L_0x12be713b0, L_0x12be71100;
L_0x12be728f0 .functor MUXZ 3, L_0x12be727d0, L_0x12be726f0, L_0x12be72030, C4<>;
S_0x14be90f40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be90d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be90c00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be90c40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be93620_0 .net "in", 3 0, L_0x12be72560;  1 drivers
v0x14be936e0_0 .net "out", 1 0, L_0x12be72400;  alias, 1 drivers
v0x14be93790_0 .net "vld", 0 0, L_0x12be72030;  alias, 1 drivers
L_0x12be719f0 .part L_0x12be72560, 0, 2;
L_0x12be71f10 .part L_0x12be72560, 2, 2;
S_0x14be912c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be90f40;
 .timescale -9 -12;
L_0x12be72030 .functor OR 1, L_0x12be715b0, L_0x12be71b10, C4<0>, C4<0>;
L_0x130040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be92e20_0 .net/2u *"_ivl_4", 0 0, L_0x130040910;  1 drivers
v0x14be92ee0_0 .net *"_ivl_6", 1 0, L_0x12be6af70;  1 drivers
v0x14be92f80_0 .net *"_ivl_8", 1 0, L_0x12be722e0;  1 drivers
v0x14be93030_0 .net "out_h", 0 0, L_0x12be71de0;  1 drivers
v0x14be930f0_0 .net "out_l", 0 0, L_0x12be718c0;  1 drivers
v0x14be931c0_0 .net "out_vh", 0 0, L_0x12be71b10;  1 drivers
v0x14be93270_0 .net "out_vl", 0 0, L_0x12be715b0;  1 drivers
L_0x12be6af70 .concat [ 1 1 0 0], L_0x12be71de0, L_0x130040910;
L_0x12be722e0 .concat [ 1 1 0 0], L_0x12be718c0, L_0x12be715b0;
L_0x12be72400 .functor MUXZ 2, L_0x12be722e0, L_0x12be6af70, L_0x12be71b10, C4<>;
S_0x14be91490 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be912c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be91150 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be91190 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be91ec0_0 .net "in", 1 0, L_0x12be71f10;  1 drivers
v0x14be91f80_0 .net "out", 0 0, L_0x12be71de0;  alias, 1 drivers
v0x14be92030_0 .net "vld", 0 0, L_0x12be71b10;  alias, 1 drivers
L_0x12be71bb0 .part L_0x12be71f10, 1, 1;
L_0x12be71d40 .part L_0x12be71f10, 0, 1;
S_0x14be91810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be91490;
 .timescale -9 -12;
L_0x12be71c90 .functor NOT 1, L_0x12be71bb0, C4<0>, C4<0>, C4<0>;
L_0x12be71de0 .functor AND 1, L_0x12be71c90, L_0x12be71d40, C4<1>, C4<1>;
v0x14be919e0_0 .net *"_ivl_2", 0 0, L_0x12be71bb0;  1 drivers
v0x14be91aa0_0 .net *"_ivl_3", 0 0, L_0x12be71c90;  1 drivers
v0x14be91b40_0 .net *"_ivl_5", 0 0, L_0x12be71d40;  1 drivers
L_0x12be71b10 .reduce/or L_0x12be71f10;
S_0x14be91bd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be91490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be91bd0
v0x14be91e20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be91e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be91e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x14be91e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x14be91e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be91e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x14be92130 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be912c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be92300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be92340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be92bb0_0 .net "in", 1 0, L_0x12be719f0;  1 drivers
v0x14be92c70_0 .net "out", 0 0, L_0x12be718c0;  alias, 1 drivers
v0x14be92d20_0 .net "vld", 0 0, L_0x12be715b0;  alias, 1 drivers
L_0x12be71690 .part L_0x12be719f0, 1, 1;
L_0x12be71820 .part L_0x12be719f0, 0, 1;
S_0x14be92510 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be92130;
 .timescale -9 -12;
L_0x12be71770 .functor NOT 1, L_0x12be71690, C4<0>, C4<0>, C4<0>;
L_0x12be718c0 .functor AND 1, L_0x12be71770, L_0x12be71820, C4<1>, C4<1>;
v0x14be926d0_0 .net *"_ivl_2", 0 0, L_0x12be71690;  1 drivers
v0x14be92790_0 .net *"_ivl_3", 0 0, L_0x12be71770;  1 drivers
v0x14be92830_0 .net *"_ivl_5", 0 0, L_0x12be71820;  1 drivers
L_0x12be715b0 .reduce/or L_0x12be719f0;
S_0x14be928c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be92130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be928c0
v0x14be92b10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be92b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be92b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x14be92b10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x14be92b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be92b10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x14be93320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be90f40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be93320
v0x14be93570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be93570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be93570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x14be93570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x14be93570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be93570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x14be93890 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be90d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be93a60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be93aa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be95fc0_0 .net "in", 3 0, L_0x12be71510;  1 drivers
v0x14be96080_0 .net "out", 1 0, L_0x12be713b0;  alias, 1 drivers
v0x14be96130_0 .net "vld", 0 0, L_0x12be71100;  alias, 1 drivers
L_0x12be70ac0 .part L_0x12be71510, 0, 2;
L_0x12be70fe0 .part L_0x12be71510, 2, 2;
S_0x14be93c70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be93890;
 .timescale -9 -12;
L_0x12be71100 .functor OR 1, L_0x12be70680, L_0x12be70be0, C4<0>, C4<0>;
L_0x1300408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be957c0_0 .net/2u *"_ivl_4", 0 0, L_0x1300408c8;  1 drivers
v0x14be95880_0 .net *"_ivl_6", 1 0, L_0x12be711b0;  1 drivers
v0x14be95920_0 .net *"_ivl_8", 1 0, L_0x12be71290;  1 drivers
v0x14be959d0_0 .net "out_h", 0 0, L_0x12be70eb0;  1 drivers
v0x14be95a90_0 .net "out_l", 0 0, L_0x12be70990;  1 drivers
v0x14be95b60_0 .net "out_vh", 0 0, L_0x12be70be0;  1 drivers
v0x14be95c10_0 .net "out_vl", 0 0, L_0x12be70680;  1 drivers
L_0x12be711b0 .concat [ 1 1 0 0], L_0x12be70eb0, L_0x1300408c8;
L_0x12be71290 .concat [ 1 1 0 0], L_0x12be70990, L_0x12be70680;
L_0x12be713b0 .functor MUXZ 2, L_0x12be71290, L_0x12be711b0, L_0x12be70be0, C4<>;
S_0x14be93e30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be93c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be93b20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be93b60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be94860_0 .net "in", 1 0, L_0x12be70fe0;  1 drivers
v0x14be94920_0 .net "out", 0 0, L_0x12be70eb0;  alias, 1 drivers
v0x14be949d0_0 .net "vld", 0 0, L_0x12be70be0;  alias, 1 drivers
L_0x12be70c80 .part L_0x12be70fe0, 1, 1;
L_0x12be70e10 .part L_0x12be70fe0, 0, 1;
S_0x14be941b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be93e30;
 .timescale -9 -12;
L_0x12be70d60 .functor NOT 1, L_0x12be70c80, C4<0>, C4<0>, C4<0>;
L_0x12be70eb0 .functor AND 1, L_0x12be70d60, L_0x12be70e10, C4<1>, C4<1>;
v0x14be94380_0 .net *"_ivl_2", 0 0, L_0x12be70c80;  1 drivers
v0x14be94440_0 .net *"_ivl_3", 0 0, L_0x12be70d60;  1 drivers
v0x14be944e0_0 .net *"_ivl_5", 0 0, L_0x12be70e10;  1 drivers
L_0x12be70be0 .reduce/or L_0x12be70fe0;
S_0x14be94570 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be93e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be94570
v0x14be947c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be947c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be947c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x14be947c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x14be947c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be947c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x14be94ad0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be93c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be94ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be94ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be95550_0 .net "in", 1 0, L_0x12be70ac0;  1 drivers
v0x14be95610_0 .net "out", 0 0, L_0x12be70990;  alias, 1 drivers
v0x14be956c0_0 .net "vld", 0 0, L_0x12be70680;  alias, 1 drivers
L_0x12be70760 .part L_0x12be70ac0, 1, 1;
L_0x12be708f0 .part L_0x12be70ac0, 0, 1;
S_0x14be94eb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be94ad0;
 .timescale -9 -12;
L_0x12be70840 .functor NOT 1, L_0x12be70760, C4<0>, C4<0>, C4<0>;
L_0x12be70990 .functor AND 1, L_0x12be70840, L_0x12be708f0, C4<1>, C4<1>;
v0x14be95070_0 .net *"_ivl_2", 0 0, L_0x12be70760;  1 drivers
v0x14be95130_0 .net *"_ivl_3", 0 0, L_0x12be70840;  1 drivers
v0x14be951d0_0 .net *"_ivl_5", 0 0, L_0x12be708f0;  1 drivers
L_0x12be70680 .reduce/or L_0x12be70ac0;
S_0x14be95260 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be94ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be95260
v0x14be954b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be954b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be954b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x14be954b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x14be954b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be954b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x14be95cc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be93890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be95cc0
v0x14be95f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be95f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be95f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x14be95f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x14be95f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be95f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x14be96730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be909f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be96730
v0x14be96980_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be96980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be96980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x14be96980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x14be96980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be96980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x14be96ca0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be90830;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be96e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14be96eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14be9cd30_0 .net "in", 7 0, L_0x12be705e0;  1 drivers
v0x14be9cdf0_0 .net "out", 2 0, L_0x12be70480;  alias, 1 drivers
v0x14be9cea0_0 .net "vld", 0 0, L_0x12be701d0;  alias, 1 drivers
L_0x12be6f1c0 .part L_0x12be705e0, 0, 4;
L_0x12be700f0 .part L_0x12be705e0, 4, 4;
S_0x14be97080 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be96ca0;
 .timescale -9 -12;
L_0x12be701d0 .functor OR 1, L_0x12be6edb0, L_0x12be6fce0, C4<0>, C4<0>;
L_0x130040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be9c530_0 .net/2u *"_ivl_4", 0 0, L_0x130040880;  1 drivers
v0x14be9c5f0_0 .net *"_ivl_6", 2 0, L_0x12be70280;  1 drivers
v0x14be9c690_0 .net *"_ivl_8", 2 0, L_0x12be70360;  1 drivers
v0x14be9c740_0 .net "out_h", 1 0, L_0x12be6ff90;  1 drivers
v0x14be9c800_0 .net "out_l", 1 0, L_0x12be6f060;  1 drivers
v0x14be9c8d0_0 .net "out_vh", 0 0, L_0x12be6fce0;  1 drivers
v0x14be9c980_0 .net "out_vl", 0 0, L_0x12be6edb0;  1 drivers
L_0x12be70280 .concat [ 2 1 0 0], L_0x12be6ff90, L_0x130040880;
L_0x12be70360 .concat [ 2 1 0 0], L_0x12be6f060, L_0x12be6edb0;
L_0x12be70480 .functor MUXZ 3, L_0x12be70360, L_0x12be70280, L_0x12be6fce0, C4<>;
S_0x14be97240 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be97080;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be96f30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be96f70 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be99920_0 .net "in", 3 0, L_0x12be700f0;  1 drivers
v0x14be999e0_0 .net "out", 1 0, L_0x12be6ff90;  alias, 1 drivers
v0x14be99a90_0 .net "vld", 0 0, L_0x12be6fce0;  alias, 1 drivers
L_0x12be6f6a0 .part L_0x12be700f0, 0, 2;
L_0x12be6fbc0 .part L_0x12be700f0, 2, 2;
S_0x14be975c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be97240;
 .timescale -9 -12;
L_0x12be6fce0 .functor OR 1, L_0x12be6f260, L_0x12be6f7c0, C4<0>, C4<0>;
L_0x130040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be99120_0 .net/2u *"_ivl_4", 0 0, L_0x130040838;  1 drivers
v0x14be991e0_0 .net *"_ivl_6", 1 0, L_0x12be6fd90;  1 drivers
v0x14be99280_0 .net *"_ivl_8", 1 0, L_0x12be6fe70;  1 drivers
v0x14be99330_0 .net "out_h", 0 0, L_0x12be6fa90;  1 drivers
v0x14be993f0_0 .net "out_l", 0 0, L_0x12be6f570;  1 drivers
v0x14be994c0_0 .net "out_vh", 0 0, L_0x12be6f7c0;  1 drivers
v0x14be99570_0 .net "out_vl", 0 0, L_0x12be6f260;  1 drivers
L_0x12be6fd90 .concat [ 1 1 0 0], L_0x12be6fa90, L_0x130040838;
L_0x12be6fe70 .concat [ 1 1 0 0], L_0x12be6f570, L_0x12be6f260;
L_0x12be6ff90 .functor MUXZ 2, L_0x12be6fe70, L_0x12be6fd90, L_0x12be6f7c0, C4<>;
S_0x14be97790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be975c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be97450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be97490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be981c0_0 .net "in", 1 0, L_0x12be6fbc0;  1 drivers
v0x14be98280_0 .net "out", 0 0, L_0x12be6fa90;  alias, 1 drivers
v0x14be98330_0 .net "vld", 0 0, L_0x12be6f7c0;  alias, 1 drivers
L_0x12be6f860 .part L_0x12be6fbc0, 1, 1;
L_0x12be6f9f0 .part L_0x12be6fbc0, 0, 1;
S_0x14be97b10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be97790;
 .timescale -9 -12;
L_0x12be6f940 .functor NOT 1, L_0x12be6f860, C4<0>, C4<0>, C4<0>;
L_0x12be6fa90 .functor AND 1, L_0x12be6f940, L_0x12be6f9f0, C4<1>, C4<1>;
v0x14be97ce0_0 .net *"_ivl_2", 0 0, L_0x12be6f860;  1 drivers
v0x14be97da0_0 .net *"_ivl_3", 0 0, L_0x12be6f940;  1 drivers
v0x14be97e40_0 .net *"_ivl_5", 0 0, L_0x12be6f9f0;  1 drivers
L_0x12be6f7c0 .reduce/or L_0x12be6fbc0;
S_0x14be97ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be97790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be97ed0
v0x14be98120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14be98120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be98120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x14be98120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x14be98120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be98120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x14be98430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be975c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be98600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be98640 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be98eb0_0 .net "in", 1 0, L_0x12be6f6a0;  1 drivers
v0x14be98f70_0 .net "out", 0 0, L_0x12be6f570;  alias, 1 drivers
v0x14be99020_0 .net "vld", 0 0, L_0x12be6f260;  alias, 1 drivers
L_0x12be6f340 .part L_0x12be6f6a0, 1, 1;
L_0x12be6f4d0 .part L_0x12be6f6a0, 0, 1;
S_0x14be98810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be98430;
 .timescale -9 -12;
L_0x12be6f420 .functor NOT 1, L_0x12be6f340, C4<0>, C4<0>, C4<0>;
L_0x12be6f570 .functor AND 1, L_0x12be6f420, L_0x12be6f4d0, C4<1>, C4<1>;
v0x14be989d0_0 .net *"_ivl_2", 0 0, L_0x12be6f340;  1 drivers
v0x14be98a90_0 .net *"_ivl_3", 0 0, L_0x12be6f420;  1 drivers
v0x14be98b30_0 .net *"_ivl_5", 0 0, L_0x12be6f4d0;  1 drivers
L_0x12be6f260 .reduce/or L_0x12be6f6a0;
S_0x14be98bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be98430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be98bc0
v0x14be98e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14be98e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be98e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x14be98e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x14be98e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be98e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x14be99620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be97240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be99620
v0x14be99870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be99870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be99870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x14be99870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x14be99870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be99870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x14be99b90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be97080;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be99d60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14be99da0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14be9c2c0_0 .net "in", 3 0, L_0x12be6f1c0;  1 drivers
v0x14be9c380_0 .net "out", 1 0, L_0x12be6f060;  alias, 1 drivers
v0x14be9c430_0 .net "vld", 0 0, L_0x12be6edb0;  alias, 1 drivers
L_0x12be6e770 .part L_0x12be6f1c0, 0, 2;
L_0x12be6ec90 .part L_0x12be6f1c0, 2, 2;
S_0x14be99f70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14be99b90;
 .timescale -9 -12;
L_0x12be6edb0 .functor OR 1, L_0x12be6e330, L_0x12be6e890, C4<0>, C4<0>;
L_0x1300407f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be9bac0_0 .net/2u *"_ivl_4", 0 0, L_0x1300407f0;  1 drivers
v0x14be9bb80_0 .net *"_ivl_6", 1 0, L_0x12be6ee60;  1 drivers
v0x14be9bc20_0 .net *"_ivl_8", 1 0, L_0x12be6ef40;  1 drivers
v0x14be9bcd0_0 .net "out_h", 0 0, L_0x12be6eb60;  1 drivers
v0x14be9bd90_0 .net "out_l", 0 0, L_0x12be6e640;  1 drivers
v0x14be9be60_0 .net "out_vh", 0 0, L_0x12be6e890;  1 drivers
v0x14be9bf10_0 .net "out_vl", 0 0, L_0x12be6e330;  1 drivers
L_0x12be6ee60 .concat [ 1 1 0 0], L_0x12be6eb60, L_0x1300407f0;
L_0x12be6ef40 .concat [ 1 1 0 0], L_0x12be6e640, L_0x12be6e330;
L_0x12be6f060 .functor MUXZ 2, L_0x12be6ef40, L_0x12be6ee60, L_0x12be6e890, C4<>;
S_0x14be9a130 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14be99f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be99e20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be99e60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be9ab60_0 .net "in", 1 0, L_0x12be6ec90;  1 drivers
v0x14be9ac20_0 .net "out", 0 0, L_0x12be6eb60;  alias, 1 drivers
v0x14be9acd0_0 .net "vld", 0 0, L_0x12be6e890;  alias, 1 drivers
L_0x12be6e930 .part L_0x12be6ec90, 1, 1;
L_0x12be6eac0 .part L_0x12be6ec90, 0, 1;
S_0x14be9a4b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be9a130;
 .timescale -9 -12;
L_0x12be6ea10 .functor NOT 1, L_0x12be6e930, C4<0>, C4<0>, C4<0>;
L_0x12be6eb60 .functor AND 1, L_0x12be6ea10, L_0x12be6eac0, C4<1>, C4<1>;
v0x14be9a680_0 .net *"_ivl_2", 0 0, L_0x12be6e930;  1 drivers
v0x14be9a740_0 .net *"_ivl_3", 0 0, L_0x12be6ea10;  1 drivers
v0x14be9a7e0_0 .net *"_ivl_5", 0 0, L_0x12be6eac0;  1 drivers
L_0x12be6e890 .reduce/or L_0x12be6ec90;
S_0x14be9a870 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be9a130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be9a870
v0x14be9aac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14be9aac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be9aac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x14be9aac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x14be9aac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be9aac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x14be9add0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14be99f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14be9afa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14be9afe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14be9b850_0 .net "in", 1 0, L_0x12be6e770;  1 drivers
v0x14be9b910_0 .net "out", 0 0, L_0x12be6e640;  alias, 1 drivers
v0x14be9b9c0_0 .net "vld", 0 0, L_0x12be6e330;  alias, 1 drivers
L_0x12be6e410 .part L_0x12be6e770, 1, 1;
L_0x12be6e5a0 .part L_0x12be6e770, 0, 1;
S_0x14be9b1b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14be9add0;
 .timescale -9 -12;
L_0x12be6e4f0 .functor NOT 1, L_0x12be6e410, C4<0>, C4<0>, C4<0>;
L_0x12be6e640 .functor AND 1, L_0x12be6e4f0, L_0x12be6e5a0, C4<1>, C4<1>;
v0x14be9b370_0 .net *"_ivl_2", 0 0, L_0x12be6e410;  1 drivers
v0x14be9b430_0 .net *"_ivl_3", 0 0, L_0x12be6e4f0;  1 drivers
v0x14be9b4d0_0 .net *"_ivl_5", 0 0, L_0x12be6e5a0;  1 drivers
L_0x12be6e330 .reduce/or L_0x12be6e770;
S_0x14be9b560 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be9add0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be9b560
v0x14be9b7b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be9b7b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be9b7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x14be9b7b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x14be9b7b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be9b7b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x14be9bfc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be99b90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be9bfc0
v0x14be9c210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be9c210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be9c210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x14be9c210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x14be9c210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be9c210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x14be9ca30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be96ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be9ca30
v0x14be9cc80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14be9cc80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be9cc80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x14be9cc80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x14be9cc80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be9cc80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x14be9d4a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be90450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be9d4a0
v0x14be9d6f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14be9d6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be9d6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x14be9d6f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x14be9d6f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be9d6f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x14be9df10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14be82990;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be9df10
v0x14be9e160_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x14be9e160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be9e160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x14be9e160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x14be9e160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be9e160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x14be9e480 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14be825e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14be9e480
v0x14be9e6e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x14be9e6e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14be9e6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x14be9e6e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x14be9e6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14be9e6e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x14be9f710 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14be9f9d0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1300410a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14be9ff90_0 .net/2u *"_ivl_0", 0 0, L_0x1300410a8;  1 drivers
L_0x1300410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bea0050_0 .net/2u *"_ivl_4", 0 0, L_0x1300410f0;  1 drivers
v0x14bea00f0_0 .net "a", 7 0, L_0x12be7bc60;  1 drivers
v0x14bea01a0_0 .net "ain", 8 0, L_0x12be7b920;  1 drivers
v0x14bea0260_0 .net "b", 7 0, L_0x12be7af60;  1 drivers
v0x14bea0340_0 .net "bin", 8 0, L_0x12be7ba40;  1 drivers
v0x14bea03e0_0 .net "c", 8 0, L_0x12be7bb60;  alias, 1 drivers
L_0x12be7b920 .concat [ 8 1 0 0], L_0x12be7bc60, L_0x1300410a8;
L_0x12be7ba40 .concat [ 8 1 0 0], L_0x12be7af60, L_0x1300410f0;
S_0x14be9fae0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14be9f710;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14be9fca0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x14be9fa50_0 .net "a", 8 0, L_0x12be7b920;  alias, 1 drivers
v0x14be9fdd0_0 .net "b", 8 0, L_0x12be7ba40;  alias, 1 drivers
v0x14be9fe80_0 .net "c", 8 0, L_0x12be7bb60;  alias, 1 drivers
L_0x12be7bb60 .arith/sub 9, L_0x12be7b920, L_0x12be7ba40;
S_0x14bea04d0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x14be37c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x14bea0690 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x14bea06d0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x12be8a260 .functor NOT 8, L_0x12be8ad80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be8a5f0 .functor NOT 1, L_0x12be8a550, C4<0>, C4<0>, C4<0>;
L_0x12be8a820 .functor OR 1, L_0x12be8a5f0, L_0x12be8a740, C4<0>, C4<0>;
v0x14bea0d40_0 .net *"_ivl_10", 0 0, L_0x12be8a5f0;  1 drivers
v0x14bea0df0_0 .net *"_ivl_13", 1 0, L_0x12be8a660;  1 drivers
v0x14bea0ea0_0 .net *"_ivl_15", 0 0, L_0x12be8a740;  1 drivers
v0x14bea0f50_0 .net *"_ivl_17", 0 0, L_0x12be8a820;  1 drivers
v0x14bea0ff0_0 .net *"_ivl_19", 4 0, L_0x12be8a910;  1 drivers
L_0x130041b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14bea10e0_0 .net/2u *"_ivl_20", 4 0, L_0x130041b58;  1 drivers
v0x14bea1190_0 .net *"_ivl_22", 4 0, L_0x12be8a9f0;  1 drivers
v0x14bea1240_0 .net *"_ivl_25", 4 0, L_0x12be8ab30;  1 drivers
v0x14bea12f0_0 .net *"_ivl_5", 0 0, L_0x12be8a350;  1 drivers
v0x14bea1400_0 .net *"_ivl_9", 0 0, L_0x12be8a550;  1 drivers
v0x14bea14b0_0 .net "e_o", 1 0, L_0x12be89c70;  alias, 1 drivers
v0x14bea1560_0 .net "exp_o", 7 0, L_0x12be8ad80;  1 drivers
v0x14bea1610_0 .net "exp_oN", 7 0, L_0x12be8a3f0;  1 drivers
v0x14bea16c0_0 .net "exp_oN_tmp", 7 0, L_0x12be89d10;  1 drivers
v0x14bea1780_0 .net "r_o", 4 0, L_0x12be8aca0;  alias, 1 drivers
L_0x12be89c70 .part L_0x12be8ad80, 0, 2;
L_0x12be8a350 .part L_0x12be8ad80, 7, 1;
L_0x12be8a3f0 .functor MUXZ 8, L_0x12be8ad80, L_0x12be89d10, L_0x12be8a350, C4<>;
L_0x12be8a550 .part L_0x12be8ad80, 7, 1;
L_0x12be8a660 .part L_0x12be8a3f0, 0, 2;
L_0x12be8a740 .reduce/or L_0x12be8a660;
L_0x12be8a910 .part L_0x12be8a3f0, 2, 5;
L_0x12be8a9f0 .arith/sum 5, L_0x12be8a910, L_0x130041b58;
L_0x12be8ab30 .part L_0x12be8a3f0, 2, 5;
L_0x12be8aca0 .functor MUXZ 5, L_0x12be8ab30, L_0x12be8a9f0, L_0x12be8a820, C4<>;
S_0x14bea08a0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x14bea04d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x14bea0a70 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x130041b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x14bea0af0_0 .net/2u *"_ivl_0", 7 0, L_0x130041b10;  1 drivers
v0x14bea0bb0_0 .net "a", 7 0, L_0x12be8a260;  1 drivers
v0x14bea0c50_0 .net "c", 7 0, L_0x12be89d10;  alias, 1 drivers
L_0x12be89d10 .arith/sum 8, L_0x12be8a260, L_0x130041b10;
S_0x14bea6d30 .scope function.vec4.s32, "full_nbits_abs" "full_nbits_abs" 3 19, 3 19 0, S_0x14be28a00;
 .timescale -9 -12;
v0x14bea6f10_0 .var "P", 31 0;
; Variable full_nbits_abs is vec4 return value of scope S_0x14bea6d30
TD_fault_checker_tb.dut.full_nbits_abs ;
    %load/vec4 v0x14bea6f10_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_100.202, 4;
    %load/vec4 v0x14bea6f10_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x14bea6f10_0;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
T_100.203 ;
    %end;
S_0x14bea7030 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 112, 3 112 0, S_0x14be28a00;
 .timescale -9 -12;
v0x14bea71f0_0 .var "P", 31 0;
v0x14bea72b0_0 .var/i "count", 31 0;
v0x14bea7360_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x14bea7030
v0x14bea74d0_0 .var/i "j", 31 0;
v0x14bea75c0_0 .var/i "nbits", 31 0;
v0x14bea7670_0 .var/i "num", 31 0;
v0x14bea7720_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x14bea75c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_101.204, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_101.205;
T_101.204 ;
    %load/vec4 v0x14bea71f0_0;
    %load/vec4 v0x14bea75c0_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x14bea7720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bea72b0_0, 0, 32;
    %load/vec4 v0x14bea75c0_0;
    %subi 2, 0, 32;
    %store/vec4 v0x14bea74d0_0, 0, 32;
T_101.206 ;
    %load/vec4 v0x14bea74d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_101.207, 5;
    %load/vec4 v0x14bea71f0_0;
    %load/vec4 v0x14bea74d0_0;
    %part/s 1;
    %load/vec4 v0x14bea7720_0;
    %cmp/e;
    %jmp/0xz  T_101.208, 4;
    %load/vec4 v0x14bea72b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14bea72b0_0, 0, 32;
    %jmp T_101.209;
T_101.208 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x14bea74d0_0, 0, 32;
T_101.209 ;
    %load/vec4 v0x14bea74d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bea74d0_0, 0, 32;
    %jmp T_101.206;
T_101.207 ;
    %load/vec4 v0x14bea75c0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14bea72b0_0;
    %add;
    %load/vec4 v0x14bea7360_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_101.210, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_101.211;
T_101.210 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14bea72b0_0;
    %add;
    %load/vec4 v0x14bea7360_0;
    %add;
    %load/vec4 v0x14bea7670_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_101.211 ;
T_101.205 ;
    %end;
S_0x14bea77c0 .scope function.vec4.s7, "get_scale" "get_scale" 3 64, 3 64 0, S_0x14be28a00;
 .timescale -9 -12;
v0x14bea79c0_0 .var "P", 31 0;
v0x14bea7a60_0 .var "P_in", 31 0;
v0x14bea7b00_0 .var "X", 31 0;
v0x14bea7bb0_0 .var/i "current_nbits", 31 0;
v0x14bea7c60_0 .var "exponent", 1 0;
v0x14bea7d50_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x14bea77c0
v0x14bea7eb0_0 .var/i "k", 31 0;
v0x14bea7f60_0 .var "low_part", 29 0;
v0x14bea8070_0 .var "low_part_shifted", 31 0;
v0x14bea8120_0 .var "mask", 31 0;
v0x14bea81d0_0 .var "rc", 0 0;
v0x14bea8270_0 .var/i "regime", 31 0;
v0x14bea8320_0 .var "xin", 31 0;
v0x14bea83d0_0 .var "xin_r", 31 0;
v0x14bea8480_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14bea7bb0_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x14bea8120_0, 0, 32;
    %load/vec4 v0x14bea7a60_0;
    %load/vec4 v0x14bea8120_0;
    %and;
    %store/vec4 v0x14bea79c0_0, 0, 32;
    %load/vec4 v0x14bea79c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.212, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_102.213;
T_102.212 ;
    %load/vec4 v0x14bea79c0_0;
    %load/vec4 v0x14bea7bb0_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x14bea81d0_0, 0, 1;
    %load/vec4 v0x14bea79c0_0;
    %store/vec4 v0x14bea8320_0, 0, 32;
    %load/vec4 v0x14bea81d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.214, 8;
    %load/vec4 v0x14bea8320_0;
    %inv;
    %load/vec4 v0x14bea8120_0;
    %and;
    %store/vec4 v0x14bea83d0_0, 0, 32;
    %jmp T_102.215;
T_102.214 ;
    %load/vec4 v0x14bea8320_0;
    %store/vec4 v0x14bea83d0_0, 0, 32;
T_102.215 ;
    %load/vec4 v0x14bea83d0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14bea7bb0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x14bea81d0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x14bea7b00_0, 0, 32;
    %load/vec4 v0x14bea7b00_0;
    %load/vec4 v0x14bea7bb0_0;
    %store/vec4 v0x14be37b40_0, 0, 32;
    %store/vec4 v0x14be37bd0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x14be28240;
    %store/vec4 v0x14bea7eb0_0, 0, 32;
    %load/vec4 v0x14bea81d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.216, 8;
    %load/vec4 v0x14bea7eb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bea8270_0, 0, 32;
    %jmp T_102.217;
T_102.216 ;
    %load/vec4 v0x14bea7eb0_0;
    %store/vec4 v0x14bea8270_0, 0, 32;
T_102.217 ;
    %load/vec4 v0x14bea7bb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_102.218, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x14bea7f60_0, 0, 30;
    %jmp T_102.219;
T_102.218 ;
    %load/vec4 v0x14bea8320_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14bea7bb0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x14bea7f60_0, 0, 30;
T_102.219 ;
    %load/vec4 v0x14bea7f60_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14bea8070_0, 0, 32;
    %load/vec4 v0x14bea8070_0;
    %load/vec4 v0x14bea7eb0_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x14bea8120_0;
    %and;
    %store/vec4 v0x14bea8480_0, 0, 32;
    %load/vec4 v0x14bea8480_0;
    %load/vec4 v0x14bea7bb0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x14bea7c60_0, 0, 2;
    %load/vec4 v0x14bea8270_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x14bea7c60_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_102.213 ;
    %end;
S_0x14bea8530 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 141, 3 141 0, S_0x14be28a00;
 .timescale -9 -12;
v0x14bea86f0_0 .var "PA", 31 0;
v0x14bea87b0_0 .var "PB", 31 0;
v0x14bea8850_0 .var/i "current_nbits", 31 0;
v0x14bea88e0_0 .var/i "es", 31 0;
v0x14bea8990_0 .var/i "frac_indexA", 31 0;
v0x14bea8a80_0 .var/i "frac_indexB", 31 0;
v0x14bea8b30_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x14bea8530
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x14bea86f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_103.222, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x14bea87b0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_103.222;
    %jmp/0xz  T_103.220, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_103.221;
T_103.220 ;
    %load/vec4 v0x14bea86f0_0;
    %load/vec4 v0x14bea8850_0;
    %load/vec4 v0x14bea88e0_0;
    %load/vec4 v0x14bea8b30_0;
    %store/vec4 v0x14bea7670_0, 0, 32;
    %store/vec4 v0x14bea7360_0, 0, 32;
    %store/vec4 v0x14bea75c0_0, 0, 32;
    %store/vec4 v0x14bea71f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x14bea7030;
    %store/vec4 v0x14bea8990_0, 0, 32;
    %load/vec4 v0x14bea87b0_0;
    %load/vec4 v0x14bea8850_0;
    %load/vec4 v0x14bea88e0_0;
    %load/vec4 v0x14bea8b30_0;
    %store/vec4 v0x14bea7670_0, 0, 32;
    %store/vec4 v0x14bea7360_0, 0, 32;
    %store/vec4 v0x14bea75c0_0, 0, 32;
    %store/vec4 v0x14bea71f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x14bea7030;
    %store/vec4 v0x14bea8a80_0, 0, 32;
    %load/vec4 v0x14bea8990_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_103.227, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14bea8990_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_103.227;
    %jmp/1 T_103.226, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14bea8a80_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_103.226;
    %jmp/1 T_103.225, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14bea8a80_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_103.225;
    %jmp/0xz  T_103.223, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_103.224;
T_103.223 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_103.224 ;
T_103.221 ;
    %end;
S_0x14bea8c80 .scope module, "punt_adder" "posit_add" 3 181, 4 2 0, S_0x14be28a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x14bea8e40 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x14bea8e80 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x14bea8ec0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x12be8ede0 .functor BUFZ 1, L_0x12bebc7d0, C4<0>, C4<0>, C4<0>;
L_0x12be8f400 .functor NOT 1, L_0x12be8f070, C4<0>, C4<0>, C4<0>;
L_0x12be8f4b0 .functor AND 1, L_0x12be8f360, L_0x12be8f400, C4<1>, C4<1>;
L_0x12be8f6a0 .functor NOT 1, L_0x12be8f230, C4<0>, C4<0>, C4<0>;
L_0x12be8f730 .functor AND 1, L_0x12be8f5a0, L_0x12be8f6a0, C4<1>, C4<1>;
L_0x12be8f910 .functor OR 1, L_0x12be8f870, L_0x12be8f070, C4<0>, C4<0>;
L_0x12be8f9c0 .functor NOT 1, L_0x12be8f910, C4<0>, C4<0>, C4<0>;
L_0x12be8fbc0 .functor OR 1, L_0x12be8fab0, L_0x12be8f230, C4<0>, C4<0>;
L_0x12be8fc50 .functor NOT 1, L_0x12be8fbc0, C4<0>, C4<0>, C4<0>;
L_0x12be8fd50 .functor OR 1, L_0x12be8f4b0, L_0x12be8f730, C4<0>, C4<0>;
L_0x12be8fe40 .functor AND 1, L_0x12be8f9c0, L_0x12be8fc50, C4<1>, C4<1>;
L_0x12bea8560 .functor XNOR 1, L_0x12be8ee60, L_0x12be8ef00, C4<0>, C4<0>;
L_0x12beaa2b0 .functor BUFZ 5, L_0x12bea9fc0, C4<00000>, C4<00000>, C4<00000>;
L_0x12beac080 .functor OR 1, L_0x12beaa180, L_0x12beac1c0, C4<0>, C4<0>;
L_0x12beba850 .functor OR 1, L_0x12beba710, L_0x12bebab10, C4<0>, C4<0>;
L_0x12beaa3a0 .functor AND 1, L_0x12beb8350, L_0x12beba850, C4<1>, C4<1>;
L_0x12bebacf0 .functor AND 1, L_0x12beb82b0, L_0x12beb8350, C4<1>, C4<1>;
L_0x12bebae30 .functor OR 1, L_0x12beba710, L_0x12bebab10, C4<0>, C4<0>;
L_0x12bebabf0 .functor NOT 1, L_0x12bebae30, C4<0>, C4<0>, C4<0>;
L_0x12bebaf80 .functor AND 1, L_0x12bebacf0, L_0x12bebabf0, C4<1>, C4<1>;
L_0x12bebaff0 .functor OR 1, L_0x12beaa3a0, L_0x12bebaf80, C4<0>, C4<0>;
L_0x12bebbe60 .functor OR 1, L_0x12be8fd50, L_0x12be8fe40, C4<0>, C4<0>;
L_0x12bebbf70 .functor NOT 1, L_0x12bebbed0, C4<0>, C4<0>, C4<0>;
L_0x12bebc0e0 .functor OR 1, L_0x12bebbe60, L_0x12bebbf70, C4<0>, C4<0>;
L_0x12bebc610 .functor BUFZ 1, L_0x12be8ede0, C4<0>, C4<0>, C4<0>;
v0x12be168d0_0 .net "DSR_e_diff", 4 0, L_0x12beaa2b0;  1 drivers
v0x12be16980_0 .net "DSR_left_out", 31 0, L_0x12beb7650;  1 drivers
v0x12be16a20_0 .net "DSR_left_out_t", 31 0, L_0x12beb7460;  1 drivers
v0x12be16af0_0 .net "DSR_right_in", 31 0, L_0x12be8ddd0;  1 drivers
v0x12be16ba0_0 .net "DSR_right_out", 31 0, L_0x12beab710;  1 drivers
v0x12be16cf0_0 .net "G", 0 0, L_0x12beb8350;  1 drivers
v0x12be16d80_0 .net "L", 0 0, L_0x12beb82b0;  1 drivers
v0x12be16e10_0 .net "LOD_in", 31 0, L_0x12beac3b0;  1 drivers
v0x12be16eb0_0 .net "R", 0 0, L_0x12beba710;  1 drivers
v0x12be16fc0_0 .net "St", 0 0, L_0x12bebab10;  1 drivers
v0x12be17050_0 .net *"_ivl_10", 30 0, L_0x12be8efd0;  1 drivers
v0x12be17100_0 .net *"_ivl_100", 0 0, L_0x12bea9d50;  1 drivers
L_0x1300430b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12be171a0_0 .net/2u *"_ivl_101", 4 0, L_0x1300430b8;  1 drivers
v0x12be17250_0 .net *"_ivl_104", 4 0, L_0x12beaa0e0;  1 drivers
v0x12be17300_0 .net *"_ivl_112", 0 0, L_0x12beaa180;  1 drivers
v0x12be173b0_0 .net *"_ivl_114", 0 0, L_0x12beac1c0;  1 drivers
v0x12be17460_0 .net *"_ivl_115", 0 0, L_0x12beac080;  1 drivers
v0x12be175f0_0 .net *"_ivl_118", 30 0, L_0x12beac0f0;  1 drivers
v0x12be17680_0 .net *"_ivl_124", 0 0, L_0x12beb75b0;  1 drivers
v0x12be17730_0 .net *"_ivl_126", 30 0, L_0x12beac450;  1 drivers
L_0x130043928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be177e0_0 .net/2u *"_ivl_127", 0 0, L_0x130043928;  1 drivers
v0x12be17890_0 .net *"_ivl_129", 31 0, L_0x12beb77c0;  1 drivers
L_0x130043a00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12be17940_0 .net/2u *"_ivl_135", 2 0, L_0x130043a00;  1 drivers
v0x12be179f0_0 .net *"_ivl_14", 30 0, L_0x12be8f190;  1 drivers
L_0x130043c88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be17aa0_0 .net/2u *"_ivl_143", 31 0, L_0x130043c88;  1 drivers
v0x12be17b50_0 .net *"_ivl_154", 33 0, L_0x12beba7b0;  1 drivers
v0x12be17c00_0 .net *"_ivl_157", 0 0, L_0x12beba850;  1 drivers
v0x12be17cb0_0 .net *"_ivl_159", 0 0, L_0x12beaa3a0;  1 drivers
v0x12be17d60_0 .net *"_ivl_161", 0 0, L_0x12bebacf0;  1 drivers
v0x12be17e10_0 .net *"_ivl_163", 0 0, L_0x12bebae30;  1 drivers
v0x12be17ec0_0 .net *"_ivl_165", 0 0, L_0x12bebabf0;  1 drivers
v0x12be17f70_0 .net *"_ivl_167", 0 0, L_0x12bebaf80;  1 drivers
L_0x130043cd0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be18020_0 .net/2u *"_ivl_171", 30 0, L_0x130043cd0;  1 drivers
v0x12be17510_0 .net *"_ivl_177", 31 0, L_0x12bebb690;  1 drivers
v0x12be182b0_0 .net *"_ivl_18", 0 0, L_0x12be8f360;  1 drivers
L_0x130043da8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be18340_0 .net *"_ivl_180", 26 0, L_0x130043da8;  1 drivers
L_0x130043df0 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x12be183e0_0 .net/2u *"_ivl_181", 31 0, L_0x130043df0;  1 drivers
v0x12be18490_0 .net *"_ivl_183", 0 0, L_0x12bebb250;  1 drivers
v0x12be18530_0 .net *"_ivl_186", 31 0, L_0x12bebb370;  1 drivers
v0x12be185e0_0 .net *"_ivl_188", 31 0, L_0x12bebb730;  1 drivers
v0x12be18690_0 .net *"_ivl_19", 0 0, L_0x12be8f400;  1 drivers
L_0x130043e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be18740_0 .net *"_ivl_191", 31 0, L_0x130043e38;  1 drivers
v0x12be187f0_0 .net *"_ivl_194", 31 0, L_0x12bebb9a0;  1 drivers
v0x12be188a0_0 .net *"_ivl_197", 0 0, L_0x12bebbe60;  1 drivers
v0x12be18950_0 .net *"_ivl_200", 0 0, L_0x12bebbed0;  1 drivers
v0x12be18a00_0 .net *"_ivl_201", 0 0, L_0x12bebbf70;  1 drivers
v0x12be18ab0_0 .net *"_ivl_203", 0 0, L_0x12bebc0e0;  1 drivers
L_0x130043e80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be18b60_0 .net/2u *"_ivl_205", 30 0, L_0x130043e80;  1 drivers
v0x12be18c10_0 .net *"_ivl_207", 31 0, L_0x12bebc150;  1 drivers
v0x12be18cc0_0 .net *"_ivl_210", 30 0, L_0x12bebbc40;  1 drivers
v0x12be18d70_0 .net *"_ivl_211", 31 0, L_0x12bebbce0;  1 drivers
v0x12be18e20_0 .net *"_ivl_24", 0 0, L_0x12be8f5a0;  1 drivers
v0x12be18ed0_0 .net *"_ivl_25", 0 0, L_0x12be8f6a0;  1 drivers
v0x12be18f80_0 .net *"_ivl_30", 0 0, L_0x12be8f870;  1 drivers
v0x12be19030_0 .net *"_ivl_31", 0 0, L_0x12be8f910;  1 drivers
v0x12be190e0_0 .net *"_ivl_36", 0 0, L_0x12be8fab0;  1 drivers
v0x12be19190_0 .net *"_ivl_37", 0 0, L_0x12be8fbc0;  1 drivers
L_0x130042068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be19240_0 .net *"_ivl_45", 31 0, L_0x130042068;  1 drivers
v0x12be192f0_0 .net *"_ivl_48", 31 0, L_0x12be8ffd0;  1 drivers
L_0x1300420b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be193a0_0 .net *"_ivl_51", 31 0, L_0x1300420b0;  1 drivers
v0x12be19450_0 .net *"_ivl_54", 31 0, L_0x12be901f0;  1 drivers
v0x12be19500_0 .net *"_ivl_62", 30 0, L_0x12bea8150;  1 drivers
v0x12be195b0_0 .net *"_ivl_64", 30 0, L_0x12bea81f0;  1 drivers
v0x12be19660_0 .net *"_ivl_65", 0 0, L_0x12bea80b0;  1 drivers
L_0x130042de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be19700_0 .net/2u *"_ivl_67", 0 0, L_0x130042de8;  1 drivers
L_0x130042e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be180d0_0 .net/2u *"_ivl_69", 0 0, L_0x130042e30;  1 drivers
v0x12be18180_0 .net *"_ivl_98", 2 0, L_0x12bea9ea0;  1 drivers
v0x12be19790_0 .net "add_m", 32 0, L_0x12beabe00;  1 drivers
v0x12be19820_0 .net "add_m_in1", 31 0, L_0x12be8e640;  1 drivers
v0x12be198b0_0 .net "diff", 8 0, L_0x12bea9b70;  1 drivers
v0x12be19940_0 .net "done", 0 0, L_0x12bebc610;  alias, 1 drivers
v0x12be199d0_0 .net "e1", 1 0, L_0x12be9bf40;  1 drivers
v0x12be19a60_0 .net "e2", 1 0, L_0x12bea7c20;  1 drivers
v0x12be19af0_0 .net "e_o", 1 0, L_0x12beb7ec0;  1 drivers
v0x12be19b80_0 .net "exp_diff", 4 0, L_0x12bea9fc0;  1 drivers
v0x12be19c10_0 .net "in1", 31 0, v0x12be5f870_0;  alias, 1 drivers
v0x12be19cc0_0 .net "in1_gt_in2", 0 0, L_0x12bea83c0;  1 drivers
v0x12be19d50_0 .net "in2", 31 0, v0x12be5f920_0;  alias, 1 drivers
v0x12be19e10_0 .net "inf", 0 0, L_0x12be8fd50;  alias, 1 drivers
v0x12be19ea0_0 .net "inf1", 0 0, L_0x12be8f4b0;  1 drivers
v0x12be19f40_0 .net "inf2", 0 0, L_0x12be8f730;  1 drivers
v0x12be19fe0_0 .net "le", 1 0, L_0x12bea8bc0;  1 drivers
v0x12be1a090_0 .net "le_o", 8 0, L_0x12beb8050;  1 drivers
v0x12be1a150_0 .net "le_o_tmp", 8 0, L_0x12beb7c20;  1 drivers
v0x12be1a1e0_0 .net "left_shift", 4 0, L_0x12beb5ea0;  1 drivers
v0x12be1a280_0 .net "lm", 30 0, L_0x12bea8ed0;  1 drivers
v0x12be1a330_0 .net "lr", 4 0, L_0x12bea8900;  1 drivers
v0x12be1a3f0_0 .net "lr_N", 5 0, L_0x12bea9330;  1 drivers
v0x12be1a4a0_0 .net "lrc", 0 0, L_0x12bea8710;  1 drivers
v0x12be1a550_0 .net "ls", 0 0, L_0x12bea8310;  1 drivers
v0x12be1a5e0_0 .net "m1", 30 0, L_0x12bea7e70;  1 drivers
v0x12be1a680_0 .net "m2", 30 0, L_0x12bea7f90;  1 drivers
v0x12be1a730_0 .net "mant1", 29 0, L_0x12be9c070;  1 drivers
v0x12be1a7f0_0 .net "mant2", 29 0, L_0x12bea7d50;  1 drivers
v0x12be1a8a0_0 .net "mant_ovf", 1 0, L_0x12beabfe0;  1 drivers
v0x12be1a940_0 .net "op", 0 0, L_0x12bea8560;  1 drivers
v0x12be1a9f0_0 .net "out", 31 0, L_0x12bebc4f0;  alias, 1 drivers
v0x12be1aa90_0 .net "r_o", 4 0, L_0x12beb8ef0;  1 drivers
v0x12be1ab70_0 .net "rc1", 0 0, L_0x12be904d0;  1 drivers
v0x12be1ac00_0 .net "rc2", 0 0, L_0x12be9c200;  1 drivers
v0x12be1acb0_0 .net "regime1", 4 0, L_0x12be9a720;  1 drivers
v0x12be1ad60_0 .net "regime2", 4 0, L_0x12bea6410;  1 drivers
v0x12be1ae10_0 .net "rnd_ulp", 31 0, L_0x12bebaee0;  1 drivers
v0x12be1aec0_0 .net "s1", 0 0, L_0x12be8ee60;  1 drivers
v0x12be1af50_0 .net "s2", 0 0, L_0x12be8ef00;  1 drivers
v0x12be1afe0_0 .net "se", 1 0, L_0x12bea89a0;  1 drivers
v0x12be1b090_0 .net "sm", 30 0, L_0x12bea8c60;  1 drivers
v0x12be1b140_0 .net "sr", 4 0, L_0x12bea87b0;  1 drivers
v0x12be1b200_0 .net "sr_N", 5 0, L_0x12bea97d0;  1 drivers
v0x12be1b2b0_0 .net "src", 0 0, L_0x12bea8460;  1 drivers
v0x12be1b360_0 .net "start", 0 0, L_0x12bebc7d0;  1 drivers
v0x12be1b3f0_0 .net "start0", 0 0, L_0x12be8ede0;  1 drivers
v0x12be1b480_0 .net "tmp1_o", 98 0, L_0x12beba540;  1 drivers
v0x12be1b540_0 .net "tmp1_oN", 31 0, L_0x12bebba80;  1 drivers
v0x12be1b5e0_0 .net "tmp1_o_rnd", 31 0, L_0x12bebbba0;  1 drivers
v0x12be1b690_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x12bebb4b0;  1 drivers
v0x12be1b770_0 .net "tmp_o", 66 0, L_0x12be8ec00;  1 drivers
v0x12be1b820_0 .net "ulp", 0 0, L_0x12bebaff0;  1 drivers
v0x12be1b8c0_0 .net "xin1", 31 0, L_0x12be900d0;  1 drivers
v0x12be1b960_0 .net "xin2", 31 0, L_0x12be902f0;  1 drivers
v0x12be1ba10_0 .net "zero", 0 0, L_0x12be8fe40;  alias, 1 drivers
v0x12be1baa0_0 .net "zero1", 0 0, L_0x12be8f9c0;  1 drivers
v0x12be1bb40_0 .net "zero2", 0 0, L_0x12be8fc50;  1 drivers
v0x12be1bbe0_0 .net "zero_tmp1", 0 0, L_0x12be8f070;  1 drivers
v0x12be1bc80_0 .net "zero_tmp2", 0 0, L_0x12be8f230;  1 drivers
L_0x12be8e760 .part L_0x12beb8050, 7, 1;
L_0x12be8eb60 .part L_0x12beb8050, 7, 1;
L_0x12be8eaa0 .part L_0x12beb7650, 0, 31;
L_0x12be8ee60 .part v0x12be5f870_0, 31, 1;
L_0x12be8ef00 .part v0x12be5f920_0, 31, 1;
L_0x12be8efd0 .part v0x12be5f870_0, 0, 31;
L_0x12be8f070 .reduce/or L_0x12be8efd0;
L_0x12be8f190 .part v0x12be5f920_0, 0, 31;
L_0x12be8f230 .reduce/or L_0x12be8f190;
L_0x12be8f360 .part v0x12be5f870_0, 31, 1;
L_0x12be8f5a0 .part v0x12be5f920_0, 31, 1;
L_0x12be8f870 .part v0x12be5f870_0, 31, 1;
L_0x12be8fab0 .part v0x12be5f920_0, 31, 1;
L_0x12be8ffd0 .arith/sub 32, L_0x130042068, v0x12be5f870_0;
L_0x12be900d0 .functor MUXZ 32, v0x12be5f870_0, L_0x12be8ffd0, L_0x12be8ee60, C4<>;
L_0x12be901f0 .arith/sub 32, L_0x1300420b0, v0x12be5f920_0;
L_0x12be902f0 .functor MUXZ 32, v0x12be5f920_0, L_0x12be901f0, L_0x12be8ef00, C4<>;
L_0x12bea7e70 .concat [ 30 1 0 0], L_0x12be9c070, L_0x12be8f070;
L_0x12bea7f90 .concat [ 30 1 0 0], L_0x12bea7d50, L_0x12be8f230;
L_0x12bea8150 .part L_0x12be900d0, 0, 31;
L_0x12bea81f0 .part L_0x12be902f0, 0, 31;
L_0x12bea80b0 .cmp/ge 31, L_0x12bea8150, L_0x12bea81f0;
L_0x12bea83c0 .functor MUXZ 1, L_0x130042e30, L_0x130042de8, L_0x12bea80b0, C4<>;
L_0x12bea8310 .functor MUXZ 1, L_0x12be8ef00, L_0x12be8ee60, L_0x12bea83c0, C4<>;
L_0x12bea8710 .functor MUXZ 1, L_0x12be9c200, L_0x12be904d0, L_0x12bea83c0, C4<>;
L_0x12bea8460 .functor MUXZ 1, L_0x12be904d0, L_0x12be9c200, L_0x12bea83c0, C4<>;
L_0x12bea8900 .functor MUXZ 5, L_0x12bea6410, L_0x12be9a720, L_0x12bea83c0, C4<>;
L_0x12bea87b0 .functor MUXZ 5, L_0x12be9a720, L_0x12bea6410, L_0x12bea83c0, C4<>;
L_0x12bea8bc0 .functor MUXZ 2, L_0x12bea7c20, L_0x12be9bf40, L_0x12bea83c0, C4<>;
L_0x12bea89a0 .functor MUXZ 2, L_0x12be9bf40, L_0x12bea7c20, L_0x12bea83c0, C4<>;
L_0x12bea8ed0 .functor MUXZ 31, L_0x12bea7f90, L_0x12bea7e70, L_0x12bea83c0, C4<>;
L_0x12bea8c60 .functor MUXZ 31, L_0x12bea7e70, L_0x12bea7f90, L_0x12bea83c0, C4<>;
L_0x12bea9c70 .concat [ 2 6 0 0], L_0x12bea8bc0, L_0x12bea9330;
L_0x12bea8f70 .concat [ 2 6 0 0], L_0x12bea89a0, L_0x12bea97d0;
L_0x12bea9ea0 .part L_0x12bea9b70, 5, 3;
L_0x12bea9d50 .reduce/or L_0x12bea9ea0;
L_0x12beaa0e0 .part L_0x12bea9b70, 0, 5;
L_0x12bea9fc0 .functor MUXZ 5, L_0x12beaa0e0, L_0x1300430b8, L_0x12bea9d50, C4<>;
L_0x12beabfe0 .part L_0x12beabe00, 31, 2;
L_0x12beaa180 .part L_0x12beabe00, 32, 1;
L_0x12beac1c0 .part L_0x12beabe00, 31, 1;
L_0x12beac0f0 .part L_0x12beabe00, 0, 31;
L_0x12beac3b0 .concat [ 31 1 0 0], L_0x12beac0f0, L_0x12beac080;
L_0x12beb7510 .part L_0x12beabe00, 1, 32;
L_0x12beb75b0 .part L_0x12beb7460, 31, 1;
L_0x12beac450 .part L_0x12beb7460, 0, 31;
L_0x12beb77c0 .concat [ 1 31 0 0], L_0x130043928, L_0x12beac450;
L_0x12beb7650 .functor MUXZ 32, L_0x12beb77c0, L_0x12beb7460, L_0x12beb75b0, C4<>;
L_0x12beb7da0 .concat [ 2 6 0 0], L_0x12bea8bc0, L_0x12bea9330;
L_0x12beb7860 .concat [ 5 3 0 0], L_0x12beb5ea0, L_0x130043a00;
L_0x12beb81d0 .part L_0x12beabfe0, 1, 1;
L_0x12beb8fd0 .part L_0x12beb8050, 0, 8;
L_0x12beba5f0 .concat [ 32 67 0 0], L_0x130043c88, L_0x12be8ec00;
L_0x12beb82b0 .part L_0x12beba540, 36, 1;
L_0x12beb8350 .part L_0x12beba540, 35, 1;
L_0x12beba710 .part L_0x12beba540, 34, 1;
L_0x12beba7b0 .part L_0x12beba540, 0, 34;
L_0x12bebab10 .reduce/or L_0x12beba7b0;
L_0x12bebaee0 .concat [ 1 31 0 0], L_0x12bebaff0, L_0x130043cd0;
L_0x12bebb5b0 .part L_0x12beba540, 35, 32;
L_0x12bebb690 .concat [ 5 27 0 0], L_0x12beb8ef0, L_0x130043da8;
L_0x12bebb250 .cmp/gt 32, L_0x130043df0, L_0x12bebb690;
L_0x12bebb370 .part L_0x12bebb4b0, 0, 32;
L_0x12bebb730 .part L_0x12beba540, 35, 32;
L_0x12bebbba0 .functor MUXZ 32, L_0x12bebb730, L_0x12bebb370, L_0x12bebb250, C4<>;
L_0x12bebb9a0 .arith/sub 32, L_0x130043e38, L_0x12bebbba0;
L_0x12bebba80 .functor MUXZ 32, L_0x12bebbba0, L_0x12bebb9a0, L_0x12bea8310, C4<>;
L_0x12bebbed0 .part L_0x12beb7650, 31, 1;
L_0x12bebc150 .concat [ 31 1 0 0], L_0x130043e80, L_0x12be8fd50;
L_0x12bebbc40 .part L_0x12bebba80, 1, 31;
L_0x12bebbce0 .concat [ 31 1 0 0], L_0x12bebbc40, L_0x12bea8310;
L_0x12bebc4f0 .functor MUXZ 32, L_0x12bebbce0, L_0x12bebc150, L_0x12bebc0e0, C4<>;
S_0x14bea9170 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14bea8f40 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14bea8f80 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12beb7460 .functor BUFZ 32, L_0x12beb6ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300438e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beaa990_0 .net *"_ivl_11", 0 0, L_0x1300438e0;  1 drivers
v0x14beaaa50_0 .net *"_ivl_6", 0 0, L_0x12beb6fe0;  1 drivers
v0x14beaab00_0 .net *"_ivl_7", 31 0, L_0x12beb7160;  1 drivers
v0x14beaabc0_0 .net *"_ivl_9", 30 0, L_0x12beb7080;  1 drivers
v0x14beaac70_0 .net "a", 31 0, L_0x12beb7510;  1 drivers
v0x14beaad60_0 .net "b", 4 0, L_0x12beb5ea0;  alias, 1 drivers
v0x14beaae10_0 .net "c", 31 0, L_0x12beb7460;  alias, 1 drivers
v0x14beaaec0 .array "tmp", 0 4;
v0x14beaaec0_0 .net v0x14beaaec0 0, 31 0, L_0x12beb7300; 1 drivers
v0x14beaaec0_1 .net v0x14beaaec0 1, 31 0, L_0x12beb6260; 1 drivers
v0x14beaaec0_2 .net v0x14beaaec0 2, 31 0, L_0x12beb6660; 1 drivers
v0x14beaaec0_3 .net v0x14beaaec0 3, 31 0, L_0x12beb6a40; 1 drivers
v0x14beaaec0_4 .net v0x14beaaec0 4, 31 0, L_0x12beb6ec0; 1 drivers
L_0x12beb6040 .part L_0x12beb5ea0, 1, 1;
L_0x12beb63c0 .part L_0x12beb5ea0, 2, 1;
L_0x12beb6780 .part L_0x12beb5ea0, 3, 1;
L_0x12beb6b60 .part L_0x12beb5ea0, 4, 1;
L_0x12beb6fe0 .part L_0x12beb5ea0, 0, 1;
L_0x12beb7080 .part L_0x12beb7510, 0, 31;
L_0x12beb7160 .concat [ 1 31 0 0], L_0x1300438e0, L_0x12beb7080;
L_0x12beb7300 .functor MUXZ 32, L_0x12beb7510, L_0x12beb7160, L_0x12beb6fe0, C4<>;
S_0x14bea94f0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14bea9170;
 .timescale -9 -12;
P_0x14bea96d0 .param/l "i" 1 4 296, +C4<01>;
v0x14bea9770_0 .net *"_ivl_1", 0 0, L_0x12beb6040;  1 drivers
v0x14bea9800_0 .net *"_ivl_3", 31 0, L_0x12beb6180;  1 drivers
v0x14bea9890_0 .net *"_ivl_5", 29 0, L_0x12beb60e0;  1 drivers
L_0x1300437c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bea9920_0 .net *"_ivl_7", 1 0, L_0x1300437c0;  1 drivers
L_0x12beb60e0 .part L_0x12beb7300, 0, 30;
L_0x12beb6180 .concat [ 2 30 0 0], L_0x1300437c0, L_0x12beb60e0;
L_0x12beb6260 .functor MUXZ 32, L_0x12beb7300, L_0x12beb6180, L_0x12beb6040, C4<>;
S_0x14bea99c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14bea9170;
 .timescale -9 -12;
P_0x14bea9ba0 .param/l "i" 1 4 296, +C4<010>;
v0x14bea9c30_0 .net *"_ivl_1", 0 0, L_0x12beb63c0;  1 drivers
v0x14bea9ce0_0 .net *"_ivl_3", 31 0, L_0x12beb6540;  1 drivers
v0x14bea9d90_0 .net *"_ivl_5", 27 0, L_0x12beb6460;  1 drivers
L_0x130043808 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14bea9e50_0 .net *"_ivl_7", 3 0, L_0x130043808;  1 drivers
L_0x12beb6460 .part L_0x12beb6260, 0, 28;
L_0x12beb6540 .concat [ 4 28 0 0], L_0x130043808, L_0x12beb6460;
L_0x12beb6660 .functor MUXZ 32, L_0x12beb6260, L_0x12beb6540, L_0x12beb63c0, C4<>;
S_0x14bea9f00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14bea9170;
 .timescale -9 -12;
P_0x14beaa0f0 .param/l "i" 1 4 296, +C4<011>;
v0x14beaa180_0 .net *"_ivl_1", 0 0, L_0x12beb6780;  1 drivers
v0x14beaa230_0 .net *"_ivl_3", 31 0, L_0x12beb6900;  1 drivers
v0x14beaa2e0_0 .net *"_ivl_5", 23 0, L_0x12beb6820;  1 drivers
L_0x130043850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14beaa3a0_0 .net *"_ivl_7", 7 0, L_0x130043850;  1 drivers
L_0x12beb6820 .part L_0x12beb6660, 0, 24;
L_0x12beb6900 .concat [ 8 24 0 0], L_0x130043850, L_0x12beb6820;
L_0x12beb6a40 .functor MUXZ 32, L_0x12beb6660, L_0x12beb6900, L_0x12beb6780, C4<>;
S_0x14beaa450 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14bea9170;
 .timescale -9 -12;
P_0x14beaa620 .param/l "i" 1 4 296, +C4<0100>;
v0x14beaa6c0_0 .net *"_ivl_1", 0 0, L_0x12beb6b60;  1 drivers
v0x14beaa770_0 .net *"_ivl_3", 31 0, L_0x12beb6da0;  1 drivers
v0x14beaa820_0 .net *"_ivl_5", 15 0, L_0x12beb6d00;  1 drivers
L_0x130043898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14beaa8e0_0 .net *"_ivl_7", 15 0, L_0x130043898;  1 drivers
L_0x12beb6d00 .part L_0x12beb6a40, 0, 16;
L_0x12beb6da0 .concat [ 16 16 0 0], L_0x130043898, L_0x12beb6d00;
L_0x12beb6ec0 .functor MUXZ 32, L_0x12beb6a40, L_0x12beb6da0, L_0x12beb6b60, C4<>;
S_0x14beab010 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14beab1e0 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x14beab220 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12beab710 .functor BUFZ 32, L_0x12beab1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130043220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beac880_0 .net *"_ivl_11", 0 0, L_0x130043220;  1 drivers
v0x14beac940_0 .net *"_ivl_6", 0 0, L_0x12beab310;  1 drivers
v0x14beac9f0_0 .net *"_ivl_7", 31 0, L_0x12beab450;  1 drivers
v0x14beacab0_0 .net *"_ivl_9", 30 0, L_0x12beab3b0;  1 drivers
v0x14beacb60_0 .net "a", 31 0, L_0x12be8ddd0;  alias, 1 drivers
v0x14beacc50_0 .net "b", 4 0, L_0x12beaa2b0;  alias, 1 drivers
v0x14beacd00_0 .net "c", 31 0, L_0x12beab710;  alias, 1 drivers
v0x14beacdb0 .array "tmp", 0 4;
v0x14beacdb0_0 .net v0x14beacdb0 0, 31 0, L_0x12beab5b0; 1 drivers
v0x14beacdb0_1 .net v0x14beacdb0 1, 31 0, L_0x12beaa630; 1 drivers
v0x14beacdb0_2 .net v0x14beacdb0 2, 31 0, L_0x12beaaa70; 1 drivers
v0x14beacdb0_3 .net v0x14beacdb0 3, 31 0, L_0x12beaae30; 1 drivers
v0x14beacdb0_4 .net v0x14beacdb0 4, 31 0, L_0x12beab1f0; 1 drivers
L_0x12beaa410 .part L_0x12beaa2b0, 1, 1;
L_0x12beaa790 .part L_0x12beaa2b0, 2, 1;
L_0x12beaab90 .part L_0x12beaa2b0, 3, 1;
L_0x12beaaf50 .part L_0x12beaa2b0, 4, 1;
L_0x12beab310 .part L_0x12beaa2b0, 0, 1;
L_0x12beab3b0 .part L_0x12be8ddd0, 1, 31;
L_0x12beab450 .concat [ 31 1 0 0], L_0x12beab3b0, L_0x130043220;
L_0x12beab5b0 .functor MUXZ 32, L_0x12be8ddd0, L_0x12beab450, L_0x12beab310, C4<>;
S_0x14beab3f0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x14beab010;
 .timescale -9 -12;
P_0x14beab5c0 .param/l "i" 1 4 317, +C4<01>;
v0x14beab660_0 .net *"_ivl_1", 0 0, L_0x12beaa410;  1 drivers
v0x14beab6f0_0 .net *"_ivl_3", 31 0, L_0x12beaa550;  1 drivers
v0x14beab780_0 .net *"_ivl_5", 29 0, L_0x12beaa4b0;  1 drivers
L_0x130043100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14beab810_0 .net *"_ivl_7", 1 0, L_0x130043100;  1 drivers
L_0x12beaa4b0 .part L_0x12beab5b0, 2, 30;
L_0x12beaa550 .concat [ 30 2 0 0], L_0x12beaa4b0, L_0x130043100;
L_0x12beaa630 .functor MUXZ 32, L_0x12beab5b0, L_0x12beaa550, L_0x12beaa410, C4<>;
S_0x14beab8b0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x14beab010;
 .timescale -9 -12;
P_0x14beaba90 .param/l "i" 1 4 317, +C4<010>;
v0x14beabb20_0 .net *"_ivl_1", 0 0, L_0x12beaa790;  1 drivers
v0x14beabbd0_0 .net *"_ivl_3", 31 0, L_0x12beaa950;  1 drivers
v0x14beabc80_0 .net *"_ivl_5", 27 0, L_0x12beaa8b0;  1 drivers
L_0x130043148 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14beabd40_0 .net *"_ivl_7", 3 0, L_0x130043148;  1 drivers
L_0x12beaa8b0 .part L_0x12beaa630, 4, 28;
L_0x12beaa950 .concat [ 28 4 0 0], L_0x12beaa8b0, L_0x130043148;
L_0x12beaaa70 .functor MUXZ 32, L_0x12beaa630, L_0x12beaa950, L_0x12beaa790, C4<>;
S_0x14beabdf0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x14beab010;
 .timescale -9 -12;
P_0x14beabfe0 .param/l "i" 1 4 317, +C4<011>;
v0x14beac070_0 .net *"_ivl_1", 0 0, L_0x12beaab90;  1 drivers
v0x14beac120_0 .net *"_ivl_3", 31 0, L_0x12beaad10;  1 drivers
v0x14beac1d0_0 .net *"_ivl_5", 23 0, L_0x12beaac30;  1 drivers
L_0x130043190 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14beac290_0 .net *"_ivl_7", 7 0, L_0x130043190;  1 drivers
L_0x12beaac30 .part L_0x12beaaa70, 8, 24;
L_0x12beaad10 .concat [ 24 8 0 0], L_0x12beaac30, L_0x130043190;
L_0x12beaae30 .functor MUXZ 32, L_0x12beaaa70, L_0x12beaad10, L_0x12beaab90, C4<>;
S_0x14beac340 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x14beab010;
 .timescale -9 -12;
P_0x14beac510 .param/l "i" 1 4 317, +C4<0100>;
v0x14beac5b0_0 .net *"_ivl_1", 0 0, L_0x12beaaf50;  1 drivers
v0x14beac660_0 .net *"_ivl_3", 31 0, L_0x12beab0d0;  1 drivers
v0x14beac710_0 .net *"_ivl_5", 15 0, L_0x12beaaff0;  1 drivers
L_0x1300431d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14beac7d0_0 .net *"_ivl_7", 15 0, L_0x1300431d8;  1 drivers
L_0x12beaaff0 .part L_0x12beaae30, 16, 16;
L_0x12beab0d0 .concat [ 16 16 0 0], L_0x12beaaff0, L_0x1300431d8;
L_0x12beab1f0 .functor MUXZ 32, L_0x12beaae30, L_0x12beab0d0, L_0x12beaaf50, C4<>;
S_0x14beacf00 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x14bead0c0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x14bead100 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12beba540 .functor BUFZ 99, L_0x12beb9ef0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x130043c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beae7b0_0 .net *"_ivl_11", 0 0, L_0x130043c40;  1 drivers
v0x14beae870_0 .net *"_ivl_6", 0 0, L_0x12beba010;  1 drivers
v0x14beae920_0 .net *"_ivl_7", 98 0, L_0x12beba280;  1 drivers
v0x14beae9e0_0 .net *"_ivl_9", 97 0, L_0x12beba1e0;  1 drivers
v0x14beaea90_0 .net "a", 98 0, L_0x12beba5f0;  1 drivers
v0x14beaeb80_0 .net "b", 4 0, L_0x12beb8ef0;  alias, 1 drivers
v0x14beaec30_0 .net "c", 98 0, L_0x12beba540;  alias, 1 drivers
v0x14beaece0 .array "tmp", 0 4;
v0x14beaece0_0 .net v0x14beaece0 0, 98 0, L_0x12beba3e0; 1 drivers
v0x14beaece0_1 .net v0x14beaece0 1, 98 0, L_0x12beb9310; 1 drivers
v0x14beaece0_2 .net v0x14beaece0 2, 98 0, L_0x12beb9710; 1 drivers
v0x14beaece0_3 .net v0x14beaece0 3, 98 0, L_0x12beb9af0; 1 drivers
v0x14beaece0_4 .net v0x14beaece0 4, 98 0, L_0x12beb9ef0; 1 drivers
L_0x12beb9070 .part L_0x12beb8ef0, 1, 1;
L_0x12beb9470 .part L_0x12beb8ef0, 2, 1;
L_0x12beb9830 .part L_0x12beb8ef0, 3, 1;
L_0x12beb9c10 .part L_0x12beb8ef0, 4, 1;
L_0x12beba010 .part L_0x12beb8ef0, 0, 1;
L_0x12beba1e0 .part L_0x12beba5f0, 1, 98;
L_0x12beba280 .concat [ 98 1 0 0], L_0x12beba1e0, L_0x130043c40;
L_0x12beba3e0 .functor MUXZ 99, L_0x12beba5f0, L_0x12beba280, L_0x12beba010, C4<>;
S_0x14bead330 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x14beacf00;
 .timescale -9 -12;
P_0x14bead4f0 .param/l "i" 1 4 317, +C4<01>;
v0x14bead590_0 .net *"_ivl_1", 0 0, L_0x12beb9070;  1 drivers
v0x14bead620_0 .net *"_ivl_3", 98 0, L_0x12beb9230;  1 drivers
v0x14bead6b0_0 .net *"_ivl_5", 96 0, L_0x12beb9190;  1 drivers
L_0x130043b20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bead740_0 .net *"_ivl_7", 1 0, L_0x130043b20;  1 drivers
L_0x12beb9190 .part L_0x12beba3e0, 2, 97;
L_0x12beb9230 .concat [ 97 2 0 0], L_0x12beb9190, L_0x130043b20;
L_0x12beb9310 .functor MUXZ 99, L_0x12beba3e0, L_0x12beb9230, L_0x12beb9070, C4<>;
S_0x14bead7e0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x14beacf00;
 .timescale -9 -12;
P_0x14bead9c0 .param/l "i" 1 4 317, +C4<010>;
v0x14beada50_0 .net *"_ivl_1", 0 0, L_0x12beb9470;  1 drivers
v0x14beadb00_0 .net *"_ivl_3", 98 0, L_0x12beb95f0;  1 drivers
v0x14beadbb0_0 .net *"_ivl_5", 94 0, L_0x12beb9510;  1 drivers
L_0x130043b68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14beadc70_0 .net *"_ivl_7", 3 0, L_0x130043b68;  1 drivers
L_0x12beb9510 .part L_0x12beb9310, 4, 95;
L_0x12beb95f0 .concat [ 95 4 0 0], L_0x12beb9510, L_0x130043b68;
L_0x12beb9710 .functor MUXZ 99, L_0x12beb9310, L_0x12beb95f0, L_0x12beb9470, C4<>;
S_0x14beadd20 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x14beacf00;
 .timescale -9 -12;
P_0x14beadf10 .param/l "i" 1 4 317, +C4<011>;
v0x14beadfa0_0 .net *"_ivl_1", 0 0, L_0x12beb9830;  1 drivers
v0x14beae050_0 .net *"_ivl_3", 98 0, L_0x12beb99b0;  1 drivers
v0x14beae100_0 .net *"_ivl_5", 90 0, L_0x12beb98d0;  1 drivers
L_0x130043bb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14beae1c0_0 .net *"_ivl_7", 7 0, L_0x130043bb0;  1 drivers
L_0x12beb98d0 .part L_0x12beb9710, 8, 91;
L_0x12beb99b0 .concat [ 91 8 0 0], L_0x12beb98d0, L_0x130043bb0;
L_0x12beb9af0 .functor MUXZ 99, L_0x12beb9710, L_0x12beb99b0, L_0x12beb9830, C4<>;
S_0x14beae270 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x14beacf00;
 .timescale -9 -12;
P_0x14beae440 .param/l "i" 1 4 317, +C4<0100>;
v0x14beae4e0_0 .net *"_ivl_1", 0 0, L_0x12beb9c10;  1 drivers
v0x14beae590_0 .net *"_ivl_3", 98 0, L_0x12beb9d90;  1 drivers
v0x14beae640_0 .net *"_ivl_5", 82 0, L_0x12beb9cb0;  1 drivers
L_0x130043bf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14beae700_0 .net *"_ivl_7", 15 0, L_0x130043bf8;  1 drivers
L_0x12beb9cb0 .part L_0x12beb9af0, 16, 83;
L_0x12beb9d90 .concat [ 83 16 0 0], L_0x12beb9cb0, L_0x130043bf8;
L_0x12beb9ef0 .functor MUXZ 99, L_0x12beb9af0, L_0x12beb9d90, L_0x12beb9c10, C4<>;
S_0x14beaee30 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x14bea8c80;
 .timescale -9 -12;
L_0x130041f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beaeff0_0 .net/2u *"_ivl_0", 0 0, L_0x130041f90;  1 drivers
L_0x12be8ddd0 .concat [ 1 31 0 0], L_0x130041f90, L_0x12bea8c60;
S_0x14beaf0b0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x14bea8c80;
 .timescale -9 -12;
L_0x130041fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beaf2b0_0 .net/2u *"_ivl_0", 0 0, L_0x130041fd8;  1 drivers
L_0x12be8e640 .concat [ 1 31 0 0], L_0x130041fd8, L_0x12bea8ed0;
S_0x14beaf350 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x14bea8c80;
 .timescale -9 -12;
L_0x12be8e840 .functor NOT 1, L_0x12be8e760, C4<0>, C4<0>, C4<0>;
v0x14beaf510_0 .net *"_ivl_0", 0 0, L_0x12be8e760;  1 drivers
v0x14beaf5d0_0 .net *"_ivl_1", 0 0, L_0x12be8e840;  1 drivers
v0x14beaf670_0 .net *"_ivl_3", 31 0, L_0x12be8e8f0;  1 drivers
v0x14beaf720_0 .net *"_ivl_5", 0 0, L_0x12be8eb60;  1 drivers
v0x14beaf7d0_0 .net *"_ivl_6", 30 0, L_0x12be8eaa0;  1 drivers
L_0x130042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beaf8c0_0 .net/2u *"_ivl_7", 0 0, L_0x130042020;  1 drivers
LS_0x12be8e8f0_0_0 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_0_4 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_0_8 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_0_12 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_0_16 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_0_20 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_0_24 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_0_28 .concat [ 1 1 1 1], L_0x12be8e840, L_0x12be8e840, L_0x12be8e840, L_0x12be8e840;
LS_0x12be8e8f0_1_0 .concat [ 4 4 4 4], LS_0x12be8e8f0_0_0, LS_0x12be8e8f0_0_4, LS_0x12be8e8f0_0_8, LS_0x12be8e8f0_0_12;
LS_0x12be8e8f0_1_4 .concat [ 4 4 4 4], LS_0x12be8e8f0_0_16, LS_0x12be8e8f0_0_20, LS_0x12be8e8f0_0_24, LS_0x12be8e8f0_0_28;
L_0x12be8e8f0 .concat [ 16 16 0 0], LS_0x12be8e8f0_1_0, LS_0x12be8e8f0_1_4;
LS_0x12be8ec00_0_0 .concat [ 1 31 2 1], L_0x130042020, L_0x12be8eaa0, L_0x12beb7ec0, L_0x12be8eb60;
LS_0x12be8ec00_0_4 .concat [ 32 0 0 0], L_0x12be8e8f0;
L_0x12be8ec00 .concat [ 35 32 0 0], LS_0x12be8ec00_0_0, LS_0x12be8ec00_0_4;
S_0x14beaf970 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14beafb30 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14beafb70 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14becbb10_0 .net "in", 31 0, L_0x12beac3b0;  alias, 1 drivers
v0x14becbbe0_0 .net "out", 4 0, L_0x12beb5ea0;  alias, 1 drivers
v0x14becbcb0_0 .net "vld", 0 0, L_0x12beb5bf0;  1 drivers
S_0x14beafd10 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14beaf970;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beafbf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14beafc30 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x14becb590_0 .net "in", 31 0, L_0x12beac3b0;  alias, 1 drivers
v0x14becb650_0 .net "out", 4 0, L_0x12beb5ea0;  alias, 1 drivers
v0x14becb710_0 .net "vld", 0 0, L_0x12beb5bf0;  alias, 1 drivers
L_0x12beb0f80 .part L_0x12beac3b0, 0, 16;
L_0x12beb5b50 .part L_0x12beac3b0, 16, 16;
S_0x14beb0090 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beafd10;
 .timescale -9 -12;
L_0x12beb5bf0 .functor OR 1, L_0x12beb0b70, L_0x12beb5740, C4<0>, C4<0>;
L_0x130043778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becad90_0 .net/2u *"_ivl_4", 0 0, L_0x130043778;  1 drivers
v0x14becae50_0 .net *"_ivl_6", 4 0, L_0x12beb5ca0;  1 drivers
v0x14becaef0_0 .net *"_ivl_8", 4 0, L_0x12beb5d80;  1 drivers
v0x14becafa0_0 .net "out_h", 3 0, L_0x12beb59f0;  1 drivers
v0x14becb060_0 .net "out_l", 3 0, L_0x12beb0e20;  1 drivers
v0x14becb130_0 .net "out_vh", 0 0, L_0x12beb5740;  1 drivers
v0x14becb1e0_0 .net "out_vl", 0 0, L_0x12beb0b70;  1 drivers
L_0x12beb5ca0 .concat [ 4 1 0 0], L_0x12beb59f0, L_0x130043778;
L_0x12beb5d80 .concat [ 4 1 0 0], L_0x12beb0e20, L_0x12beb0b70;
L_0x12beb5ea0 .functor MUXZ 5, L_0x12beb5d80, L_0x12beb5ca0, L_0x12beb5740, C4<>;
S_0x14beb0260 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb0090;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beaff20 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14beaff60 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14bebd560_0 .net "in", 15 0, L_0x12beb5b50;  1 drivers
v0x14bebd620_0 .net "out", 3 0, L_0x12beb59f0;  alias, 1 drivers
v0x14bebd6d0_0 .net "vld", 0 0, L_0x12beb5740;  alias, 1 drivers
L_0x12beb3310 .part L_0x12beb5b50, 0, 8;
L_0x12beb5660 .part L_0x12beb5b50, 8, 8;
S_0x14beb05e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beb0260;
 .timescale -9 -12;
L_0x12beb5740 .functor OR 1, L_0x12beb2f00, L_0x12beb5250, C4<0>, C4<0>;
L_0x130043730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bebcd60_0 .net/2u *"_ivl_4", 0 0, L_0x130043730;  1 drivers
v0x14bebce20_0 .net *"_ivl_6", 3 0, L_0x12beb57f0;  1 drivers
v0x14bebcec0_0 .net *"_ivl_8", 3 0, L_0x12beb58d0;  1 drivers
v0x14bebcf70_0 .net "out_h", 2 0, L_0x12beb5500;  1 drivers
v0x14bebd030_0 .net "out_l", 2 0, L_0x12beb31b0;  1 drivers
v0x14bebd100_0 .net "out_vh", 0 0, L_0x12beb5250;  1 drivers
v0x14bebd1b0_0 .net "out_vl", 0 0, L_0x12beb2f00;  1 drivers
L_0x12beb57f0 .concat [ 3 1 0 0], L_0x12beb5500, L_0x130043730;
L_0x12beb58d0 .concat [ 3 1 0 0], L_0x12beb31b0, L_0x12beb2f00;
L_0x12beb59f0 .functor MUXZ 4, L_0x12beb58d0, L_0x12beb57f0, L_0x12beb5250, C4<>;
S_0x14beb07b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb05e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb0470 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14beb04b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14beb67f0_0 .net "in", 7 0, L_0x12beb5660;  1 drivers
v0x14beb68b0_0 .net "out", 2 0, L_0x12beb5500;  alias, 1 drivers
v0x14beb6960_0 .net "vld", 0 0, L_0x12beb5250;  alias, 1 drivers
L_0x12beb4240 .part L_0x12beb5660, 0, 4;
L_0x12beb5170 .part L_0x12beb5660, 4, 4;
S_0x14beb0b30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beb07b0;
 .timescale -9 -12;
L_0x12beb5250 .functor OR 1, L_0x12beb3e30, L_0x12beb4d60, C4<0>, C4<0>;
L_0x1300436e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beb5ff0_0 .net/2u *"_ivl_4", 0 0, L_0x1300436e8;  1 drivers
v0x14beb60b0_0 .net *"_ivl_6", 2 0, L_0x12beb5300;  1 drivers
v0x14beb6150_0 .net *"_ivl_8", 2 0, L_0x12beb53e0;  1 drivers
v0x14beb6200_0 .net "out_h", 1 0, L_0x12beb5010;  1 drivers
v0x14beb62c0_0 .net "out_l", 1 0, L_0x12beb40e0;  1 drivers
v0x14beb6390_0 .net "out_vh", 0 0, L_0x12beb4d60;  1 drivers
v0x14beb6440_0 .net "out_vl", 0 0, L_0x12beb3e30;  1 drivers
L_0x12beb5300 .concat [ 2 1 0 0], L_0x12beb5010, L_0x1300436e8;
L_0x12beb53e0 .concat [ 2 1 0 0], L_0x12beb40e0, L_0x12beb3e30;
L_0x12beb5500 .functor MUXZ 3, L_0x12beb53e0, L_0x12beb5300, L_0x12beb4d60, C4<>;
S_0x14beb0d00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb0b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb09c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14beb0a00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beb33e0_0 .net "in", 3 0, L_0x12beb5170;  1 drivers
v0x14beb34a0_0 .net "out", 1 0, L_0x12beb5010;  alias, 1 drivers
v0x14beb3550_0 .net "vld", 0 0, L_0x12beb4d60;  alias, 1 drivers
L_0x12beb4720 .part L_0x12beb5170, 0, 2;
L_0x12beb4c40 .part L_0x12beb5170, 2, 2;
S_0x14beb1080 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beb0d00;
 .timescale -9 -12;
L_0x12beb4d60 .functor OR 1, L_0x12beb42e0, L_0x12beb4840, C4<0>, C4<0>;
L_0x1300436a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beb2be0_0 .net/2u *"_ivl_4", 0 0, L_0x1300436a0;  1 drivers
v0x14beb2ca0_0 .net *"_ivl_6", 1 0, L_0x12beb4e10;  1 drivers
v0x14beb2d40_0 .net *"_ivl_8", 1 0, L_0x12beb4ef0;  1 drivers
v0x14beb2df0_0 .net "out_h", 0 0, L_0x12beb4b10;  1 drivers
v0x14beb2eb0_0 .net "out_l", 0 0, L_0x12beb45f0;  1 drivers
v0x14beb2f80_0 .net "out_vh", 0 0, L_0x12beb4840;  1 drivers
v0x14beb3030_0 .net "out_vl", 0 0, L_0x12beb42e0;  1 drivers
L_0x12beb4e10 .concat [ 1 1 0 0], L_0x12beb4b10, L_0x1300436a0;
L_0x12beb4ef0 .concat [ 1 1 0 0], L_0x12beb45f0, L_0x12beb42e0;
L_0x12beb5010 .functor MUXZ 2, L_0x12beb4ef0, L_0x12beb4e10, L_0x12beb4840, C4<>;
S_0x14beb1250 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb1080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb0f10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beb0f50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beb1c80_0 .net "in", 1 0, L_0x12beb4c40;  1 drivers
v0x14beb1d40_0 .net "out", 0 0, L_0x12beb4b10;  alias, 1 drivers
v0x14beb1df0_0 .net "vld", 0 0, L_0x12beb4840;  alias, 1 drivers
L_0x12beb48e0 .part L_0x12beb4c40, 1, 1;
L_0x12beb4a70 .part L_0x12beb4c40, 0, 1;
S_0x14beb15d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beb1250;
 .timescale -9 -12;
L_0x12beb49c0 .functor NOT 1, L_0x12beb48e0, C4<0>, C4<0>, C4<0>;
L_0x12beb4b10 .functor AND 1, L_0x12beb49c0, L_0x12beb4a70, C4<1>, C4<1>;
v0x14beb17a0_0 .net *"_ivl_2", 0 0, L_0x12beb48e0;  1 drivers
v0x14beb1860_0 .net *"_ivl_3", 0 0, L_0x12beb49c0;  1 drivers
v0x14beb1900_0 .net *"_ivl_5", 0 0, L_0x12beb4a70;  1 drivers
L_0x12beb4840 .reduce/or L_0x12beb4c40;
S_0x14beb1990 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb1250;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb1990
v0x14beb1be0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14beb1be0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb1be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_104.228 ;
    %load/vec4 v0x14beb1be0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_104.229, 5;
    %load/vec4 v0x14beb1be0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb1be0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_104.228;
T_104.229 ;
    %end;
S_0x14beb1ef0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb1080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb20c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beb2100 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beb2970_0 .net "in", 1 0, L_0x12beb4720;  1 drivers
v0x14beb2a30_0 .net "out", 0 0, L_0x12beb45f0;  alias, 1 drivers
v0x14beb2ae0_0 .net "vld", 0 0, L_0x12beb42e0;  alias, 1 drivers
L_0x12beb43c0 .part L_0x12beb4720, 1, 1;
L_0x12beb4550 .part L_0x12beb4720, 0, 1;
S_0x14beb22d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beb1ef0;
 .timescale -9 -12;
L_0x12beb44a0 .functor NOT 1, L_0x12beb43c0, C4<0>, C4<0>, C4<0>;
L_0x12beb45f0 .functor AND 1, L_0x12beb44a0, L_0x12beb4550, C4<1>, C4<1>;
v0x14beb2490_0 .net *"_ivl_2", 0 0, L_0x12beb43c0;  1 drivers
v0x14beb2550_0 .net *"_ivl_3", 0 0, L_0x12beb44a0;  1 drivers
v0x14beb25f0_0 .net *"_ivl_5", 0 0, L_0x12beb4550;  1 drivers
L_0x12beb42e0 .reduce/or L_0x12beb4720;
S_0x14beb2680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb1ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb2680
v0x14beb28d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14beb28d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb28d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.230 ;
    %load/vec4 v0x14beb28d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.231, 5;
    %load/vec4 v0x14beb28d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb28d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.230;
T_105.231 ;
    %end;
S_0x14beb30e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb0d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb30e0
v0x14beb3330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14beb3330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb3330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.232 ;
    %load/vec4 v0x14beb3330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.233, 5;
    %load/vec4 v0x14beb3330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb3330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.232;
T_106.233 ;
    %end;
S_0x14beb3650 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb0b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb3820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14beb3860 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beb5d80_0 .net "in", 3 0, L_0x12beb4240;  1 drivers
v0x14beb5e40_0 .net "out", 1 0, L_0x12beb40e0;  alias, 1 drivers
v0x14beb5ef0_0 .net "vld", 0 0, L_0x12beb3e30;  alias, 1 drivers
L_0x12beb37f0 .part L_0x12beb4240, 0, 2;
L_0x12beb3d10 .part L_0x12beb4240, 2, 2;
S_0x14beb3a30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beb3650;
 .timescale -9 -12;
L_0x12beb3e30 .functor OR 1, L_0x12beb33b0, L_0x12beb3910, C4<0>, C4<0>;
L_0x130043658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beb5580_0 .net/2u *"_ivl_4", 0 0, L_0x130043658;  1 drivers
v0x14beb5640_0 .net *"_ivl_6", 1 0, L_0x12beb3ee0;  1 drivers
v0x14beb56e0_0 .net *"_ivl_8", 1 0, L_0x12beb3fc0;  1 drivers
v0x14beb5790_0 .net "out_h", 0 0, L_0x12beb3be0;  1 drivers
v0x14beb5850_0 .net "out_l", 0 0, L_0x12beb36c0;  1 drivers
v0x14beb5920_0 .net "out_vh", 0 0, L_0x12beb3910;  1 drivers
v0x14beb59d0_0 .net "out_vl", 0 0, L_0x12beb33b0;  1 drivers
L_0x12beb3ee0 .concat [ 1 1 0 0], L_0x12beb3be0, L_0x130043658;
L_0x12beb3fc0 .concat [ 1 1 0 0], L_0x12beb36c0, L_0x12beb33b0;
L_0x12beb40e0 .functor MUXZ 2, L_0x12beb3fc0, L_0x12beb3ee0, L_0x12beb3910, C4<>;
S_0x14beb3bf0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb3a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb38e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beb3920 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beb4620_0 .net "in", 1 0, L_0x12beb3d10;  1 drivers
v0x14beb46e0_0 .net "out", 0 0, L_0x12beb3be0;  alias, 1 drivers
v0x14beb4790_0 .net "vld", 0 0, L_0x12beb3910;  alias, 1 drivers
L_0x12beb39b0 .part L_0x12beb3d10, 1, 1;
L_0x12beb3b40 .part L_0x12beb3d10, 0, 1;
S_0x14beb3f70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beb3bf0;
 .timescale -9 -12;
L_0x12beb3a90 .functor NOT 1, L_0x12beb39b0, C4<0>, C4<0>, C4<0>;
L_0x12beb3be0 .functor AND 1, L_0x12beb3a90, L_0x12beb3b40, C4<1>, C4<1>;
v0x14beb4140_0 .net *"_ivl_2", 0 0, L_0x12beb39b0;  1 drivers
v0x14beb4200_0 .net *"_ivl_3", 0 0, L_0x12beb3a90;  1 drivers
v0x14beb42a0_0 .net *"_ivl_5", 0 0, L_0x12beb3b40;  1 drivers
L_0x12beb3910 .reduce/or L_0x12beb3d10;
S_0x14beb4330 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb3bf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb4330
v0x14beb4580_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14beb4580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb4580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.234 ;
    %load/vec4 v0x14beb4580_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.235, 5;
    %load/vec4 v0x14beb4580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb4580_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.234;
T_107.235 ;
    %end;
S_0x14beb4890 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb3a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb4a60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beb4aa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beb5310_0 .net "in", 1 0, L_0x12beb37f0;  1 drivers
v0x14beb53d0_0 .net "out", 0 0, L_0x12beb36c0;  alias, 1 drivers
v0x14beb5480_0 .net "vld", 0 0, L_0x12beb33b0;  alias, 1 drivers
L_0x12beb3490 .part L_0x12beb37f0, 1, 1;
L_0x12beb3620 .part L_0x12beb37f0, 0, 1;
S_0x14beb4c70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beb4890;
 .timescale -9 -12;
L_0x12beb3570 .functor NOT 1, L_0x12beb3490, C4<0>, C4<0>, C4<0>;
L_0x12beb36c0 .functor AND 1, L_0x12beb3570, L_0x12beb3620, C4<1>, C4<1>;
v0x14beb4e30_0 .net *"_ivl_2", 0 0, L_0x12beb3490;  1 drivers
v0x14beb4ef0_0 .net *"_ivl_3", 0 0, L_0x12beb3570;  1 drivers
v0x14beb4f90_0 .net *"_ivl_5", 0 0, L_0x12beb3620;  1 drivers
L_0x12beb33b0 .reduce/or L_0x12beb37f0;
S_0x14beb5020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb4890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb5020
v0x14beb5270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14beb5270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb5270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.236 ;
    %load/vec4 v0x14beb5270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.237, 5;
    %load/vec4 v0x14beb5270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb5270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.236;
T_108.237 ;
    %end;
S_0x14beb5a80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb3650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb5a80
v0x14beb5cd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14beb5cd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb5cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.238 ;
    %load/vec4 v0x14beb5cd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.239, 5;
    %load/vec4 v0x14beb5cd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb5cd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.238;
T_109.239 ;
    %end;
S_0x14beb64f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb07b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb64f0
v0x14beb6740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14beb6740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb6740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.240 ;
    %load/vec4 v0x14beb6740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.241, 5;
    %load/vec4 v0x14beb6740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb6740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.240;
T_110.241 ;
    %end;
S_0x14beb6a60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb05e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb6c30 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14beb6c70 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14bebcaf0_0 .net "in", 7 0, L_0x12beb3310;  1 drivers
v0x14bebcbb0_0 .net "out", 2 0, L_0x12beb31b0;  alias, 1 drivers
v0x14bebcc60_0 .net "vld", 0 0, L_0x12beb2f00;  alias, 1 drivers
L_0x12beb1ef0 .part L_0x12beb3310, 0, 4;
L_0x12beb2e20 .part L_0x12beb3310, 4, 4;
S_0x14beb6e40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beb6a60;
 .timescale -9 -12;
L_0x12beb2f00 .functor OR 1, L_0x12beb1ae0, L_0x12beb2a10, C4<0>, C4<0>;
L_0x130043610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bebc2f0_0 .net/2u *"_ivl_4", 0 0, L_0x130043610;  1 drivers
v0x14bebc3b0_0 .net *"_ivl_6", 2 0, L_0x12beb2fb0;  1 drivers
v0x14bebc450_0 .net *"_ivl_8", 2 0, L_0x12beb3090;  1 drivers
v0x14bebc500_0 .net "out_h", 1 0, L_0x12beb2cc0;  1 drivers
v0x14bebc5c0_0 .net "out_l", 1 0, L_0x12beb1d90;  1 drivers
v0x14bebc690_0 .net "out_vh", 0 0, L_0x12beb2a10;  1 drivers
v0x14bebc740_0 .net "out_vl", 0 0, L_0x12beb1ae0;  1 drivers
L_0x12beb2fb0 .concat [ 2 1 0 0], L_0x12beb2cc0, L_0x130043610;
L_0x12beb3090 .concat [ 2 1 0 0], L_0x12beb1d90, L_0x12beb1ae0;
L_0x12beb31b0 .functor MUXZ 3, L_0x12beb3090, L_0x12beb2fb0, L_0x12beb2a10, C4<>;
S_0x14beb7000 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb6e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb6cf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14beb6d30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beb96e0_0 .net "in", 3 0, L_0x12beb2e20;  1 drivers
v0x14beb97a0_0 .net "out", 1 0, L_0x12beb2cc0;  alias, 1 drivers
v0x14beb9850_0 .net "vld", 0 0, L_0x12beb2a10;  alias, 1 drivers
L_0x12beb23d0 .part L_0x12beb2e20, 0, 2;
L_0x12beb28f0 .part L_0x12beb2e20, 2, 2;
S_0x14beb7380 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beb7000;
 .timescale -9 -12;
L_0x12beb2a10 .functor OR 1, L_0x12beb1f90, L_0x12beb24f0, C4<0>, C4<0>;
L_0x1300435c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beb8ee0_0 .net/2u *"_ivl_4", 0 0, L_0x1300435c8;  1 drivers
v0x14beb8fa0_0 .net *"_ivl_6", 1 0, L_0x12beb2ac0;  1 drivers
v0x14beb9040_0 .net *"_ivl_8", 1 0, L_0x12beb2ba0;  1 drivers
v0x14beb90f0_0 .net "out_h", 0 0, L_0x12beb27c0;  1 drivers
v0x14beb91b0_0 .net "out_l", 0 0, L_0x12beb22a0;  1 drivers
v0x14beb9280_0 .net "out_vh", 0 0, L_0x12beb24f0;  1 drivers
v0x14beb9330_0 .net "out_vl", 0 0, L_0x12beb1f90;  1 drivers
L_0x12beb2ac0 .concat [ 1 1 0 0], L_0x12beb27c0, L_0x1300435c8;
L_0x12beb2ba0 .concat [ 1 1 0 0], L_0x12beb22a0, L_0x12beb1f90;
L_0x12beb2cc0 .functor MUXZ 2, L_0x12beb2ba0, L_0x12beb2ac0, L_0x12beb24f0, C4<>;
S_0x14beb7550 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb7380;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb7210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beb7250 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beb7f80_0 .net "in", 1 0, L_0x12beb28f0;  1 drivers
v0x14beb8040_0 .net "out", 0 0, L_0x12beb27c0;  alias, 1 drivers
v0x14beb80f0_0 .net "vld", 0 0, L_0x12beb24f0;  alias, 1 drivers
L_0x12beb2590 .part L_0x12beb28f0, 1, 1;
L_0x12beb2720 .part L_0x12beb28f0, 0, 1;
S_0x14beb78d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beb7550;
 .timescale -9 -12;
L_0x12beb2670 .functor NOT 1, L_0x12beb2590, C4<0>, C4<0>, C4<0>;
L_0x12beb27c0 .functor AND 1, L_0x12beb2670, L_0x12beb2720, C4<1>, C4<1>;
v0x14beb7aa0_0 .net *"_ivl_2", 0 0, L_0x12beb2590;  1 drivers
v0x14beb7b60_0 .net *"_ivl_3", 0 0, L_0x12beb2670;  1 drivers
v0x14beb7c00_0 .net *"_ivl_5", 0 0, L_0x12beb2720;  1 drivers
L_0x12beb24f0 .reduce/or L_0x12beb28f0;
S_0x14beb7c90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb7550;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb7c90
v0x14beb7ee0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14beb7ee0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb7ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.242 ;
    %load/vec4 v0x14beb7ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.243, 5;
    %load/vec4 v0x14beb7ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb7ee0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.242;
T_111.243 ;
    %end;
S_0x14beb81f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb7380;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb83c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beb8400 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beb8c70_0 .net "in", 1 0, L_0x12beb23d0;  1 drivers
v0x14beb8d30_0 .net "out", 0 0, L_0x12beb22a0;  alias, 1 drivers
v0x14beb8de0_0 .net "vld", 0 0, L_0x12beb1f90;  alias, 1 drivers
L_0x12beb2070 .part L_0x12beb23d0, 1, 1;
L_0x12beb2200 .part L_0x12beb23d0, 0, 1;
S_0x14beb85d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beb81f0;
 .timescale -9 -12;
L_0x12beb2150 .functor NOT 1, L_0x12beb2070, C4<0>, C4<0>, C4<0>;
L_0x12beb22a0 .functor AND 1, L_0x12beb2150, L_0x12beb2200, C4<1>, C4<1>;
v0x14beb8790_0 .net *"_ivl_2", 0 0, L_0x12beb2070;  1 drivers
v0x14beb8850_0 .net *"_ivl_3", 0 0, L_0x12beb2150;  1 drivers
v0x14beb88f0_0 .net *"_ivl_5", 0 0, L_0x12beb2200;  1 drivers
L_0x12beb1f90 .reduce/or L_0x12beb23d0;
S_0x14beb8980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb81f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb8980
v0x14beb8bd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14beb8bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb8bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.244 ;
    %load/vec4 v0x14beb8bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.245, 5;
    %load/vec4 v0x14beb8bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb8bd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.244;
T_112.245 ;
    %end;
S_0x14beb93e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb7000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beb93e0
v0x14beb9630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14beb9630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beb9630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.246 ;
    %load/vec4 v0x14beb9630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.247, 5;
    %load/vec4 v0x14beb9630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beb9630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.246;
T_113.247 ;
    %end;
S_0x14beb9950 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb6e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb9b20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14beb9b60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bebc080_0 .net "in", 3 0, L_0x12beb1ef0;  1 drivers
v0x14bebc140_0 .net "out", 1 0, L_0x12beb1d90;  alias, 1 drivers
v0x14bebc1f0_0 .net "vld", 0 0, L_0x12beb1ae0;  alias, 1 drivers
L_0x12beb14a0 .part L_0x12beb1ef0, 0, 2;
L_0x12beb19c0 .part L_0x12beb1ef0, 2, 2;
S_0x14beb9d30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beb9950;
 .timescale -9 -12;
L_0x12beb1ae0 .functor OR 1, L_0x12beb10a0, L_0x12beb15c0, C4<0>, C4<0>;
L_0x130043580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bebb880_0 .net/2u *"_ivl_4", 0 0, L_0x130043580;  1 drivers
v0x14bebb940_0 .net *"_ivl_6", 1 0, L_0x12beb1b90;  1 drivers
v0x14bebb9e0_0 .net *"_ivl_8", 1 0, L_0x12beb1c70;  1 drivers
v0x14bebba90_0 .net "out_h", 0 0, L_0x12beb1890;  1 drivers
v0x14bebbb50_0 .net "out_l", 0 0, L_0x12beb1370;  1 drivers
v0x14bebbc20_0 .net "out_vh", 0 0, L_0x12beb15c0;  1 drivers
v0x14bebbcd0_0 .net "out_vl", 0 0, L_0x12beb10a0;  1 drivers
L_0x12beb1b90 .concat [ 1 1 0 0], L_0x12beb1890, L_0x130043580;
L_0x12beb1c70 .concat [ 1 1 0 0], L_0x12beb1370, L_0x12beb10a0;
L_0x12beb1d90 .functor MUXZ 2, L_0x12beb1c70, L_0x12beb1b90, L_0x12beb15c0, C4<>;
S_0x14beb9ef0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beb9d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beb9be0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beb9c20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beba920_0 .net "in", 1 0, L_0x12beb19c0;  1 drivers
v0x14beba9e0_0 .net "out", 0 0, L_0x12beb1890;  alias, 1 drivers
v0x14bebaa90_0 .net "vld", 0 0, L_0x12beb15c0;  alias, 1 drivers
L_0x12beb1660 .part L_0x12beb19c0, 1, 1;
L_0x12beb17f0 .part L_0x12beb19c0, 0, 1;
S_0x14beba270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beb9ef0;
 .timescale -9 -12;
L_0x12beb1740 .functor NOT 1, L_0x12beb1660, C4<0>, C4<0>, C4<0>;
L_0x12beb1890 .functor AND 1, L_0x12beb1740, L_0x12beb17f0, C4<1>, C4<1>;
v0x14beba440_0 .net *"_ivl_2", 0 0, L_0x12beb1660;  1 drivers
v0x14beba500_0 .net *"_ivl_3", 0 0, L_0x12beb1740;  1 drivers
v0x14beba5a0_0 .net *"_ivl_5", 0 0, L_0x12beb17f0;  1 drivers
L_0x12beb15c0 .reduce/or L_0x12beb19c0;
S_0x14beba630 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb9ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beba630
v0x14beba880_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14beba880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beba880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.248 ;
    %load/vec4 v0x14beba880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.249, 5;
    %load/vec4 v0x14beba880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beba880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.248;
T_114.249 ;
    %end;
S_0x14bebab90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb9d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bebad60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bebada0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bebb610_0 .net "in", 1 0, L_0x12beb14a0;  1 drivers
v0x14bebb6d0_0 .net "out", 0 0, L_0x12beb1370;  alias, 1 drivers
v0x14bebb780_0 .net "vld", 0 0, L_0x12beb10a0;  alias, 1 drivers
L_0x12beb1140 .part L_0x12beb14a0, 1, 1;
L_0x12beb12d0 .part L_0x12beb14a0, 0, 1;
S_0x14bebaf70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bebab90;
 .timescale -9 -12;
L_0x12beb1220 .functor NOT 1, L_0x12beb1140, C4<0>, C4<0>, C4<0>;
L_0x12beb1370 .functor AND 1, L_0x12beb1220, L_0x12beb12d0, C4<1>, C4<1>;
v0x14bebb130_0 .net *"_ivl_2", 0 0, L_0x12beb1140;  1 drivers
v0x14bebb1f0_0 .net *"_ivl_3", 0 0, L_0x12beb1220;  1 drivers
v0x14bebb290_0 .net *"_ivl_5", 0 0, L_0x12beb12d0;  1 drivers
L_0x12beb10a0 .reduce/or L_0x12beb14a0;
S_0x14bebb320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bebab90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bebb320
v0x14bebb570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bebb570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bebb570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.250 ;
    %load/vec4 v0x14bebb570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.251, 5;
    %load/vec4 v0x14bebb570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bebb570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.250;
T_115.251 ;
    %end;
S_0x14bebbd80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb9950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bebbd80
v0x14bebbfd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bebbfd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bebbfd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.252 ;
    %load/vec4 v0x14bebbfd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.253, 5;
    %load/vec4 v0x14bebbfd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bebbfd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.252;
T_116.253 ;
    %end;
S_0x14bebc7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb6a60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bebc7f0
v0x14bebca40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bebca40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bebca40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.254 ;
    %load/vec4 v0x14bebca40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.255, 5;
    %load/vec4 v0x14bebca40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bebca40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.254;
T_117.255 ;
    %end;
S_0x14bebd260 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beb0260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bebd260
v0x14bebd4b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x14bebd4b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bebd4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.256 ;
    %load/vec4 v0x14bebd4b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.257, 5;
    %load/vec4 v0x14bebd4b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bebd4b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.256;
T_118.257 ;
    %end;
S_0x14bebd7d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beb0090;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bebd9a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14bebd9e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14becab20_0 .net "in", 15 0, L_0x12beb0f80;  1 drivers
v0x14becabe0_0 .net "out", 3 0, L_0x12beb0e20;  alias, 1 drivers
v0x14becac90_0 .net "vld", 0 0, L_0x12beb0b70;  alias, 1 drivers
L_0x12beae740 .part L_0x12beb0f80, 0, 8;
L_0x12beb0a90 .part L_0x12beb0f80, 8, 8;
S_0x14bebdbb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bebd7d0;
 .timescale -9 -12;
L_0x12beb0b70 .functor OR 1, L_0x12beae330, L_0x12beb0680, C4<0>, C4<0>;
L_0x130043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beca320_0 .net/2u *"_ivl_4", 0 0, L_0x130043538;  1 drivers
v0x14beca3e0_0 .net *"_ivl_6", 3 0, L_0x12beb0c20;  1 drivers
v0x14beca480_0 .net *"_ivl_8", 3 0, L_0x12beb0d00;  1 drivers
v0x14beca530_0 .net "out_h", 2 0, L_0x12beb0930;  1 drivers
v0x14beca5f0_0 .net "out_l", 2 0, L_0x12beae5e0;  1 drivers
v0x14beca6c0_0 .net "out_vh", 0 0, L_0x12beb0680;  1 drivers
v0x14beca770_0 .net "out_vl", 0 0, L_0x12beae330;  1 drivers
L_0x12beb0c20 .concat [ 3 1 0 0], L_0x12beb0930, L_0x130043538;
L_0x12beb0d00 .concat [ 3 1 0 0], L_0x12beae5e0, L_0x12beae330;
L_0x12beb0e20 .functor MUXZ 4, L_0x12beb0d00, L_0x12beb0c20, L_0x12beb0680, C4<>;
S_0x14bebdd70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bebdbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bebda60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14bebdaa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14bec3db0_0 .net "in", 7 0, L_0x12beb0a90;  1 drivers
v0x14bec3e70_0 .net "out", 2 0, L_0x12beb0930;  alias, 1 drivers
v0x14bec3f20_0 .net "vld", 0 0, L_0x12beb0680;  alias, 1 drivers
L_0x12beaf670 .part L_0x12beb0a90, 0, 4;
L_0x12beb05a0 .part L_0x12beb0a90, 4, 4;
S_0x14bebe0f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bebdd70;
 .timescale -9 -12;
L_0x12beb0680 .functor OR 1, L_0x12beaf260, L_0x12beb0190, C4<0>, C4<0>;
L_0x1300434f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bec35b0_0 .net/2u *"_ivl_4", 0 0, L_0x1300434f0;  1 drivers
v0x14bec3670_0 .net *"_ivl_6", 2 0, L_0x12beb0730;  1 drivers
v0x14bec3710_0 .net *"_ivl_8", 2 0, L_0x12beb0810;  1 drivers
v0x14bec37c0_0 .net "out_h", 1 0, L_0x12beb0440;  1 drivers
v0x14bec3880_0 .net "out_l", 1 0, L_0x12beaf510;  1 drivers
v0x14bec3950_0 .net "out_vh", 0 0, L_0x12beb0190;  1 drivers
v0x14bec3a00_0 .net "out_vl", 0 0, L_0x12beaf260;  1 drivers
L_0x12beb0730 .concat [ 2 1 0 0], L_0x12beb0440, L_0x1300434f0;
L_0x12beb0810 .concat [ 2 1 0 0], L_0x12beaf510, L_0x12beaf260;
L_0x12beb0930 .functor MUXZ 3, L_0x12beb0810, L_0x12beb0730, L_0x12beb0190, C4<>;
S_0x14bebe2c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bebe0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bebdf80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bebdfc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bec09a0_0 .net "in", 3 0, L_0x12beb05a0;  1 drivers
v0x14bec0a60_0 .net "out", 1 0, L_0x12beb0440;  alias, 1 drivers
v0x14bec0b10_0 .net "vld", 0 0, L_0x12beb0190;  alias, 1 drivers
L_0x12beafb50 .part L_0x12beb05a0, 0, 2;
L_0x12beb0070 .part L_0x12beb05a0, 2, 2;
S_0x14bebe640 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bebe2c0;
 .timescale -9 -12;
L_0x12beb0190 .functor OR 1, L_0x12beaf710, L_0x12beafc70, C4<0>, C4<0>;
L_0x1300434a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bec01a0_0 .net/2u *"_ivl_4", 0 0, L_0x1300434a8;  1 drivers
v0x14bec0260_0 .net *"_ivl_6", 1 0, L_0x12beb0240;  1 drivers
v0x14bec0300_0 .net *"_ivl_8", 1 0, L_0x12beb0320;  1 drivers
v0x14bec03b0_0 .net "out_h", 0 0, L_0x12beaff40;  1 drivers
v0x14bec0470_0 .net "out_l", 0 0, L_0x12beafa20;  1 drivers
v0x14bec0540_0 .net "out_vh", 0 0, L_0x12beafc70;  1 drivers
v0x14bec05f0_0 .net "out_vl", 0 0, L_0x12beaf710;  1 drivers
L_0x12beb0240 .concat [ 1 1 0 0], L_0x12beaff40, L_0x1300434a8;
L_0x12beb0320 .concat [ 1 1 0 0], L_0x12beafa20, L_0x12beaf710;
L_0x12beb0440 .functor MUXZ 2, L_0x12beb0320, L_0x12beb0240, L_0x12beafc70, C4<>;
S_0x14bebe810 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bebe640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bebe4d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bebe510 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bebf240_0 .net "in", 1 0, L_0x12beb0070;  1 drivers
v0x14bebf300_0 .net "out", 0 0, L_0x12beaff40;  alias, 1 drivers
v0x14bebf3b0_0 .net "vld", 0 0, L_0x12beafc70;  alias, 1 drivers
L_0x12beafd10 .part L_0x12beb0070, 1, 1;
L_0x12beafea0 .part L_0x12beb0070, 0, 1;
S_0x14bebeb90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bebe810;
 .timescale -9 -12;
L_0x12beafdf0 .functor NOT 1, L_0x12beafd10, C4<0>, C4<0>, C4<0>;
L_0x12beaff40 .functor AND 1, L_0x12beafdf0, L_0x12beafea0, C4<1>, C4<1>;
v0x14bebed60_0 .net *"_ivl_2", 0 0, L_0x12beafd10;  1 drivers
v0x14bebee20_0 .net *"_ivl_3", 0 0, L_0x12beafdf0;  1 drivers
v0x14bebeec0_0 .net *"_ivl_5", 0 0, L_0x12beafea0;  1 drivers
L_0x12beafc70 .reduce/or L_0x12beb0070;
S_0x14bebef50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bebe810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bebef50
v0x14bebf1a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bebf1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bebf1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.258 ;
    %load/vec4 v0x14bebf1a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.259, 5;
    %load/vec4 v0x14bebf1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bebf1a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.258;
T_119.259 ;
    %end;
S_0x14bebf4b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bebe640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bebf680 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bebf6c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bebff30_0 .net "in", 1 0, L_0x12beafb50;  1 drivers
v0x14bebfff0_0 .net "out", 0 0, L_0x12beafa20;  alias, 1 drivers
v0x14bec00a0_0 .net "vld", 0 0, L_0x12beaf710;  alias, 1 drivers
L_0x12beaf7f0 .part L_0x12beafb50, 1, 1;
L_0x12beaf980 .part L_0x12beafb50, 0, 1;
S_0x14bebf890 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bebf4b0;
 .timescale -9 -12;
L_0x12beaf8d0 .functor NOT 1, L_0x12beaf7f0, C4<0>, C4<0>, C4<0>;
L_0x12beafa20 .functor AND 1, L_0x12beaf8d0, L_0x12beaf980, C4<1>, C4<1>;
v0x14bebfa50_0 .net *"_ivl_2", 0 0, L_0x12beaf7f0;  1 drivers
v0x14bebfb10_0 .net *"_ivl_3", 0 0, L_0x12beaf8d0;  1 drivers
v0x14bebfbb0_0 .net *"_ivl_5", 0 0, L_0x12beaf980;  1 drivers
L_0x12beaf710 .reduce/or L_0x12beafb50;
S_0x14bebfc40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bebf4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bebfc40
v0x14bebfe90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bebfe90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bebfe90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.260 ;
    %load/vec4 v0x14bebfe90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.261, 5;
    %load/vec4 v0x14bebfe90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bebfe90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.260;
T_120.261 ;
    %end;
S_0x14bec06a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bebe2c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec06a0
v0x14bec08f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bec08f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec08f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.262 ;
    %load/vec4 v0x14bec08f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.263, 5;
    %load/vec4 v0x14bec08f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec08f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.262;
T_121.263 ;
    %end;
S_0x14bec0c10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bebe0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec0de0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bec0e20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bec3340_0 .net "in", 3 0, L_0x12beaf670;  1 drivers
v0x14bec3400_0 .net "out", 1 0, L_0x12beaf510;  alias, 1 drivers
v0x14bec34b0_0 .net "vld", 0 0, L_0x12beaf260;  alias, 1 drivers
L_0x12beaec20 .part L_0x12beaf670, 0, 2;
L_0x12beaf140 .part L_0x12beaf670, 2, 2;
S_0x14bec0ff0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bec0c10;
 .timescale -9 -12;
L_0x12beaf260 .functor OR 1, L_0x12beae7e0, L_0x12beaed40, C4<0>, C4<0>;
L_0x130043460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bec2b40_0 .net/2u *"_ivl_4", 0 0, L_0x130043460;  1 drivers
v0x14bec2c00_0 .net *"_ivl_6", 1 0, L_0x12beaf310;  1 drivers
v0x14bec2ca0_0 .net *"_ivl_8", 1 0, L_0x12beaf3f0;  1 drivers
v0x14bec2d50_0 .net "out_h", 0 0, L_0x12beaf010;  1 drivers
v0x14bec2e10_0 .net "out_l", 0 0, L_0x12beaeaf0;  1 drivers
v0x14bec2ee0_0 .net "out_vh", 0 0, L_0x12beaed40;  1 drivers
v0x14bec2f90_0 .net "out_vl", 0 0, L_0x12beae7e0;  1 drivers
L_0x12beaf310 .concat [ 1 1 0 0], L_0x12beaf010, L_0x130043460;
L_0x12beaf3f0 .concat [ 1 1 0 0], L_0x12beaeaf0, L_0x12beae7e0;
L_0x12beaf510 .functor MUXZ 2, L_0x12beaf3f0, L_0x12beaf310, L_0x12beaed40, C4<>;
S_0x14bec11b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bec0ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec0ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bec0ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bec1be0_0 .net "in", 1 0, L_0x12beaf140;  1 drivers
v0x14bec1ca0_0 .net "out", 0 0, L_0x12beaf010;  alias, 1 drivers
v0x14bec1d50_0 .net "vld", 0 0, L_0x12beaed40;  alias, 1 drivers
L_0x12beaede0 .part L_0x12beaf140, 1, 1;
L_0x12beaef70 .part L_0x12beaf140, 0, 1;
S_0x14bec1530 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bec11b0;
 .timescale -9 -12;
L_0x12beaeec0 .functor NOT 1, L_0x12beaede0, C4<0>, C4<0>, C4<0>;
L_0x12beaf010 .functor AND 1, L_0x12beaeec0, L_0x12beaef70, C4<1>, C4<1>;
v0x14bec1700_0 .net *"_ivl_2", 0 0, L_0x12beaede0;  1 drivers
v0x14bec17c0_0 .net *"_ivl_3", 0 0, L_0x12beaeec0;  1 drivers
v0x14bec1860_0 .net *"_ivl_5", 0 0, L_0x12beaef70;  1 drivers
L_0x12beaed40 .reduce/or L_0x12beaf140;
S_0x14bec18f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec11b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec18f0
v0x14bec1b40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bec1b40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec1b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.264 ;
    %load/vec4 v0x14bec1b40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.265, 5;
    %load/vec4 v0x14bec1b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec1b40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.264;
T_122.265 ;
    %end;
S_0x14bec1e50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bec0ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec2020 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bec2060 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bec28d0_0 .net "in", 1 0, L_0x12beaec20;  1 drivers
v0x14bec2990_0 .net "out", 0 0, L_0x12beaeaf0;  alias, 1 drivers
v0x14bec2a40_0 .net "vld", 0 0, L_0x12beae7e0;  alias, 1 drivers
L_0x12beae8c0 .part L_0x12beaec20, 1, 1;
L_0x12beaea50 .part L_0x12beaec20, 0, 1;
S_0x14bec2230 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bec1e50;
 .timescale -9 -12;
L_0x12beae9a0 .functor NOT 1, L_0x12beae8c0, C4<0>, C4<0>, C4<0>;
L_0x12beaeaf0 .functor AND 1, L_0x12beae9a0, L_0x12beaea50, C4<1>, C4<1>;
v0x14bec23f0_0 .net *"_ivl_2", 0 0, L_0x12beae8c0;  1 drivers
v0x14bec24b0_0 .net *"_ivl_3", 0 0, L_0x12beae9a0;  1 drivers
v0x14bec2550_0 .net *"_ivl_5", 0 0, L_0x12beaea50;  1 drivers
L_0x12beae7e0 .reduce/or L_0x12beaec20;
S_0x14bec25e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec1e50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec25e0
v0x14bec2830_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bec2830_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec2830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.266 ;
    %load/vec4 v0x14bec2830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.267, 5;
    %load/vec4 v0x14bec2830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec2830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.266;
T_123.267 ;
    %end;
S_0x14bec3040 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec0c10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec3040
v0x14bec3290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bec3290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec3290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.268 ;
    %load/vec4 v0x14bec3290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.269, 5;
    %load/vec4 v0x14bec3290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec3290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.268;
T_124.269 ;
    %end;
S_0x14bec3ab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bebdd70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec3ab0
v0x14bec3d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bec3d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec3d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.270 ;
    %load/vec4 v0x14bec3d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.271, 5;
    %load/vec4 v0x14bec3d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec3d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.270;
T_125.271 ;
    %end;
S_0x14bec4020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bebdbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec41f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14bec4230 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14beca0b0_0 .net "in", 7 0, L_0x12beae740;  1 drivers
v0x14beca170_0 .net "out", 2 0, L_0x12beae5e0;  alias, 1 drivers
v0x14beca220_0 .net "vld", 0 0, L_0x12beae330;  alias, 1 drivers
L_0x12bead320 .part L_0x12beae740, 0, 4;
L_0x12beae250 .part L_0x12beae740, 4, 4;
S_0x14bec4400 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bec4020;
 .timescale -9 -12;
L_0x12beae330 .functor OR 1, L_0x12beacf10, L_0x12beade40, C4<0>, C4<0>;
L_0x130043418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bec98b0_0 .net/2u *"_ivl_4", 0 0, L_0x130043418;  1 drivers
v0x14bec9970_0 .net *"_ivl_6", 2 0, L_0x12beae3e0;  1 drivers
v0x14bec9a10_0 .net *"_ivl_8", 2 0, L_0x12beae4c0;  1 drivers
v0x14bec9ac0_0 .net "out_h", 1 0, L_0x12beae0f0;  1 drivers
v0x14bec9b80_0 .net "out_l", 1 0, L_0x12bead1c0;  1 drivers
v0x14bec9c50_0 .net "out_vh", 0 0, L_0x12beade40;  1 drivers
v0x14bec9d00_0 .net "out_vl", 0 0, L_0x12beacf10;  1 drivers
L_0x12beae3e0 .concat [ 2 1 0 0], L_0x12beae0f0, L_0x130043418;
L_0x12beae4c0 .concat [ 2 1 0 0], L_0x12bead1c0, L_0x12beacf10;
L_0x12beae5e0 .functor MUXZ 3, L_0x12beae4c0, L_0x12beae3e0, L_0x12beade40, C4<>;
S_0x14bec45c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bec4400;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec42b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bec42f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bec6ca0_0 .net "in", 3 0, L_0x12beae250;  1 drivers
v0x14bec6d60_0 .net "out", 1 0, L_0x12beae0f0;  alias, 1 drivers
v0x14bec6e10_0 .net "vld", 0 0, L_0x12beade40;  alias, 1 drivers
L_0x12bead800 .part L_0x12beae250, 0, 2;
L_0x12beadd20 .part L_0x12beae250, 2, 2;
S_0x14bec4940 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bec45c0;
 .timescale -9 -12;
L_0x12beade40 .functor OR 1, L_0x12bead3c0, L_0x12bead920, C4<0>, C4<0>;
L_0x1300433d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bec64a0_0 .net/2u *"_ivl_4", 0 0, L_0x1300433d0;  1 drivers
v0x14bec6560_0 .net *"_ivl_6", 1 0, L_0x12beadef0;  1 drivers
v0x14bec6600_0 .net *"_ivl_8", 1 0, L_0x12beadfd0;  1 drivers
v0x14bec66b0_0 .net "out_h", 0 0, L_0x12beadbf0;  1 drivers
v0x14bec6770_0 .net "out_l", 0 0, L_0x12bead6d0;  1 drivers
v0x14bec6840_0 .net "out_vh", 0 0, L_0x12bead920;  1 drivers
v0x14bec68f0_0 .net "out_vl", 0 0, L_0x12bead3c0;  1 drivers
L_0x12beadef0 .concat [ 1 1 0 0], L_0x12beadbf0, L_0x1300433d0;
L_0x12beadfd0 .concat [ 1 1 0 0], L_0x12bead6d0, L_0x12bead3c0;
L_0x12beae0f0 .functor MUXZ 2, L_0x12beadfd0, L_0x12beadef0, L_0x12bead920, C4<>;
S_0x14bec4b10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bec4940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec47d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bec4810 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bec5540_0 .net "in", 1 0, L_0x12beadd20;  1 drivers
v0x14bec5600_0 .net "out", 0 0, L_0x12beadbf0;  alias, 1 drivers
v0x14bec56b0_0 .net "vld", 0 0, L_0x12bead920;  alias, 1 drivers
L_0x12bead9c0 .part L_0x12beadd20, 1, 1;
L_0x12beadb50 .part L_0x12beadd20, 0, 1;
S_0x14bec4e90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bec4b10;
 .timescale -9 -12;
L_0x12beadaa0 .functor NOT 1, L_0x12bead9c0, C4<0>, C4<0>, C4<0>;
L_0x12beadbf0 .functor AND 1, L_0x12beadaa0, L_0x12beadb50, C4<1>, C4<1>;
v0x14bec5060_0 .net *"_ivl_2", 0 0, L_0x12bead9c0;  1 drivers
v0x14bec5120_0 .net *"_ivl_3", 0 0, L_0x12beadaa0;  1 drivers
v0x14bec51c0_0 .net *"_ivl_5", 0 0, L_0x12beadb50;  1 drivers
L_0x12bead920 .reduce/or L_0x12beadd20;
S_0x14bec5250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec4b10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec5250
v0x14bec54a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bec54a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec54a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.272 ;
    %load/vec4 v0x14bec54a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.273, 5;
    %load/vec4 v0x14bec54a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec54a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.272;
T_126.273 ;
    %end;
S_0x14bec57b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bec4940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec5980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bec59c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bec6230_0 .net "in", 1 0, L_0x12bead800;  1 drivers
v0x14bec62f0_0 .net "out", 0 0, L_0x12bead6d0;  alias, 1 drivers
v0x14bec63a0_0 .net "vld", 0 0, L_0x12bead3c0;  alias, 1 drivers
L_0x12bead4a0 .part L_0x12bead800, 1, 1;
L_0x12bead630 .part L_0x12bead800, 0, 1;
S_0x14bec5b90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bec57b0;
 .timescale -9 -12;
L_0x12bead580 .functor NOT 1, L_0x12bead4a0, C4<0>, C4<0>, C4<0>;
L_0x12bead6d0 .functor AND 1, L_0x12bead580, L_0x12bead630, C4<1>, C4<1>;
v0x14bec5d50_0 .net *"_ivl_2", 0 0, L_0x12bead4a0;  1 drivers
v0x14bec5e10_0 .net *"_ivl_3", 0 0, L_0x12bead580;  1 drivers
v0x14bec5eb0_0 .net *"_ivl_5", 0 0, L_0x12bead630;  1 drivers
L_0x12bead3c0 .reduce/or L_0x12bead800;
S_0x14bec5f40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec57b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec5f40
v0x14bec6190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bec6190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec6190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.274 ;
    %load/vec4 v0x14bec6190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.275, 5;
    %load/vec4 v0x14bec6190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec6190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.274;
T_127.275 ;
    %end;
S_0x14bec69a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec45c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec69a0
v0x14bec6bf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bec6bf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec6bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.276 ;
    %load/vec4 v0x14bec6bf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.277, 5;
    %load/vec4 v0x14bec6bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec6bf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.276;
T_128.277 ;
    %end;
S_0x14bec6f10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bec4400;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec70e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bec7120 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bec9640_0 .net "in", 3 0, L_0x12bead320;  1 drivers
v0x14bec9700_0 .net "out", 1 0, L_0x12bead1c0;  alias, 1 drivers
v0x14bec97b0_0 .net "vld", 0 0, L_0x12beacf10;  alias, 1 drivers
L_0x12beac8d0 .part L_0x12bead320, 0, 2;
L_0x12beacdf0 .part L_0x12bead320, 2, 2;
S_0x14bec72f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bec6f10;
 .timescale -9 -12;
L_0x12beacf10 .functor OR 1, L_0x12beac260, L_0x12beac9f0, C4<0>, C4<0>;
L_0x130043388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bec8e40_0 .net/2u *"_ivl_4", 0 0, L_0x130043388;  1 drivers
v0x14bec8f00_0 .net *"_ivl_6", 1 0, L_0x12beacfc0;  1 drivers
v0x14bec8fa0_0 .net *"_ivl_8", 1 0, L_0x12bead0a0;  1 drivers
v0x14bec9050_0 .net "out_h", 0 0, L_0x12beaccc0;  1 drivers
v0x14bec9110_0 .net "out_l", 0 0, L_0x12beac7a0;  1 drivers
v0x14bec91e0_0 .net "out_vh", 0 0, L_0x12beac9f0;  1 drivers
v0x14bec9290_0 .net "out_vl", 0 0, L_0x12beac260;  1 drivers
L_0x12beacfc0 .concat [ 1 1 0 0], L_0x12beaccc0, L_0x130043388;
L_0x12bead0a0 .concat [ 1 1 0 0], L_0x12beac7a0, L_0x12beac260;
L_0x12bead1c0 .functor MUXZ 2, L_0x12bead0a0, L_0x12beacfc0, L_0x12beac9f0, C4<>;
S_0x14bec74b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bec72f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec71a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bec71e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bec7ee0_0 .net "in", 1 0, L_0x12beacdf0;  1 drivers
v0x14bec7fa0_0 .net "out", 0 0, L_0x12beaccc0;  alias, 1 drivers
v0x14bec8050_0 .net "vld", 0 0, L_0x12beac9f0;  alias, 1 drivers
L_0x12beaca90 .part L_0x12beacdf0, 1, 1;
L_0x12beacc20 .part L_0x12beacdf0, 0, 1;
S_0x14bec7830 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bec74b0;
 .timescale -9 -12;
L_0x12beacb70 .functor NOT 1, L_0x12beaca90, C4<0>, C4<0>, C4<0>;
L_0x12beaccc0 .functor AND 1, L_0x12beacb70, L_0x12beacc20, C4<1>, C4<1>;
v0x14bec7a00_0 .net *"_ivl_2", 0 0, L_0x12beaca90;  1 drivers
v0x14bec7ac0_0 .net *"_ivl_3", 0 0, L_0x12beacb70;  1 drivers
v0x14bec7b60_0 .net *"_ivl_5", 0 0, L_0x12beacc20;  1 drivers
L_0x12beac9f0 .reduce/or L_0x12beacdf0;
S_0x14bec7bf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec74b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec7bf0
v0x14bec7e40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bec7e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec7e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.278 ;
    %load/vec4 v0x14bec7e40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.279, 5;
    %load/vec4 v0x14bec7e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec7e40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.278;
T_129.279 ;
    %end;
S_0x14bec8150 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bec72f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bec8320 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bec8360 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bec8bd0_0 .net "in", 1 0, L_0x12beac8d0;  1 drivers
v0x14bec8c90_0 .net "out", 0 0, L_0x12beac7a0;  alias, 1 drivers
v0x14bec8d40_0 .net "vld", 0 0, L_0x12beac260;  alias, 1 drivers
L_0x12beac5b0 .part L_0x12beac8d0, 1, 1;
L_0x12beac700 .part L_0x12beac8d0, 0, 1;
S_0x14bec8530 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bec8150;
 .timescale -9 -12;
L_0x12beac650 .functor NOT 1, L_0x12beac5b0, C4<0>, C4<0>, C4<0>;
L_0x12beac7a0 .functor AND 1, L_0x12beac650, L_0x12beac700, C4<1>, C4<1>;
v0x14bec86f0_0 .net *"_ivl_2", 0 0, L_0x12beac5b0;  1 drivers
v0x14bec87b0_0 .net *"_ivl_3", 0 0, L_0x12beac650;  1 drivers
v0x14bec8850_0 .net *"_ivl_5", 0 0, L_0x12beac700;  1 drivers
L_0x12beac260 .reduce/or L_0x12beac8d0;
S_0x14bec88e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec8150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec88e0
v0x14bec8b30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bec8b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec8b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.280 ;
    %load/vec4 v0x14bec8b30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.281, 5;
    %load/vec4 v0x14bec8b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec8b30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.280;
T_130.281 ;
    %end;
S_0x14bec9340 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec6f10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec9340
v0x14bec9590_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bec9590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bec9590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.282 ;
    %load/vec4 v0x14bec9590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.283, 5;
    %load/vec4 v0x14bec9590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bec9590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.282;
T_131.283 ;
    %end;
S_0x14bec9db0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bec4020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bec9db0
v0x14beca000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14beca000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beca000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.284 ;
    %load/vec4 v0x14beca000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.285, 5;
    %load/vec4 v0x14beca000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beca000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.284;
T_132.285 ;
    %end;
S_0x14beca820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bebd7d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beca820
v0x14becaa70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x14becaa70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14becaa70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.286 ;
    %load/vec4 v0x14becaa70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.287, 5;
    %load/vec4 v0x14becaa70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14becaa70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.286;
T_133.287 ;
    %end;
S_0x14becb290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beafd10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14becb290
v0x14becb4e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.log2 ;
    %load/vec4 v0x14becb4e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14becb4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.288 ;
    %load/vec4 v0x14becb4e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.289, 5;
    %load/vec4 v0x14becb4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14becb4e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.288;
T_134.289 ;
    %end;
S_0x14becb800 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14beaf970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14becb800
v0x14becba60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.log2 ;
    %load/vec4 v0x14becba60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14becba60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.290 ;
    %load/vec4 v0x14becba60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.291, 5;
    %load/vec4 v0x14becba60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14becba60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.290;
T_135.291 ;
    %end;
S_0x14becbd70 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x14bea8c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14becbd70
v0x14becbfe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.log2 ;
    %load/vec4 v0x14becbfe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14becbfe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.292 ;
    %load/vec4 v0x14becbfe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.293, 5;
    %load/vec4 v0x14becbfe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14becbfe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.292;
T_136.293 ;
    %end;
S_0x14becc090 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14beaf270 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x130043970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becc920_0 .net/2u *"_ivl_0", 0 0, L_0x130043970;  1 drivers
L_0x1300439b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becc9e0_0 .net/2u *"_ivl_4", 0 0, L_0x1300439b8;  1 drivers
v0x14becca80_0 .net "a", 7 0, L_0x12beb7da0;  1 drivers
v0x14beccb30_0 .net "ain", 8 0, L_0x12beb79e0;  1 drivers
v0x14beccbf0_0 .net "b", 7 0, L_0x12beb7860;  1 drivers
v0x14becccd0_0 .net "bin", 8 0, L_0x12beb7b00;  1 drivers
v0x14beccd70_0 .net "c", 8 0, L_0x12beb7c20;  alias, 1 drivers
L_0x12beb79e0 .concat [ 8 1 0 0], L_0x12beb7da0, L_0x130043970;
L_0x12beb7b00 .concat [ 8 1 0 0], L_0x12beb7860, L_0x1300439b8;
S_0x14becc440 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14becc090;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14becc610 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x14becc310_0 .net "a", 8 0, L_0x12beb79e0;  alias, 1 drivers
v0x14becc760_0 .net "b", 8 0, L_0x12beb7b00;  alias, 1 drivers
v0x14becc810_0 .net "c", 8 0, L_0x12beb7c20;  alias, 1 drivers
L_0x12beb7c20 .arith/sub 9, L_0x12beb79e0, L_0x12beb7b00;
S_0x14becce60 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x14becd020 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x130042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becd190_0 .net/2u *"_ivl_0", 0 0, L_0x130042e78;  1 drivers
v0x14becd250_0 .net *"_ivl_11", 5 0, L_0x12bea9230;  1 drivers
v0x14becd2f0_0 .net *"_ivl_2", 5 0, L_0x12bea9070;  1 drivers
L_0x130042ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becd380_0 .net/2u *"_ivl_4", 0 0, L_0x130042ec0;  1 drivers
v0x14becd410_0 .net *"_ivl_6", 5 0, L_0x12bea9110;  1 drivers
L_0x130042f08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14becd4e0_0 .net *"_ivl_8", 5 0, L_0x130042f08;  1 drivers
v0x14becd590_0 .net "rc", 0 0, L_0x12bea8710;  alias, 1 drivers
v0x14becd630_0 .net "regime", 4 0, L_0x12bea8900;  alias, 1 drivers
v0x14becd6e0_0 .net "regime_N", 5 0, L_0x12bea9330;  alias, 1 drivers
L_0x12bea9070 .concat [ 5 1 0 0], L_0x12bea8900, L_0x130042e78;
L_0x12bea9110 .concat [ 5 1 0 0], L_0x12bea8900, L_0x130042ec0;
L_0x12bea9230 .arith/sub 6, L_0x130042f08, L_0x12bea9110;
L_0x12bea9330 .functor MUXZ 6, L_0x12bea9230, L_0x12bea9070, L_0x12bea8710, C4<>;
S_0x14becd840 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x14becd4a0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x130042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becdb30_0 .net/2u *"_ivl_0", 0 0, L_0x130042f50;  1 drivers
v0x14becdbf0_0 .net *"_ivl_11", 5 0, L_0x12bea9690;  1 drivers
v0x14becdc90_0 .net *"_ivl_2", 5 0, L_0x12bea9490;  1 drivers
L_0x130042f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becdd20_0 .net/2u *"_ivl_4", 0 0, L_0x130042f98;  1 drivers
v0x14becddb0_0 .net *"_ivl_6", 5 0, L_0x12bea9570;  1 drivers
L_0x130042fe0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14becde80_0 .net *"_ivl_8", 5 0, L_0x130042fe0;  1 drivers
v0x14becdf30_0 .net "rc", 0 0, L_0x12bea8460;  alias, 1 drivers
v0x14becdfd0_0 .net "regime", 4 0, L_0x12bea87b0;  alias, 1 drivers
v0x14bece080_0 .net "regime_N", 5 0, L_0x12bea97d0;  alias, 1 drivers
L_0x12bea9490 .concat [ 5 1 0 0], L_0x12bea87b0, L_0x130042f50;
L_0x12bea9570 .concat [ 5 1 0 0], L_0x12bea87b0, L_0x130042f98;
L_0x12bea9690 .arith/sub 6, L_0x130042fe0, L_0x12bea9570;
L_0x12bea97d0 .functor MUXZ 6, L_0x12bea9690, L_0x12bea9490, L_0x12bea8460, C4<>;
S_0x14bece1e0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x14becde40 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x14bece3e0_0 .net *"_ivl_0", 8 0, L_0x12beb7900;  1 drivers
L_0x130043a48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14bece520_0 .net *"_ivl_3", 7 0, L_0x130043a48;  1 drivers
v0x14bece5d0_0 .net "a", 8 0, L_0x12beb7c20;  alias, 1 drivers
v0x14bece6c0_0 .net "c", 8 0, L_0x12beb8050;  alias, 1 drivers
v0x14bece770_0 .net "mant_ovf", 0 0, L_0x12beb81d0;  1 drivers
L_0x12beb7900 .concat [ 1 8 0 0], L_0x12beb81d0, L_0x130043a48;
L_0x12beb8050 .arith/sum 9, L_0x12beb7c20, L_0x12beb7900;
S_0x14bece860 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x14becea20 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x14bed0600_0 .net "a", 31 0, L_0x12be8e640;  alias, 1 drivers
v0x14bed06f0_0 .net "b", 31 0, L_0x12beab710;  alias, 1 drivers
v0x14bed0780_0 .net "c", 32 0, L_0x12beabe00;  alias, 1 drivers
v0x14bed0810_0 .net "c_add", 32 0, L_0x12beaba00;  1 drivers
v0x14bed08f0_0 .net "c_sub", 32 0, L_0x12beabd00;  1 drivers
v0x14bed0a00_0 .net "op", 0 0, L_0x12bea8560;  alias, 1 drivers
L_0x12beabe00 .functor MUXZ 33, L_0x12beabd00, L_0x12beaba00, L_0x12bea8560, C4<>;
S_0x14beceba0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x14bece860;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14beced70 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x130043268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becf360_0 .net/2u *"_ivl_0", 0 0, L_0x130043268;  1 drivers
L_0x1300432b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14becf420_0 .net/2u *"_ivl_4", 0 0, L_0x1300432b0;  1 drivers
v0x14becf4c0_0 .net "a", 31 0, L_0x12be8e640;  alias, 1 drivers
v0x14becf570_0 .net "ain", 32 0, L_0x12beab7c0;  1 drivers
v0x14becf630_0 .net "b", 31 0, L_0x12beab710;  alias, 1 drivers
v0x14becf700_0 .net "bin", 32 0, L_0x12beab8e0;  1 drivers
v0x14becf7b0_0 .net "c", 32 0, L_0x12beaba00;  alias, 1 drivers
L_0x12beab7c0 .concat [ 32 1 0 0], L_0x12be8e640, L_0x130043268;
L_0x12beab8e0 .concat [ 32 1 0 0], L_0x12beab710, L_0x1300432b0;
S_0x14becee80 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14beceba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14becf050 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x14becf160_0 .net "a", 32 0, L_0x12beab7c0;  alias, 1 drivers
v0x14becf220_0 .net "b", 32 0, L_0x12beab8e0;  alias, 1 drivers
v0x14becf2c0_0 .net "c", 32 0, L_0x12beaba00;  alias, 1 drivers
L_0x12beaba00 .arith/sum 33, L_0x12beab7c0, L_0x12beab8e0;
S_0x14becf8a0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x14bece860;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14becfa70 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x1300432f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bed00b0_0 .net/2u *"_ivl_0", 0 0, L_0x1300432f8;  1 drivers
L_0x130043340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bed0170_0 .net/2u *"_ivl_4", 0 0, L_0x130043340;  1 drivers
v0x14bed0210_0 .net "a", 31 0, L_0x12be8e640;  alias, 1 drivers
v0x14bed02e0_0 .net "ain", 32 0, L_0x12beabb00;  1 drivers
v0x14bed0390_0 .net "b", 31 0, L_0x12beab710;  alias, 1 drivers
v0x14bed04a0_0 .net "bin", 32 0, L_0x12beabbe0;  1 drivers
v0x14bed0530_0 .net "c", 32 0, L_0x12beabd00;  alias, 1 drivers
L_0x12beabb00 .concat [ 32 1 0 0], L_0x12be8e640, L_0x1300432f8;
L_0x12beabbe0 .concat [ 32 1 0 0], L_0x12beab710, L_0x130043340;
S_0x14becfbe0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14becf8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14becfda0 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x14becfeb0_0 .net "a", 32 0, L_0x12beabb00;  alias, 1 drivers
v0x14becff70_0 .net "b", 32 0, L_0x12beabbe0;  alias, 1 drivers
v0x14bed0010_0 .net "c", 32 0, L_0x12beabd00;  alias, 1 drivers
L_0x12beabd00 .arith/sub 33, L_0x12beabb00, L_0x12beabbe0;
S_0x14bed0ab0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14bed0c70 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x130043d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bed12c0_0 .net/2u *"_ivl_0", 0 0, L_0x130043d18;  1 drivers
L_0x130043d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bed1380_0 .net/2u *"_ivl_4", 0 0, L_0x130043d60;  1 drivers
v0x14bed1420_0 .net "a", 31 0, L_0x12bebb5b0;  1 drivers
v0x14bed14d0_0 .net "ain", 32 0, L_0x12beba940;  1 drivers
v0x14bed1590_0 .net "b", 31 0, L_0x12bebaee0;  alias, 1 drivers
v0x14bed1670_0 .net "bin", 32 0, L_0x12bebaa60;  1 drivers
v0x14bed1710_0 .net "c", 32 0, L_0x12bebb4b0;  alias, 1 drivers
L_0x12beba940 .concat [ 32 1 0 0], L_0x12bebb5b0, L_0x130043d18;
L_0x12bebaa60 .concat [ 32 1 0 0], L_0x12bebaee0, L_0x130043d60;
S_0x14bed0de0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14bed0ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x14bed0fb0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x14bed10c0_0 .net "a", 32 0, L_0x12beba940;  alias, 1 drivers
v0x14bed1180_0 .net "b", 32 0, L_0x12bebaa60;  alias, 1 drivers
v0x14bed1220_0 .net "c", 32 0, L_0x12bebb4b0;  alias, 1 drivers
L_0x12bebb4b0 .arith/sum 33, L_0x12beba940, L_0x12bebaa60;
S_0x14bed1800 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x14bed19c0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x14bed1a00 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x14bed1a40 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12be90460 .functor BUFZ 32, L_0x12be900d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12be905f0 .functor NOT 32, L_0x12be90460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12be9a3d0 .functor XOR 1, L_0x12be904d0, L_0x130042530, C4<0>, C4<0>;
v0x14bef0290_0 .net/2u *"_ivl_10", 0 0, L_0x130042530;  1 drivers
v0x14bef0340_0 .net *"_ivl_12", 0 0, L_0x12be9a3d0;  1 drivers
L_0x130042578 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14bef03f0_0 .net/2u *"_ivl_16", 4 0, L_0x130042578;  1 drivers
v0x14bef04b0_0 .net *"_ivl_18", 4 0, L_0x12be9a620;  1 drivers
v0x14bef0560_0 .net *"_ivl_23", 29 0, L_0x12be9bd40;  1 drivers
L_0x130042728 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bef0650_0 .net/2u *"_ivl_24", 1 0, L_0x130042728;  1 drivers
v0x14bef0700_0 .net *"_ivl_4", 31 0, L_0x12be905f0;  1 drivers
v0x14bef07b0_0 .net *"_ivl_9", 30 0, L_0x12be9a330;  1 drivers
v0x14bef0860_0 .net "exp", 1 0, L_0x12be9bf40;  alias, 1 drivers
v0x14bef0970_0 .net "in", 31 0, L_0x12be900d0;  alias, 1 drivers
v0x14bef0a20_0 .net "k", 4 0, L_0x12be9a190;  1 drivers
v0x14bef0ac0_0 .net "mant", 29 0, L_0x12be9c070;  alias, 1 drivers
v0x14bef0b70_0 .net "rc", 0 0, L_0x12be904d0;  alias, 1 drivers
v0x14bef0c10_0 .net "regime", 4 0, L_0x12be9a720;  alias, 1 drivers
v0x14bef0cc0_0 .net "xin", 31 0, L_0x12be90460;  1 drivers
v0x14bef0d70_0 .net "xin_r", 31 0, L_0x12be90660;  1 drivers
v0x14bef0e20_0 .net "xin_tmp", 31 0, L_0x12be9bc50;  1 drivers
L_0x12be904d0 .part L_0x12be90460, 30, 1;
L_0x12be90660 .functor MUXZ 32, L_0x12be90460, L_0x12be905f0, L_0x12be904d0, C4<>;
L_0x12be9a330 .part L_0x12be90660, 0, 31;
L_0x12be9a4c0 .concat [ 1 31 0 0], L_0x12be9a3d0, L_0x12be9a330;
L_0x12be9a620 .arith/sub 5, L_0x12be9a190, L_0x130042578;
L_0x12be9a720 .functor MUXZ 5, L_0x12be9a190, L_0x12be9a620, L_0x12be904d0, C4<>;
L_0x12be9bd40 .part L_0x12be90460, 0, 30;
L_0x12be9be20 .concat [ 2 30 0 0], L_0x130042728, L_0x12be9bd40;
L_0x12be9bf40 .part L_0x12be9bc50, 30, 2;
L_0x12be9c070 .part L_0x12be9bc50, 0, 30;
S_0x14bed1c30 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14bed1800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bed1c30
v0x14bed1ec0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.log2 ;
    %load/vec4 v0x14bed1ec0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bed1ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.294 ;
    %load/vec4 v0x14bed1ec0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.295, 5;
    %load/vec4 v0x14bed1ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bed1ec0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.294;
T_137.295 ;
    %end;
S_0x14bed1f70 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14bed1800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14bed2140 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14bed2180 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12be9bc50 .functor BUFZ 32, L_0x12be9b6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bed3800_0 .net *"_ivl_11", 0 0, L_0x1300426e0;  1 drivers
v0x14bed38c0_0 .net *"_ivl_6", 0 0, L_0x12be9b7c0;  1 drivers
v0x14bed3970_0 .net *"_ivl_7", 31 0, L_0x12be9b950;  1 drivers
v0x14bed3a30_0 .net *"_ivl_9", 30 0, L_0x12be9b890;  1 drivers
v0x14bed3ae0_0 .net "a", 31 0, L_0x12be9be20;  1 drivers
v0x14bed3bd0_0 .net "b", 4 0, L_0x12be9a190;  alias, 1 drivers
v0x14bed3c80_0 .net "c", 31 0, L_0x12be9bc50;  alias, 1 drivers
v0x14bed3d30 .array "tmp", 0 4;
v0x14bed3d30_0 .net v0x14bed3d30 0, 31 0, L_0x12be9baf0; 1 drivers
v0x14bed3d30_1 .net v0x14bed3d30 1, 31 0, L_0x12be9aaa0; 1 drivers
v0x14bed3d30_2 .net v0x14bed3d30 2, 31 0, L_0x12be9af20; 1 drivers
v0x14bed3d30_3 .net v0x14bed3d30 3, 31 0, L_0x12be9b2e0; 1 drivers
v0x14bed3d30_4 .net v0x14bed3d30 4, 31 0, L_0x12be9b6a0; 1 drivers
L_0x12be9a840 .part L_0x12be9a190, 1, 1;
L_0x12be9ac00 .part L_0x12be9a190, 2, 1;
L_0x12be9b040 .part L_0x12be9a190, 3, 1;
L_0x12be9b400 .part L_0x12be9a190, 4, 1;
L_0x12be9b7c0 .part L_0x12be9a190, 0, 1;
L_0x12be9b890 .part L_0x12be9be20, 0, 31;
L_0x12be9b950 .concat [ 1 31 0 0], L_0x1300426e0, L_0x12be9b890;
L_0x12be9baf0 .functor MUXZ 32, L_0x12be9be20, L_0x12be9b950, L_0x12be9b7c0, C4<>;
S_0x14bed2370 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14bed1f70;
 .timescale -9 -12;
P_0x14bed2540 .param/l "i" 1 4 296, +C4<01>;
v0x14bed25e0_0 .net *"_ivl_1", 0 0, L_0x12be9a840;  1 drivers
v0x14bed2670_0 .net *"_ivl_3", 31 0, L_0x12be9a980;  1 drivers
v0x14bed2700_0 .net *"_ivl_5", 29 0, L_0x12be9a8e0;  1 drivers
L_0x1300425c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bed2790_0 .net *"_ivl_7", 1 0, L_0x1300425c0;  1 drivers
L_0x12be9a8e0 .part L_0x12be9baf0, 0, 30;
L_0x12be9a980 .concat [ 2 30 0 0], L_0x1300425c0, L_0x12be9a8e0;
L_0x12be9aaa0 .functor MUXZ 32, L_0x12be9baf0, L_0x12be9a980, L_0x12be9a840, C4<>;
S_0x14bed2830 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14bed1f70;
 .timescale -9 -12;
P_0x14bed2a10 .param/l "i" 1 4 296, +C4<010>;
v0x14bed2aa0_0 .net *"_ivl_1", 0 0, L_0x12be9ac00;  1 drivers
v0x14bed2b50_0 .net *"_ivl_3", 31 0, L_0x12be9ae40;  1 drivers
v0x14bed2c00_0 .net *"_ivl_5", 27 0, L_0x12be9ada0;  1 drivers
L_0x130042608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14bed2cc0_0 .net *"_ivl_7", 3 0, L_0x130042608;  1 drivers
L_0x12be9ada0 .part L_0x12be9aaa0, 0, 28;
L_0x12be9ae40 .concat [ 4 28 0 0], L_0x130042608, L_0x12be9ada0;
L_0x12be9af20 .functor MUXZ 32, L_0x12be9aaa0, L_0x12be9ae40, L_0x12be9ac00, C4<>;
S_0x14bed2d70 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14bed1f70;
 .timescale -9 -12;
P_0x14bed2f60 .param/l "i" 1 4 296, +C4<011>;
v0x14bed2ff0_0 .net *"_ivl_1", 0 0, L_0x12be9b040;  1 drivers
v0x14bed30a0_0 .net *"_ivl_3", 31 0, L_0x12be9b1c0;  1 drivers
v0x14bed3150_0 .net *"_ivl_5", 23 0, L_0x12be9b0e0;  1 drivers
L_0x130042650 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14bed3210_0 .net *"_ivl_7", 7 0, L_0x130042650;  1 drivers
L_0x12be9b0e0 .part L_0x12be9af20, 0, 24;
L_0x12be9b1c0 .concat [ 8 24 0 0], L_0x130042650, L_0x12be9b0e0;
L_0x12be9b2e0 .functor MUXZ 32, L_0x12be9af20, L_0x12be9b1c0, L_0x12be9b040, C4<>;
S_0x14bed32c0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14bed1f70;
 .timescale -9 -12;
P_0x14bed3490 .param/l "i" 1 4 296, +C4<0100>;
v0x14bed3530_0 .net *"_ivl_1", 0 0, L_0x12be9b400;  1 drivers
v0x14bed35e0_0 .net *"_ivl_3", 31 0, L_0x12be9b580;  1 drivers
v0x14bed3690_0 .net *"_ivl_5", 15 0, L_0x12be9b4a0;  1 drivers
L_0x130042698 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bed3750_0 .net *"_ivl_7", 15 0, L_0x130042698;  1 drivers
L_0x12be9b4a0 .part L_0x12be9b2e0, 0, 16;
L_0x12be9b580 .concat [ 16 16 0 0], L_0x130042698, L_0x12be9b4a0;
L_0x12be9b6a0 .functor MUXZ 32, L_0x12be9b2e0, L_0x12be9b580, L_0x12be9b400, C4<>;
S_0x14bed3e80 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14bed1800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14bed4040 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14bed4080 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14bef0030_0 .net "in", 31 0, L_0x12be9a4c0;  1 drivers
v0x14bef0100_0 .net "out", 4 0, L_0x12be9a190;  alias, 1 drivers
v0x14bef01d0_0 .net "vld", 0 0, L_0x12be99ee0;  1 drivers
S_0x14bed4230 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14bed3e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed4100 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14bed4140 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x14beefab0_0 .net "in", 31 0, L_0x12be9a4c0;  alias, 1 drivers
v0x14beefb70_0 .net "out", 4 0, L_0x12be9a190;  alias, 1 drivers
v0x14beefc30_0 .net "vld", 0 0, L_0x12be99ee0;  alias, 1 drivers
L_0x12be95270 .part L_0x12be9a4c0, 0, 16;
L_0x12be99e40 .part L_0x12be9a4c0, 16, 16;
S_0x14bed45b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bed4230;
 .timescale -9 -12;
L_0x12be99ee0 .functor OR 1, L_0x12be94e60, L_0x12be99a30, C4<0>, C4<0>;
L_0x1300424e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beef2b0_0 .net/2u *"_ivl_4", 0 0, L_0x1300424e8;  1 drivers
v0x14beef370_0 .net *"_ivl_6", 4 0, L_0x12be99f90;  1 drivers
v0x14beef410_0 .net *"_ivl_8", 4 0, L_0x12be9a070;  1 drivers
v0x14beef4c0_0 .net "out_h", 3 0, L_0x12be99ce0;  1 drivers
v0x14beef580_0 .net "out_l", 3 0, L_0x12be95110;  1 drivers
v0x14beef650_0 .net "out_vh", 0 0, L_0x12be99a30;  1 drivers
v0x14beef700_0 .net "out_vl", 0 0, L_0x12be94e60;  1 drivers
L_0x12be99f90 .concat [ 4 1 0 0], L_0x12be99ce0, L_0x1300424e8;
L_0x12be9a070 .concat [ 4 1 0 0], L_0x12be95110, L_0x12be94e60;
L_0x12be9a190 .functor MUXZ 5, L_0x12be9a070, L_0x12be99f90, L_0x12be99a30, C4<>;
S_0x14bed4780 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bed45b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed4440 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14bed4480 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14bee1a80_0 .net "in", 15 0, L_0x12be99e40;  1 drivers
v0x14bee1b40_0 .net "out", 3 0, L_0x12be99ce0;  alias, 1 drivers
v0x14bee1bf0_0 .net "vld", 0 0, L_0x12be99a30;  alias, 1 drivers
L_0x12be97600 .part L_0x12be99e40, 0, 8;
L_0x12be99950 .part L_0x12be99e40, 8, 8;
S_0x14bed4b00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bed4780;
 .timescale -9 -12;
L_0x12be99a30 .functor OR 1, L_0x12be971f0, L_0x12be99540, C4<0>, C4<0>;
L_0x1300424a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bee1280_0 .net/2u *"_ivl_4", 0 0, L_0x1300424a0;  1 drivers
v0x14bee1340_0 .net *"_ivl_6", 3 0, L_0x12be99ae0;  1 drivers
v0x14bee13e0_0 .net *"_ivl_8", 3 0, L_0x12be99bc0;  1 drivers
v0x14bee1490_0 .net "out_h", 2 0, L_0x12be997f0;  1 drivers
v0x14bee1550_0 .net "out_l", 2 0, L_0x12be974a0;  1 drivers
v0x14bee1620_0 .net "out_vh", 0 0, L_0x12be99540;  1 drivers
v0x14bee16d0_0 .net "out_vl", 0 0, L_0x12be971f0;  1 drivers
L_0x12be99ae0 .concat [ 3 1 0 0], L_0x12be997f0, L_0x1300424a0;
L_0x12be99bc0 .concat [ 3 1 0 0], L_0x12be974a0, L_0x12be971f0;
L_0x12be99ce0 .functor MUXZ 4, L_0x12be99bc0, L_0x12be99ae0, L_0x12be99540, C4<>;
S_0x14bed4cd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bed4b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed4990 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14bed49d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14bedad10_0 .net "in", 7 0, L_0x12be99950;  1 drivers
v0x14bedadd0_0 .net "out", 2 0, L_0x12be997f0;  alias, 1 drivers
v0x14bedae80_0 .net "vld", 0 0, L_0x12be99540;  alias, 1 drivers
L_0x12be98530 .part L_0x12be99950, 0, 4;
L_0x12be99460 .part L_0x12be99950, 4, 4;
S_0x14bed5050 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bed4cd0;
 .timescale -9 -12;
L_0x12be99540 .functor OR 1, L_0x12be98120, L_0x12be99050, C4<0>, C4<0>;
L_0x130042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beda510_0 .net/2u *"_ivl_4", 0 0, L_0x130042458;  1 drivers
v0x14beda5d0_0 .net *"_ivl_6", 2 0, L_0x12be995f0;  1 drivers
v0x14beda670_0 .net *"_ivl_8", 2 0, L_0x12be996d0;  1 drivers
v0x14beda720_0 .net "out_h", 1 0, L_0x12be99300;  1 drivers
v0x14beda7e0_0 .net "out_l", 1 0, L_0x12be983d0;  1 drivers
v0x14beda8b0_0 .net "out_vh", 0 0, L_0x12be99050;  1 drivers
v0x14beda960_0 .net "out_vl", 0 0, L_0x12be98120;  1 drivers
L_0x12be995f0 .concat [ 2 1 0 0], L_0x12be99300, L_0x130042458;
L_0x12be996d0 .concat [ 2 1 0 0], L_0x12be983d0, L_0x12be98120;
L_0x12be997f0 .functor MUXZ 3, L_0x12be996d0, L_0x12be995f0, L_0x12be99050, C4<>;
S_0x14bed5220 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bed5050;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed4ee0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bed4f20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bed7900_0 .net "in", 3 0, L_0x12be99460;  1 drivers
v0x14bed79c0_0 .net "out", 1 0, L_0x12be99300;  alias, 1 drivers
v0x14bed7a70_0 .net "vld", 0 0, L_0x12be99050;  alias, 1 drivers
L_0x12be98a10 .part L_0x12be99460, 0, 2;
L_0x12be98f30 .part L_0x12be99460, 2, 2;
S_0x14bed55a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bed5220;
 .timescale -9 -12;
L_0x12be99050 .functor OR 1, L_0x12be985d0, L_0x12be98b30, C4<0>, C4<0>;
L_0x130042410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bed7100_0 .net/2u *"_ivl_4", 0 0, L_0x130042410;  1 drivers
v0x14bed71c0_0 .net *"_ivl_6", 1 0, L_0x12be99100;  1 drivers
v0x14bed7260_0 .net *"_ivl_8", 1 0, L_0x12be991e0;  1 drivers
v0x14bed7310_0 .net "out_h", 0 0, L_0x12be98e00;  1 drivers
v0x14bed73d0_0 .net "out_l", 0 0, L_0x12be988e0;  1 drivers
v0x14bed74a0_0 .net "out_vh", 0 0, L_0x12be98b30;  1 drivers
v0x14bed7550_0 .net "out_vl", 0 0, L_0x12be985d0;  1 drivers
L_0x12be99100 .concat [ 1 1 0 0], L_0x12be98e00, L_0x130042410;
L_0x12be991e0 .concat [ 1 1 0 0], L_0x12be988e0, L_0x12be985d0;
L_0x12be99300 .functor MUXZ 2, L_0x12be991e0, L_0x12be99100, L_0x12be98b30, C4<>;
S_0x14bed5770 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bed55a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed5430 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bed5470 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bed61a0_0 .net "in", 1 0, L_0x12be98f30;  1 drivers
v0x14bed6260_0 .net "out", 0 0, L_0x12be98e00;  alias, 1 drivers
v0x14bed6310_0 .net "vld", 0 0, L_0x12be98b30;  alias, 1 drivers
L_0x12be98bd0 .part L_0x12be98f30, 1, 1;
L_0x12be98d60 .part L_0x12be98f30, 0, 1;
S_0x14bed5af0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bed5770;
 .timescale -9 -12;
L_0x12be98cb0 .functor NOT 1, L_0x12be98bd0, C4<0>, C4<0>, C4<0>;
L_0x12be98e00 .functor AND 1, L_0x12be98cb0, L_0x12be98d60, C4<1>, C4<1>;
v0x14bed5cc0_0 .net *"_ivl_2", 0 0, L_0x12be98bd0;  1 drivers
v0x14bed5d80_0 .net *"_ivl_3", 0 0, L_0x12be98cb0;  1 drivers
v0x14bed5e20_0 .net *"_ivl_5", 0 0, L_0x12be98d60;  1 drivers
L_0x12be98b30 .reduce/or L_0x12be98f30;
S_0x14bed5eb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed5770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bed5eb0
v0x14bed6100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bed6100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bed6100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.296 ;
    %load/vec4 v0x14bed6100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.297, 5;
    %load/vec4 v0x14bed6100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bed6100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.296;
T_138.297 ;
    %end;
S_0x14bed6410 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bed55a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed65e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bed6620 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bed6e90_0 .net "in", 1 0, L_0x12be98a10;  1 drivers
v0x14bed6f50_0 .net "out", 0 0, L_0x12be988e0;  alias, 1 drivers
v0x14bed7000_0 .net "vld", 0 0, L_0x12be985d0;  alias, 1 drivers
L_0x12be986b0 .part L_0x12be98a10, 1, 1;
L_0x12be98840 .part L_0x12be98a10, 0, 1;
S_0x14bed67f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bed6410;
 .timescale -9 -12;
L_0x12be98790 .functor NOT 1, L_0x12be986b0, C4<0>, C4<0>, C4<0>;
L_0x12be988e0 .functor AND 1, L_0x12be98790, L_0x12be98840, C4<1>, C4<1>;
v0x14bed69b0_0 .net *"_ivl_2", 0 0, L_0x12be986b0;  1 drivers
v0x14bed6a70_0 .net *"_ivl_3", 0 0, L_0x12be98790;  1 drivers
v0x14bed6b10_0 .net *"_ivl_5", 0 0, L_0x12be98840;  1 drivers
L_0x12be985d0 .reduce/or L_0x12be98a10;
S_0x14bed6ba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed6410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bed6ba0
v0x14bed6df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bed6df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bed6df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.298 ;
    %load/vec4 v0x14bed6df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.299, 5;
    %load/vec4 v0x14bed6df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bed6df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.298;
T_139.299 ;
    %end;
S_0x14bed7600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed5220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bed7600
v0x14bed7850_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bed7850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bed7850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.300 ;
    %load/vec4 v0x14bed7850_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.301, 5;
    %load/vec4 v0x14bed7850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bed7850_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.300;
T_140.301 ;
    %end;
S_0x14bed7b70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bed5050;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed7d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bed7d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beda2a0_0 .net "in", 3 0, L_0x12be98530;  1 drivers
v0x14beda360_0 .net "out", 1 0, L_0x12be983d0;  alias, 1 drivers
v0x14beda410_0 .net "vld", 0 0, L_0x12be98120;  alias, 1 drivers
L_0x12be97ae0 .part L_0x12be98530, 0, 2;
L_0x12be98000 .part L_0x12be98530, 2, 2;
S_0x14bed7f50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bed7b70;
 .timescale -9 -12;
L_0x12be98120 .functor OR 1, L_0x12be976a0, L_0x12be97c00, C4<0>, C4<0>;
L_0x1300423c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bed9aa0_0 .net/2u *"_ivl_4", 0 0, L_0x1300423c8;  1 drivers
v0x14bed9b60_0 .net *"_ivl_6", 1 0, L_0x12be981d0;  1 drivers
v0x14bed9c00_0 .net *"_ivl_8", 1 0, L_0x12be982b0;  1 drivers
v0x14bed9cb0_0 .net "out_h", 0 0, L_0x12be97ed0;  1 drivers
v0x14bed9d70_0 .net "out_l", 0 0, L_0x12be979b0;  1 drivers
v0x14bed9e40_0 .net "out_vh", 0 0, L_0x12be97c00;  1 drivers
v0x14bed9ef0_0 .net "out_vl", 0 0, L_0x12be976a0;  1 drivers
L_0x12be981d0 .concat [ 1 1 0 0], L_0x12be97ed0, L_0x1300423c8;
L_0x12be982b0 .concat [ 1 1 0 0], L_0x12be979b0, L_0x12be976a0;
L_0x12be983d0 .functor MUXZ 2, L_0x12be982b0, L_0x12be981d0, L_0x12be97c00, C4<>;
S_0x14bed8110 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bed7f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed7e00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bed7e40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bed8b40_0 .net "in", 1 0, L_0x12be98000;  1 drivers
v0x14bed8c00_0 .net "out", 0 0, L_0x12be97ed0;  alias, 1 drivers
v0x14bed8cb0_0 .net "vld", 0 0, L_0x12be97c00;  alias, 1 drivers
L_0x12be97ca0 .part L_0x12be98000, 1, 1;
L_0x12be97e30 .part L_0x12be98000, 0, 1;
S_0x14bed8490 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bed8110;
 .timescale -9 -12;
L_0x12be97d80 .functor NOT 1, L_0x12be97ca0, C4<0>, C4<0>, C4<0>;
L_0x12be97ed0 .functor AND 1, L_0x12be97d80, L_0x12be97e30, C4<1>, C4<1>;
v0x14bed8660_0 .net *"_ivl_2", 0 0, L_0x12be97ca0;  1 drivers
v0x14bed8720_0 .net *"_ivl_3", 0 0, L_0x12be97d80;  1 drivers
v0x14bed87c0_0 .net *"_ivl_5", 0 0, L_0x12be97e30;  1 drivers
L_0x12be97c00 .reduce/or L_0x12be98000;
S_0x14bed8850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed8110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bed8850
v0x14bed8aa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bed8aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bed8aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.302 ;
    %load/vec4 v0x14bed8aa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.303, 5;
    %load/vec4 v0x14bed8aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bed8aa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.302;
T_141.303 ;
    %end;
S_0x14bed8db0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bed7f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bed8f80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bed8fc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bed9830_0 .net "in", 1 0, L_0x12be97ae0;  1 drivers
v0x14bed98f0_0 .net "out", 0 0, L_0x12be979b0;  alias, 1 drivers
v0x14bed99a0_0 .net "vld", 0 0, L_0x12be976a0;  alias, 1 drivers
L_0x12be97780 .part L_0x12be97ae0, 1, 1;
L_0x12be97910 .part L_0x12be97ae0, 0, 1;
S_0x14bed9190 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bed8db0;
 .timescale -9 -12;
L_0x12be97860 .functor NOT 1, L_0x12be97780, C4<0>, C4<0>, C4<0>;
L_0x12be979b0 .functor AND 1, L_0x12be97860, L_0x12be97910, C4<1>, C4<1>;
v0x14bed9350_0 .net *"_ivl_2", 0 0, L_0x12be97780;  1 drivers
v0x14bed9410_0 .net *"_ivl_3", 0 0, L_0x12be97860;  1 drivers
v0x14bed94b0_0 .net *"_ivl_5", 0 0, L_0x12be97910;  1 drivers
L_0x12be976a0 .reduce/or L_0x12be97ae0;
S_0x14bed9540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed8db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bed9540
v0x14bed9790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bed9790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bed9790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.304 ;
    %load/vec4 v0x14bed9790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.305, 5;
    %load/vec4 v0x14bed9790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bed9790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.304;
T_142.305 ;
    %end;
S_0x14bed9fa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed7b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bed9fa0
v0x14beda1f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14beda1f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beda1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.306 ;
    %load/vec4 v0x14beda1f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.307, 5;
    %load/vec4 v0x14beda1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beda1f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.306;
T_143.307 ;
    %end;
S_0x14bedaa10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed4cd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bedaa10
v0x14bedac60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bedac60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bedac60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.308 ;
    %load/vec4 v0x14bedac60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.309, 5;
    %load/vec4 v0x14bedac60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bedac60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.308;
T_144.309 ;
    %end;
S_0x14bedaf80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bed4b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bedb150 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14bedb190 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14bee1010_0 .net "in", 7 0, L_0x12be97600;  1 drivers
v0x14bee10d0_0 .net "out", 2 0, L_0x12be974a0;  alias, 1 drivers
v0x14bee1180_0 .net "vld", 0 0, L_0x12be971f0;  alias, 1 drivers
L_0x12be961e0 .part L_0x12be97600, 0, 4;
L_0x12be97110 .part L_0x12be97600, 4, 4;
S_0x14bedb360 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bedaf80;
 .timescale -9 -12;
L_0x12be971f0 .functor OR 1, L_0x12be95dd0, L_0x12be96d00, C4<0>, C4<0>;
L_0x130042380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bee0810_0 .net/2u *"_ivl_4", 0 0, L_0x130042380;  1 drivers
v0x14bee08d0_0 .net *"_ivl_6", 2 0, L_0x12be972a0;  1 drivers
v0x14bee0970_0 .net *"_ivl_8", 2 0, L_0x12be97380;  1 drivers
v0x14bee0a20_0 .net "out_h", 1 0, L_0x12be96fb0;  1 drivers
v0x14bee0ae0_0 .net "out_l", 1 0, L_0x12be96080;  1 drivers
v0x14bee0bb0_0 .net "out_vh", 0 0, L_0x12be96d00;  1 drivers
v0x14bee0c60_0 .net "out_vl", 0 0, L_0x12be95dd0;  1 drivers
L_0x12be972a0 .concat [ 2 1 0 0], L_0x12be96fb0, L_0x130042380;
L_0x12be97380 .concat [ 2 1 0 0], L_0x12be96080, L_0x12be95dd0;
L_0x12be974a0 .functor MUXZ 3, L_0x12be97380, L_0x12be972a0, L_0x12be96d00, C4<>;
S_0x14bedb520 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bedb360;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bedb210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bedb250 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beddc00_0 .net "in", 3 0, L_0x12be97110;  1 drivers
v0x14beddcc0_0 .net "out", 1 0, L_0x12be96fb0;  alias, 1 drivers
v0x14beddd70_0 .net "vld", 0 0, L_0x12be96d00;  alias, 1 drivers
L_0x12be966c0 .part L_0x12be97110, 0, 2;
L_0x12be96be0 .part L_0x12be97110, 2, 2;
S_0x14bedb8a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bedb520;
 .timescale -9 -12;
L_0x12be96d00 .functor OR 1, L_0x12be96280, L_0x12be967e0, C4<0>, C4<0>;
L_0x130042338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bedd400_0 .net/2u *"_ivl_4", 0 0, L_0x130042338;  1 drivers
v0x14bedd4c0_0 .net *"_ivl_6", 1 0, L_0x12be96db0;  1 drivers
v0x14bedd560_0 .net *"_ivl_8", 1 0, L_0x12be96e90;  1 drivers
v0x14bedd610_0 .net "out_h", 0 0, L_0x12be96ab0;  1 drivers
v0x14bedd6d0_0 .net "out_l", 0 0, L_0x12be96590;  1 drivers
v0x14bedd7a0_0 .net "out_vh", 0 0, L_0x12be967e0;  1 drivers
v0x14bedd850_0 .net "out_vl", 0 0, L_0x12be96280;  1 drivers
L_0x12be96db0 .concat [ 1 1 0 0], L_0x12be96ab0, L_0x130042338;
L_0x12be96e90 .concat [ 1 1 0 0], L_0x12be96590, L_0x12be96280;
L_0x12be96fb0 .functor MUXZ 2, L_0x12be96e90, L_0x12be96db0, L_0x12be967e0, C4<>;
S_0x14bedba70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bedb8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bedb730 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bedb770 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bedc4a0_0 .net "in", 1 0, L_0x12be96be0;  1 drivers
v0x14bedc560_0 .net "out", 0 0, L_0x12be96ab0;  alias, 1 drivers
v0x14bedc610_0 .net "vld", 0 0, L_0x12be967e0;  alias, 1 drivers
L_0x12be96880 .part L_0x12be96be0, 1, 1;
L_0x12be96a10 .part L_0x12be96be0, 0, 1;
S_0x14bedbdf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bedba70;
 .timescale -9 -12;
L_0x12be96960 .functor NOT 1, L_0x12be96880, C4<0>, C4<0>, C4<0>;
L_0x12be96ab0 .functor AND 1, L_0x12be96960, L_0x12be96a10, C4<1>, C4<1>;
v0x14bedbfc0_0 .net *"_ivl_2", 0 0, L_0x12be96880;  1 drivers
v0x14bedc080_0 .net *"_ivl_3", 0 0, L_0x12be96960;  1 drivers
v0x14bedc120_0 .net *"_ivl_5", 0 0, L_0x12be96a10;  1 drivers
L_0x12be967e0 .reduce/or L_0x12be96be0;
S_0x14bedc1b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bedba70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bedc1b0
v0x14bedc400_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bedc400_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bedc400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.310 ;
    %load/vec4 v0x14bedc400_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.311, 5;
    %load/vec4 v0x14bedc400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bedc400_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.310;
T_145.311 ;
    %end;
S_0x14bedc710 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bedb8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bedc8e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bedc920 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bedd190_0 .net "in", 1 0, L_0x12be966c0;  1 drivers
v0x14bedd250_0 .net "out", 0 0, L_0x12be96590;  alias, 1 drivers
v0x14bedd300_0 .net "vld", 0 0, L_0x12be96280;  alias, 1 drivers
L_0x12be96360 .part L_0x12be966c0, 1, 1;
L_0x12be964f0 .part L_0x12be966c0, 0, 1;
S_0x14bedcaf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bedc710;
 .timescale -9 -12;
L_0x12be96440 .functor NOT 1, L_0x12be96360, C4<0>, C4<0>, C4<0>;
L_0x12be96590 .functor AND 1, L_0x12be96440, L_0x12be964f0, C4<1>, C4<1>;
v0x14bedccb0_0 .net *"_ivl_2", 0 0, L_0x12be96360;  1 drivers
v0x14bedcd70_0 .net *"_ivl_3", 0 0, L_0x12be96440;  1 drivers
v0x14bedce10_0 .net *"_ivl_5", 0 0, L_0x12be964f0;  1 drivers
L_0x12be96280 .reduce/or L_0x12be966c0;
S_0x14bedcea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bedc710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bedcea0
v0x14bedd0f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bedd0f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bedd0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.312 ;
    %load/vec4 v0x14bedd0f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.313, 5;
    %load/vec4 v0x14bedd0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bedd0f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.312;
T_146.313 ;
    %end;
S_0x14bedd900 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bedb520;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bedd900
v0x14beddb50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14beddb50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beddb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.314 ;
    %load/vec4 v0x14beddb50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.315, 5;
    %load/vec4 v0x14beddb50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beddb50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.314;
T_147.315 ;
    %end;
S_0x14bedde70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bedb360;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bede040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bede080 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bee05a0_0 .net "in", 3 0, L_0x12be961e0;  1 drivers
v0x14bee0660_0 .net "out", 1 0, L_0x12be96080;  alias, 1 drivers
v0x14bee0710_0 .net "vld", 0 0, L_0x12be95dd0;  alias, 1 drivers
L_0x12be95790 .part L_0x12be961e0, 0, 2;
L_0x12be95cb0 .part L_0x12be961e0, 2, 2;
S_0x14bede250 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bedde70;
 .timescale -9 -12;
L_0x12be95dd0 .functor OR 1, L_0x12be95350, L_0x12be958b0, C4<0>, C4<0>;
L_0x1300422f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bedfda0_0 .net/2u *"_ivl_4", 0 0, L_0x1300422f0;  1 drivers
v0x14bedfe60_0 .net *"_ivl_6", 1 0, L_0x12be95e80;  1 drivers
v0x14bedff00_0 .net *"_ivl_8", 1 0, L_0x12be95f60;  1 drivers
v0x14bedffb0_0 .net "out_h", 0 0, L_0x12be95b80;  1 drivers
v0x14bee0070_0 .net "out_l", 0 0, L_0x12be95660;  1 drivers
v0x14bee0140_0 .net "out_vh", 0 0, L_0x12be958b0;  1 drivers
v0x14bee01f0_0 .net "out_vl", 0 0, L_0x12be95350;  1 drivers
L_0x12be95e80 .concat [ 1 1 0 0], L_0x12be95b80, L_0x1300422f0;
L_0x12be95f60 .concat [ 1 1 0 0], L_0x12be95660, L_0x12be95350;
L_0x12be96080 .functor MUXZ 2, L_0x12be95f60, L_0x12be95e80, L_0x12be958b0, C4<>;
S_0x14bede410 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bede250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bede100 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bede140 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bedee40_0 .net "in", 1 0, L_0x12be95cb0;  1 drivers
v0x14bedef00_0 .net "out", 0 0, L_0x12be95b80;  alias, 1 drivers
v0x14bedefb0_0 .net "vld", 0 0, L_0x12be958b0;  alias, 1 drivers
L_0x12be95950 .part L_0x12be95cb0, 1, 1;
L_0x12be95ae0 .part L_0x12be95cb0, 0, 1;
S_0x14bede790 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bede410;
 .timescale -9 -12;
L_0x12be95a30 .functor NOT 1, L_0x12be95950, C4<0>, C4<0>, C4<0>;
L_0x12be95b80 .functor AND 1, L_0x12be95a30, L_0x12be95ae0, C4<1>, C4<1>;
v0x14bede960_0 .net *"_ivl_2", 0 0, L_0x12be95950;  1 drivers
v0x14bedea20_0 .net *"_ivl_3", 0 0, L_0x12be95a30;  1 drivers
v0x14bedeac0_0 .net *"_ivl_5", 0 0, L_0x12be95ae0;  1 drivers
L_0x12be958b0 .reduce/or L_0x12be95cb0;
S_0x14bedeb50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bede410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bedeb50
v0x14bededa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bededa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bededa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.316 ;
    %load/vec4 v0x14bededa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.317, 5;
    %load/vec4 v0x14bededa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bededa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.316;
T_148.317 ;
    %end;
S_0x14bedf0b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bede250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bedf280 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bedf2c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bedfb30_0 .net "in", 1 0, L_0x12be95790;  1 drivers
v0x14bedfbf0_0 .net "out", 0 0, L_0x12be95660;  alias, 1 drivers
v0x14bedfca0_0 .net "vld", 0 0, L_0x12be95350;  alias, 1 drivers
L_0x12be95430 .part L_0x12be95790, 1, 1;
L_0x12be955c0 .part L_0x12be95790, 0, 1;
S_0x14bedf490 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bedf0b0;
 .timescale -9 -12;
L_0x12be95510 .functor NOT 1, L_0x12be95430, C4<0>, C4<0>, C4<0>;
L_0x12be95660 .functor AND 1, L_0x12be95510, L_0x12be955c0, C4<1>, C4<1>;
v0x14bedf650_0 .net *"_ivl_2", 0 0, L_0x12be95430;  1 drivers
v0x14bedf710_0 .net *"_ivl_3", 0 0, L_0x12be95510;  1 drivers
v0x14bedf7b0_0 .net *"_ivl_5", 0 0, L_0x12be955c0;  1 drivers
L_0x12be95350 .reduce/or L_0x12be95790;
S_0x14bedf840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bedf0b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bedf840
v0x14bedfa90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bedfa90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bedfa90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.318 ;
    %load/vec4 v0x14bedfa90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.319, 5;
    %load/vec4 v0x14bedfa90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bedfa90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.318;
T_149.319 ;
    %end;
S_0x14bee02a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bedde70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee02a0
v0x14bee04f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bee04f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee04f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.320 ;
    %load/vec4 v0x14bee04f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.321, 5;
    %load/vec4 v0x14bee04f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee04f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.320;
T_150.321 ;
    %end;
S_0x14bee0d10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bedaf80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee0d10
v0x14bee0f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bee0f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee0f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.322 ;
    %load/vec4 v0x14bee0f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.323, 5;
    %load/vec4 v0x14bee0f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee0f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.322;
T_151.323 ;
    %end;
S_0x14bee1780 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed4780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee1780
v0x14bee19d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14bee19d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee19d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.324 ;
    %load/vec4 v0x14bee19d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.325, 5;
    %load/vec4 v0x14bee19d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee19d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.324;
T_152.325 ;
    %end;
S_0x14bee1cf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bed45b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee1ec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14bee1f00 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14beef040_0 .net "in", 15 0, L_0x12be95270;  1 drivers
v0x14beef100_0 .net "out", 3 0, L_0x12be95110;  alias, 1 drivers
v0x14beef1b0_0 .net "vld", 0 0, L_0x12be94e60;  alias, 1 drivers
L_0x12be92a30 .part L_0x12be95270, 0, 8;
L_0x12be94d80 .part L_0x12be95270, 8, 8;
S_0x14bee20d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bee1cf0;
 .timescale -9 -12;
L_0x12be94e60 .functor OR 1, L_0x12be92620, L_0x12be94970, C4<0>, C4<0>;
L_0x1300422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beee840_0 .net/2u *"_ivl_4", 0 0, L_0x1300422a8;  1 drivers
v0x14beee900_0 .net *"_ivl_6", 3 0, L_0x12be94f10;  1 drivers
v0x14beee9a0_0 .net *"_ivl_8", 3 0, L_0x12be94ff0;  1 drivers
v0x14beeea50_0 .net "out_h", 2 0, L_0x12be94c20;  1 drivers
v0x14beeeb10_0 .net "out_l", 2 0, L_0x12be928d0;  1 drivers
v0x14beeebe0_0 .net "out_vh", 0 0, L_0x12be94970;  1 drivers
v0x14beeec90_0 .net "out_vl", 0 0, L_0x12be92620;  1 drivers
L_0x12be94f10 .concat [ 3 1 0 0], L_0x12be94c20, L_0x1300422a8;
L_0x12be94ff0 .concat [ 3 1 0 0], L_0x12be928d0, L_0x12be92620;
L_0x12be95110 .functor MUXZ 4, L_0x12be94ff0, L_0x12be94f10, L_0x12be94970, C4<>;
S_0x14bee2290 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bee20d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee1f80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14bee1fc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14bee82d0_0 .net "in", 7 0, L_0x12be94d80;  1 drivers
v0x14bee8390_0 .net "out", 2 0, L_0x12be94c20;  alias, 1 drivers
v0x14bee8440_0 .net "vld", 0 0, L_0x12be94970;  alias, 1 drivers
L_0x12be93960 .part L_0x12be94d80, 0, 4;
L_0x12be94890 .part L_0x12be94d80, 4, 4;
S_0x14bee2610 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bee2290;
 .timescale -9 -12;
L_0x12be94970 .functor OR 1, L_0x12be93550, L_0x12be94480, C4<0>, C4<0>;
L_0x130042260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bee7ad0_0 .net/2u *"_ivl_4", 0 0, L_0x130042260;  1 drivers
v0x14bee7b90_0 .net *"_ivl_6", 2 0, L_0x12be94a20;  1 drivers
v0x14bee7c30_0 .net *"_ivl_8", 2 0, L_0x12be94b00;  1 drivers
v0x14bee7ce0_0 .net "out_h", 1 0, L_0x12be94730;  1 drivers
v0x14bee7da0_0 .net "out_l", 1 0, L_0x12be93800;  1 drivers
v0x14bee7e70_0 .net "out_vh", 0 0, L_0x12be94480;  1 drivers
v0x14bee7f20_0 .net "out_vl", 0 0, L_0x12be93550;  1 drivers
L_0x12be94a20 .concat [ 2 1 0 0], L_0x12be94730, L_0x130042260;
L_0x12be94b00 .concat [ 2 1 0 0], L_0x12be93800, L_0x12be93550;
L_0x12be94c20 .functor MUXZ 3, L_0x12be94b00, L_0x12be94a20, L_0x12be94480, C4<>;
S_0x14bee27e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bee2610;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee24a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bee24e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bee4ec0_0 .net "in", 3 0, L_0x12be94890;  1 drivers
v0x14bee4f80_0 .net "out", 1 0, L_0x12be94730;  alias, 1 drivers
v0x14bee5030_0 .net "vld", 0 0, L_0x12be94480;  alias, 1 drivers
L_0x12be93e40 .part L_0x12be94890, 0, 2;
L_0x12be94360 .part L_0x12be94890, 2, 2;
S_0x14bee2b60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bee27e0;
 .timescale -9 -12;
L_0x12be94480 .functor OR 1, L_0x12be93a00, L_0x12be93f60, C4<0>, C4<0>;
L_0x130042218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bee46c0_0 .net/2u *"_ivl_4", 0 0, L_0x130042218;  1 drivers
v0x14bee4780_0 .net *"_ivl_6", 1 0, L_0x12be94530;  1 drivers
v0x14bee4820_0 .net *"_ivl_8", 1 0, L_0x12be94610;  1 drivers
v0x14bee48d0_0 .net "out_h", 0 0, L_0x12be94230;  1 drivers
v0x14bee4990_0 .net "out_l", 0 0, L_0x12be93d10;  1 drivers
v0x14bee4a60_0 .net "out_vh", 0 0, L_0x12be93f60;  1 drivers
v0x14bee4b10_0 .net "out_vl", 0 0, L_0x12be93a00;  1 drivers
L_0x12be94530 .concat [ 1 1 0 0], L_0x12be94230, L_0x130042218;
L_0x12be94610 .concat [ 1 1 0 0], L_0x12be93d10, L_0x12be93a00;
L_0x12be94730 .functor MUXZ 2, L_0x12be94610, L_0x12be94530, L_0x12be93f60, C4<>;
S_0x14bee2d30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bee2b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee29f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bee2a30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bee3760_0 .net "in", 1 0, L_0x12be94360;  1 drivers
v0x14bee3820_0 .net "out", 0 0, L_0x12be94230;  alias, 1 drivers
v0x14bee38d0_0 .net "vld", 0 0, L_0x12be93f60;  alias, 1 drivers
L_0x12be94000 .part L_0x12be94360, 1, 1;
L_0x12be94190 .part L_0x12be94360, 0, 1;
S_0x14bee30b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bee2d30;
 .timescale -9 -12;
L_0x12be940e0 .functor NOT 1, L_0x12be94000, C4<0>, C4<0>, C4<0>;
L_0x12be94230 .functor AND 1, L_0x12be940e0, L_0x12be94190, C4<1>, C4<1>;
v0x14bee3280_0 .net *"_ivl_2", 0 0, L_0x12be94000;  1 drivers
v0x14bee3340_0 .net *"_ivl_3", 0 0, L_0x12be940e0;  1 drivers
v0x14bee33e0_0 .net *"_ivl_5", 0 0, L_0x12be94190;  1 drivers
L_0x12be93f60 .reduce/or L_0x12be94360;
S_0x14bee3470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee2d30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee3470
v0x14bee36c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bee36c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee36c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.326 ;
    %load/vec4 v0x14bee36c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.327, 5;
    %load/vec4 v0x14bee36c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee36c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.326;
T_153.327 ;
    %end;
S_0x14bee39d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bee2b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee3ba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bee3be0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bee4450_0 .net "in", 1 0, L_0x12be93e40;  1 drivers
v0x14bee4510_0 .net "out", 0 0, L_0x12be93d10;  alias, 1 drivers
v0x14bee45c0_0 .net "vld", 0 0, L_0x12be93a00;  alias, 1 drivers
L_0x12be93ae0 .part L_0x12be93e40, 1, 1;
L_0x12be93c70 .part L_0x12be93e40, 0, 1;
S_0x14bee3db0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bee39d0;
 .timescale -9 -12;
L_0x12be93bc0 .functor NOT 1, L_0x12be93ae0, C4<0>, C4<0>, C4<0>;
L_0x12be93d10 .functor AND 1, L_0x12be93bc0, L_0x12be93c70, C4<1>, C4<1>;
v0x14bee3f70_0 .net *"_ivl_2", 0 0, L_0x12be93ae0;  1 drivers
v0x14bee4030_0 .net *"_ivl_3", 0 0, L_0x12be93bc0;  1 drivers
v0x14bee40d0_0 .net *"_ivl_5", 0 0, L_0x12be93c70;  1 drivers
L_0x12be93a00 .reduce/or L_0x12be93e40;
S_0x14bee4160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee39d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee4160
v0x14bee43b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bee43b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee43b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.328 ;
    %load/vec4 v0x14bee43b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.329, 5;
    %load/vec4 v0x14bee43b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee43b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.328;
T_154.329 ;
    %end;
S_0x14bee4bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee27e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee4bc0
v0x14bee4e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bee4e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee4e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.330 ;
    %load/vec4 v0x14bee4e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.331, 5;
    %load/vec4 v0x14bee4e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee4e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.330;
T_155.331 ;
    %end;
S_0x14bee5130 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bee2610;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee5300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bee5340 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bee7860_0 .net "in", 3 0, L_0x12be93960;  1 drivers
v0x14bee7920_0 .net "out", 1 0, L_0x12be93800;  alias, 1 drivers
v0x14bee79d0_0 .net "vld", 0 0, L_0x12be93550;  alias, 1 drivers
L_0x12be92f10 .part L_0x12be93960, 0, 2;
L_0x12be93430 .part L_0x12be93960, 2, 2;
S_0x14bee5510 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bee5130;
 .timescale -9 -12;
L_0x12be93550 .functor OR 1, L_0x12be92ad0, L_0x12be93030, C4<0>, C4<0>;
L_0x1300421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bee7060_0 .net/2u *"_ivl_4", 0 0, L_0x1300421d0;  1 drivers
v0x14bee7120_0 .net *"_ivl_6", 1 0, L_0x12be93600;  1 drivers
v0x14bee71c0_0 .net *"_ivl_8", 1 0, L_0x12be936e0;  1 drivers
v0x14bee7270_0 .net "out_h", 0 0, L_0x12be93300;  1 drivers
v0x14bee7330_0 .net "out_l", 0 0, L_0x12be92de0;  1 drivers
v0x14bee7400_0 .net "out_vh", 0 0, L_0x12be93030;  1 drivers
v0x14bee74b0_0 .net "out_vl", 0 0, L_0x12be92ad0;  1 drivers
L_0x12be93600 .concat [ 1 1 0 0], L_0x12be93300, L_0x1300421d0;
L_0x12be936e0 .concat [ 1 1 0 0], L_0x12be92de0, L_0x12be92ad0;
L_0x12be93800 .functor MUXZ 2, L_0x12be936e0, L_0x12be93600, L_0x12be93030, C4<>;
S_0x14bee56d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bee5510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee53c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bee5400 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bee6100_0 .net "in", 1 0, L_0x12be93430;  1 drivers
v0x14bee61c0_0 .net "out", 0 0, L_0x12be93300;  alias, 1 drivers
v0x14bee6270_0 .net "vld", 0 0, L_0x12be93030;  alias, 1 drivers
L_0x12be930d0 .part L_0x12be93430, 1, 1;
L_0x12be93260 .part L_0x12be93430, 0, 1;
S_0x14bee5a50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bee56d0;
 .timescale -9 -12;
L_0x12be931b0 .functor NOT 1, L_0x12be930d0, C4<0>, C4<0>, C4<0>;
L_0x12be93300 .functor AND 1, L_0x12be931b0, L_0x12be93260, C4<1>, C4<1>;
v0x14bee5c20_0 .net *"_ivl_2", 0 0, L_0x12be930d0;  1 drivers
v0x14bee5ce0_0 .net *"_ivl_3", 0 0, L_0x12be931b0;  1 drivers
v0x14bee5d80_0 .net *"_ivl_5", 0 0, L_0x12be93260;  1 drivers
L_0x12be93030 .reduce/or L_0x12be93430;
S_0x14bee5e10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee56d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee5e10
v0x14bee6060_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bee6060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee6060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_156.332 ;
    %load/vec4 v0x14bee6060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_156.333, 5;
    %load/vec4 v0x14bee6060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee6060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_156.332;
T_156.333 ;
    %end;
S_0x14bee6370 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bee5510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee6540 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bee6580 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bee6df0_0 .net "in", 1 0, L_0x12be92f10;  1 drivers
v0x14bee6eb0_0 .net "out", 0 0, L_0x12be92de0;  alias, 1 drivers
v0x14bee6f60_0 .net "vld", 0 0, L_0x12be92ad0;  alias, 1 drivers
L_0x12be92bb0 .part L_0x12be92f10, 1, 1;
L_0x12be92d40 .part L_0x12be92f10, 0, 1;
S_0x14bee6750 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bee6370;
 .timescale -9 -12;
L_0x12be92c90 .functor NOT 1, L_0x12be92bb0, C4<0>, C4<0>, C4<0>;
L_0x12be92de0 .functor AND 1, L_0x12be92c90, L_0x12be92d40, C4<1>, C4<1>;
v0x14bee6910_0 .net *"_ivl_2", 0 0, L_0x12be92bb0;  1 drivers
v0x14bee69d0_0 .net *"_ivl_3", 0 0, L_0x12be92c90;  1 drivers
v0x14bee6a70_0 .net *"_ivl_5", 0 0, L_0x12be92d40;  1 drivers
L_0x12be92ad0 .reduce/or L_0x12be92f10;
S_0x14bee6b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee6370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee6b00
v0x14bee6d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bee6d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee6d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_157.334 ;
    %load/vec4 v0x14bee6d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_157.335, 5;
    %load/vec4 v0x14bee6d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee6d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_157.334;
T_157.335 ;
    %end;
S_0x14bee7560 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee5130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee7560
v0x14bee77b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bee77b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee77b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_158.336 ;
    %load/vec4 v0x14bee77b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_158.337, 5;
    %load/vec4 v0x14bee77b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee77b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_158.336;
T_158.337 ;
    %end;
S_0x14bee7fd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee2290;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee7fd0
v0x14bee8220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bee8220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee8220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_159.338 ;
    %load/vec4 v0x14bee8220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_159.339, 5;
    %load/vec4 v0x14bee8220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee8220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_159.338;
T_159.339 ;
    %end;
S_0x14bee8540 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bee20d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee8710 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14bee8750 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14beee5d0_0 .net "in", 7 0, L_0x12be92a30;  1 drivers
v0x14beee690_0 .net "out", 2 0, L_0x12be928d0;  alias, 1 drivers
v0x14beee740_0 .net "vld", 0 0, L_0x12be92620;  alias, 1 drivers
L_0x12be91610 .part L_0x12be92a30, 0, 4;
L_0x12be92540 .part L_0x12be92a30, 4, 4;
S_0x14bee8920 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bee8540;
 .timescale -9 -12;
L_0x12be92620 .functor OR 1, L_0x12be91200, L_0x12be92130, C4<0>, C4<0>;
L_0x130042188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beeddd0_0 .net/2u *"_ivl_4", 0 0, L_0x130042188;  1 drivers
v0x14beede90_0 .net *"_ivl_6", 2 0, L_0x12be926d0;  1 drivers
v0x14beedf30_0 .net *"_ivl_8", 2 0, L_0x12be927b0;  1 drivers
v0x14beedfe0_0 .net "out_h", 1 0, L_0x12be923e0;  1 drivers
v0x14beee0a0_0 .net "out_l", 1 0, L_0x12be914b0;  1 drivers
v0x14beee170_0 .net "out_vh", 0 0, L_0x12be92130;  1 drivers
v0x14beee220_0 .net "out_vl", 0 0, L_0x12be91200;  1 drivers
L_0x12be926d0 .concat [ 2 1 0 0], L_0x12be923e0, L_0x130042188;
L_0x12be927b0 .concat [ 2 1 0 0], L_0x12be914b0, L_0x12be91200;
L_0x12be928d0 .functor MUXZ 3, L_0x12be927b0, L_0x12be926d0, L_0x12be92130, C4<>;
S_0x14bee8ae0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bee8920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee87d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bee8810 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beeb1c0_0 .net "in", 3 0, L_0x12be92540;  1 drivers
v0x14beeb280_0 .net "out", 1 0, L_0x12be923e0;  alias, 1 drivers
v0x14beeb330_0 .net "vld", 0 0, L_0x12be92130;  alias, 1 drivers
L_0x12be91af0 .part L_0x12be92540, 0, 2;
L_0x12be92010 .part L_0x12be92540, 2, 2;
S_0x14bee8e60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bee8ae0;
 .timescale -9 -12;
L_0x12be92130 .functor OR 1, L_0x12be916b0, L_0x12be91c10, C4<0>, C4<0>;
L_0x130042140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beea9c0_0 .net/2u *"_ivl_4", 0 0, L_0x130042140;  1 drivers
v0x14beeaa80_0 .net *"_ivl_6", 1 0, L_0x12be921e0;  1 drivers
v0x14beeab20_0 .net *"_ivl_8", 1 0, L_0x12be922c0;  1 drivers
v0x14beeabd0_0 .net "out_h", 0 0, L_0x12be91ee0;  1 drivers
v0x14beeac90_0 .net "out_l", 0 0, L_0x12be919c0;  1 drivers
v0x14beead60_0 .net "out_vh", 0 0, L_0x12be91c10;  1 drivers
v0x14beeae10_0 .net "out_vl", 0 0, L_0x12be916b0;  1 drivers
L_0x12be921e0 .concat [ 1 1 0 0], L_0x12be91ee0, L_0x130042140;
L_0x12be922c0 .concat [ 1 1 0 0], L_0x12be919c0, L_0x12be916b0;
L_0x12be923e0 .functor MUXZ 2, L_0x12be922c0, L_0x12be921e0, L_0x12be91c10, C4<>;
S_0x14bee9030 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bee8e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee8cf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bee8d30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bee9a60_0 .net "in", 1 0, L_0x12be92010;  1 drivers
v0x14bee9b20_0 .net "out", 0 0, L_0x12be91ee0;  alias, 1 drivers
v0x14bee9bd0_0 .net "vld", 0 0, L_0x12be91c10;  alias, 1 drivers
L_0x12be91cb0 .part L_0x12be92010, 1, 1;
L_0x12be91e40 .part L_0x12be92010, 0, 1;
S_0x14bee93b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bee9030;
 .timescale -9 -12;
L_0x12be91d90 .functor NOT 1, L_0x12be91cb0, C4<0>, C4<0>, C4<0>;
L_0x12be91ee0 .functor AND 1, L_0x12be91d90, L_0x12be91e40, C4<1>, C4<1>;
v0x14bee9580_0 .net *"_ivl_2", 0 0, L_0x12be91cb0;  1 drivers
v0x14bee9640_0 .net *"_ivl_3", 0 0, L_0x12be91d90;  1 drivers
v0x14bee96e0_0 .net *"_ivl_5", 0 0, L_0x12be91e40;  1 drivers
L_0x12be91c10 .reduce/or L_0x12be92010;
S_0x14bee9770 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee9030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bee9770
v0x14bee99c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bee99c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bee99c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_160.340 ;
    %load/vec4 v0x14bee99c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_160.341, 5;
    %load/vec4 v0x14bee99c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bee99c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_160.340;
T_160.341 ;
    %end;
S_0x14bee9cd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bee8e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bee9ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bee9ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beea750_0 .net "in", 1 0, L_0x12be91af0;  1 drivers
v0x14beea810_0 .net "out", 0 0, L_0x12be919c0;  alias, 1 drivers
v0x14beea8c0_0 .net "vld", 0 0, L_0x12be916b0;  alias, 1 drivers
L_0x12be91790 .part L_0x12be91af0, 1, 1;
L_0x12be91920 .part L_0x12be91af0, 0, 1;
S_0x14beea0b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bee9cd0;
 .timescale -9 -12;
L_0x12be91870 .functor NOT 1, L_0x12be91790, C4<0>, C4<0>, C4<0>;
L_0x12be919c0 .functor AND 1, L_0x12be91870, L_0x12be91920, C4<1>, C4<1>;
v0x14beea270_0 .net *"_ivl_2", 0 0, L_0x12be91790;  1 drivers
v0x14beea330_0 .net *"_ivl_3", 0 0, L_0x12be91870;  1 drivers
v0x14beea3d0_0 .net *"_ivl_5", 0 0, L_0x12be91920;  1 drivers
L_0x12be916b0 .reduce/or L_0x12be91af0;
S_0x14beea460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee9cd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beea460
v0x14beea6b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14beea6b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beea6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_161.342 ;
    %load/vec4 v0x14beea6b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_161.343, 5;
    %load/vec4 v0x14beea6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beea6b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_161.342;
T_161.343 ;
    %end;
S_0x14beeaec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee8ae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beeaec0
v0x14beeb110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14beeb110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beeb110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_162.344 ;
    %load/vec4 v0x14beeb110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_162.345, 5;
    %load/vec4 v0x14beeb110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beeb110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_162.344;
T_162.345 ;
    %end;
S_0x14beeb430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bee8920;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beeb600 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14beeb640 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beedb60_0 .net "in", 3 0, L_0x12be91610;  1 drivers
v0x14beedc20_0 .net "out", 1 0, L_0x12be914b0;  alias, 1 drivers
v0x14beedcd0_0 .net "vld", 0 0, L_0x12be91200;  alias, 1 drivers
L_0x12be90bc0 .part L_0x12be91610, 0, 2;
L_0x12be910e0 .part L_0x12be91610, 2, 2;
S_0x14beeb810 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14beeb430;
 .timescale -9 -12;
L_0x12be91200 .functor OR 1, L_0x12be90780, L_0x12be90ce0, C4<0>, C4<0>;
L_0x1300420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beed360_0 .net/2u *"_ivl_4", 0 0, L_0x1300420f8;  1 drivers
v0x14beed420_0 .net *"_ivl_6", 1 0, L_0x12be912b0;  1 drivers
v0x14beed4c0_0 .net *"_ivl_8", 1 0, L_0x12be91390;  1 drivers
v0x14beed570_0 .net "out_h", 0 0, L_0x12be90fb0;  1 drivers
v0x14beed630_0 .net "out_l", 0 0, L_0x12be90a90;  1 drivers
v0x14beed700_0 .net "out_vh", 0 0, L_0x12be90ce0;  1 drivers
v0x14beed7b0_0 .net "out_vl", 0 0, L_0x12be90780;  1 drivers
L_0x12be912b0 .concat [ 1 1 0 0], L_0x12be90fb0, L_0x1300420f8;
L_0x12be91390 .concat [ 1 1 0 0], L_0x12be90a90, L_0x12be90780;
L_0x12be914b0 .functor MUXZ 2, L_0x12be91390, L_0x12be912b0, L_0x12be90ce0, C4<>;
S_0x14beeb9d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14beeb810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beeb6c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beeb700 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beec400_0 .net "in", 1 0, L_0x12be910e0;  1 drivers
v0x14beec4c0_0 .net "out", 0 0, L_0x12be90fb0;  alias, 1 drivers
v0x14beec570_0 .net "vld", 0 0, L_0x12be90ce0;  alias, 1 drivers
L_0x12be90d80 .part L_0x12be910e0, 1, 1;
L_0x12be90f10 .part L_0x12be910e0, 0, 1;
S_0x14beebd50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beeb9d0;
 .timescale -9 -12;
L_0x12be90e60 .functor NOT 1, L_0x12be90d80, C4<0>, C4<0>, C4<0>;
L_0x12be90fb0 .functor AND 1, L_0x12be90e60, L_0x12be90f10, C4<1>, C4<1>;
v0x14beebf20_0 .net *"_ivl_2", 0 0, L_0x12be90d80;  1 drivers
v0x14beebfe0_0 .net *"_ivl_3", 0 0, L_0x12be90e60;  1 drivers
v0x14beec080_0 .net *"_ivl_5", 0 0, L_0x12be90f10;  1 drivers
L_0x12be90ce0 .reduce/or L_0x12be910e0;
S_0x14beec110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beeb9d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beec110
v0x14beec360_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14beec360_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beec360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_163.346 ;
    %load/vec4 v0x14beec360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_163.347, 5;
    %load/vec4 v0x14beec360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beec360_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_163.346;
T_163.347 ;
    %end;
S_0x14beec670 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14beeb810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14beec840 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14beec880 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beed0f0_0 .net "in", 1 0, L_0x12be90bc0;  1 drivers
v0x14beed1b0_0 .net "out", 0 0, L_0x12be90a90;  alias, 1 drivers
v0x14beed260_0 .net "vld", 0 0, L_0x12be90780;  alias, 1 drivers
L_0x12be90860 .part L_0x12be90bc0, 1, 1;
L_0x12be909f0 .part L_0x12be90bc0, 0, 1;
S_0x14beeca50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14beec670;
 .timescale -9 -12;
L_0x12be90940 .functor NOT 1, L_0x12be90860, C4<0>, C4<0>, C4<0>;
L_0x12be90a90 .functor AND 1, L_0x12be90940, L_0x12be909f0, C4<1>, C4<1>;
v0x14beecc10_0 .net *"_ivl_2", 0 0, L_0x12be90860;  1 drivers
v0x14beeccd0_0 .net *"_ivl_3", 0 0, L_0x12be90940;  1 drivers
v0x14beecd70_0 .net *"_ivl_5", 0 0, L_0x12be909f0;  1 drivers
L_0x12be90780 .reduce/or L_0x12be90bc0;
S_0x14beece00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beec670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beece00
v0x14beed050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14beed050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beed050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_164.348 ;
    %load/vec4 v0x14beed050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_164.349, 5;
    %load/vec4 v0x14beed050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beed050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_164.348;
T_164.349 ;
    %end;
S_0x14beed860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14beeb430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beed860
v0x14beedab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14beedab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beedab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_165.350 ;
    %load/vec4 v0x14beedab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_165.351, 5;
    %load/vec4 v0x14beedab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beedab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_165.350;
T_165.351 ;
    %end;
S_0x14beee2d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee8540;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beee2d0
v0x14beee520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14beee520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beee520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_166.352 ;
    %load/vec4 v0x14beee520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_166.353, 5;
    %load/vec4 v0x14beee520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beee520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_166.352;
T_166.353 ;
    %end;
S_0x14beeed40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bee1cf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beeed40
v0x14beeef90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14beeef90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beeef90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_167.354 ;
    %load/vec4 v0x14beeef90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_167.355, 5;
    %load/vec4 v0x14beeef90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beeef90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_167.354;
T_167.355 ;
    %end;
S_0x14beef7b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bed4230;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beef7b0
v0x14beefa00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x14beefa00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beefa00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_168.356 ;
    %load/vec4 v0x14beefa00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_168.357, 5;
    %load/vec4 v0x14beefa00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beefa00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_168.356;
T_168.357 ;
    %end;
S_0x14beefd20 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14bed3e80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beefd20
v0x14beeff80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x14beeff80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beeff80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_169.358 ;
    %load/vec4 v0x14beeff80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_169.359, 5;
    %load/vec4 v0x14beeff80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beeff80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_169.358;
T_169.359 ;
    %end;
S_0x14bef0fb0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x14bef1170 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x14bef11b0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x14bef11f0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12be9c190 .functor BUFZ 32, L_0x12be902f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12be9c2e0 .functor NOT 32, L_0x12be9c190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130042ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bea60c0 .functor XOR 1, L_0x12be9c200, L_0x130042ba8, C4<0>, C4<0>;
v0x12be13a90_0 .net/2u *"_ivl_10", 0 0, L_0x130042ba8;  1 drivers
v0x12be13b40_0 .net *"_ivl_12", 0 0, L_0x12bea60c0;  1 drivers
L_0x130042bf0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x12be13bf0_0 .net/2u *"_ivl_16", 4 0, L_0x130042bf0;  1 drivers
v0x12be13cb0_0 .net *"_ivl_18", 4 0, L_0x12bea6310;  1 drivers
v0x12be13d60_0 .net *"_ivl_23", 29 0, L_0x12bea7a20;  1 drivers
L_0x130042da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be13e50_0 .net/2u *"_ivl_24", 1 0, L_0x130042da0;  1 drivers
v0x12be13f00_0 .net *"_ivl_4", 31 0, L_0x12be9c2e0;  1 drivers
v0x12be13fb0_0 .net *"_ivl_9", 30 0, L_0x12bea6020;  1 drivers
v0x12be14060_0 .net "exp", 1 0, L_0x12bea7c20;  alias, 1 drivers
v0x12be14170_0 .net "in", 31 0, L_0x12be902f0;  alias, 1 drivers
v0x12be14220_0 .net "k", 4 0, L_0x12bea5e80;  1 drivers
v0x12be142c0_0 .net "mant", 29 0, L_0x12bea7d50;  alias, 1 drivers
v0x12be14370_0 .net "rc", 0 0, L_0x12be9c200;  alias, 1 drivers
v0x12be14410_0 .net "regime", 4 0, L_0x12bea6410;  alias, 1 drivers
v0x12be144c0_0 .net "xin", 31 0, L_0x12be9c190;  1 drivers
v0x12be14570_0 .net "xin_r", 31 0, L_0x12be9c350;  1 drivers
v0x12be14620_0 .net "xin_tmp", 31 0, L_0x12bea7970;  1 drivers
L_0x12be9c200 .part L_0x12be9c190, 30, 1;
L_0x12be9c350 .functor MUXZ 32, L_0x12be9c190, L_0x12be9c2e0, L_0x12be9c200, C4<>;
L_0x12bea6020 .part L_0x12be9c350, 0, 31;
L_0x12bea61b0 .concat [ 1 31 0 0], L_0x12bea60c0, L_0x12bea6020;
L_0x12bea6310 .arith/sub 5, L_0x12bea5e80, L_0x130042bf0;
L_0x12bea6410 .functor MUXZ 5, L_0x12bea5e80, L_0x12bea6310, L_0x12be9c200, C4<>;
L_0x12bea7a20 .part L_0x12be9c190, 0, 30;
L_0x12bea7b00 .concat [ 2 30 0 0], L_0x130042da0, L_0x12bea7a20;
L_0x12bea7c20 .part L_0x12bea7970, 30, 2;
L_0x12bea7d50 .part L_0x12bea7970, 0, 30;
S_0x14bef13c0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14bef0fb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bef13c0
v0x14bef1640_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.log2 ;
    %load/vec4 v0x14bef1640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bef1640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_170.360 ;
    %load/vec4 v0x14bef1640_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_170.361, 5;
    %load/vec4 v0x14bef1640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bef1640_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_170.360;
T_170.361 ;
    %end;
S_0x14bef16f0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14bef0fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14bef18c0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14bef1900 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12bea7970 .functor BUFZ 32, L_0x12bea73d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130042d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bef2f80_0 .net *"_ivl_11", 0 0, L_0x130042d58;  1 drivers
v0x14bef3040_0 .net *"_ivl_6", 0 0, L_0x12bea74f0;  1 drivers
v0x14bef30f0_0 .net *"_ivl_7", 31 0, L_0x12bea7670;  1 drivers
v0x14bef31b0_0 .net *"_ivl_9", 30 0, L_0x12bea7590;  1 drivers
v0x14bef3260_0 .net "a", 31 0, L_0x12bea7b00;  1 drivers
v0x14bef3350_0 .net "b", 4 0, L_0x12bea5e80;  alias, 1 drivers
v0x14bef3400_0 .net "c", 31 0, L_0x12bea7970;  alias, 1 drivers
v0x14bef34b0 .array "tmp", 0 4;
v0x14bef34b0_0 .net v0x14bef34b0 0, 31 0, L_0x12bea7810; 1 drivers
v0x14bef34b0_1 .net v0x14bef34b0 1, 31 0, L_0x12bea6790; 1 drivers
v0x14bef34b0_2 .net v0x14bef34b0 2, 31 0, L_0x12bea6c10; 1 drivers
v0x14bef34b0_3 .net v0x14bef34b0 3, 31 0, L_0x12bea6fd0; 1 drivers
v0x14bef34b0_4 .net v0x14bef34b0 4, 31 0, L_0x12bea73d0; 1 drivers
L_0x12bea6530 .part L_0x12bea5e80, 1, 1;
L_0x12bea68f0 .part L_0x12bea5e80, 2, 1;
L_0x12bea6d30 .part L_0x12bea5e80, 3, 1;
L_0x12bea70f0 .part L_0x12bea5e80, 4, 1;
L_0x12bea74f0 .part L_0x12bea5e80, 0, 1;
L_0x12bea7590 .part L_0x12bea7b00, 0, 31;
L_0x12bea7670 .concat [ 1 31 0 0], L_0x130042d58, L_0x12bea7590;
L_0x12bea7810 .functor MUXZ 32, L_0x12bea7b00, L_0x12bea7670, L_0x12bea74f0, C4<>;
S_0x14bef1af0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14bef16f0;
 .timescale -9 -12;
P_0x14bef1cc0 .param/l "i" 1 4 296, +C4<01>;
v0x14bef1d60_0 .net *"_ivl_1", 0 0, L_0x12bea6530;  1 drivers
v0x14bef1df0_0 .net *"_ivl_3", 31 0, L_0x12bea6670;  1 drivers
v0x14bef1e80_0 .net *"_ivl_5", 29 0, L_0x12bea65d0;  1 drivers
L_0x130042c38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bef1f10_0 .net *"_ivl_7", 1 0, L_0x130042c38;  1 drivers
L_0x12bea65d0 .part L_0x12bea7810, 0, 30;
L_0x12bea6670 .concat [ 2 30 0 0], L_0x130042c38, L_0x12bea65d0;
L_0x12bea6790 .functor MUXZ 32, L_0x12bea7810, L_0x12bea6670, L_0x12bea6530, C4<>;
S_0x14bef1fb0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14bef16f0;
 .timescale -9 -12;
P_0x14bef2190 .param/l "i" 1 4 296, +C4<010>;
v0x14bef2220_0 .net *"_ivl_1", 0 0, L_0x12bea68f0;  1 drivers
v0x14bef22d0_0 .net *"_ivl_3", 31 0, L_0x12bea6b30;  1 drivers
v0x14bef2380_0 .net *"_ivl_5", 27 0, L_0x12bea6a90;  1 drivers
L_0x130042c80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14bef2440_0 .net *"_ivl_7", 3 0, L_0x130042c80;  1 drivers
L_0x12bea6a90 .part L_0x12bea6790, 0, 28;
L_0x12bea6b30 .concat [ 4 28 0 0], L_0x130042c80, L_0x12bea6a90;
L_0x12bea6c10 .functor MUXZ 32, L_0x12bea6790, L_0x12bea6b30, L_0x12bea68f0, C4<>;
S_0x14bef24f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14bef16f0;
 .timescale -9 -12;
P_0x14bef26e0 .param/l "i" 1 4 296, +C4<011>;
v0x14bef2770_0 .net *"_ivl_1", 0 0, L_0x12bea6d30;  1 drivers
v0x14bef2820_0 .net *"_ivl_3", 31 0, L_0x12bea6eb0;  1 drivers
v0x14bef28d0_0 .net *"_ivl_5", 23 0, L_0x12bea6dd0;  1 drivers
L_0x130042cc8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14bef2990_0 .net *"_ivl_7", 7 0, L_0x130042cc8;  1 drivers
L_0x12bea6dd0 .part L_0x12bea6c10, 0, 24;
L_0x12bea6eb0 .concat [ 8 24 0 0], L_0x130042cc8, L_0x12bea6dd0;
L_0x12bea6fd0 .functor MUXZ 32, L_0x12bea6c10, L_0x12bea6eb0, L_0x12bea6d30, C4<>;
S_0x14bef2a40 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14bef16f0;
 .timescale -9 -12;
P_0x14bef2c10 .param/l "i" 1 4 296, +C4<0100>;
v0x14bef2cb0_0 .net *"_ivl_1", 0 0, L_0x12bea70f0;  1 drivers
v0x14bef2d60_0 .net *"_ivl_3", 31 0, L_0x12bea7270;  1 drivers
v0x14bef2e10_0 .net *"_ivl_5", 15 0, L_0x12bea7190;  1 drivers
L_0x130042d10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bef2ed0_0 .net *"_ivl_7", 15 0, L_0x130042d10;  1 drivers
L_0x12bea7190 .part L_0x12bea6fd0, 0, 16;
L_0x12bea7270 .concat [ 16 16 0 0], L_0x130042d10, L_0x12bea7190;
L_0x12bea73d0 .functor MUXZ 32, L_0x12bea6fd0, L_0x12bea7270, L_0x12bea70f0, C4<>;
S_0x14bef3600 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14bef0fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14bef37c0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14bef3800 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x12be13830_0 .net "in", 31 0, L_0x12bea61b0;  1 drivers
v0x12be13900_0 .net "out", 4 0, L_0x12bea5e80;  alias, 1 drivers
v0x12be139d0_0 .net "vld", 0 0, L_0x12bea5bd0;  1 drivers
S_0x14bef39b0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14bef3600;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef3880 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14bef38c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x12be132b0_0 .net "in", 31 0, L_0x12bea61b0;  alias, 1 drivers
v0x12be13370_0 .net "out", 4 0, L_0x12bea5e80;  alias, 1 drivers
v0x12be13430_0 .net "vld", 0 0, L_0x12bea5bd0;  alias, 1 drivers
L_0x12bea0f60 .part L_0x12bea61b0, 0, 16;
L_0x12bea5b30 .part L_0x12bea61b0, 16, 16;
S_0x14bef3d30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bef39b0;
 .timescale -9 -12;
L_0x12bea5bd0 .functor OR 1, L_0x12bea0b50, L_0x12bea5720, C4<0>, C4<0>;
L_0x130042b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be12ab0_0 .net/2u *"_ivl_4", 0 0, L_0x130042b60;  1 drivers
v0x12be12b70_0 .net *"_ivl_6", 4 0, L_0x12bea5c80;  1 drivers
v0x12be12c10_0 .net *"_ivl_8", 4 0, L_0x12bea5d60;  1 drivers
v0x12be12cc0_0 .net "out_h", 3 0, L_0x12bea59d0;  1 drivers
v0x12be12d80_0 .net "out_l", 3 0, L_0x12bea0e00;  1 drivers
v0x12be12e50_0 .net "out_vh", 0 0, L_0x12bea5720;  1 drivers
v0x12be12f00_0 .net "out_vl", 0 0, L_0x12bea0b50;  1 drivers
L_0x12bea5c80 .concat [ 4 1 0 0], L_0x12bea59d0, L_0x130042b60;
L_0x12bea5d60 .concat [ 4 1 0 0], L_0x12bea0e00, L_0x12bea0b50;
L_0x12bea5e80 .functor MUXZ 5, L_0x12bea5d60, L_0x12bea5c80, L_0x12bea5720, C4<>;
S_0x14bef3f00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bef3d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef3bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14bef3c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12be05280_0 .net "in", 15 0, L_0x12bea5b30;  1 drivers
v0x12be05340_0 .net "out", 3 0, L_0x12bea59d0;  alias, 1 drivers
v0x12be053f0_0 .net "vld", 0 0, L_0x12bea5720;  alias, 1 drivers
L_0x12bea32f0 .part L_0x12bea5b30, 0, 8;
L_0x12bea5640 .part L_0x12bea5b30, 8, 8;
S_0x14bef4280 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bef3f00;
 .timescale -9 -12;
L_0x12bea5720 .functor OR 1, L_0x12bea2ee0, L_0x12bea5230, C4<0>, C4<0>;
L_0x130042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be04a80_0 .net/2u *"_ivl_4", 0 0, L_0x130042b18;  1 drivers
v0x12be04b40_0 .net *"_ivl_6", 3 0, L_0x12bea57d0;  1 drivers
v0x12be04be0_0 .net *"_ivl_8", 3 0, L_0x12bea58b0;  1 drivers
v0x12be04c90_0 .net "out_h", 2 0, L_0x12bea54e0;  1 drivers
v0x12be04d50_0 .net "out_l", 2 0, L_0x12bea3190;  1 drivers
v0x12be04e20_0 .net "out_vh", 0 0, L_0x12bea5230;  1 drivers
v0x12be04ed0_0 .net "out_vl", 0 0, L_0x12bea2ee0;  1 drivers
L_0x12bea57d0 .concat [ 3 1 0 0], L_0x12bea54e0, L_0x130042b18;
L_0x12bea58b0 .concat [ 3 1 0 0], L_0x12bea3190, L_0x12bea2ee0;
L_0x12bea59d0 .functor MUXZ 4, L_0x12bea58b0, L_0x12bea57d0, L_0x12bea5230, C4<>;
S_0x14bef4450 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bef4280;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef4110 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14bef4150 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14befa490_0 .net "in", 7 0, L_0x12bea5640;  1 drivers
v0x14befa550_0 .net "out", 2 0, L_0x12bea54e0;  alias, 1 drivers
v0x14befa600_0 .net "vld", 0 0, L_0x12bea5230;  alias, 1 drivers
L_0x12bea4220 .part L_0x12bea5640, 0, 4;
L_0x12bea5150 .part L_0x12bea5640, 4, 4;
S_0x14bef47d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bef4450;
 .timescale -9 -12;
L_0x12bea5230 .functor OR 1, L_0x12bea3e10, L_0x12bea4d40, C4<0>, C4<0>;
L_0x130042ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bef9c90_0 .net/2u *"_ivl_4", 0 0, L_0x130042ad0;  1 drivers
v0x14bef9d50_0 .net *"_ivl_6", 2 0, L_0x12bea52e0;  1 drivers
v0x14bef9df0_0 .net *"_ivl_8", 2 0, L_0x12bea53c0;  1 drivers
v0x14bef9ea0_0 .net "out_h", 1 0, L_0x12bea4ff0;  1 drivers
v0x14bef9f60_0 .net "out_l", 1 0, L_0x12bea40c0;  1 drivers
v0x14befa030_0 .net "out_vh", 0 0, L_0x12bea4d40;  1 drivers
v0x14befa0e0_0 .net "out_vl", 0 0, L_0x12bea3e10;  1 drivers
L_0x12bea52e0 .concat [ 2 1 0 0], L_0x12bea4ff0, L_0x130042ad0;
L_0x12bea53c0 .concat [ 2 1 0 0], L_0x12bea40c0, L_0x12bea3e10;
L_0x12bea54e0 .functor MUXZ 3, L_0x12bea53c0, L_0x12bea52e0, L_0x12bea4d40, C4<>;
S_0x14bef49a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bef47d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef4660 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bef46a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bef7080_0 .net "in", 3 0, L_0x12bea5150;  1 drivers
v0x14bef7140_0 .net "out", 1 0, L_0x12bea4ff0;  alias, 1 drivers
v0x14bef71f0_0 .net "vld", 0 0, L_0x12bea4d40;  alias, 1 drivers
L_0x12bea4700 .part L_0x12bea5150, 0, 2;
L_0x12bea4c20 .part L_0x12bea5150, 2, 2;
S_0x14bef4d20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bef49a0;
 .timescale -9 -12;
L_0x12bea4d40 .functor OR 1, L_0x12bea42c0, L_0x12bea4820, C4<0>, C4<0>;
L_0x130042a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bef6880_0 .net/2u *"_ivl_4", 0 0, L_0x130042a88;  1 drivers
v0x14bef6940_0 .net *"_ivl_6", 1 0, L_0x12bea4df0;  1 drivers
v0x14bef69e0_0 .net *"_ivl_8", 1 0, L_0x12bea4ed0;  1 drivers
v0x14bef6a90_0 .net "out_h", 0 0, L_0x12bea4af0;  1 drivers
v0x14bef6b50_0 .net "out_l", 0 0, L_0x12bea45d0;  1 drivers
v0x14bef6c20_0 .net "out_vh", 0 0, L_0x12bea4820;  1 drivers
v0x14bef6cd0_0 .net "out_vl", 0 0, L_0x12bea42c0;  1 drivers
L_0x12bea4df0 .concat [ 1 1 0 0], L_0x12bea4af0, L_0x130042a88;
L_0x12bea4ed0 .concat [ 1 1 0 0], L_0x12bea45d0, L_0x12bea42c0;
L_0x12bea4ff0 .functor MUXZ 2, L_0x12bea4ed0, L_0x12bea4df0, L_0x12bea4820, C4<>;
S_0x14bef4ef0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bef4d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef4bb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bef4bf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bef5920_0 .net "in", 1 0, L_0x12bea4c20;  1 drivers
v0x14bef59e0_0 .net "out", 0 0, L_0x12bea4af0;  alias, 1 drivers
v0x14bef5a90_0 .net "vld", 0 0, L_0x12bea4820;  alias, 1 drivers
L_0x12bea48c0 .part L_0x12bea4c20, 1, 1;
L_0x12bea4a50 .part L_0x12bea4c20, 0, 1;
S_0x14bef5270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bef4ef0;
 .timescale -9 -12;
L_0x12bea49a0 .functor NOT 1, L_0x12bea48c0, C4<0>, C4<0>, C4<0>;
L_0x12bea4af0 .functor AND 1, L_0x12bea49a0, L_0x12bea4a50, C4<1>, C4<1>;
v0x14bef5440_0 .net *"_ivl_2", 0 0, L_0x12bea48c0;  1 drivers
v0x14bef5500_0 .net *"_ivl_3", 0 0, L_0x12bea49a0;  1 drivers
v0x14bef55a0_0 .net *"_ivl_5", 0 0, L_0x12bea4a50;  1 drivers
L_0x12bea4820 .reduce/or L_0x12bea4c20;
S_0x14bef5630 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef4ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bef5630
v0x14bef5880_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bef5880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bef5880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_171.362 ;
    %load/vec4 v0x14bef5880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_171.363, 5;
    %load/vec4 v0x14bef5880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bef5880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_171.362;
T_171.363 ;
    %end;
S_0x14bef5b90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bef4d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef5d60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bef5da0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bef6610_0 .net "in", 1 0, L_0x12bea4700;  1 drivers
v0x14bef66d0_0 .net "out", 0 0, L_0x12bea45d0;  alias, 1 drivers
v0x14bef6780_0 .net "vld", 0 0, L_0x12bea42c0;  alias, 1 drivers
L_0x12bea43a0 .part L_0x12bea4700, 1, 1;
L_0x12bea4530 .part L_0x12bea4700, 0, 1;
S_0x14bef5f70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bef5b90;
 .timescale -9 -12;
L_0x12bea4480 .functor NOT 1, L_0x12bea43a0, C4<0>, C4<0>, C4<0>;
L_0x12bea45d0 .functor AND 1, L_0x12bea4480, L_0x12bea4530, C4<1>, C4<1>;
v0x14bef6130_0 .net *"_ivl_2", 0 0, L_0x12bea43a0;  1 drivers
v0x14bef61f0_0 .net *"_ivl_3", 0 0, L_0x12bea4480;  1 drivers
v0x14bef6290_0 .net *"_ivl_5", 0 0, L_0x12bea4530;  1 drivers
L_0x12bea42c0 .reduce/or L_0x12bea4700;
S_0x14bef6320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef5b90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bef6320
v0x14bef6570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bef6570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bef6570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_172.364 ;
    %load/vec4 v0x14bef6570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_172.365, 5;
    %load/vec4 v0x14bef6570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bef6570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_172.364;
T_172.365 ;
    %end;
S_0x14bef6d80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef49a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bef6d80
v0x14bef6fd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14bef6fd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bef6fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_173.366 ;
    %load/vec4 v0x14bef6fd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_173.367, 5;
    %load/vec4 v0x14bef6fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bef6fd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_173.366;
T_173.367 ;
    %end;
S_0x14bef72f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bef47d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef74c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14bef7500 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14bef9a20_0 .net "in", 3 0, L_0x12bea4220;  1 drivers
v0x14bef9ae0_0 .net "out", 1 0, L_0x12bea40c0;  alias, 1 drivers
v0x14bef9b90_0 .net "vld", 0 0, L_0x12bea3e10;  alias, 1 drivers
L_0x12bea37d0 .part L_0x12bea4220, 0, 2;
L_0x12bea3cf0 .part L_0x12bea4220, 2, 2;
S_0x14bef76d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14bef72f0;
 .timescale -9 -12;
L_0x12bea3e10 .functor OR 1, L_0x12bea3390, L_0x12bea38f0, C4<0>, C4<0>;
L_0x130042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bef9220_0 .net/2u *"_ivl_4", 0 0, L_0x130042a40;  1 drivers
v0x14bef92e0_0 .net *"_ivl_6", 1 0, L_0x12bea3ec0;  1 drivers
v0x14bef9380_0 .net *"_ivl_8", 1 0, L_0x12bea3fa0;  1 drivers
v0x14bef9430_0 .net "out_h", 0 0, L_0x12bea3bc0;  1 drivers
v0x14bef94f0_0 .net "out_l", 0 0, L_0x12bea36a0;  1 drivers
v0x14bef95c0_0 .net "out_vh", 0 0, L_0x12bea38f0;  1 drivers
v0x14bef9670_0 .net "out_vl", 0 0, L_0x12bea3390;  1 drivers
L_0x12bea3ec0 .concat [ 1 1 0 0], L_0x12bea3bc0, L_0x130042a40;
L_0x12bea3fa0 .concat [ 1 1 0 0], L_0x12bea36a0, L_0x12bea3390;
L_0x12bea40c0 .functor MUXZ 2, L_0x12bea3fa0, L_0x12bea3ec0, L_0x12bea38f0, C4<>;
S_0x14bef7890 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14bef76d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef7580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bef75c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bef82c0_0 .net "in", 1 0, L_0x12bea3cf0;  1 drivers
v0x14bef8380_0 .net "out", 0 0, L_0x12bea3bc0;  alias, 1 drivers
v0x14bef8430_0 .net "vld", 0 0, L_0x12bea38f0;  alias, 1 drivers
L_0x12bea3990 .part L_0x12bea3cf0, 1, 1;
L_0x12bea3b20 .part L_0x12bea3cf0, 0, 1;
S_0x14bef7c10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bef7890;
 .timescale -9 -12;
L_0x12bea3a70 .functor NOT 1, L_0x12bea3990, C4<0>, C4<0>, C4<0>;
L_0x12bea3bc0 .functor AND 1, L_0x12bea3a70, L_0x12bea3b20, C4<1>, C4<1>;
v0x14bef7de0_0 .net *"_ivl_2", 0 0, L_0x12bea3990;  1 drivers
v0x14bef7ea0_0 .net *"_ivl_3", 0 0, L_0x12bea3a70;  1 drivers
v0x14bef7f40_0 .net *"_ivl_5", 0 0, L_0x12bea3b20;  1 drivers
L_0x12bea38f0 .reduce/or L_0x12bea3cf0;
S_0x14bef7fd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef7890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bef7fd0
v0x14bef8220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14bef8220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bef8220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_174.368 ;
    %load/vec4 v0x14bef8220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_174.369, 5;
    %load/vec4 v0x14bef8220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bef8220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_174.368;
T_174.369 ;
    %end;
S_0x14bef8530 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bef76d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14bef8700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14bef8740 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14bef8fb0_0 .net "in", 1 0, L_0x12bea37d0;  1 drivers
v0x14bef9070_0 .net "out", 0 0, L_0x12bea36a0;  alias, 1 drivers
v0x14bef9120_0 .net "vld", 0 0, L_0x12bea3390;  alias, 1 drivers
L_0x12bea3470 .part L_0x12bea37d0, 1, 1;
L_0x12bea3600 .part L_0x12bea37d0, 0, 1;
S_0x14bef8910 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14bef8530;
 .timescale -9 -12;
L_0x12bea3550 .functor NOT 1, L_0x12bea3470, C4<0>, C4<0>, C4<0>;
L_0x12bea36a0 .functor AND 1, L_0x12bea3550, L_0x12bea3600, C4<1>, C4<1>;
v0x14bef8ad0_0 .net *"_ivl_2", 0 0, L_0x12bea3470;  1 drivers
v0x14bef8b90_0 .net *"_ivl_3", 0 0, L_0x12bea3550;  1 drivers
v0x14bef8c30_0 .net *"_ivl_5", 0 0, L_0x12bea3600;  1 drivers
L_0x12bea3390 .reduce/or L_0x12bea37d0;
S_0x14bef8cc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef8530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bef8cc0
v0x14bef8f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14bef8f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bef8f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_175.370 ;
    %load/vec4 v0x14bef8f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_175.371, 5;
    %load/vec4 v0x14bef8f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bef8f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_175.370;
T_175.371 ;
    %end;
S_0x14bef9720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef72f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14bef9720
v0x14bef9970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14bef9970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14bef9970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_176.372 ;
    %load/vec4 v0x14bef9970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_176.373, 5;
    %load/vec4 v0x14bef9970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14bef9970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_176.372;
T_176.373 ;
    %end;
S_0x14befa190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef4450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14befa190
v0x14befa3e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14befa3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14befa3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_177.374 ;
    %load/vec4 v0x14befa3e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_177.375, 5;
    %load/vec4 v0x14befa3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14befa3e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_177.374;
T_177.375 ;
    %end;
S_0x14befa700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bef4280;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14befa8d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14befa910 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be04810_0 .net "in", 7 0, L_0x12bea32f0;  1 drivers
v0x12be048d0_0 .net "out", 2 0, L_0x12bea3190;  alias, 1 drivers
v0x12be04980_0 .net "vld", 0 0, L_0x12bea2ee0;  alias, 1 drivers
L_0x12bea1ed0 .part L_0x12bea32f0, 0, 4;
L_0x12bea2e00 .part L_0x12bea32f0, 4, 4;
S_0x14befaae0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14befa700;
 .timescale -9 -12;
L_0x12bea2ee0 .functor OR 1, L_0x12bea1ac0, L_0x12bea29f0, C4<0>, C4<0>;
L_0x1300429f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be04080_0 .net/2u *"_ivl_4", 0 0, L_0x1300429f8;  1 drivers
v0x12be04110_0 .net *"_ivl_6", 2 0, L_0x12bea2f90;  1 drivers
v0x12be041a0_0 .net *"_ivl_8", 2 0, L_0x12bea3070;  1 drivers
v0x12be04230_0 .net "out_h", 1 0, L_0x12bea2ca0;  1 drivers
v0x12be042e0_0 .net "out_l", 1 0, L_0x12bea1d70;  1 drivers
v0x12be043b0_0 .net "out_vh", 0 0, L_0x12bea29f0;  1 drivers
v0x12be04460_0 .net "out_vl", 0 0, L_0x12bea1ac0;  1 drivers
L_0x12bea2f90 .concat [ 2 1 0 0], L_0x12bea2ca0, L_0x1300429f8;
L_0x12bea3070 .concat [ 2 1 0 0], L_0x12bea1d70, L_0x12bea1ac0;
L_0x12bea3190 .functor MUXZ 3, L_0x12bea3070, L_0x12bea2f90, L_0x12bea29f0, C4<>;
S_0x14befaca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14befaae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14befa990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14befa9d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14befd380_0 .net "in", 3 0, L_0x12bea2e00;  1 drivers
v0x14befd440_0 .net "out", 1 0, L_0x12bea2ca0;  alias, 1 drivers
v0x14befd4f0_0 .net "vld", 0 0, L_0x12bea29f0;  alias, 1 drivers
L_0x12bea23b0 .part L_0x12bea2e00, 0, 2;
L_0x12bea28d0 .part L_0x12bea2e00, 2, 2;
S_0x14befb020 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14befaca0;
 .timescale -9 -12;
L_0x12bea29f0 .functor OR 1, L_0x12bea1f70, L_0x12bea24d0, C4<0>, C4<0>;
L_0x1300429b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14befcb80_0 .net/2u *"_ivl_4", 0 0, L_0x1300429b0;  1 drivers
v0x14befcc40_0 .net *"_ivl_6", 1 0, L_0x12bea2aa0;  1 drivers
v0x14befcce0_0 .net *"_ivl_8", 1 0, L_0x12bea2b80;  1 drivers
v0x14befcd90_0 .net "out_h", 0 0, L_0x12bea27a0;  1 drivers
v0x14befce50_0 .net "out_l", 0 0, L_0x12bea2280;  1 drivers
v0x14befcf20_0 .net "out_vh", 0 0, L_0x12bea24d0;  1 drivers
v0x14befcfd0_0 .net "out_vl", 0 0, L_0x12bea1f70;  1 drivers
L_0x12bea2aa0 .concat [ 1 1 0 0], L_0x12bea27a0, L_0x1300429b0;
L_0x12bea2b80 .concat [ 1 1 0 0], L_0x12bea2280, L_0x12bea1f70;
L_0x12bea2ca0 .functor MUXZ 2, L_0x12bea2b80, L_0x12bea2aa0, L_0x12bea24d0, C4<>;
S_0x14befb1f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14befb020;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14befaeb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14befaef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14befbc20_0 .net "in", 1 0, L_0x12bea28d0;  1 drivers
v0x14befbce0_0 .net "out", 0 0, L_0x12bea27a0;  alias, 1 drivers
v0x14befbd90_0 .net "vld", 0 0, L_0x12bea24d0;  alias, 1 drivers
L_0x12bea2570 .part L_0x12bea28d0, 1, 1;
L_0x12bea2700 .part L_0x12bea28d0, 0, 1;
S_0x14befb570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14befb1f0;
 .timescale -9 -12;
L_0x12bea2650 .functor NOT 1, L_0x12bea2570, C4<0>, C4<0>, C4<0>;
L_0x12bea27a0 .functor AND 1, L_0x12bea2650, L_0x12bea2700, C4<1>, C4<1>;
v0x14befb740_0 .net *"_ivl_2", 0 0, L_0x12bea2570;  1 drivers
v0x14befb800_0 .net *"_ivl_3", 0 0, L_0x12bea2650;  1 drivers
v0x14befb8a0_0 .net *"_ivl_5", 0 0, L_0x12bea2700;  1 drivers
L_0x12bea24d0 .reduce/or L_0x12bea28d0;
S_0x14befb930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14befb1f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14befb930
v0x14befbb80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14befbb80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14befbb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_178.376 ;
    %load/vec4 v0x14befbb80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_178.377, 5;
    %load/vec4 v0x14befbb80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14befbb80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_178.376;
T_178.377 ;
    %end;
S_0x14befbe90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14befb020;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14befc060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14befc0a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14befc910_0 .net "in", 1 0, L_0x12bea23b0;  1 drivers
v0x14befc9d0_0 .net "out", 0 0, L_0x12bea2280;  alias, 1 drivers
v0x14befca80_0 .net "vld", 0 0, L_0x12bea1f70;  alias, 1 drivers
L_0x12bea2050 .part L_0x12bea23b0, 1, 1;
L_0x12bea21e0 .part L_0x12bea23b0, 0, 1;
S_0x14befc270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14befbe90;
 .timescale -9 -12;
L_0x12bea2130 .functor NOT 1, L_0x12bea2050, C4<0>, C4<0>, C4<0>;
L_0x12bea2280 .functor AND 1, L_0x12bea2130, L_0x12bea21e0, C4<1>, C4<1>;
v0x14befc430_0 .net *"_ivl_2", 0 0, L_0x12bea2050;  1 drivers
v0x14befc4f0_0 .net *"_ivl_3", 0 0, L_0x12bea2130;  1 drivers
v0x14befc590_0 .net *"_ivl_5", 0 0, L_0x12bea21e0;  1 drivers
L_0x12bea1f70 .reduce/or L_0x12bea23b0;
S_0x14befc620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14befbe90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14befc620
v0x14befc870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14befc870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14befc870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_179.378 ;
    %load/vec4 v0x14befc870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_179.379, 5;
    %load/vec4 v0x14befc870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14befc870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_179.378;
T_179.379 ;
    %end;
S_0x14befd080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14befaca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14befd080
v0x14befd2d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14befd2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14befd2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_180.380 ;
    %load/vec4 v0x14befd2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_180.381, 5;
    %load/vec4 v0x14befd2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14befd2d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_180.380;
T_180.381 ;
    %end;
S_0x14befd5f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14befaae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14befd7c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14befd800 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14beffd20_0 .net "in", 3 0, L_0x12bea1ed0;  1 drivers
v0x14beffde0_0 .net "out", 1 0, L_0x12bea1d70;  alias, 1 drivers
v0x14beffe90_0 .net "vld", 0 0, L_0x12bea1ac0;  alias, 1 drivers
L_0x12bea1480 .part L_0x12bea1ed0, 0, 2;
L_0x12bea19a0 .part L_0x12bea1ed0, 2, 2;
S_0x14befd9d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14befd5f0;
 .timescale -9 -12;
L_0x12bea1ac0 .functor OR 1, L_0x12bea1040, L_0x12bea15a0, C4<0>, C4<0>;
L_0x130042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14beff520_0 .net/2u *"_ivl_4", 0 0, L_0x130042968;  1 drivers
v0x14beff5e0_0 .net *"_ivl_6", 1 0, L_0x12bea1b70;  1 drivers
v0x14beff680_0 .net *"_ivl_8", 1 0, L_0x12bea1c50;  1 drivers
v0x14beff730_0 .net "out_h", 0 0, L_0x12bea1870;  1 drivers
v0x14beff7f0_0 .net "out_l", 0 0, L_0x12bea1350;  1 drivers
v0x14beff8c0_0 .net "out_vh", 0 0, L_0x12bea15a0;  1 drivers
v0x14beff970_0 .net "out_vl", 0 0, L_0x12bea1040;  1 drivers
L_0x12bea1b70 .concat [ 1 1 0 0], L_0x12bea1870, L_0x130042968;
L_0x12bea1c50 .concat [ 1 1 0 0], L_0x12bea1350, L_0x12bea1040;
L_0x12bea1d70 .functor MUXZ 2, L_0x12bea1c50, L_0x12bea1b70, L_0x12bea15a0, C4<>;
S_0x14befdb90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14befd9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14befd880 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14befd8c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14befe5c0_0 .net "in", 1 0, L_0x12bea19a0;  1 drivers
v0x14befe680_0 .net "out", 0 0, L_0x12bea1870;  alias, 1 drivers
v0x14befe730_0 .net "vld", 0 0, L_0x12bea15a0;  alias, 1 drivers
L_0x12bea1640 .part L_0x12bea19a0, 1, 1;
L_0x12bea17d0 .part L_0x12bea19a0, 0, 1;
S_0x14befdf10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14befdb90;
 .timescale -9 -12;
L_0x12bea1720 .functor NOT 1, L_0x12bea1640, C4<0>, C4<0>, C4<0>;
L_0x12bea1870 .functor AND 1, L_0x12bea1720, L_0x12bea17d0, C4<1>, C4<1>;
v0x14befe0e0_0 .net *"_ivl_2", 0 0, L_0x12bea1640;  1 drivers
v0x14befe1a0_0 .net *"_ivl_3", 0 0, L_0x12bea1720;  1 drivers
v0x14befe240_0 .net *"_ivl_5", 0 0, L_0x12bea17d0;  1 drivers
L_0x12bea15a0 .reduce/or L_0x12bea19a0;
S_0x14befe2d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14befdb90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14befe2d0
v0x14befe520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14befe520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14befe520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_181.382 ;
    %load/vec4 v0x14befe520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_181.383, 5;
    %load/vec4 v0x14befe520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14befe520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_181.382;
T_181.383 ;
    %end;
S_0x14befe830 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14befd9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14befea00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14befea40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14beff2b0_0 .net "in", 1 0, L_0x12bea1480;  1 drivers
v0x14beff370_0 .net "out", 0 0, L_0x12bea1350;  alias, 1 drivers
v0x14beff420_0 .net "vld", 0 0, L_0x12bea1040;  alias, 1 drivers
L_0x12bea1120 .part L_0x12bea1480, 1, 1;
L_0x12bea12b0 .part L_0x12bea1480, 0, 1;
S_0x14befec10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14befe830;
 .timescale -9 -12;
L_0x12bea1200 .functor NOT 1, L_0x12bea1120, C4<0>, C4<0>, C4<0>;
L_0x12bea1350 .functor AND 1, L_0x12bea1200, L_0x12bea12b0, C4<1>, C4<1>;
v0x14befedd0_0 .net *"_ivl_2", 0 0, L_0x12bea1120;  1 drivers
v0x14befee90_0 .net *"_ivl_3", 0 0, L_0x12bea1200;  1 drivers
v0x14befef30_0 .net *"_ivl_5", 0 0, L_0x12bea12b0;  1 drivers
L_0x12bea1040 .reduce/or L_0x12bea1480;
S_0x14befefc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14befe830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14befefc0
v0x14beff210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14beff210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beff210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_182.384 ;
    %load/vec4 v0x14beff210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_182.385, 5;
    %load/vec4 v0x14beff210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beff210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_182.384;
T_182.385 ;
    %end;
S_0x14beffa20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14befd5f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14beffa20
v0x14beffc70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14beffc70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14beffc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_183.386 ;
    %load/vec4 v0x14beffc70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_183.387, 5;
    %load/vec4 v0x14beffc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14beffc70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_183.386;
T_183.387 ;
    %end;
S_0x12be04510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14befa700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be04510
v0x12be04760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be04760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be04760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_184.388 ;
    %load/vec4 v0x12be04760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_184.389, 5;
    %load/vec4 v0x12be04760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be04760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_184.388;
T_184.389 ;
    %end;
S_0x12be04f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef3f00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be04f80
v0x12be051d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12be051d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be051d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_185.390 ;
    %load/vec4 v0x12be051d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_185.391, 5;
    %load/vec4 v0x12be051d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be051d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_185.390;
T_185.391 ;
    %end;
S_0x12be054f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14bef3d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be056c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12be05700 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12be12840_0 .net "in", 15 0, L_0x12bea0f60;  1 drivers
v0x12be12900_0 .net "out", 3 0, L_0x12bea0e00;  alias, 1 drivers
v0x12be129b0_0 .net "vld", 0 0, L_0x12bea0b50;  alias, 1 drivers
L_0x12be9e720 .part L_0x12bea0f60, 0, 8;
L_0x12bea0a70 .part L_0x12bea0f60, 8, 8;
S_0x12be058d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be054f0;
 .timescale -9 -12;
L_0x12bea0b50 .functor OR 1, L_0x12be9e310, L_0x12bea0660, C4<0>, C4<0>;
L_0x130042920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be12040_0 .net/2u *"_ivl_4", 0 0, L_0x130042920;  1 drivers
v0x12be12100_0 .net *"_ivl_6", 3 0, L_0x12bea0c00;  1 drivers
v0x12be121a0_0 .net *"_ivl_8", 3 0, L_0x12bea0ce0;  1 drivers
v0x12be12250_0 .net "out_h", 2 0, L_0x12bea0910;  1 drivers
v0x12be12310_0 .net "out_l", 2 0, L_0x12be9e5c0;  1 drivers
v0x12be123e0_0 .net "out_vh", 0 0, L_0x12bea0660;  1 drivers
v0x12be12490_0 .net "out_vl", 0 0, L_0x12be9e310;  1 drivers
L_0x12bea0c00 .concat [ 3 1 0 0], L_0x12bea0910, L_0x130042920;
L_0x12bea0ce0 .concat [ 3 1 0 0], L_0x12be9e5c0, L_0x12be9e310;
L_0x12bea0e00 .functor MUXZ 4, L_0x12bea0ce0, L_0x12bea0c00, L_0x12bea0660, C4<>;
S_0x12be05a90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be058d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be05780 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be057c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be0bad0_0 .net "in", 7 0, L_0x12bea0a70;  1 drivers
v0x12be0bb90_0 .net "out", 2 0, L_0x12bea0910;  alias, 1 drivers
v0x12be0bc40_0 .net "vld", 0 0, L_0x12bea0660;  alias, 1 drivers
L_0x12be9f650 .part L_0x12bea0a70, 0, 4;
L_0x12bea0580 .part L_0x12bea0a70, 4, 4;
S_0x12be05e10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be05a90;
 .timescale -9 -12;
L_0x12bea0660 .functor OR 1, L_0x12be9f240, L_0x12bea0170, C4<0>, C4<0>;
L_0x1300428d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be0b2d0_0 .net/2u *"_ivl_4", 0 0, L_0x1300428d8;  1 drivers
v0x12be0b390_0 .net *"_ivl_6", 2 0, L_0x12bea0710;  1 drivers
v0x12be0b430_0 .net *"_ivl_8", 2 0, L_0x12bea07f0;  1 drivers
v0x12be0b4e0_0 .net "out_h", 1 0, L_0x12bea0420;  1 drivers
v0x12be0b5a0_0 .net "out_l", 1 0, L_0x12be9f4f0;  1 drivers
v0x12be0b670_0 .net "out_vh", 0 0, L_0x12bea0170;  1 drivers
v0x12be0b720_0 .net "out_vl", 0 0, L_0x12be9f240;  1 drivers
L_0x12bea0710 .concat [ 2 1 0 0], L_0x12bea0420, L_0x1300428d8;
L_0x12bea07f0 .concat [ 2 1 0 0], L_0x12be9f4f0, L_0x12be9f240;
L_0x12bea0910 .functor MUXZ 3, L_0x12bea07f0, L_0x12bea0710, L_0x12bea0170, C4<>;
S_0x12be05fe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be05e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be05ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be05ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be086c0_0 .net "in", 3 0, L_0x12bea0580;  1 drivers
v0x12be08780_0 .net "out", 1 0, L_0x12bea0420;  alias, 1 drivers
v0x12be08830_0 .net "vld", 0 0, L_0x12bea0170;  alias, 1 drivers
L_0x12be9fb30 .part L_0x12bea0580, 0, 2;
L_0x12bea0050 .part L_0x12bea0580, 2, 2;
S_0x12be06360 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be05fe0;
 .timescale -9 -12;
L_0x12bea0170 .functor OR 1, L_0x12be9f6f0, L_0x12be9fc50, C4<0>, C4<0>;
L_0x130042890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be07ec0_0 .net/2u *"_ivl_4", 0 0, L_0x130042890;  1 drivers
v0x12be07f80_0 .net *"_ivl_6", 1 0, L_0x12bea0220;  1 drivers
v0x12be08020_0 .net *"_ivl_8", 1 0, L_0x12bea0300;  1 drivers
v0x12be080d0_0 .net "out_h", 0 0, L_0x12be9ff20;  1 drivers
v0x12be08190_0 .net "out_l", 0 0, L_0x12be9fa00;  1 drivers
v0x12be08260_0 .net "out_vh", 0 0, L_0x12be9fc50;  1 drivers
v0x12be08310_0 .net "out_vl", 0 0, L_0x12be9f6f0;  1 drivers
L_0x12bea0220 .concat [ 1 1 0 0], L_0x12be9ff20, L_0x130042890;
L_0x12bea0300 .concat [ 1 1 0 0], L_0x12be9fa00, L_0x12be9f6f0;
L_0x12bea0420 .functor MUXZ 2, L_0x12bea0300, L_0x12bea0220, L_0x12be9fc50, C4<>;
S_0x12be06530 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be06360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be061f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be06230 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be06f60_0 .net "in", 1 0, L_0x12bea0050;  1 drivers
v0x12be07020_0 .net "out", 0 0, L_0x12be9ff20;  alias, 1 drivers
v0x12be070d0_0 .net "vld", 0 0, L_0x12be9fc50;  alias, 1 drivers
L_0x12be9fcf0 .part L_0x12bea0050, 1, 1;
L_0x12be9fe80 .part L_0x12bea0050, 0, 1;
S_0x12be068b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be06530;
 .timescale -9 -12;
L_0x12be9fdd0 .functor NOT 1, L_0x12be9fcf0, C4<0>, C4<0>, C4<0>;
L_0x12be9ff20 .functor AND 1, L_0x12be9fdd0, L_0x12be9fe80, C4<1>, C4<1>;
v0x12be06a80_0 .net *"_ivl_2", 0 0, L_0x12be9fcf0;  1 drivers
v0x12be06b40_0 .net *"_ivl_3", 0 0, L_0x12be9fdd0;  1 drivers
v0x12be06be0_0 .net *"_ivl_5", 0 0, L_0x12be9fe80;  1 drivers
L_0x12be9fc50 .reduce/or L_0x12bea0050;
S_0x12be06c70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be06530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be06c70
v0x12be06ec0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be06ec0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be06ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_186.392 ;
    %load/vec4 v0x12be06ec0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_186.393, 5;
    %load/vec4 v0x12be06ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be06ec0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_186.392;
T_186.393 ;
    %end;
S_0x12be071d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be06360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be073a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be073e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be07c50_0 .net "in", 1 0, L_0x12be9fb30;  1 drivers
v0x12be07d10_0 .net "out", 0 0, L_0x12be9fa00;  alias, 1 drivers
v0x12be07dc0_0 .net "vld", 0 0, L_0x12be9f6f0;  alias, 1 drivers
L_0x12be9f7d0 .part L_0x12be9fb30, 1, 1;
L_0x12be9f960 .part L_0x12be9fb30, 0, 1;
S_0x12be075b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be071d0;
 .timescale -9 -12;
L_0x12be9f8b0 .functor NOT 1, L_0x12be9f7d0, C4<0>, C4<0>, C4<0>;
L_0x12be9fa00 .functor AND 1, L_0x12be9f8b0, L_0x12be9f960, C4<1>, C4<1>;
v0x12be07770_0 .net *"_ivl_2", 0 0, L_0x12be9f7d0;  1 drivers
v0x12be07830_0 .net *"_ivl_3", 0 0, L_0x12be9f8b0;  1 drivers
v0x12be078d0_0 .net *"_ivl_5", 0 0, L_0x12be9f960;  1 drivers
L_0x12be9f6f0 .reduce/or L_0x12be9fb30;
S_0x12be07960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be071d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be07960
v0x12be07bb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be07bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be07bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_187.394 ;
    %load/vec4 v0x12be07bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_187.395, 5;
    %load/vec4 v0x12be07bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be07bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_187.394;
T_187.395 ;
    %end;
S_0x12be083c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be05fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be083c0
v0x12be08610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be08610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be08610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_188.396 ;
    %load/vec4 v0x12be08610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_188.397, 5;
    %load/vec4 v0x12be08610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be08610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_188.396;
T_188.397 ;
    %end;
S_0x12be08930 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be05e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be08b00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be08b40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be0b060_0 .net "in", 3 0, L_0x12be9f650;  1 drivers
v0x12be0b120_0 .net "out", 1 0, L_0x12be9f4f0;  alias, 1 drivers
v0x12be0b1d0_0 .net "vld", 0 0, L_0x12be9f240;  alias, 1 drivers
L_0x12be9ec00 .part L_0x12be9f650, 0, 2;
L_0x12be9f120 .part L_0x12be9f650, 2, 2;
S_0x12be08d10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be08930;
 .timescale -9 -12;
L_0x12be9f240 .functor OR 1, L_0x12be9e7c0, L_0x12be9ed20, C4<0>, C4<0>;
L_0x130042848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be0a860_0 .net/2u *"_ivl_4", 0 0, L_0x130042848;  1 drivers
v0x12be0a920_0 .net *"_ivl_6", 1 0, L_0x12be9f2f0;  1 drivers
v0x12be0a9c0_0 .net *"_ivl_8", 1 0, L_0x12be9f3d0;  1 drivers
v0x12be0aa70_0 .net "out_h", 0 0, L_0x12be9eff0;  1 drivers
v0x12be0ab30_0 .net "out_l", 0 0, L_0x12be9ead0;  1 drivers
v0x12be0ac00_0 .net "out_vh", 0 0, L_0x12be9ed20;  1 drivers
v0x12be0acb0_0 .net "out_vl", 0 0, L_0x12be9e7c0;  1 drivers
L_0x12be9f2f0 .concat [ 1 1 0 0], L_0x12be9eff0, L_0x130042848;
L_0x12be9f3d0 .concat [ 1 1 0 0], L_0x12be9ead0, L_0x12be9e7c0;
L_0x12be9f4f0 .functor MUXZ 2, L_0x12be9f3d0, L_0x12be9f2f0, L_0x12be9ed20, C4<>;
S_0x12be08ed0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be08d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be08bc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be08c00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be09900_0 .net "in", 1 0, L_0x12be9f120;  1 drivers
v0x12be099c0_0 .net "out", 0 0, L_0x12be9eff0;  alias, 1 drivers
v0x12be09a70_0 .net "vld", 0 0, L_0x12be9ed20;  alias, 1 drivers
L_0x12be9edc0 .part L_0x12be9f120, 1, 1;
L_0x12be9ef50 .part L_0x12be9f120, 0, 1;
S_0x12be09250 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be08ed0;
 .timescale -9 -12;
L_0x12be9eea0 .functor NOT 1, L_0x12be9edc0, C4<0>, C4<0>, C4<0>;
L_0x12be9eff0 .functor AND 1, L_0x12be9eea0, L_0x12be9ef50, C4<1>, C4<1>;
v0x12be09420_0 .net *"_ivl_2", 0 0, L_0x12be9edc0;  1 drivers
v0x12be094e0_0 .net *"_ivl_3", 0 0, L_0x12be9eea0;  1 drivers
v0x12be09580_0 .net *"_ivl_5", 0 0, L_0x12be9ef50;  1 drivers
L_0x12be9ed20 .reduce/or L_0x12be9f120;
S_0x12be09610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be08ed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be09610
v0x12be09860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be09860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be09860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_189.398 ;
    %load/vec4 v0x12be09860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_189.399, 5;
    %load/vec4 v0x12be09860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be09860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_189.398;
T_189.399 ;
    %end;
S_0x12be09b70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be08d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be09d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be09d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be0a5f0_0 .net "in", 1 0, L_0x12be9ec00;  1 drivers
v0x12be0a6b0_0 .net "out", 0 0, L_0x12be9ead0;  alias, 1 drivers
v0x12be0a760_0 .net "vld", 0 0, L_0x12be9e7c0;  alias, 1 drivers
L_0x12be9e8a0 .part L_0x12be9ec00, 1, 1;
L_0x12be9ea30 .part L_0x12be9ec00, 0, 1;
S_0x12be09f50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be09b70;
 .timescale -9 -12;
L_0x12be9e980 .functor NOT 1, L_0x12be9e8a0, C4<0>, C4<0>, C4<0>;
L_0x12be9ead0 .functor AND 1, L_0x12be9e980, L_0x12be9ea30, C4<1>, C4<1>;
v0x12be0a110_0 .net *"_ivl_2", 0 0, L_0x12be9e8a0;  1 drivers
v0x12be0a1d0_0 .net *"_ivl_3", 0 0, L_0x12be9e980;  1 drivers
v0x12be0a270_0 .net *"_ivl_5", 0 0, L_0x12be9ea30;  1 drivers
L_0x12be9e7c0 .reduce/or L_0x12be9ec00;
S_0x12be0a300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be09b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be0a300
v0x12be0a550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be0a550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be0a550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_190.400 ;
    %load/vec4 v0x12be0a550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_190.401, 5;
    %load/vec4 v0x12be0a550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be0a550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_190.400;
T_190.401 ;
    %end;
S_0x12be0ad60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be08930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be0ad60
v0x12be0afb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be0afb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be0afb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_191.402 ;
    %load/vec4 v0x12be0afb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_191.403, 5;
    %load/vec4 v0x12be0afb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be0afb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_191.402;
T_191.403 ;
    %end;
S_0x12be0b7d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be05a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be0b7d0
v0x12be0ba20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be0ba20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be0ba20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_192.404 ;
    %load/vec4 v0x12be0ba20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_192.405, 5;
    %load/vec4 v0x12be0ba20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be0ba20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_192.404;
T_192.405 ;
    %end;
S_0x12be0bd40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be058d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be0bf10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be0bf50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be11dd0_0 .net "in", 7 0, L_0x12be9e720;  1 drivers
v0x12be11e90_0 .net "out", 2 0, L_0x12be9e5c0;  alias, 1 drivers
v0x12be11f40_0 .net "vld", 0 0, L_0x12be9e310;  alias, 1 drivers
L_0x12be9d300 .part L_0x12be9e720, 0, 4;
L_0x12be9e230 .part L_0x12be9e720, 4, 4;
S_0x12be0c120 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be0bd40;
 .timescale -9 -12;
L_0x12be9e310 .functor OR 1, L_0x12be9cef0, L_0x12be9de20, C4<0>, C4<0>;
L_0x130042800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be115d0_0 .net/2u *"_ivl_4", 0 0, L_0x130042800;  1 drivers
v0x12be11690_0 .net *"_ivl_6", 2 0, L_0x12be9e3c0;  1 drivers
v0x12be11730_0 .net *"_ivl_8", 2 0, L_0x12be9e4a0;  1 drivers
v0x12be117e0_0 .net "out_h", 1 0, L_0x12be9e0d0;  1 drivers
v0x12be118a0_0 .net "out_l", 1 0, L_0x12be9d1a0;  1 drivers
v0x12be11970_0 .net "out_vh", 0 0, L_0x12be9de20;  1 drivers
v0x12be11a20_0 .net "out_vl", 0 0, L_0x12be9cef0;  1 drivers
L_0x12be9e3c0 .concat [ 2 1 0 0], L_0x12be9e0d0, L_0x130042800;
L_0x12be9e4a0 .concat [ 2 1 0 0], L_0x12be9d1a0, L_0x12be9cef0;
L_0x12be9e5c0 .functor MUXZ 3, L_0x12be9e4a0, L_0x12be9e3c0, L_0x12be9de20, C4<>;
S_0x12be0c2e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be0c120;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be0bfd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be0c010 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be0e9c0_0 .net "in", 3 0, L_0x12be9e230;  1 drivers
v0x12be0ea80_0 .net "out", 1 0, L_0x12be9e0d0;  alias, 1 drivers
v0x12be0eb30_0 .net "vld", 0 0, L_0x12be9de20;  alias, 1 drivers
L_0x12be9d7e0 .part L_0x12be9e230, 0, 2;
L_0x12be9dd00 .part L_0x12be9e230, 2, 2;
S_0x12be0c660 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be0c2e0;
 .timescale -9 -12;
L_0x12be9de20 .functor OR 1, L_0x12be9d3a0, L_0x12be9d900, C4<0>, C4<0>;
L_0x1300427b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be0e1c0_0 .net/2u *"_ivl_4", 0 0, L_0x1300427b8;  1 drivers
v0x12be0e280_0 .net *"_ivl_6", 1 0, L_0x12be9ded0;  1 drivers
v0x12be0e320_0 .net *"_ivl_8", 1 0, L_0x12be9dfb0;  1 drivers
v0x12be0e3d0_0 .net "out_h", 0 0, L_0x12be9dbd0;  1 drivers
v0x12be0e490_0 .net "out_l", 0 0, L_0x12be9d6b0;  1 drivers
v0x12be0e560_0 .net "out_vh", 0 0, L_0x12be9d900;  1 drivers
v0x12be0e610_0 .net "out_vl", 0 0, L_0x12be9d3a0;  1 drivers
L_0x12be9ded0 .concat [ 1 1 0 0], L_0x12be9dbd0, L_0x1300427b8;
L_0x12be9dfb0 .concat [ 1 1 0 0], L_0x12be9d6b0, L_0x12be9d3a0;
L_0x12be9e0d0 .functor MUXZ 2, L_0x12be9dfb0, L_0x12be9ded0, L_0x12be9d900, C4<>;
S_0x12be0c830 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be0c660;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be0c4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be0c530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be0d260_0 .net "in", 1 0, L_0x12be9dd00;  1 drivers
v0x12be0d320_0 .net "out", 0 0, L_0x12be9dbd0;  alias, 1 drivers
v0x12be0d3d0_0 .net "vld", 0 0, L_0x12be9d900;  alias, 1 drivers
L_0x12be9d9a0 .part L_0x12be9dd00, 1, 1;
L_0x12be9db30 .part L_0x12be9dd00, 0, 1;
S_0x12be0cbb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be0c830;
 .timescale -9 -12;
L_0x12be9da80 .functor NOT 1, L_0x12be9d9a0, C4<0>, C4<0>, C4<0>;
L_0x12be9dbd0 .functor AND 1, L_0x12be9da80, L_0x12be9db30, C4<1>, C4<1>;
v0x12be0cd80_0 .net *"_ivl_2", 0 0, L_0x12be9d9a0;  1 drivers
v0x12be0ce40_0 .net *"_ivl_3", 0 0, L_0x12be9da80;  1 drivers
v0x12be0cee0_0 .net *"_ivl_5", 0 0, L_0x12be9db30;  1 drivers
L_0x12be9d900 .reduce/or L_0x12be9dd00;
S_0x12be0cf70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be0c830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be0cf70
v0x12be0d1c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be0d1c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be0d1c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_193.406 ;
    %load/vec4 v0x12be0d1c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_193.407, 5;
    %load/vec4 v0x12be0d1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be0d1c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_193.406;
T_193.407 ;
    %end;
S_0x12be0d4d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be0c660;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be0d6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be0d6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be0df50_0 .net "in", 1 0, L_0x12be9d7e0;  1 drivers
v0x12be0e010_0 .net "out", 0 0, L_0x12be9d6b0;  alias, 1 drivers
v0x12be0e0c0_0 .net "vld", 0 0, L_0x12be9d3a0;  alias, 1 drivers
L_0x12be9d480 .part L_0x12be9d7e0, 1, 1;
L_0x12be9d610 .part L_0x12be9d7e0, 0, 1;
S_0x12be0d8b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be0d4d0;
 .timescale -9 -12;
L_0x12be9d560 .functor NOT 1, L_0x12be9d480, C4<0>, C4<0>, C4<0>;
L_0x12be9d6b0 .functor AND 1, L_0x12be9d560, L_0x12be9d610, C4<1>, C4<1>;
v0x12be0da70_0 .net *"_ivl_2", 0 0, L_0x12be9d480;  1 drivers
v0x12be0db30_0 .net *"_ivl_3", 0 0, L_0x12be9d560;  1 drivers
v0x12be0dbd0_0 .net *"_ivl_5", 0 0, L_0x12be9d610;  1 drivers
L_0x12be9d3a0 .reduce/or L_0x12be9d7e0;
S_0x12be0dc60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be0d4d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be0dc60
v0x12be0deb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be0deb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be0deb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_194.408 ;
    %load/vec4 v0x12be0deb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_194.409, 5;
    %load/vec4 v0x12be0deb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be0deb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_194.408;
T_194.409 ;
    %end;
S_0x12be0e6c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be0c2e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be0e6c0
v0x12be0e910_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be0e910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be0e910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_195.410 ;
    %load/vec4 v0x12be0e910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_195.411, 5;
    %load/vec4 v0x12be0e910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be0e910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_195.410;
T_195.411 ;
    %end;
S_0x12be0ec30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be0c120;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be0ee00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be0ee40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be11360_0 .net "in", 3 0, L_0x12be9d300;  1 drivers
v0x12be11420_0 .net "out", 1 0, L_0x12be9d1a0;  alias, 1 drivers
v0x12be114d0_0 .net "vld", 0 0, L_0x12be9cef0;  alias, 1 drivers
L_0x12be9c8b0 .part L_0x12be9d300, 0, 2;
L_0x12be9cdd0 .part L_0x12be9d300, 2, 2;
S_0x12be0f010 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be0ec30;
 .timescale -9 -12;
L_0x12be9cef0 .functor OR 1, L_0x12be9c470, L_0x12be9c9d0, C4<0>, C4<0>;
L_0x130042770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be10b60_0 .net/2u *"_ivl_4", 0 0, L_0x130042770;  1 drivers
v0x12be10c20_0 .net *"_ivl_6", 1 0, L_0x12be9cfa0;  1 drivers
v0x12be10cc0_0 .net *"_ivl_8", 1 0, L_0x12be9d080;  1 drivers
v0x12be10d70_0 .net "out_h", 0 0, L_0x12be9cca0;  1 drivers
v0x12be10e30_0 .net "out_l", 0 0, L_0x12be9c780;  1 drivers
v0x12be10f00_0 .net "out_vh", 0 0, L_0x12be9c9d0;  1 drivers
v0x12be10fb0_0 .net "out_vl", 0 0, L_0x12be9c470;  1 drivers
L_0x12be9cfa0 .concat [ 1 1 0 0], L_0x12be9cca0, L_0x130042770;
L_0x12be9d080 .concat [ 1 1 0 0], L_0x12be9c780, L_0x12be9c470;
L_0x12be9d1a0 .functor MUXZ 2, L_0x12be9d080, L_0x12be9cfa0, L_0x12be9c9d0, C4<>;
S_0x12be0f1d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be0f010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be0eec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be0ef00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be0fc00_0 .net "in", 1 0, L_0x12be9cdd0;  1 drivers
v0x12be0fcc0_0 .net "out", 0 0, L_0x12be9cca0;  alias, 1 drivers
v0x12be0fd70_0 .net "vld", 0 0, L_0x12be9c9d0;  alias, 1 drivers
L_0x12be9ca70 .part L_0x12be9cdd0, 1, 1;
L_0x12be9cc00 .part L_0x12be9cdd0, 0, 1;
S_0x12be0f550 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be0f1d0;
 .timescale -9 -12;
L_0x12be9cb50 .functor NOT 1, L_0x12be9ca70, C4<0>, C4<0>, C4<0>;
L_0x12be9cca0 .functor AND 1, L_0x12be9cb50, L_0x12be9cc00, C4<1>, C4<1>;
v0x12be0f720_0 .net *"_ivl_2", 0 0, L_0x12be9ca70;  1 drivers
v0x12be0f7e0_0 .net *"_ivl_3", 0 0, L_0x12be9cb50;  1 drivers
v0x12be0f880_0 .net *"_ivl_5", 0 0, L_0x12be9cc00;  1 drivers
L_0x12be9c9d0 .reduce/or L_0x12be9cdd0;
S_0x12be0f910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be0f1d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be0f910
v0x12be0fb60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be0fb60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be0fb60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_196.412 ;
    %load/vec4 v0x12be0fb60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_196.413, 5;
    %load/vec4 v0x12be0fb60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be0fb60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_196.412;
T_196.413 ;
    %end;
S_0x12be0fe70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be0f010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be10040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be10080 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be108f0_0 .net "in", 1 0, L_0x12be9c8b0;  1 drivers
v0x12be109b0_0 .net "out", 0 0, L_0x12be9c780;  alias, 1 drivers
v0x12be10a60_0 .net "vld", 0 0, L_0x12be9c470;  alias, 1 drivers
L_0x12be9c550 .part L_0x12be9c8b0, 1, 1;
L_0x12be9c6e0 .part L_0x12be9c8b0, 0, 1;
S_0x12be10250 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be0fe70;
 .timescale -9 -12;
L_0x12be9c630 .functor NOT 1, L_0x12be9c550, C4<0>, C4<0>, C4<0>;
L_0x12be9c780 .functor AND 1, L_0x12be9c630, L_0x12be9c6e0, C4<1>, C4<1>;
v0x12be10410_0 .net *"_ivl_2", 0 0, L_0x12be9c550;  1 drivers
v0x12be104d0_0 .net *"_ivl_3", 0 0, L_0x12be9c630;  1 drivers
v0x12be10570_0 .net *"_ivl_5", 0 0, L_0x12be9c6e0;  1 drivers
L_0x12be9c470 .reduce/or L_0x12be9c8b0;
S_0x12be10600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be0fe70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be10600
v0x12be10850_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be10850_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be10850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_197.414 ;
    %load/vec4 v0x12be10850_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_197.415, 5;
    %load/vec4 v0x12be10850_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be10850_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_197.414;
T_197.415 ;
    %end;
S_0x12be11060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be0ec30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be11060
v0x12be112b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be112b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be112b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_198.416 ;
    %load/vec4 v0x12be112b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_198.417, 5;
    %load/vec4 v0x12be112b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be112b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_198.416;
T_198.417 ;
    %end;
S_0x12be11ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be0bd40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be11ad0
v0x12be11d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be11d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be11d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_199.418 ;
    %load/vec4 v0x12be11d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_199.419, 5;
    %load/vec4 v0x12be11d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be11d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_199.418;
T_199.419 ;
    %end;
S_0x12be12540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be054f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be12540
v0x12be12790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12be12790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be12790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_200.420 ;
    %load/vec4 v0x12be12790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_200.421, 5;
    %load/vec4 v0x12be12790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be12790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_200.420;
T_200.421 ;
    %end;
S_0x12be12fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14bef39b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be12fb0
v0x12be13200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x12be13200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be13200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_201.422 ;
    %load/vec4 v0x12be13200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_201.423, 5;
    %load/vec4 v0x12be13200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be13200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_201.422;
T_201.423 ;
    %end;
S_0x12be13520 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14bef3600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be13520
v0x12be13780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x12be13780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be13780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_202.424 ;
    %load/vec4 v0x12be13780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_202.425, 5;
    %load/vec4 v0x12be13780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be13780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_202.424;
T_202.425 ;
    %end;
S_0x12be147b0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x12be14a70 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x130043028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be15030_0 .net/2u *"_ivl_0", 0 0, L_0x130043028;  1 drivers
L_0x130043070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be150f0_0 .net/2u *"_ivl_4", 0 0, L_0x130043070;  1 drivers
v0x12be15190_0 .net "a", 7 0, L_0x12bea9c70;  1 drivers
v0x12be15240_0 .net "ain", 8 0, L_0x12bea9930;  1 drivers
v0x12be15300_0 .net "b", 7 0, L_0x12bea8f70;  1 drivers
v0x12be153e0_0 .net "bin", 8 0, L_0x12bea9a50;  1 drivers
v0x12be15480_0 .net "c", 8 0, L_0x12bea9b70;  alias, 1 drivers
L_0x12bea9930 .concat [ 8 1 0 0], L_0x12bea9c70, L_0x130043028;
L_0x12bea9a50 .concat [ 8 1 0 0], L_0x12bea8f70, L_0x130043070;
S_0x12be14b80 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12be147b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x12be14d40 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x12be14af0_0 .net "a", 8 0, L_0x12bea9930;  alias, 1 drivers
v0x12be14e70_0 .net "b", 8 0, L_0x12bea9a50;  alias, 1 drivers
v0x12be14f20_0 .net "c", 8 0, L_0x12bea9b70;  alias, 1 drivers
L_0x12bea9b70 .arith/sub 9, L_0x12bea9930, L_0x12bea9a50;
S_0x12be15570 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x14bea8c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x12be15730 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x12be15770 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x12beb84b0 .functor NOT 8, L_0x12beb8fd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12beb8840 .functor NOT 1, L_0x12beb87a0, C4<0>, C4<0>, C4<0>;
L_0x12beb8a70 .functor OR 1, L_0x12beb8840, L_0x12beb8990, C4<0>, C4<0>;
v0x12be15de0_0 .net *"_ivl_10", 0 0, L_0x12beb8840;  1 drivers
v0x12be15e90_0 .net *"_ivl_13", 1 0, L_0x12beb88b0;  1 drivers
v0x12be15f40_0 .net *"_ivl_15", 0 0, L_0x12beb8990;  1 drivers
v0x12be15ff0_0 .net *"_ivl_17", 0 0, L_0x12beb8a70;  1 drivers
v0x12be16090_0 .net *"_ivl_19", 4 0, L_0x12beb8b60;  1 drivers
L_0x130043ad8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x12be16180_0 .net/2u *"_ivl_20", 4 0, L_0x130043ad8;  1 drivers
v0x12be16230_0 .net *"_ivl_22", 4 0, L_0x12beb8c40;  1 drivers
v0x12be162e0_0 .net *"_ivl_25", 4 0, L_0x12beb8d80;  1 drivers
v0x12be16390_0 .net *"_ivl_5", 0 0, L_0x12beb85a0;  1 drivers
v0x12be164a0_0 .net *"_ivl_9", 0 0, L_0x12beb87a0;  1 drivers
v0x12be16550_0 .net "e_o", 1 0, L_0x12beb7ec0;  alias, 1 drivers
v0x12be16600_0 .net "exp_o", 7 0, L_0x12beb8fd0;  1 drivers
v0x12be166b0_0 .net "exp_oN", 7 0, L_0x12beb8640;  1 drivers
v0x12be16760_0 .net "exp_oN_tmp", 7 0, L_0x12beb7f60;  1 drivers
v0x12be16820_0 .net "r_o", 4 0, L_0x12beb8ef0;  alias, 1 drivers
L_0x12beb7ec0 .part L_0x12beb8fd0, 0, 2;
L_0x12beb85a0 .part L_0x12beb8fd0, 7, 1;
L_0x12beb8640 .functor MUXZ 8, L_0x12beb8fd0, L_0x12beb7f60, L_0x12beb85a0, C4<>;
L_0x12beb87a0 .part L_0x12beb8fd0, 7, 1;
L_0x12beb88b0 .part L_0x12beb8640, 0, 2;
L_0x12beb8990 .reduce/or L_0x12beb88b0;
L_0x12beb8b60 .part L_0x12beb8640, 2, 5;
L_0x12beb8c40 .arith/sum 5, L_0x12beb8b60, L_0x130043ad8;
L_0x12beb8d80 .part L_0x12beb8640, 2, 5;
L_0x12beb8ef0 .functor MUXZ 5, L_0x12beb8d80, L_0x12beb8c40, L_0x12beb8a70, C4<>;
S_0x12be15940 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x12be15570;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x12be15b10 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x130043a90 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x12be15b90_0 .net/2u *"_ivl_0", 7 0, L_0x130043a90;  1 drivers
v0x12be15c50_0 .net "a", 7 0, L_0x12beb84b0;  1 drivers
v0x12be15cf0_0 .net "c", 7 0, L_0x12beb7f60;  alias, 1 drivers
L_0x12beb7f60 .arith/sum 8, L_0x12beb84b0, L_0x130043a90;
S_0x12be1bdd0 .scope module, "trunc_adder" "posit_add" 3 191, 4 2 0, S_0x14be28a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x12be1bf90 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x12be1bfd0 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x12be1c010 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x12bebd240 .functor BUFZ 1, v0x12be5f080_0, C4<0>, C4<0>, C4<0>;
L_0x12bebd8e0 .functor NOT 1, L_0x12bebd510, C4<0>, C4<0>, C4<0>;
L_0x12bebd950 .functor AND 1, L_0x12bebd840, L_0x12bebd8e0, C4<1>, C4<1>;
L_0x12bebdb40 .functor NOT 1, L_0x12bebd710, C4<0>, C4<0>, C4<0>;
L_0x12bebdbd0 .functor AND 1, L_0x12bebda40, L_0x12bebdb40, C4<1>, C4<1>;
L_0x12bebde30 .functor OR 1, L_0x12bebdd10, L_0x12bebd510, C4<0>, C4<0>;
L_0x12bebdea0 .functor NOT 1, L_0x12bebde30, C4<0>, C4<0>, C4<0>;
L_0x12bebe120 .functor OR 1, L_0x12bebdf90, L_0x12bebd710, C4<0>, C4<0>;
L_0x12bebe190 .functor NOT 1, L_0x12bebe120, C4<0>, C4<0>, C4<0>;
L_0x12bebe290 .functor OR 1, L_0x12bebd950, L_0x12bebdbd0, C4<0>, C4<0>;
L_0x12bebe340 .functor AND 1, L_0x12bebdea0, L_0x12bebe190, C4<1>, C4<1>;
L_0x12becc160 .functor XNOR 1, L_0x12bebd330, L_0x12bebd3d0, C4<0>, C4<0>;
L_0x12becdeb0 .functor BUFZ 4, L_0x12becdbc0, C4<0000>, C4<0000>, C4<0000>;
L_0x12becf880 .functor OR 1, L_0x12becdd80, L_0x12becf9c0, C4<0>, C4<0>;
L_0x12bed86d0 .functor OR 1, L_0x12bed8590, L_0x12bed8990, C4<0>, C4<0>;
L_0x12becdfa0 .functor AND 1, L_0x12bed6670, L_0x12bed86d0, C4<1>, C4<1>;
L_0x12bed8b70 .functor AND 1, L_0x12bed65d0, L_0x12bed6670, C4<1>, C4<1>;
L_0x12bed8cb0 .functor OR 1, L_0x12bed8590, L_0x12bed8990, C4<0>, C4<0>;
L_0x12bed8a70 .functor NOT 1, L_0x12bed8cb0, C4<0>, C4<0>, C4<0>;
L_0x12bed8e00 .functor AND 1, L_0x12bed8b70, L_0x12bed8a70, C4<1>, C4<1>;
L_0x12bed8e70 .functor OR 1, L_0x12becdfa0, L_0x12bed8e00, C4<0>, C4<0>;
L_0x12bed9d50 .functor OR 1, L_0x12bebe290, L_0x12bebe340, C4<0>, C4<0>;
L_0x12bed9e60 .functor NOT 1, L_0x12bed9dc0, C4<0>, C4<0>, C4<0>;
L_0x12bed9fd0 .functor OR 1, L_0x12bed9d50, L_0x12bed9e60, C4<0>, C4<0>;
L_0x12beda4e0 .functor BUFZ 1, L_0x12bebd240, C4<0>, C4<0>, C4<0>;
v0x12be58e20_0 .net "DSR_e_diff", 3 0, L_0x12becdeb0;  1 drivers
v0x12be58ed0_0 .net "DSR_left_out", 15 0, L_0x12bed5970;  1 drivers
v0x12be58f70_0 .net "DSR_left_out_t", 15 0, L_0x12bed5740;  1 drivers
v0x12be59040_0 .net "DSR_right_in", 15 0, L_0x12bebc020;  1 drivers
v0x12be590f0_0 .net "DSR_right_out", 15 0, L_0x12becef10;  1 drivers
v0x12be59240_0 .net "G", 0 0, L_0x12bed6670;  1 drivers
v0x12be592d0_0 .net "L", 0 0, L_0x12bed65d0;  1 drivers
v0x12be59360_0 .net "LOD_in", 15 0, L_0x12becfbb0;  1 drivers
v0x12be59400_0 .net "R", 0 0, L_0x12bed8590;  1 drivers
v0x12be59510_0 .net "St", 0 0, L_0x12bed8990;  1 drivers
v0x12be595a0_0 .net *"_ivl_10", 14 0, L_0x12bebd470;  1 drivers
v0x12be59650_0 .net *"_ivl_100", 0 0, L_0x12becd950;  1 drivers
L_0x130044ae0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12be596f0_0 .net/2u *"_ivl_101", 3 0, L_0x130044ae0;  1 drivers
v0x12be597a0_0 .net *"_ivl_104", 3 0, L_0x12becdce0;  1 drivers
v0x12be59850_0 .net *"_ivl_112", 0 0, L_0x12becdd80;  1 drivers
v0x12be59900_0 .net *"_ivl_114", 0 0, L_0x12becf9c0;  1 drivers
v0x12be599b0_0 .net *"_ivl_115", 0 0, L_0x12becf880;  1 drivers
v0x12be59b40_0 .net *"_ivl_118", 14 0, L_0x12becf8f0;  1 drivers
v0x12be59bd0_0 .net *"_ivl_124", 0 0, L_0x12bed58d0;  1 drivers
v0x12be59c80_0 .net *"_ivl_126", 14 0, L_0x12becfc50;  1 drivers
L_0x130045080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be59d30_0 .net/2u *"_ivl_127", 0 0, L_0x130045080;  1 drivers
v0x12be59de0_0 .net *"_ivl_129", 15 0, L_0x12bed5ae0;  1 drivers
L_0x130045158 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12be59e90_0 .net/2u *"_ivl_135", 2 0, L_0x130045158;  1 drivers
v0x12be59f40_0 .net *"_ivl_14", 14 0, L_0x12bebd630;  1 drivers
L_0x130045398 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be59ff0_0 .net/2u *"_ivl_143", 15 0, L_0x130045398;  1 drivers
v0x12be5a0a0_0 .net *"_ivl_154", 17 0, L_0x12bed8630;  1 drivers
v0x12be5a150_0 .net *"_ivl_157", 0 0, L_0x12bed86d0;  1 drivers
v0x12be5a200_0 .net *"_ivl_159", 0 0, L_0x12becdfa0;  1 drivers
v0x12be5a2b0_0 .net *"_ivl_161", 0 0, L_0x12bed8b70;  1 drivers
v0x12be5a360_0 .net *"_ivl_163", 0 0, L_0x12bed8cb0;  1 drivers
v0x12be5a410_0 .net *"_ivl_165", 0 0, L_0x12bed8a70;  1 drivers
v0x12be5a4c0_0 .net *"_ivl_167", 0 0, L_0x12bed8e00;  1 drivers
L_0x1300453e0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be5a570_0 .net/2u *"_ivl_171", 14 0, L_0x1300453e0;  1 drivers
v0x12be59a60_0 .net *"_ivl_177", 31 0, L_0x12bed9510;  1 drivers
v0x12be5a800_0 .net *"_ivl_18", 0 0, L_0x12bebd840;  1 drivers
L_0x1300454b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be5a890_0 .net *"_ivl_180", 27 0, L_0x1300454b8;  1 drivers
L_0x130045500 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x12be5a930_0 .net/2u *"_ivl_181", 31 0, L_0x130045500;  1 drivers
v0x12be5a9e0_0 .net *"_ivl_183", 0 0, L_0x12bed90d0;  1 drivers
v0x12be5aa80_0 .net *"_ivl_186", 15 0, L_0x12bed9170;  1 drivers
v0x12be5ab30_0 .net *"_ivl_188", 15 0, L_0x12bed98b0;  1 drivers
v0x12be5abe0_0 .net *"_ivl_19", 0 0, L_0x12bebd8e0;  1 drivers
L_0x130045548 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be5ac90_0 .net *"_ivl_191", 15 0, L_0x130045548;  1 drivers
v0x12be5ad40_0 .net *"_ivl_194", 15 0, L_0x12bed96b0;  1 drivers
v0x12be5adf0_0 .net *"_ivl_197", 0 0, L_0x12bed9d50;  1 drivers
v0x12be5aea0_0 .net *"_ivl_200", 0 0, L_0x12bed9dc0;  1 drivers
v0x12be5af50_0 .net *"_ivl_201", 0 0, L_0x12bed9e60;  1 drivers
v0x12be5b000_0 .net *"_ivl_203", 0 0, L_0x12bed9fd0;  1 drivers
L_0x130045590 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be5b0b0_0 .net/2u *"_ivl_205", 14 0, L_0x130045590;  1 drivers
v0x12be5b160_0 .net *"_ivl_207", 15 0, L_0x12beda040;  1 drivers
v0x12be5b210_0 .net *"_ivl_210", 14 0, L_0x12bed9af0;  1 drivers
v0x12be5b2c0_0 .net *"_ivl_211", 15 0, L_0x12bed9b90;  1 drivers
v0x12be5b370_0 .net *"_ivl_24", 0 0, L_0x12bebda40;  1 drivers
v0x12be5b420_0 .net *"_ivl_25", 0 0, L_0x12bebdb40;  1 drivers
v0x12be5b4d0_0 .net *"_ivl_30", 0 0, L_0x12bebdd10;  1 drivers
v0x12be5b580_0 .net *"_ivl_31", 0 0, L_0x12bebde30;  1 drivers
v0x12be5b630_0 .net *"_ivl_36", 0 0, L_0x12bebdf90;  1 drivers
v0x12be5b6e0_0 .net *"_ivl_37", 0 0, L_0x12bebe120;  1 drivers
L_0x130043fa0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be5b790_0 .net *"_ivl_45", 15 0, L_0x130043fa0;  1 drivers
v0x12be5b840_0 .net *"_ivl_48", 15 0, L_0x12bebe4d0;  1 drivers
L_0x130043fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be5b8f0_0 .net *"_ivl_51", 15 0, L_0x130043fe8;  1 drivers
v0x12be5b9a0_0 .net *"_ivl_54", 15 0, L_0x12bebe730;  1 drivers
v0x12be5ba50_0 .net *"_ivl_62", 14 0, L_0x12becbd50;  1 drivers
v0x12be5bb00_0 .net *"_ivl_64", 14 0, L_0x12becbdf0;  1 drivers
v0x12be5bbb0_0 .net *"_ivl_65", 0 0, L_0x12becbcb0;  1 drivers
L_0x130044810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be5bc50_0 .net/2u *"_ivl_67", 0 0, L_0x130044810;  1 drivers
L_0x130044858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be5a620_0 .net/2u *"_ivl_69", 0 0, L_0x130044858;  1 drivers
v0x12be5a6d0_0 .net *"_ivl_98", 2 0, L_0x12becdaa0;  1 drivers
v0x12be5bce0_0 .net "add_m", 16 0, L_0x12becf600;  1 drivers
v0x12be5bd70_0 .net "add_m_in1", 15 0, L_0x12bebc900;  1 drivers
v0x12be5be00_0 .net "diff", 7 0, L_0x12becd770;  1 drivers
v0x12be5be90_0 .net "done", 0 0, L_0x12beda4e0;  alias, 1 drivers
v0x12be5bf20_0 .net "e1", 1 0, L_0x12bec4fb0;  1 drivers
v0x12be5bfb0_0 .net "e2", 1 0, L_0x12becb820;  1 drivers
v0x12be5c040_0 .net "e_o", 1 0, L_0x12bed61e0;  1 drivers
v0x12be5c0d0_0 .net "exp_diff", 3 0, L_0x12becdbc0;  1 drivers
v0x12be5c160_0 .net "in1", 15 0, L_0x12beda6a0;  1 drivers
v0x12be5c200_0 .net "in1_gt_in2", 0 0, L_0x12becbfc0;  1 drivers
v0x12be5c2a0_0 .net "in2", 15 0, L_0x12be61d80;  1 drivers
v0x12be5c350_0 .net "inf", 0 0, L_0x12bebe290;  alias, 1 drivers
v0x12be5c3f0_0 .net "inf1", 0 0, L_0x12bebd950;  1 drivers
v0x12be5c490_0 .net "inf2", 0 0, L_0x12bebdbd0;  1 drivers
v0x12be5c530_0 .net "le", 1 0, L_0x12becc7c0;  1 drivers
v0x12be5c5e0_0 .net "le_o", 7 0, L_0x12bed6370;  1 drivers
v0x12be5c6a0_0 .net "le_o_tmp", 7 0, L_0x12bed5f40;  1 drivers
v0x12be5c730_0 .net "left_shift", 3 0, L_0x12bed4620;  1 drivers
v0x12be5c7d0_0 .net "lm", 14 0, L_0x12beccad0;  1 drivers
v0x12be5c880_0 .net "lr", 3 0, L_0x12becc500;  1 drivers
v0x12be5c940_0 .net "lr_N", 4 0, L_0x12beccf30;  1 drivers
v0x12be5c9f0_0 .net "lrc", 0 0, L_0x12becc310;  1 drivers
v0x12be5caa0_0 .net "ls", 0 0, L_0x12becbf10;  1 drivers
v0x12be5cb30_0 .net "m1", 14 0, L_0x12becba70;  1 drivers
v0x12be5cbd0_0 .net "m2", 14 0, L_0x12becbb90;  1 drivers
v0x12be5cc80_0 .net "mant1", 13 0, L_0x12bec50e0;  1 drivers
v0x12be5cd40_0 .net "mant2", 13 0, L_0x12becb950;  1 drivers
v0x12be5cdf0_0 .net "mant_ovf", 1 0, L_0x12becf7e0;  1 drivers
v0x12be5ce90_0 .net "op", 0 0, L_0x12becc160;  1 drivers
v0x12be5cf40_0 .net "out", 15 0, L_0x12bed9c70;  alias, 1 drivers
v0x12be5cfe0_0 .net "r_o", 3 0, L_0x12bed7210;  1 drivers
v0x12be5d0c0_0 .net "rc1", 0 0, L_0x12bebea10;  1 drivers
v0x12be5d150_0 .net "rc2", 0 0, L_0x12bec5270;  1 drivers
v0x12be5d200_0 .net "regime1", 3 0, L_0x12bec3be0;  1 drivers
v0x12be5d2b0_0 .net "regime2", 3 0, L_0x12beca400;  1 drivers
v0x12be5d360_0 .net "rnd_ulp", 15 0, L_0x12bed8d60;  1 drivers
v0x12be5d410_0 .net "s1", 0 0, L_0x12bebd330;  1 drivers
v0x12be5d4a0_0 .net "s2", 0 0, L_0x12bebd3d0;  1 drivers
v0x12be5d530_0 .net "se", 1 0, L_0x12becc5a0;  1 drivers
v0x12be5d5e0_0 .net "sm", 14 0, L_0x12becc860;  1 drivers
v0x12be5d690_0 .net "sr", 3 0, L_0x12becc3b0;  1 drivers
v0x12be5d750_0 .net "sr_N", 4 0, L_0x12becd3d0;  1 drivers
v0x12be5d800_0 .net "src", 0 0, L_0x12becc060;  1 drivers
v0x12be5d8b0_0 .net "start", 0 0, v0x12be5f080_0;  alias, 1 drivers
v0x12be5d940_0 .net "start0", 0 0, L_0x12bebd240;  1 drivers
v0x12be5d9d0_0 .net "tmp1_o", 50 0, L_0x12bed8380;  1 drivers
v0x12be5da90_0 .net "tmp1_oN", 15 0, L_0x12bed97d0;  1 drivers
v0x12be5db30_0 .net "tmp1_o_rnd", 15 0, L_0x12bed9a50;  1 drivers
v0x12be5dbe0_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x12bed9330;  1 drivers
v0x12be5dcc0_0 .net "tmp_o", 34 0, L_0x12bebd0a0;  1 drivers
v0x12be5dd70_0 .net "ulp", 0 0, L_0x12bed8e70;  1 drivers
v0x12be5de10_0 .net "xin1", 15 0, L_0x12bebe5d0;  1 drivers
v0x12be5deb0_0 .net "xin2", 15 0, L_0x12bebe830;  1 drivers
v0x12be5df60_0 .net "zero", 0 0, L_0x12bebe340;  alias, 1 drivers
v0x12be5dff0_0 .net "zero1", 0 0, L_0x12bebdea0;  1 drivers
v0x12be5e090_0 .net "zero2", 0 0, L_0x12bebe190;  1 drivers
v0x12be5e130_0 .net "zero_tmp1", 0 0, L_0x12bebd510;  1 drivers
v0x12be5e1d0_0 .net "zero_tmp2", 0 0, L_0x12bebd710;  1 drivers
L_0x12bebca20 .part L_0x12bed6370, 6, 1;
L_0x12bebcda0 .part L_0x12bed6370, 6, 1;
L_0x12bebcce0 .part L_0x12bed5970, 0, 15;
L_0x12bebd330 .part L_0x12beda6a0, 15, 1;
L_0x12bebd3d0 .part L_0x12be61d80, 15, 1;
L_0x12bebd470 .part L_0x12beda6a0, 0, 15;
L_0x12bebd510 .reduce/or L_0x12bebd470;
L_0x12bebd630 .part L_0x12be61d80, 0, 15;
L_0x12bebd710 .reduce/or L_0x12bebd630;
L_0x12bebd840 .part L_0x12beda6a0, 15, 1;
L_0x12bebda40 .part L_0x12be61d80, 15, 1;
L_0x12bebdd10 .part L_0x12beda6a0, 15, 1;
L_0x12bebdf90 .part L_0x12be61d80, 15, 1;
L_0x12bebe4d0 .arith/sub 16, L_0x130043fa0, L_0x12beda6a0;
L_0x12bebe5d0 .functor MUXZ 16, L_0x12beda6a0, L_0x12bebe4d0, L_0x12bebd330, C4<>;
L_0x12bebe730 .arith/sub 16, L_0x130043fe8, L_0x12be61d80;
L_0x12bebe830 .functor MUXZ 16, L_0x12be61d80, L_0x12bebe730, L_0x12bebd3d0, C4<>;
L_0x12becba70 .concat [ 14 1 0 0], L_0x12bec50e0, L_0x12bebd510;
L_0x12becbb90 .concat [ 14 1 0 0], L_0x12becb950, L_0x12bebd710;
L_0x12becbd50 .part L_0x12bebe5d0, 0, 15;
L_0x12becbdf0 .part L_0x12bebe830, 0, 15;
L_0x12becbcb0 .cmp/ge 15, L_0x12becbd50, L_0x12becbdf0;
L_0x12becbfc0 .functor MUXZ 1, L_0x130044858, L_0x130044810, L_0x12becbcb0, C4<>;
L_0x12becbf10 .functor MUXZ 1, L_0x12bebd3d0, L_0x12bebd330, L_0x12becbfc0, C4<>;
L_0x12becc310 .functor MUXZ 1, L_0x12bec5270, L_0x12bebea10, L_0x12becbfc0, C4<>;
L_0x12becc060 .functor MUXZ 1, L_0x12bebea10, L_0x12bec5270, L_0x12becbfc0, C4<>;
L_0x12becc500 .functor MUXZ 4, L_0x12beca400, L_0x12bec3be0, L_0x12becbfc0, C4<>;
L_0x12becc3b0 .functor MUXZ 4, L_0x12bec3be0, L_0x12beca400, L_0x12becbfc0, C4<>;
L_0x12becc7c0 .functor MUXZ 2, L_0x12becb820, L_0x12bec4fb0, L_0x12becbfc0, C4<>;
L_0x12becc5a0 .functor MUXZ 2, L_0x12bec4fb0, L_0x12becb820, L_0x12becbfc0, C4<>;
L_0x12beccad0 .functor MUXZ 15, L_0x12becbb90, L_0x12becba70, L_0x12becbfc0, C4<>;
L_0x12becc860 .functor MUXZ 15, L_0x12becba70, L_0x12becbb90, L_0x12becbfc0, C4<>;
L_0x12becd870 .concat [ 2 5 0 0], L_0x12becc7c0, L_0x12beccf30;
L_0x12beccb70 .concat [ 2 5 0 0], L_0x12becc5a0, L_0x12becd3d0;
L_0x12becdaa0 .part L_0x12becd770, 4, 3;
L_0x12becd950 .reduce/or L_0x12becdaa0;
L_0x12becdce0 .part L_0x12becd770, 0, 4;
L_0x12becdbc0 .functor MUXZ 4, L_0x12becdce0, L_0x130044ae0, L_0x12becd950, C4<>;
L_0x12becf7e0 .part L_0x12becf600, 15, 2;
L_0x12becdd80 .part L_0x12becf600, 16, 1;
L_0x12becf9c0 .part L_0x12becf600, 15, 1;
L_0x12becf8f0 .part L_0x12becf600, 0, 15;
L_0x12becfbb0 .concat [ 15 1 0 0], L_0x12becf8f0, L_0x12becf880;
L_0x12bed5830 .part L_0x12becf600, 1, 16;
L_0x12bed58d0 .part L_0x12bed5740, 15, 1;
L_0x12becfc50 .part L_0x12bed5740, 0, 15;
L_0x12bed5ae0 .concat [ 1 15 0 0], L_0x130045080, L_0x12becfc50;
L_0x12bed5970 .functor MUXZ 16, L_0x12bed5ae0, L_0x12bed5740, L_0x12bed58d0, C4<>;
L_0x12bed60c0 .concat [ 2 5 0 0], L_0x12becc7c0, L_0x12beccf30;
L_0x12bed5b80 .concat [ 4 3 0 0], L_0x12bed4620, L_0x130045158;
L_0x12bed64f0 .part L_0x12becf7e0, 1, 1;
L_0x12bed72f0 .part L_0x12bed6370, 0, 7;
L_0x12bed8470 .concat [ 16 35 0 0], L_0x130045398, L_0x12bebd0a0;
L_0x12bed65d0 .part L_0x12bed8380, 20, 1;
L_0x12bed6670 .part L_0x12bed8380, 19, 1;
L_0x12bed8590 .part L_0x12bed8380, 18, 1;
L_0x12bed8630 .part L_0x12bed8380, 0, 18;
L_0x12bed8990 .reduce/or L_0x12bed8630;
L_0x12bed8d60 .concat [ 1 15 0 0], L_0x12bed8e70, L_0x1300453e0;
L_0x12bed9430 .part L_0x12bed8380, 19, 16;
L_0x12bed9510 .concat [ 4 28 0 0], L_0x12bed7210, L_0x1300454b8;
L_0x12bed90d0 .cmp/gt 32, L_0x130045500, L_0x12bed9510;
L_0x12bed9170 .part L_0x12bed9330, 0, 16;
L_0x12bed98b0 .part L_0x12bed8380, 19, 16;
L_0x12bed9a50 .functor MUXZ 16, L_0x12bed98b0, L_0x12bed9170, L_0x12bed90d0, C4<>;
L_0x12bed96b0 .arith/sub 16, L_0x130045548, L_0x12bed9a50;
L_0x12bed97d0 .functor MUXZ 16, L_0x12bed9a50, L_0x12bed96b0, L_0x12becbf10, C4<>;
L_0x12bed9dc0 .part L_0x12bed5970, 15, 1;
L_0x12beda040 .concat [ 15 1 0 0], L_0x130045590, L_0x12bebe290;
L_0x12bed9af0 .part L_0x12bed97d0, 1, 15;
L_0x12bed9b90 .concat [ 15 1 0 0], L_0x12bed9af0, L_0x12becbf10;
L_0x12bed9c70 .functor MUXZ 16, L_0x12bed9b90, L_0x12beda040, L_0x12bed9fd0, C4<>;
S_0x12be1c2a0 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12be1c050 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12be1c090 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x12bed5740 .functor BUFZ 16, L_0x12bed51a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x130045038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be1d580_0 .net *"_ivl_10", 0 0, L_0x130045038;  1 drivers
v0x12be1d640_0 .net *"_ivl_5", 0 0, L_0x12bed52c0;  1 drivers
v0x12be1d6f0_0 .net *"_ivl_6", 15 0, L_0x12bed5500;  1 drivers
v0x12be1d7b0_0 .net *"_ivl_8", 14 0, L_0x12bed5460;  1 drivers
v0x12be1d860_0 .net "a", 15 0, L_0x12bed5830;  1 drivers
v0x12be1d950_0 .net "b", 3 0, L_0x12bed4620;  alias, 1 drivers
v0x12be1da00_0 .net "c", 15 0, L_0x12bed5740;  alias, 1 drivers
v0x12be1dab0 .array "tmp", 0 3;
v0x12be1dab0_0 .net v0x12be1dab0 0, 15 0, L_0x12bed55a0; 1 drivers
v0x12be1dab0_1 .net v0x12be1dab0 1, 15 0, L_0x12bed49e0; 1 drivers
v0x12be1dab0_2 .net v0x12be1dab0 2, 15 0, L_0x12bed4de0; 1 drivers
v0x12be1dab0_3 .net v0x12be1dab0 3, 15 0, L_0x12bed51a0; 1 drivers
L_0x12bed47c0 .part L_0x12bed4620, 1, 1;
L_0x12bed4b40 .part L_0x12bed4620, 2, 1;
L_0x12bed4f00 .part L_0x12bed4620, 3, 1;
L_0x12bed52c0 .part L_0x12bed4620, 0, 1;
L_0x12bed5460 .part L_0x12bed5830, 0, 15;
L_0x12bed5500 .concat [ 1 15 0 0], L_0x130045038, L_0x12bed5460;
L_0x12bed55a0 .functor MUXZ 16, L_0x12bed5830, L_0x12bed5500, L_0x12bed52c0, C4<>;
S_0x12be1c620 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12be1c2a0;
 .timescale -9 -12;
P_0x12be1c800 .param/l "i" 1 4 296, +C4<01>;
v0x12be1c8a0_0 .net *"_ivl_1", 0 0, L_0x12bed47c0;  1 drivers
v0x12be1c930_0 .net *"_ivl_3", 15 0, L_0x12bed4900;  1 drivers
v0x12be1c9c0_0 .net *"_ivl_5", 13 0, L_0x12bed4860;  1 drivers
L_0x130044f60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be1ca50_0 .net *"_ivl_7", 1 0, L_0x130044f60;  1 drivers
L_0x12bed4860 .part L_0x12bed55a0, 0, 14;
L_0x12bed4900 .concat [ 2 14 0 0], L_0x130044f60, L_0x12bed4860;
L_0x12bed49e0 .functor MUXZ 16, L_0x12bed55a0, L_0x12bed4900, L_0x12bed47c0, C4<>;
S_0x12be1caf0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12be1c2a0;
 .timescale -9 -12;
P_0x12be1ccd0 .param/l "i" 1 4 296, +C4<010>;
v0x12be1cd60_0 .net *"_ivl_1", 0 0, L_0x12bed4b40;  1 drivers
v0x12be1ce10_0 .net *"_ivl_3", 15 0, L_0x12bed4cc0;  1 drivers
v0x12be1cec0_0 .net *"_ivl_5", 11 0, L_0x12bed4be0;  1 drivers
L_0x130044fa8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12be1cf80_0 .net *"_ivl_7", 3 0, L_0x130044fa8;  1 drivers
L_0x12bed4be0 .part L_0x12bed49e0, 0, 12;
L_0x12bed4cc0 .concat [ 4 12 0 0], L_0x130044fa8, L_0x12bed4be0;
L_0x12bed4de0 .functor MUXZ 16, L_0x12bed49e0, L_0x12bed4cc0, L_0x12bed4b40, C4<>;
S_0x12be1d030 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12be1c2a0;
 .timescale -9 -12;
P_0x12be1d220 .param/l "i" 1 4 296, +C4<011>;
v0x12be1d2b0_0 .net *"_ivl_1", 0 0, L_0x12bed4f00;  1 drivers
v0x12be1d360_0 .net *"_ivl_3", 15 0, L_0x12bed5080;  1 drivers
v0x12be1d410_0 .net *"_ivl_5", 7 0, L_0x12bed4fa0;  1 drivers
L_0x130044ff0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12be1d4d0_0 .net *"_ivl_7", 7 0, L_0x130044ff0;  1 drivers
L_0x12bed4fa0 .part L_0x12bed4de0, 0, 8;
L_0x12bed5080 .concat [ 8 8 0 0], L_0x130044ff0, L_0x12bed4fa0;
L_0x12bed51a0 .functor MUXZ 16, L_0x12bed4de0, L_0x12bed5080, L_0x12bed4f00, C4<>;
S_0x12be1dbe0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12be1ddb0 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x12be1ddf0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x12becef10 .functor BUFZ 16, L_0x12becea30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x130044c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be1ef10_0 .net *"_ivl_10", 0 0, L_0x130044c00;  1 drivers
v0x12be1efd0_0 .net *"_ivl_5", 0 0, L_0x12beceb50;  1 drivers
v0x12be1f080_0 .net *"_ivl_6", 15 0, L_0x12becec90;  1 drivers
v0x12be1f140_0 .net *"_ivl_8", 14 0, L_0x12becebf0;  1 drivers
v0x12be1f1f0_0 .net "a", 15 0, L_0x12bebc020;  alias, 1 drivers
v0x12be1f2e0_0 .net "b", 3 0, L_0x12becdeb0;  alias, 1 drivers
v0x12be1f390_0 .net "c", 15 0, L_0x12becef10;  alias, 1 drivers
v0x12be1f440 .array "tmp", 0 3;
v0x12be1f440_0 .net v0x12be1f440 0, 15 0, L_0x12beced70; 1 drivers
v0x12be1f440_1 .net v0x12be1f440 1, 15 0, L_0x12bece230; 1 drivers
v0x12be1f440_2 .net v0x12be1f440 2, 15 0, L_0x12bece670; 1 drivers
v0x12be1f440_3 .net v0x12be1f440 3, 15 0, L_0x12becea30; 1 drivers
L_0x12bece010 .part L_0x12becdeb0, 1, 1;
L_0x12bece390 .part L_0x12becdeb0, 2, 1;
L_0x12bece790 .part L_0x12becdeb0, 3, 1;
L_0x12beceb50 .part L_0x12becdeb0, 0, 1;
L_0x12becebf0 .part L_0x12bebc020, 1, 15;
L_0x12becec90 .concat [ 15 1 0 0], L_0x12becebf0, L_0x130044c00;
L_0x12beced70 .functor MUXZ 16, L_0x12bebc020, L_0x12becec90, L_0x12beceb50, C4<>;
S_0x12be1dfc0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12be1dbe0;
 .timescale -9 -12;
P_0x12be1e190 .param/l "i" 1 4 317, +C4<01>;
v0x12be1e230_0 .net *"_ivl_1", 0 0, L_0x12bece010;  1 drivers
v0x12be1e2c0_0 .net *"_ivl_3", 15 0, L_0x12bece150;  1 drivers
v0x12be1e350_0 .net *"_ivl_5", 13 0, L_0x12bece0b0;  1 drivers
L_0x130044b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be1e3e0_0 .net *"_ivl_7", 1 0, L_0x130044b28;  1 drivers
L_0x12bece0b0 .part L_0x12beced70, 2, 14;
L_0x12bece150 .concat [ 14 2 0 0], L_0x12bece0b0, L_0x130044b28;
L_0x12bece230 .functor MUXZ 16, L_0x12beced70, L_0x12bece150, L_0x12bece010, C4<>;
S_0x12be1e480 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12be1dbe0;
 .timescale -9 -12;
P_0x12be1e660 .param/l "i" 1 4 317, +C4<010>;
v0x12be1e6f0_0 .net *"_ivl_1", 0 0, L_0x12bece390;  1 drivers
v0x12be1e7a0_0 .net *"_ivl_3", 15 0, L_0x12bece550;  1 drivers
v0x12be1e850_0 .net *"_ivl_5", 11 0, L_0x12bece4b0;  1 drivers
L_0x130044b70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12be1e910_0 .net *"_ivl_7", 3 0, L_0x130044b70;  1 drivers
L_0x12bece4b0 .part L_0x12bece230, 4, 12;
L_0x12bece550 .concat [ 12 4 0 0], L_0x12bece4b0, L_0x130044b70;
L_0x12bece670 .functor MUXZ 16, L_0x12bece230, L_0x12bece550, L_0x12bece390, C4<>;
S_0x12be1e9c0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12be1dbe0;
 .timescale -9 -12;
P_0x12be1ebb0 .param/l "i" 1 4 317, +C4<011>;
v0x12be1ec40_0 .net *"_ivl_1", 0 0, L_0x12bece790;  1 drivers
v0x12be1ecf0_0 .net *"_ivl_3", 15 0, L_0x12bece910;  1 drivers
v0x12be1eda0_0 .net *"_ivl_5", 7 0, L_0x12bece830;  1 drivers
L_0x130044bb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12be1ee60_0 .net *"_ivl_7", 7 0, L_0x130044bb8;  1 drivers
L_0x12bece830 .part L_0x12bece670, 8, 8;
L_0x12bece910 .concat [ 8 8 0 0], L_0x12bece830, L_0x130044bb8;
L_0x12becea30 .functor MUXZ 16, L_0x12bece670, L_0x12bece910, L_0x12bece790, C4<>;
S_0x12be1f570 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x12be1f730 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x12be1f770 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x12bed8380 .functor BUFZ 51, L_0x12bed7df0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x130045350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be208e0_0 .net *"_ivl_10", 0 0, L_0x130045350;  1 drivers
v0x12be209a0_0 .net *"_ivl_5", 0 0, L_0x12bed7f10;  1 drivers
v0x12be20a50_0 .net *"_ivl_6", 50 0, L_0x12bed8080;  1 drivers
v0x12be20b10_0 .net *"_ivl_8", 49 0, L_0x12bed7fb0;  1 drivers
v0x12be20bc0_0 .net "a", 50 0, L_0x12bed8470;  1 drivers
v0x12be20cb0_0 .net "b", 3 0, L_0x12bed7210;  alias, 1 drivers
v0x12be20d60_0 .net "c", 50 0, L_0x12bed8380;  alias, 1 drivers
v0x12be20e10 .array "tmp", 0 3;
v0x12be20e10_0 .net v0x12be20e10 0, 50 0, L_0x12bed81e0; 1 drivers
v0x12be20e10_1 .net v0x12be20e10 1, 50 0, L_0x12bed7630; 1 drivers
v0x12be20e10_2 .net v0x12be20e10 2, 50 0, L_0x12bed7a30; 1 drivers
v0x12be20e10_3 .net v0x12be20e10 3, 50 0, L_0x12bed7df0; 1 drivers
L_0x12bed7390 .part L_0x12bed7210, 1, 1;
L_0x12bed7790 .part L_0x12bed7210, 2, 1;
L_0x12bed7b50 .part L_0x12bed7210, 3, 1;
L_0x12bed7f10 .part L_0x12bed7210, 0, 1;
L_0x12bed7fb0 .part L_0x12bed8470, 1, 50;
L_0x12bed8080 .concat [ 50 1 0 0], L_0x12bed7fb0, L_0x130045350;
L_0x12bed81e0 .functor MUXZ 51, L_0x12bed8470, L_0x12bed8080, L_0x12bed7f10, C4<>;
S_0x12be1f9a0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12be1f570;
 .timescale -9 -12;
P_0x12be1fb60 .param/l "i" 1 4 317, +C4<01>;
v0x12be1fc00_0 .net *"_ivl_1", 0 0, L_0x12bed7390;  1 drivers
v0x12be1fc90_0 .net *"_ivl_3", 50 0, L_0x12bed7550;  1 drivers
v0x12be1fd20_0 .net *"_ivl_5", 48 0, L_0x12bed74b0;  1 drivers
L_0x130045278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be1fdb0_0 .net *"_ivl_7", 1 0, L_0x130045278;  1 drivers
L_0x12bed74b0 .part L_0x12bed81e0, 2, 49;
L_0x12bed7550 .concat [ 49 2 0 0], L_0x12bed74b0, L_0x130045278;
L_0x12bed7630 .functor MUXZ 51, L_0x12bed81e0, L_0x12bed7550, L_0x12bed7390, C4<>;
S_0x12be1fe50 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12be1f570;
 .timescale -9 -12;
P_0x12be20030 .param/l "i" 1 4 317, +C4<010>;
v0x12be200c0_0 .net *"_ivl_1", 0 0, L_0x12bed7790;  1 drivers
v0x12be20170_0 .net *"_ivl_3", 50 0, L_0x12bed7910;  1 drivers
v0x12be20220_0 .net *"_ivl_5", 46 0, L_0x12bed7830;  1 drivers
L_0x1300452c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12be202e0_0 .net *"_ivl_7", 3 0, L_0x1300452c0;  1 drivers
L_0x12bed7830 .part L_0x12bed7630, 4, 47;
L_0x12bed7910 .concat [ 47 4 0 0], L_0x12bed7830, L_0x1300452c0;
L_0x12bed7a30 .functor MUXZ 51, L_0x12bed7630, L_0x12bed7910, L_0x12bed7790, C4<>;
S_0x12be20390 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12be1f570;
 .timescale -9 -12;
P_0x12be20580 .param/l "i" 1 4 317, +C4<011>;
v0x12be20610_0 .net *"_ivl_1", 0 0, L_0x12bed7b50;  1 drivers
v0x12be206c0_0 .net *"_ivl_3", 50 0, L_0x12bed7cd0;  1 drivers
v0x12be20770_0 .net *"_ivl_5", 42 0, L_0x12bed7bf0;  1 drivers
L_0x130045308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12be20830_0 .net *"_ivl_7", 7 0, L_0x130045308;  1 drivers
L_0x12bed7bf0 .part L_0x12bed7a30, 8, 43;
L_0x12bed7cd0 .concat [ 43 8 0 0], L_0x12bed7bf0, L_0x130045308;
L_0x12bed7df0 .functor MUXZ 51, L_0x12bed7a30, L_0x12bed7cd0, L_0x12bed7b50, C4<>;
S_0x12be20f40 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x12be1bdd0;
 .timescale -9 -12;
L_0x130043ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be21100_0 .net/2u *"_ivl_0", 0 0, L_0x130043ec8;  1 drivers
L_0x12bebc020 .concat [ 1 15 0 0], L_0x130043ec8, L_0x12becc860;
S_0x12be211c0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x12be1bdd0;
 .timescale -9 -12;
L_0x130043f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be213c0_0 .net/2u *"_ivl_0", 0 0, L_0x130043f10;  1 drivers
L_0x12bebc900 .concat [ 1 15 0 0], L_0x130043f10, L_0x12beccad0;
S_0x12be21460 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x12be1bdd0;
 .timescale -9 -12;
L_0x12bebcb00 .functor NOT 1, L_0x12bebca20, C4<0>, C4<0>, C4<0>;
v0x12be21620_0 .net *"_ivl_0", 0 0, L_0x12bebca20;  1 drivers
v0x12be216e0_0 .net *"_ivl_1", 0 0, L_0x12bebcb00;  1 drivers
v0x12be21780_0 .net *"_ivl_3", 15 0, L_0x12bebcbb0;  1 drivers
v0x12be21830_0 .net *"_ivl_5", 0 0, L_0x12bebcda0;  1 drivers
v0x12be218e0_0 .net *"_ivl_6", 14 0, L_0x12bebcce0;  1 drivers
L_0x130043f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be219d0_0 .net/2u *"_ivl_7", 0 0, L_0x130043f58;  1 drivers
LS_0x12bebcbb0_0_0 .concat [ 1 1 1 1], L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00;
LS_0x12bebcbb0_0_4 .concat [ 1 1 1 1], L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00;
LS_0x12bebcbb0_0_8 .concat [ 1 1 1 1], L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00;
LS_0x12bebcbb0_0_12 .concat [ 1 1 1 1], L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00, L_0x12bebcb00;
L_0x12bebcbb0 .concat [ 4 4 4 4], LS_0x12bebcbb0_0_0, LS_0x12bebcbb0_0_4, LS_0x12bebcbb0_0_8, LS_0x12bebcbb0_0_12;
LS_0x12bebd0a0_0_0 .concat [ 1 15 2 1], L_0x130043f58, L_0x12bebcce0, L_0x12bed61e0, L_0x12bebcda0;
LS_0x12bebd0a0_0_4 .concat [ 16 0 0 0], L_0x12bebcbb0;
L_0x12bebd0a0 .concat [ 19 16 0 0], LS_0x12bebd0a0_0_0, LS_0x12bebd0a0_0_4;
S_0x12be21a80 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12be21c40 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12be21c80 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12be2f6a0_0 .net "in", 15 0, L_0x12becfbb0;  alias, 1 drivers
v0x12be2f770_0 .net "out", 3 0, L_0x12bed4620;  alias, 1 drivers
v0x12be2f840_0 .net "vld", 0 0, L_0x12bed4370;  1 drivers
S_0x12be21e20 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12be21a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be21d00 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12be21d40 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12be2f120_0 .net "in", 15 0, L_0x12becfbb0;  alias, 1 drivers
v0x12be2f1e0_0 .net "out", 3 0, L_0x12bed4620;  alias, 1 drivers
v0x12be2f2a0_0 .net "vld", 0 0, L_0x12bed4370;  alias, 1 drivers
L_0x12bed1f40 .part L_0x12becfbb0, 0, 8;
L_0x12bed42d0 .part L_0x12becfbb0, 8, 8;
S_0x12be221a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be21e20;
 .timescale -9 -12;
L_0x12bed4370 .functor OR 1, L_0x12bed1b30, L_0x12bed3ec0, C4<0>, C4<0>;
L_0x130044f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be2e920_0 .net/2u *"_ivl_4", 0 0, L_0x130044f18;  1 drivers
v0x12be2e9e0_0 .net *"_ivl_6", 3 0, L_0x12bed4420;  1 drivers
v0x12be2ea80_0 .net *"_ivl_8", 3 0, L_0x12bed4500;  1 drivers
v0x12be2eb30_0 .net "out_h", 2 0, L_0x12bed4170;  1 drivers
v0x12be2ebf0_0 .net "out_l", 2 0, L_0x12bed1de0;  1 drivers
v0x12be2ecc0_0 .net "out_vh", 0 0, L_0x12bed3ec0;  1 drivers
v0x12be2ed70_0 .net "out_vl", 0 0, L_0x12bed1b30;  1 drivers
L_0x12bed4420 .concat [ 3 1 0 0], L_0x12bed4170, L_0x130044f18;
L_0x12bed4500 .concat [ 3 1 0 0], L_0x12bed1de0, L_0x12bed1b30;
L_0x12bed4620 .functor MUXZ 4, L_0x12bed4500, L_0x12bed4420, L_0x12bed3ec0, C4<>;
S_0x12be22370 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be221a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be22030 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be22070 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be283b0_0 .net "in", 7 0, L_0x12bed42d0;  1 drivers
v0x12be28470_0 .net "out", 2 0, L_0x12bed4170;  alias, 1 drivers
v0x12be28520_0 .net "vld", 0 0, L_0x12bed3ec0;  alias, 1 drivers
L_0x12bed2eb0 .part L_0x12bed42d0, 0, 4;
L_0x12bed3de0 .part L_0x12bed42d0, 4, 4;
S_0x12be226f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be22370;
 .timescale -9 -12;
L_0x12bed3ec0 .functor OR 1, L_0x12bed2aa0, L_0x12bed39d0, C4<0>, C4<0>;
L_0x130044ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be27bb0_0 .net/2u *"_ivl_4", 0 0, L_0x130044ed0;  1 drivers
v0x12be27c70_0 .net *"_ivl_6", 2 0, L_0x12bed3f70;  1 drivers
v0x12be27d10_0 .net *"_ivl_8", 2 0, L_0x12bed4050;  1 drivers
v0x12be27dc0_0 .net "out_h", 1 0, L_0x12bed3c80;  1 drivers
v0x12be27e80_0 .net "out_l", 1 0, L_0x12bed2d50;  1 drivers
v0x12be27f50_0 .net "out_vh", 0 0, L_0x12bed39d0;  1 drivers
v0x12be28000_0 .net "out_vl", 0 0, L_0x12bed2aa0;  1 drivers
L_0x12bed3f70 .concat [ 2 1 0 0], L_0x12bed3c80, L_0x130044ed0;
L_0x12bed4050 .concat [ 2 1 0 0], L_0x12bed2d50, L_0x12bed2aa0;
L_0x12bed4170 .functor MUXZ 3, L_0x12bed4050, L_0x12bed3f70, L_0x12bed39d0, C4<>;
S_0x12be228c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be226f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be22580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be225c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be24fa0_0 .net "in", 3 0, L_0x12bed3de0;  1 drivers
v0x12be25060_0 .net "out", 1 0, L_0x12bed3c80;  alias, 1 drivers
v0x12be25110_0 .net "vld", 0 0, L_0x12bed39d0;  alias, 1 drivers
L_0x12bed3390 .part L_0x12bed3de0, 0, 2;
L_0x12bed38b0 .part L_0x12bed3de0, 2, 2;
S_0x12be22c40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be228c0;
 .timescale -9 -12;
L_0x12bed39d0 .functor OR 1, L_0x12bed2f50, L_0x12bed34b0, C4<0>, C4<0>;
L_0x130044e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be247a0_0 .net/2u *"_ivl_4", 0 0, L_0x130044e88;  1 drivers
v0x12be24860_0 .net *"_ivl_6", 1 0, L_0x12bed3a80;  1 drivers
v0x12be24900_0 .net *"_ivl_8", 1 0, L_0x12bed3b60;  1 drivers
v0x12be249b0_0 .net "out_h", 0 0, L_0x12bed3780;  1 drivers
v0x12be24a70_0 .net "out_l", 0 0, L_0x12bed3260;  1 drivers
v0x12be24b40_0 .net "out_vh", 0 0, L_0x12bed34b0;  1 drivers
v0x12be24bf0_0 .net "out_vl", 0 0, L_0x12bed2f50;  1 drivers
L_0x12bed3a80 .concat [ 1 1 0 0], L_0x12bed3780, L_0x130044e88;
L_0x12bed3b60 .concat [ 1 1 0 0], L_0x12bed3260, L_0x12bed2f50;
L_0x12bed3c80 .functor MUXZ 2, L_0x12bed3b60, L_0x12bed3a80, L_0x12bed34b0, C4<>;
S_0x12be22e10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be22c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be22ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be22b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be23840_0 .net "in", 1 0, L_0x12bed38b0;  1 drivers
v0x12be23900_0 .net "out", 0 0, L_0x12bed3780;  alias, 1 drivers
v0x12be239b0_0 .net "vld", 0 0, L_0x12bed34b0;  alias, 1 drivers
L_0x12bed3550 .part L_0x12bed38b0, 1, 1;
L_0x12bed36e0 .part L_0x12bed38b0, 0, 1;
S_0x12be23190 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be22e10;
 .timescale -9 -12;
L_0x12bed3630 .functor NOT 1, L_0x12bed3550, C4<0>, C4<0>, C4<0>;
L_0x12bed3780 .functor AND 1, L_0x12bed3630, L_0x12bed36e0, C4<1>, C4<1>;
v0x12be23360_0 .net *"_ivl_2", 0 0, L_0x12bed3550;  1 drivers
v0x12be23420_0 .net *"_ivl_3", 0 0, L_0x12bed3630;  1 drivers
v0x12be234c0_0 .net *"_ivl_5", 0 0, L_0x12bed36e0;  1 drivers
L_0x12bed34b0 .reduce/or L_0x12bed38b0;
S_0x12be23550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be22e10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be23550
v0x12be237a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be237a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be237a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_203.426 ;
    %load/vec4 v0x12be237a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_203.427, 5;
    %load/vec4 v0x12be237a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be237a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_203.426;
T_203.427 ;
    %end;
S_0x12be23ab0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be22c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be23c80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be23cc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be24530_0 .net "in", 1 0, L_0x12bed3390;  1 drivers
v0x12be245f0_0 .net "out", 0 0, L_0x12bed3260;  alias, 1 drivers
v0x12be246a0_0 .net "vld", 0 0, L_0x12bed2f50;  alias, 1 drivers
L_0x12bed3030 .part L_0x12bed3390, 1, 1;
L_0x12bed31c0 .part L_0x12bed3390, 0, 1;
S_0x12be23e90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be23ab0;
 .timescale -9 -12;
L_0x12bed3110 .functor NOT 1, L_0x12bed3030, C4<0>, C4<0>, C4<0>;
L_0x12bed3260 .functor AND 1, L_0x12bed3110, L_0x12bed31c0, C4<1>, C4<1>;
v0x12be24050_0 .net *"_ivl_2", 0 0, L_0x12bed3030;  1 drivers
v0x12be24110_0 .net *"_ivl_3", 0 0, L_0x12bed3110;  1 drivers
v0x12be241b0_0 .net *"_ivl_5", 0 0, L_0x12bed31c0;  1 drivers
L_0x12bed2f50 .reduce/or L_0x12bed3390;
S_0x12be24240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be23ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be24240
v0x12be24490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be24490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be24490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_204.428 ;
    %load/vec4 v0x12be24490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_204.429, 5;
    %load/vec4 v0x12be24490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be24490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_204.428;
T_204.429 ;
    %end;
S_0x12be24ca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be228c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be24ca0
v0x12be24ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be24ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be24ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_205.430 ;
    %load/vec4 v0x12be24ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_205.431, 5;
    %load/vec4 v0x12be24ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be24ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_205.430;
T_205.431 ;
    %end;
S_0x12be25210 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be226f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be253e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be25420 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be27940_0 .net "in", 3 0, L_0x12bed2eb0;  1 drivers
v0x12be27a00_0 .net "out", 1 0, L_0x12bed2d50;  alias, 1 drivers
v0x12be27ab0_0 .net "vld", 0 0, L_0x12bed2aa0;  alias, 1 drivers
L_0x12bed2460 .part L_0x12bed2eb0, 0, 2;
L_0x12bed2980 .part L_0x12bed2eb0, 2, 2;
S_0x12be255f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be25210;
 .timescale -9 -12;
L_0x12bed2aa0 .functor OR 1, L_0x12bed2060, L_0x12bed2580, C4<0>, C4<0>;
L_0x130044e40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be27140_0 .net/2u *"_ivl_4", 0 0, L_0x130044e40;  1 drivers
v0x12be27200_0 .net *"_ivl_6", 1 0, L_0x12bed2b50;  1 drivers
v0x12be272a0_0 .net *"_ivl_8", 1 0, L_0x12bed2c30;  1 drivers
v0x12be27350_0 .net "out_h", 0 0, L_0x12bed2850;  1 drivers
v0x12be27410_0 .net "out_l", 0 0, L_0x12bed2330;  1 drivers
v0x12be274e0_0 .net "out_vh", 0 0, L_0x12bed2580;  1 drivers
v0x12be27590_0 .net "out_vl", 0 0, L_0x12bed2060;  1 drivers
L_0x12bed2b50 .concat [ 1 1 0 0], L_0x12bed2850, L_0x130044e40;
L_0x12bed2c30 .concat [ 1 1 0 0], L_0x12bed2330, L_0x12bed2060;
L_0x12bed2d50 .functor MUXZ 2, L_0x12bed2c30, L_0x12bed2b50, L_0x12bed2580, C4<>;
S_0x12be257b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be255f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be254a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be254e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be261e0_0 .net "in", 1 0, L_0x12bed2980;  1 drivers
v0x12be262a0_0 .net "out", 0 0, L_0x12bed2850;  alias, 1 drivers
v0x12be26350_0 .net "vld", 0 0, L_0x12bed2580;  alias, 1 drivers
L_0x12bed2620 .part L_0x12bed2980, 1, 1;
L_0x12bed27b0 .part L_0x12bed2980, 0, 1;
S_0x12be25b30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be257b0;
 .timescale -9 -12;
L_0x12bed2700 .functor NOT 1, L_0x12bed2620, C4<0>, C4<0>, C4<0>;
L_0x12bed2850 .functor AND 1, L_0x12bed2700, L_0x12bed27b0, C4<1>, C4<1>;
v0x12be25d00_0 .net *"_ivl_2", 0 0, L_0x12bed2620;  1 drivers
v0x12be25dc0_0 .net *"_ivl_3", 0 0, L_0x12bed2700;  1 drivers
v0x12be25e60_0 .net *"_ivl_5", 0 0, L_0x12bed27b0;  1 drivers
L_0x12bed2580 .reduce/or L_0x12bed2980;
S_0x12be25ef0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be257b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be25ef0
v0x12be26140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be26140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be26140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_206.432 ;
    %load/vec4 v0x12be26140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_206.433, 5;
    %load/vec4 v0x12be26140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be26140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_206.432;
T_206.433 ;
    %end;
S_0x12be26450 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be255f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be26620 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be26660 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be26ed0_0 .net "in", 1 0, L_0x12bed2460;  1 drivers
v0x12be26f90_0 .net "out", 0 0, L_0x12bed2330;  alias, 1 drivers
v0x12be27040_0 .net "vld", 0 0, L_0x12bed2060;  alias, 1 drivers
L_0x12bed2100 .part L_0x12bed2460, 1, 1;
L_0x12bed2290 .part L_0x12bed2460, 0, 1;
S_0x12be26830 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be26450;
 .timescale -9 -12;
L_0x12bed21e0 .functor NOT 1, L_0x12bed2100, C4<0>, C4<0>, C4<0>;
L_0x12bed2330 .functor AND 1, L_0x12bed21e0, L_0x12bed2290, C4<1>, C4<1>;
v0x12be269f0_0 .net *"_ivl_2", 0 0, L_0x12bed2100;  1 drivers
v0x12be26ab0_0 .net *"_ivl_3", 0 0, L_0x12bed21e0;  1 drivers
v0x12be26b50_0 .net *"_ivl_5", 0 0, L_0x12bed2290;  1 drivers
L_0x12bed2060 .reduce/or L_0x12bed2460;
S_0x12be26be0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be26450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be26be0
v0x12be26e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be26e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be26e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_207.434 ;
    %load/vec4 v0x12be26e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_207.435, 5;
    %load/vec4 v0x12be26e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be26e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_207.434;
T_207.435 ;
    %end;
S_0x12be27640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be25210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be27640
v0x12be27890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be27890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be27890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_208.436 ;
    %load/vec4 v0x12be27890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_208.437, 5;
    %load/vec4 v0x12be27890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be27890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_208.436;
T_208.437 ;
    %end;
S_0x12be280b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be22370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be280b0
v0x12be28300_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x12be28300_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be28300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_209.438 ;
    %load/vec4 v0x12be28300_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_209.439, 5;
    %load/vec4 v0x12be28300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be28300_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_209.438;
T_209.439 ;
    %end;
S_0x12be28620 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be221a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be287f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be28830 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be2e6b0_0 .net "in", 7 0, L_0x12bed1f40;  1 drivers
v0x12be2e770_0 .net "out", 2 0, L_0x12bed1de0;  alias, 1 drivers
v0x12be2e820_0 .net "vld", 0 0, L_0x12bed1b30;  alias, 1 drivers
L_0x12bed0b20 .part L_0x12bed1f40, 0, 4;
L_0x12bed1a50 .part L_0x12bed1f40, 4, 4;
S_0x12be28a00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be28620;
 .timescale -9 -12;
L_0x12bed1b30 .functor OR 1, L_0x12bed0710, L_0x12bed1640, C4<0>, C4<0>;
L_0x130044df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be2deb0_0 .net/2u *"_ivl_4", 0 0, L_0x130044df8;  1 drivers
v0x12be2df70_0 .net *"_ivl_6", 2 0, L_0x12bed1be0;  1 drivers
v0x12be2e010_0 .net *"_ivl_8", 2 0, L_0x12bed1cc0;  1 drivers
v0x12be2e0c0_0 .net "out_h", 1 0, L_0x12bed18f0;  1 drivers
v0x12be2e180_0 .net "out_l", 1 0, L_0x12bed09c0;  1 drivers
v0x12be2e250_0 .net "out_vh", 0 0, L_0x12bed1640;  1 drivers
v0x12be2e300_0 .net "out_vl", 0 0, L_0x12bed0710;  1 drivers
L_0x12bed1be0 .concat [ 2 1 0 0], L_0x12bed18f0, L_0x130044df8;
L_0x12bed1cc0 .concat [ 2 1 0 0], L_0x12bed09c0, L_0x12bed0710;
L_0x12bed1de0 .functor MUXZ 3, L_0x12bed1cc0, L_0x12bed1be0, L_0x12bed1640, C4<>;
S_0x12be28bc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be28a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be288b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be288f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be2b2a0_0 .net "in", 3 0, L_0x12bed1a50;  1 drivers
v0x12be2b360_0 .net "out", 1 0, L_0x12bed18f0;  alias, 1 drivers
v0x12be2b410_0 .net "vld", 0 0, L_0x12bed1640;  alias, 1 drivers
L_0x12bed1000 .part L_0x12bed1a50, 0, 2;
L_0x12bed1520 .part L_0x12bed1a50, 2, 2;
S_0x12be28f40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be28bc0;
 .timescale -9 -12;
L_0x12bed1640 .functor OR 1, L_0x12bed0bc0, L_0x12bed1120, C4<0>, C4<0>;
L_0x130044db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be2aaa0_0 .net/2u *"_ivl_4", 0 0, L_0x130044db0;  1 drivers
v0x12be2ab60_0 .net *"_ivl_6", 1 0, L_0x12bed16f0;  1 drivers
v0x12be2ac00_0 .net *"_ivl_8", 1 0, L_0x12bed17d0;  1 drivers
v0x12be2acb0_0 .net "out_h", 0 0, L_0x12bed13f0;  1 drivers
v0x12be2ad70_0 .net "out_l", 0 0, L_0x12bed0ed0;  1 drivers
v0x12be2ae40_0 .net "out_vh", 0 0, L_0x12bed1120;  1 drivers
v0x12be2aef0_0 .net "out_vl", 0 0, L_0x12bed0bc0;  1 drivers
L_0x12bed16f0 .concat [ 1 1 0 0], L_0x12bed13f0, L_0x130044db0;
L_0x12bed17d0 .concat [ 1 1 0 0], L_0x12bed0ed0, L_0x12bed0bc0;
L_0x12bed18f0 .functor MUXZ 2, L_0x12bed17d0, L_0x12bed16f0, L_0x12bed1120, C4<>;
S_0x12be29110 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be28f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be28dd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be28e10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be29b40_0 .net "in", 1 0, L_0x12bed1520;  1 drivers
v0x12be29c00_0 .net "out", 0 0, L_0x12bed13f0;  alias, 1 drivers
v0x12be29cb0_0 .net "vld", 0 0, L_0x12bed1120;  alias, 1 drivers
L_0x12bed11c0 .part L_0x12bed1520, 1, 1;
L_0x12bed1350 .part L_0x12bed1520, 0, 1;
S_0x12be29490 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be29110;
 .timescale -9 -12;
L_0x12bed12a0 .functor NOT 1, L_0x12bed11c0, C4<0>, C4<0>, C4<0>;
L_0x12bed13f0 .functor AND 1, L_0x12bed12a0, L_0x12bed1350, C4<1>, C4<1>;
v0x12be29660_0 .net *"_ivl_2", 0 0, L_0x12bed11c0;  1 drivers
v0x12be29720_0 .net *"_ivl_3", 0 0, L_0x12bed12a0;  1 drivers
v0x12be297c0_0 .net *"_ivl_5", 0 0, L_0x12bed1350;  1 drivers
L_0x12bed1120 .reduce/or L_0x12bed1520;
S_0x12be29850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be29110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be29850
v0x12be29aa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be29aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be29aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_210.440 ;
    %load/vec4 v0x12be29aa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_210.441, 5;
    %load/vec4 v0x12be29aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be29aa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_210.440;
T_210.441 ;
    %end;
S_0x12be29db0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be28f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be29f80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be29fc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be2a830_0 .net "in", 1 0, L_0x12bed1000;  1 drivers
v0x12be2a8f0_0 .net "out", 0 0, L_0x12bed0ed0;  alias, 1 drivers
v0x12be2a9a0_0 .net "vld", 0 0, L_0x12bed0bc0;  alias, 1 drivers
L_0x12bed0ca0 .part L_0x12bed1000, 1, 1;
L_0x12bed0e30 .part L_0x12bed1000, 0, 1;
S_0x12be2a190 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be29db0;
 .timescale -9 -12;
L_0x12bed0d80 .functor NOT 1, L_0x12bed0ca0, C4<0>, C4<0>, C4<0>;
L_0x12bed0ed0 .functor AND 1, L_0x12bed0d80, L_0x12bed0e30, C4<1>, C4<1>;
v0x12be2a350_0 .net *"_ivl_2", 0 0, L_0x12bed0ca0;  1 drivers
v0x12be2a410_0 .net *"_ivl_3", 0 0, L_0x12bed0d80;  1 drivers
v0x12be2a4b0_0 .net *"_ivl_5", 0 0, L_0x12bed0e30;  1 drivers
L_0x12bed0bc0 .reduce/or L_0x12bed1000;
S_0x12be2a540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be29db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2a540
v0x12be2a790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be2a790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2a790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_211.442 ;
    %load/vec4 v0x12be2a790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_211.443, 5;
    %load/vec4 v0x12be2a790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2a790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_211.442;
T_211.443 ;
    %end;
S_0x12be2afa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be28bc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2afa0
v0x12be2b1f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be2b1f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2b1f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_212.444 ;
    %load/vec4 v0x12be2b1f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_212.445, 5;
    %load/vec4 v0x12be2b1f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2b1f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_212.444;
T_212.445 ;
    %end;
S_0x12be2b510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be28a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be2b6e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be2b720 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be2dc40_0 .net "in", 3 0, L_0x12bed0b20;  1 drivers
v0x12be2dd00_0 .net "out", 1 0, L_0x12bed09c0;  alias, 1 drivers
v0x12be2ddb0_0 .net "vld", 0 0, L_0x12bed0710;  alias, 1 drivers
L_0x12bed00d0 .part L_0x12bed0b20, 0, 2;
L_0x12bed05f0 .part L_0x12bed0b20, 2, 2;
S_0x12be2b8f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be2b510;
 .timescale -9 -12;
L_0x12bed0710 .functor OR 1, L_0x12becfa60, L_0x12bed01f0, C4<0>, C4<0>;
L_0x130044d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be2d440_0 .net/2u *"_ivl_4", 0 0, L_0x130044d68;  1 drivers
v0x12be2d500_0 .net *"_ivl_6", 1 0, L_0x12bed07c0;  1 drivers
v0x12be2d5a0_0 .net *"_ivl_8", 1 0, L_0x12bed08a0;  1 drivers
v0x12be2d650_0 .net "out_h", 0 0, L_0x12bed04c0;  1 drivers
v0x12be2d710_0 .net "out_l", 0 0, L_0x12becffa0;  1 drivers
v0x12be2d7e0_0 .net "out_vh", 0 0, L_0x12bed01f0;  1 drivers
v0x12be2d890_0 .net "out_vl", 0 0, L_0x12becfa60;  1 drivers
L_0x12bed07c0 .concat [ 1 1 0 0], L_0x12bed04c0, L_0x130044d68;
L_0x12bed08a0 .concat [ 1 1 0 0], L_0x12becffa0, L_0x12becfa60;
L_0x12bed09c0 .functor MUXZ 2, L_0x12bed08a0, L_0x12bed07c0, L_0x12bed01f0, C4<>;
S_0x12be2bab0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be2b8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be2b7a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be2b7e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be2c4e0_0 .net "in", 1 0, L_0x12bed05f0;  1 drivers
v0x12be2c5a0_0 .net "out", 0 0, L_0x12bed04c0;  alias, 1 drivers
v0x12be2c650_0 .net "vld", 0 0, L_0x12bed01f0;  alias, 1 drivers
L_0x12bed0290 .part L_0x12bed05f0, 1, 1;
L_0x12bed0420 .part L_0x12bed05f0, 0, 1;
S_0x12be2be30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be2bab0;
 .timescale -9 -12;
L_0x12bed0370 .functor NOT 1, L_0x12bed0290, C4<0>, C4<0>, C4<0>;
L_0x12bed04c0 .functor AND 1, L_0x12bed0370, L_0x12bed0420, C4<1>, C4<1>;
v0x12be2c000_0 .net *"_ivl_2", 0 0, L_0x12bed0290;  1 drivers
v0x12be2c0c0_0 .net *"_ivl_3", 0 0, L_0x12bed0370;  1 drivers
v0x12be2c160_0 .net *"_ivl_5", 0 0, L_0x12bed0420;  1 drivers
L_0x12bed01f0 .reduce/or L_0x12bed05f0;
S_0x12be2c1f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be2bab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2c1f0
v0x12be2c440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be2c440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2c440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_213.446 ;
    %load/vec4 v0x12be2c440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_213.447, 5;
    %load/vec4 v0x12be2c440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2c440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_213.446;
T_213.447 ;
    %end;
S_0x12be2c750 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be2b8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be2c920 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be2c960 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be2d1d0_0 .net "in", 1 0, L_0x12bed00d0;  1 drivers
v0x12be2d290_0 .net "out", 0 0, L_0x12becffa0;  alias, 1 drivers
v0x12be2d340_0 .net "vld", 0 0, L_0x12becfa60;  alias, 1 drivers
L_0x12becfdb0 .part L_0x12bed00d0, 1, 1;
L_0x12becff00 .part L_0x12bed00d0, 0, 1;
S_0x12be2cb30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be2c750;
 .timescale -9 -12;
L_0x12becfe50 .functor NOT 1, L_0x12becfdb0, C4<0>, C4<0>, C4<0>;
L_0x12becffa0 .functor AND 1, L_0x12becfe50, L_0x12becff00, C4<1>, C4<1>;
v0x12be2ccf0_0 .net *"_ivl_2", 0 0, L_0x12becfdb0;  1 drivers
v0x12be2cdb0_0 .net *"_ivl_3", 0 0, L_0x12becfe50;  1 drivers
v0x12be2ce50_0 .net *"_ivl_5", 0 0, L_0x12becff00;  1 drivers
L_0x12becfa60 .reduce/or L_0x12bed00d0;
S_0x12be2cee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be2c750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2cee0
v0x12be2d130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be2d130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2d130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_214.448 ;
    %load/vec4 v0x12be2d130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_214.449, 5;
    %load/vec4 v0x12be2d130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2d130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_214.448;
T_214.449 ;
    %end;
S_0x12be2d940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be2b510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2d940
v0x12be2db90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be2db90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2db90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_215.450 ;
    %load/vec4 v0x12be2db90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_215.451, 5;
    %load/vec4 v0x12be2db90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2db90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_215.450;
T_215.451 ;
    %end;
S_0x12be2e3b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be28620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2e3b0
v0x12be2e600_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x12be2e600_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2e600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_216.452 ;
    %load/vec4 v0x12be2e600_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_216.453, 5;
    %load/vec4 v0x12be2e600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2e600_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_216.452;
T_216.453 ;
    %end;
S_0x12be2ee20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be21e20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2ee20
v0x12be2f070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x12be2f070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2f070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_217.454 ;
    %load/vec4 v0x12be2f070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_217.455, 5;
    %load/vec4 v0x12be2f070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2f070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_217.454;
T_217.455 ;
    %end;
S_0x12be2f390 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12be21a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2f390
v0x12be2f5f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x12be2f5f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2f5f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_218.456 ;
    %load/vec4 v0x12be2f5f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_218.457, 5;
    %load/vec4 v0x12be2f5f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2f5f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_218.456;
T_218.457 ;
    %end;
S_0x12be2f900 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x12be1bdd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be2f900
v0x12be2fb70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x12be2fb70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be2fb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_219.458 ;
    %load/vec4 v0x12be2fb70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_219.459, 5;
    %load/vec4 v0x12be2fb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be2fb70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_219.458;
T_219.459 ;
    %end;
S_0x12be2fc20 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12be21380 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x1300450c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be304b0_0 .net/2u *"_ivl_0", 0 0, L_0x1300450c8;  1 drivers
L_0x130045110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be30570_0 .net/2u *"_ivl_4", 0 0, L_0x130045110;  1 drivers
v0x12be30610_0 .net "a", 6 0, L_0x12bed60c0;  1 drivers
v0x12be306c0_0 .net "ain", 7 0, L_0x12bed5d00;  1 drivers
v0x12be30780_0 .net "b", 6 0, L_0x12bed5b80;  1 drivers
v0x12be30860_0 .net "bin", 7 0, L_0x12bed5e20;  1 drivers
v0x12be30900_0 .net "c", 7 0, L_0x12bed5f40;  alias, 1 drivers
L_0x12bed5d00 .concat [ 7 1 0 0], L_0x12bed60c0, L_0x1300450c8;
L_0x12bed5e20 .concat [ 7 1 0 0], L_0x12bed5b80, L_0x130045110;
S_0x12be2ffd0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12be2fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12be301a0 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x12be2fea0_0 .net "a", 7 0, L_0x12bed5d00;  alias, 1 drivers
v0x12be302f0_0 .net "b", 7 0, L_0x12bed5e20;  alias, 1 drivers
v0x12be303a0_0 .net "c", 7 0, L_0x12bed5f40;  alias, 1 drivers
L_0x12bed5f40 .arith/sub 8, L_0x12bed5d00, L_0x12bed5e20;
S_0x12be309f0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12be30bb0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x1300448a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be30d20_0 .net/2u *"_ivl_0", 0 0, L_0x1300448a0;  1 drivers
v0x12be30de0_0 .net *"_ivl_11", 4 0, L_0x12becce30;  1 drivers
v0x12be30e80_0 .net *"_ivl_2", 4 0, L_0x12beccc70;  1 drivers
L_0x1300448e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be30f10_0 .net/2u *"_ivl_4", 0 0, L_0x1300448e8;  1 drivers
v0x12be30fa0_0 .net *"_ivl_6", 4 0, L_0x12beccd10;  1 drivers
L_0x130044930 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12be31070_0 .net *"_ivl_8", 4 0, L_0x130044930;  1 drivers
v0x12be31120_0 .net "rc", 0 0, L_0x12becc310;  alias, 1 drivers
v0x12be311c0_0 .net "regime", 3 0, L_0x12becc500;  alias, 1 drivers
v0x12be31270_0 .net "regime_N", 4 0, L_0x12beccf30;  alias, 1 drivers
L_0x12beccc70 .concat [ 4 1 0 0], L_0x12becc500, L_0x1300448a0;
L_0x12beccd10 .concat [ 4 1 0 0], L_0x12becc500, L_0x1300448e8;
L_0x12becce30 .arith/sub 5, L_0x130044930, L_0x12beccd10;
L_0x12beccf30 .functor MUXZ 5, L_0x12becce30, L_0x12beccc70, L_0x12becc310, C4<>;
S_0x12be313d0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12be31030 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x130044978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be316c0_0 .net/2u *"_ivl_0", 0 0, L_0x130044978;  1 drivers
v0x12be31780_0 .net *"_ivl_11", 4 0, L_0x12becd290;  1 drivers
v0x12be31820_0 .net *"_ivl_2", 4 0, L_0x12becd090;  1 drivers
L_0x1300449c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be318b0_0 .net/2u *"_ivl_4", 0 0, L_0x1300449c0;  1 drivers
v0x12be31940_0 .net *"_ivl_6", 4 0, L_0x12becd170;  1 drivers
L_0x130044a08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12be31a10_0 .net *"_ivl_8", 4 0, L_0x130044a08;  1 drivers
v0x12be31ac0_0 .net "rc", 0 0, L_0x12becc060;  alias, 1 drivers
v0x12be31b60_0 .net "regime", 3 0, L_0x12becc3b0;  alias, 1 drivers
v0x12be31c10_0 .net "regime_N", 4 0, L_0x12becd3d0;  alias, 1 drivers
L_0x12becd090 .concat [ 4 1 0 0], L_0x12becc3b0, L_0x130044978;
L_0x12becd170 .concat [ 4 1 0 0], L_0x12becc3b0, L_0x1300449c0;
L_0x12becd290 .arith/sub 5, L_0x130044a08, L_0x12becd170;
L_0x12becd3d0 .functor MUXZ 5, L_0x12becd290, L_0x12becd090, L_0x12becc060, C4<>;
S_0x12be31d70 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x12be319d0 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x12be31f70_0 .net *"_ivl_0", 7 0, L_0x12bed5c20;  1 drivers
L_0x1300451a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x12be320b0_0 .net *"_ivl_3", 6 0, L_0x1300451a0;  1 drivers
v0x12be32160_0 .net "a", 7 0, L_0x12bed5f40;  alias, 1 drivers
v0x12be32250_0 .net "c", 7 0, L_0x12bed6370;  alias, 1 drivers
v0x12be32300_0 .net "mant_ovf", 0 0, L_0x12bed64f0;  1 drivers
L_0x12bed5c20 .concat [ 1 7 0 0], L_0x12bed64f0, L_0x1300451a0;
L_0x12bed6370 .arith/sum 8, L_0x12bed5f40, L_0x12bed5c20;
S_0x12be323f0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x12be325b0 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x12be34190_0 .net "a", 15 0, L_0x12bebc900;  alias, 1 drivers
v0x12be34280_0 .net "b", 15 0, L_0x12becef10;  alias, 1 drivers
v0x12be34310_0 .net "c", 16 0, L_0x12becf600;  alias, 1 drivers
v0x12be343a0_0 .net "c_add", 16 0, L_0x12becf200;  1 drivers
v0x12be34480_0 .net "c_sub", 16 0, L_0x12becf500;  1 drivers
v0x12be34590_0 .net "op", 0 0, L_0x12becc160;  alias, 1 drivers
L_0x12becf600 .functor MUXZ 17, L_0x12becf500, L_0x12becf200, L_0x12becc160, C4<>;
S_0x12be32730 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x12be323f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12be32900 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x130044c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be32ef0_0 .net/2u *"_ivl_0", 0 0, L_0x130044c48;  1 drivers
L_0x130044c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be32fb0_0 .net/2u *"_ivl_4", 0 0, L_0x130044c90;  1 drivers
v0x12be33050_0 .net "a", 15 0, L_0x12bebc900;  alias, 1 drivers
v0x12be33100_0 .net "ain", 16 0, L_0x12becefc0;  1 drivers
v0x12be331c0_0 .net "b", 15 0, L_0x12becef10;  alias, 1 drivers
v0x12be33290_0 .net "bin", 16 0, L_0x12becf0e0;  1 drivers
v0x12be33340_0 .net "c", 16 0, L_0x12becf200;  alias, 1 drivers
L_0x12becefc0 .concat [ 16 1 0 0], L_0x12bebc900, L_0x130044c48;
L_0x12becf0e0 .concat [ 16 1 0 0], L_0x12becef10, L_0x130044c90;
S_0x12be32a10 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12be32730;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12be32be0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12be32cf0_0 .net "a", 16 0, L_0x12becefc0;  alias, 1 drivers
v0x12be32db0_0 .net "b", 16 0, L_0x12becf0e0;  alias, 1 drivers
v0x12be32e50_0 .net "c", 16 0, L_0x12becf200;  alias, 1 drivers
L_0x12becf200 .arith/sum 17, L_0x12becefc0, L_0x12becf0e0;
S_0x12be33430 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x12be323f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12be33600 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x130044cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be33c40_0 .net/2u *"_ivl_0", 0 0, L_0x130044cd8;  1 drivers
L_0x130044d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be33d00_0 .net/2u *"_ivl_4", 0 0, L_0x130044d20;  1 drivers
v0x12be33da0_0 .net "a", 15 0, L_0x12bebc900;  alias, 1 drivers
v0x12be33e70_0 .net "ain", 16 0, L_0x12becf300;  1 drivers
v0x12be33f20_0 .net "b", 15 0, L_0x12becef10;  alias, 1 drivers
v0x12be34030_0 .net "bin", 16 0, L_0x12becf3e0;  1 drivers
v0x12be340c0_0 .net "c", 16 0, L_0x12becf500;  alias, 1 drivers
L_0x12becf300 .concat [ 16 1 0 0], L_0x12bebc900, L_0x130044cd8;
L_0x12becf3e0 .concat [ 16 1 0 0], L_0x12becef10, L_0x130044d20;
S_0x12be33770 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12be33430;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12be33930 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x12be33a40_0 .net "a", 16 0, L_0x12becf300;  alias, 1 drivers
v0x12be33b00_0 .net "b", 16 0, L_0x12becf3e0;  alias, 1 drivers
v0x12be33ba0_0 .net "c", 16 0, L_0x12becf500;  alias, 1 drivers
L_0x12becf500 .arith/sub 17, L_0x12becf300, L_0x12becf3e0;
S_0x12be34640 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12be34800 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x130045428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be34e50_0 .net/2u *"_ivl_0", 0 0, L_0x130045428;  1 drivers
L_0x130045470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be34f10_0 .net/2u *"_ivl_4", 0 0, L_0x130045470;  1 drivers
v0x12be34fb0_0 .net "a", 15 0, L_0x12bed9430;  1 drivers
v0x12be35060_0 .net "ain", 16 0, L_0x12bed87c0;  1 drivers
v0x12be35120_0 .net "b", 15 0, L_0x12bed8d60;  alias, 1 drivers
v0x12be35200_0 .net "bin", 16 0, L_0x12bed88e0;  1 drivers
v0x12be352a0_0 .net "c", 16 0, L_0x12bed9330;  alias, 1 drivers
L_0x12bed87c0 .concat [ 16 1 0 0], L_0x12bed9430, L_0x130045428;
L_0x12bed88e0 .concat [ 16 1 0 0], L_0x12bed8d60, L_0x130045470;
S_0x12be34970 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12be34640;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12be34b40 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12be34c50_0 .net "a", 16 0, L_0x12bed87c0;  alias, 1 drivers
v0x12be34d10_0 .net "b", 16 0, L_0x12bed88e0;  alias, 1 drivers
v0x12be34db0_0 .net "c", 16 0, L_0x12bed9330;  alias, 1 drivers
L_0x12bed9330 .arith/sum 17, L_0x12bed87c0, L_0x12bed88e0;
S_0x12be35390 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12be35550 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12be35590 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12be355d0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12bebe9a0 .functor BUFZ 16, L_0x12bebe5d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12bebeb30 .functor NOT 16, L_0x12bebe9a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x130044228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bec3890 .functor XOR 1, L_0x12bebea10, L_0x130044228, C4<0>, C4<0>;
v0x12be45340_0 .net/2u *"_ivl_10", 0 0, L_0x130044228;  1 drivers
v0x12be453f0_0 .net *"_ivl_12", 0 0, L_0x12bec3890;  1 drivers
L_0x130044270 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12be454a0_0 .net/2u *"_ivl_16", 3 0, L_0x130044270;  1 drivers
v0x12be45560_0 .net *"_ivl_18", 3 0, L_0x12bec3ae0;  1 drivers
v0x12be45610_0 .net *"_ivl_23", 13 0, L_0x12bec4db0;  1 drivers
L_0x1300443d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be45700_0 .net/2u *"_ivl_24", 1 0, L_0x1300443d8;  1 drivers
v0x12be457b0_0 .net *"_ivl_4", 15 0, L_0x12bebeb30;  1 drivers
v0x12be45860_0 .net *"_ivl_9", 14 0, L_0x12bec37f0;  1 drivers
v0x12be45910_0 .net "exp", 1 0, L_0x12bec4fb0;  alias, 1 drivers
v0x12be45a20_0 .net "in", 15 0, L_0x12bebe5d0;  alias, 1 drivers
v0x12be45ad0_0 .net "k", 3 0, L_0x12bec3650;  1 drivers
v0x12be45b70_0 .net "mant", 13 0, L_0x12bec50e0;  alias, 1 drivers
v0x12be45c20_0 .net "rc", 0 0, L_0x12bebea10;  alias, 1 drivers
v0x12be45cc0_0 .net "regime", 3 0, L_0x12bec3be0;  alias, 1 drivers
v0x12be45d70_0 .net "xin", 15 0, L_0x12bebe9a0;  1 drivers
v0x12be45e20_0 .net "xin_r", 15 0, L_0x12bebeba0;  1 drivers
v0x12be45ed0_0 .net "xin_tmp", 15 0, L_0x12bec4cc0;  1 drivers
L_0x12bebea10 .part L_0x12bebe9a0, 14, 1;
L_0x12bebeba0 .functor MUXZ 16, L_0x12bebe9a0, L_0x12bebeb30, L_0x12bebea10, C4<>;
L_0x12bec37f0 .part L_0x12bebeba0, 0, 15;
L_0x12bec3980 .concat [ 1 15 0 0], L_0x12bec3890, L_0x12bec37f0;
L_0x12bec3ae0 .arith/sub 4, L_0x12bec3650, L_0x130044270;
L_0x12bec3be0 .functor MUXZ 4, L_0x12bec3650, L_0x12bec3ae0, L_0x12bebea10, C4<>;
L_0x12bec4db0 .part L_0x12bebe9a0, 0, 14;
L_0x12bec4e90 .concat [ 2 14 0 0], L_0x1300443d8, L_0x12bec4db0;
L_0x12bec4fb0 .part L_0x12bec4cc0, 14, 2;
L_0x12bec50e0 .part L_0x12bec4cc0, 0, 14;
S_0x12be357c0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12be35390;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be357c0
v0x12be35a50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x12be35a50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be35a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_220.460 ;
    %load/vec4 v0x12be35a50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_220.461, 5;
    %load/vec4 v0x12be35a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be35a50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_220.460;
T_220.461 ;
    %end;
S_0x12be35b00 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12be35390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12be35cd0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12be35d10 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x12bec4cc0 .functor BUFZ 16, L_0x12bec47a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x130044390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be36e50_0 .net *"_ivl_10", 0 0, L_0x130044390;  1 drivers
v0x12be36f10_0 .net *"_ivl_5", 0 0, L_0x12bec48c0;  1 drivers
v0x12be36fc0_0 .net *"_ivl_6", 15 0, L_0x12bec4a00;  1 drivers
v0x12be37080_0 .net *"_ivl_8", 14 0, L_0x12bec4960;  1 drivers
v0x12be37130_0 .net "a", 15 0, L_0x12bec4e90;  1 drivers
v0x12be37220_0 .net "b", 3 0, L_0x12bec3650;  alias, 1 drivers
v0x12be372d0_0 .net "c", 15 0, L_0x12bec4cc0;  alias, 1 drivers
v0x12be37380 .array "tmp", 0 3;
v0x12be37380_0 .net v0x12be37380 0, 15 0, L_0x12bec4b20; 1 drivers
v0x12be37380_1 .net v0x12be37380 1, 15 0, L_0x12bec3f60; 1 drivers
v0x12be37380_2 .net v0x12be37380 2, 15 0, L_0x12bec43e0; 1 drivers
v0x12be37380_3 .net v0x12be37380 3, 15 0, L_0x12bec47a0; 1 drivers
L_0x12bec3d00 .part L_0x12bec3650, 1, 1;
L_0x12bec40c0 .part L_0x12bec3650, 2, 1;
L_0x12bec4500 .part L_0x12bec3650, 3, 1;
L_0x12bec48c0 .part L_0x12bec3650, 0, 1;
L_0x12bec4960 .part L_0x12bec4e90, 0, 15;
L_0x12bec4a00 .concat [ 1 15 0 0], L_0x130044390, L_0x12bec4960;
L_0x12bec4b20 .functor MUXZ 16, L_0x12bec4e90, L_0x12bec4a00, L_0x12bec48c0, C4<>;
S_0x12be35f00 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12be35b00;
 .timescale -9 -12;
P_0x12be360d0 .param/l "i" 1 4 296, +C4<01>;
v0x12be36170_0 .net *"_ivl_1", 0 0, L_0x12bec3d00;  1 drivers
v0x12be36200_0 .net *"_ivl_3", 15 0, L_0x12bec3e40;  1 drivers
v0x12be36290_0 .net *"_ivl_5", 13 0, L_0x12bec3da0;  1 drivers
L_0x1300442b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be36320_0 .net *"_ivl_7", 1 0, L_0x1300442b8;  1 drivers
L_0x12bec3da0 .part L_0x12bec4b20, 0, 14;
L_0x12bec3e40 .concat [ 2 14 0 0], L_0x1300442b8, L_0x12bec3da0;
L_0x12bec3f60 .functor MUXZ 16, L_0x12bec4b20, L_0x12bec3e40, L_0x12bec3d00, C4<>;
S_0x12be363c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12be35b00;
 .timescale -9 -12;
P_0x12be365a0 .param/l "i" 1 4 296, +C4<010>;
v0x12be36630_0 .net *"_ivl_1", 0 0, L_0x12bec40c0;  1 drivers
v0x12be366e0_0 .net *"_ivl_3", 15 0, L_0x12bec4300;  1 drivers
v0x12be36790_0 .net *"_ivl_5", 11 0, L_0x12bec4260;  1 drivers
L_0x130044300 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12be36850_0 .net *"_ivl_7", 3 0, L_0x130044300;  1 drivers
L_0x12bec4260 .part L_0x12bec3f60, 0, 12;
L_0x12bec4300 .concat [ 4 12 0 0], L_0x130044300, L_0x12bec4260;
L_0x12bec43e0 .functor MUXZ 16, L_0x12bec3f60, L_0x12bec4300, L_0x12bec40c0, C4<>;
S_0x12be36900 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12be35b00;
 .timescale -9 -12;
P_0x12be36af0 .param/l "i" 1 4 296, +C4<011>;
v0x12be36b80_0 .net *"_ivl_1", 0 0, L_0x12bec4500;  1 drivers
v0x12be36c30_0 .net *"_ivl_3", 15 0, L_0x12bec4680;  1 drivers
v0x12be36ce0_0 .net *"_ivl_5", 7 0, L_0x12bec45a0;  1 drivers
L_0x130044348 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12be36da0_0 .net *"_ivl_7", 7 0, L_0x130044348;  1 drivers
L_0x12bec45a0 .part L_0x12bec43e0, 0, 8;
L_0x12bec4680 .concat [ 8 8 0 0], L_0x130044348, L_0x12bec45a0;
L_0x12bec47a0 .functor MUXZ 16, L_0x12bec43e0, L_0x12bec4680, L_0x12bec4500, C4<>;
S_0x12be374b0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12be35390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12be37670 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12be376b0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12be450e0_0 .net "in", 15 0, L_0x12bec3980;  1 drivers
v0x12be451b0_0 .net "out", 3 0, L_0x12bec3650;  alias, 1 drivers
v0x12be45280_0 .net "vld", 0 0, L_0x12bec33a0;  1 drivers
S_0x12be37860 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12be374b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be37730 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12be37770 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12be44b60_0 .net "in", 15 0, L_0x12bec3980;  alias, 1 drivers
v0x12be44c20_0 .net "out", 3 0, L_0x12bec3650;  alias, 1 drivers
v0x12be44ce0_0 .net "vld", 0 0, L_0x12bec33a0;  alias, 1 drivers
L_0x12bec0f70 .part L_0x12bec3980, 0, 8;
L_0x12bec3300 .part L_0x12bec3980, 8, 8;
S_0x12be37be0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be37860;
 .timescale -9 -12;
L_0x12bec33a0 .functor OR 1, L_0x12bec0b60, L_0x12bec2ef0, C4<0>, C4<0>;
L_0x1300441e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be44360_0 .net/2u *"_ivl_4", 0 0, L_0x1300441e0;  1 drivers
v0x12be44420_0 .net *"_ivl_6", 3 0, L_0x12bec3450;  1 drivers
v0x12be444c0_0 .net *"_ivl_8", 3 0, L_0x12bec3530;  1 drivers
v0x12be44570_0 .net "out_h", 2 0, L_0x12bec31a0;  1 drivers
v0x12be44630_0 .net "out_l", 2 0, L_0x12bec0e10;  1 drivers
v0x12be44700_0 .net "out_vh", 0 0, L_0x12bec2ef0;  1 drivers
v0x12be447b0_0 .net "out_vl", 0 0, L_0x12bec0b60;  1 drivers
L_0x12bec3450 .concat [ 3 1 0 0], L_0x12bec31a0, L_0x1300441e0;
L_0x12bec3530 .concat [ 3 1 0 0], L_0x12bec0e10, L_0x12bec0b60;
L_0x12bec3650 .functor MUXZ 4, L_0x12bec3530, L_0x12bec3450, L_0x12bec2ef0, C4<>;
S_0x12be37db0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be37be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be37a70 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be37ab0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be3ddf0_0 .net "in", 7 0, L_0x12bec3300;  1 drivers
v0x12be3deb0_0 .net "out", 2 0, L_0x12bec31a0;  alias, 1 drivers
v0x12be3df60_0 .net "vld", 0 0, L_0x12bec2ef0;  alias, 1 drivers
L_0x12bec1ee0 .part L_0x12bec3300, 0, 4;
L_0x12bec2e10 .part L_0x12bec3300, 4, 4;
S_0x12be38130 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be37db0;
 .timescale -9 -12;
L_0x12bec2ef0 .functor OR 1, L_0x12bec1ad0, L_0x12bec2a00, C4<0>, C4<0>;
L_0x130044198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be3d5f0_0 .net/2u *"_ivl_4", 0 0, L_0x130044198;  1 drivers
v0x12be3d6b0_0 .net *"_ivl_6", 2 0, L_0x12bec2fa0;  1 drivers
v0x12be3d750_0 .net *"_ivl_8", 2 0, L_0x12bec3080;  1 drivers
v0x12be3d800_0 .net "out_h", 1 0, L_0x12bec2cb0;  1 drivers
v0x12be3d8c0_0 .net "out_l", 1 0, L_0x12bec1d80;  1 drivers
v0x12be3d990_0 .net "out_vh", 0 0, L_0x12bec2a00;  1 drivers
v0x12be3da40_0 .net "out_vl", 0 0, L_0x12bec1ad0;  1 drivers
L_0x12bec2fa0 .concat [ 2 1 0 0], L_0x12bec2cb0, L_0x130044198;
L_0x12bec3080 .concat [ 2 1 0 0], L_0x12bec1d80, L_0x12bec1ad0;
L_0x12bec31a0 .functor MUXZ 3, L_0x12bec3080, L_0x12bec2fa0, L_0x12bec2a00, C4<>;
S_0x12be38300 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be38130;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be37fc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be38000 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be3a9e0_0 .net "in", 3 0, L_0x12bec2e10;  1 drivers
v0x12be3aaa0_0 .net "out", 1 0, L_0x12bec2cb0;  alias, 1 drivers
v0x12be3ab50_0 .net "vld", 0 0, L_0x12bec2a00;  alias, 1 drivers
L_0x12bec23c0 .part L_0x12bec2e10, 0, 2;
L_0x12bec28e0 .part L_0x12bec2e10, 2, 2;
S_0x12be38680 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be38300;
 .timescale -9 -12;
L_0x12bec2a00 .functor OR 1, L_0x12bec1f80, L_0x12bec24e0, C4<0>, C4<0>;
L_0x130044150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be3a1e0_0 .net/2u *"_ivl_4", 0 0, L_0x130044150;  1 drivers
v0x12be3a2a0_0 .net *"_ivl_6", 1 0, L_0x12bec2ab0;  1 drivers
v0x12be3a340_0 .net *"_ivl_8", 1 0, L_0x12bec2b90;  1 drivers
v0x12be3a3f0_0 .net "out_h", 0 0, L_0x12bec27b0;  1 drivers
v0x12be3a4b0_0 .net "out_l", 0 0, L_0x12bec2290;  1 drivers
v0x12be3a580_0 .net "out_vh", 0 0, L_0x12bec24e0;  1 drivers
v0x12be3a630_0 .net "out_vl", 0 0, L_0x12bec1f80;  1 drivers
L_0x12bec2ab0 .concat [ 1 1 0 0], L_0x12bec27b0, L_0x130044150;
L_0x12bec2b90 .concat [ 1 1 0 0], L_0x12bec2290, L_0x12bec1f80;
L_0x12bec2cb0 .functor MUXZ 2, L_0x12bec2b90, L_0x12bec2ab0, L_0x12bec24e0, C4<>;
S_0x12be38850 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be38680;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be38510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be38550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be39280_0 .net "in", 1 0, L_0x12bec28e0;  1 drivers
v0x12be39340_0 .net "out", 0 0, L_0x12bec27b0;  alias, 1 drivers
v0x12be393f0_0 .net "vld", 0 0, L_0x12bec24e0;  alias, 1 drivers
L_0x12bec2580 .part L_0x12bec28e0, 1, 1;
L_0x12bec2710 .part L_0x12bec28e0, 0, 1;
S_0x12be38bd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be38850;
 .timescale -9 -12;
L_0x12bec2660 .functor NOT 1, L_0x12bec2580, C4<0>, C4<0>, C4<0>;
L_0x12bec27b0 .functor AND 1, L_0x12bec2660, L_0x12bec2710, C4<1>, C4<1>;
v0x12be38da0_0 .net *"_ivl_2", 0 0, L_0x12bec2580;  1 drivers
v0x12be38e60_0 .net *"_ivl_3", 0 0, L_0x12bec2660;  1 drivers
v0x12be38f00_0 .net *"_ivl_5", 0 0, L_0x12bec2710;  1 drivers
L_0x12bec24e0 .reduce/or L_0x12bec28e0;
S_0x12be38f90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be38850;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be38f90
v0x12be391e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be391e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be391e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_221.462 ;
    %load/vec4 v0x12be391e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_221.463, 5;
    %load/vec4 v0x12be391e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be391e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_221.462;
T_221.463 ;
    %end;
S_0x12be394f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be38680;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be396c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be39700 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be39f70_0 .net "in", 1 0, L_0x12bec23c0;  1 drivers
v0x12be3a030_0 .net "out", 0 0, L_0x12bec2290;  alias, 1 drivers
v0x12be3a0e0_0 .net "vld", 0 0, L_0x12bec1f80;  alias, 1 drivers
L_0x12bec2060 .part L_0x12bec23c0, 1, 1;
L_0x12bec21f0 .part L_0x12bec23c0, 0, 1;
S_0x12be398d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be394f0;
 .timescale -9 -12;
L_0x12bec2140 .functor NOT 1, L_0x12bec2060, C4<0>, C4<0>, C4<0>;
L_0x12bec2290 .functor AND 1, L_0x12bec2140, L_0x12bec21f0, C4<1>, C4<1>;
v0x12be39a90_0 .net *"_ivl_2", 0 0, L_0x12bec2060;  1 drivers
v0x12be39b50_0 .net *"_ivl_3", 0 0, L_0x12bec2140;  1 drivers
v0x12be39bf0_0 .net *"_ivl_5", 0 0, L_0x12bec21f0;  1 drivers
L_0x12bec1f80 .reduce/or L_0x12bec23c0;
S_0x12be39c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be394f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be39c80
v0x12be39ed0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be39ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be39ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_222.464 ;
    %load/vec4 v0x12be39ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_222.465, 5;
    %load/vec4 v0x12be39ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be39ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_222.464;
T_222.465 ;
    %end;
S_0x12be3a6e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be38300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be3a6e0
v0x12be3a930_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be3a930_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be3a930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_223.466 ;
    %load/vec4 v0x12be3a930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_223.467, 5;
    %load/vec4 v0x12be3a930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be3a930_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_223.466;
T_223.467 ;
    %end;
S_0x12be3ac50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be38130;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be3ae20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be3ae60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be3d380_0 .net "in", 3 0, L_0x12bec1ee0;  1 drivers
v0x12be3d440_0 .net "out", 1 0, L_0x12bec1d80;  alias, 1 drivers
v0x12be3d4f0_0 .net "vld", 0 0, L_0x12bec1ad0;  alias, 1 drivers
L_0x12bec1490 .part L_0x12bec1ee0, 0, 2;
L_0x12bec19b0 .part L_0x12bec1ee0, 2, 2;
S_0x12be3b030 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be3ac50;
 .timescale -9 -12;
L_0x12bec1ad0 .functor OR 1, L_0x12bec1050, L_0x12bec15b0, C4<0>, C4<0>;
L_0x130044108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be3cb80_0 .net/2u *"_ivl_4", 0 0, L_0x130044108;  1 drivers
v0x12be3cc40_0 .net *"_ivl_6", 1 0, L_0x12bec1b80;  1 drivers
v0x12be3cce0_0 .net *"_ivl_8", 1 0, L_0x12bec1c60;  1 drivers
v0x12be3cd90_0 .net "out_h", 0 0, L_0x12bec1880;  1 drivers
v0x12be3ce50_0 .net "out_l", 0 0, L_0x12bec1360;  1 drivers
v0x12be3cf20_0 .net "out_vh", 0 0, L_0x12bec15b0;  1 drivers
v0x12be3cfd0_0 .net "out_vl", 0 0, L_0x12bec1050;  1 drivers
L_0x12bec1b80 .concat [ 1 1 0 0], L_0x12bec1880, L_0x130044108;
L_0x12bec1c60 .concat [ 1 1 0 0], L_0x12bec1360, L_0x12bec1050;
L_0x12bec1d80 .functor MUXZ 2, L_0x12bec1c60, L_0x12bec1b80, L_0x12bec15b0, C4<>;
S_0x12be3b1f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be3b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be3aee0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be3af20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be3bc20_0 .net "in", 1 0, L_0x12bec19b0;  1 drivers
v0x12be3bce0_0 .net "out", 0 0, L_0x12bec1880;  alias, 1 drivers
v0x12be3bd90_0 .net "vld", 0 0, L_0x12bec15b0;  alias, 1 drivers
L_0x12bec1650 .part L_0x12bec19b0, 1, 1;
L_0x12bec17e0 .part L_0x12bec19b0, 0, 1;
S_0x12be3b570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be3b1f0;
 .timescale -9 -12;
L_0x12bec1730 .functor NOT 1, L_0x12bec1650, C4<0>, C4<0>, C4<0>;
L_0x12bec1880 .functor AND 1, L_0x12bec1730, L_0x12bec17e0, C4<1>, C4<1>;
v0x12be3b740_0 .net *"_ivl_2", 0 0, L_0x12bec1650;  1 drivers
v0x12be3b800_0 .net *"_ivl_3", 0 0, L_0x12bec1730;  1 drivers
v0x12be3b8a0_0 .net *"_ivl_5", 0 0, L_0x12bec17e0;  1 drivers
L_0x12bec15b0 .reduce/or L_0x12bec19b0;
S_0x12be3b930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be3b1f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be3b930
v0x12be3bb80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be3bb80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be3bb80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_224.468 ;
    %load/vec4 v0x12be3bb80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_224.469, 5;
    %load/vec4 v0x12be3bb80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be3bb80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_224.468;
T_224.469 ;
    %end;
S_0x12be3be90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be3b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be3c060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be3c0a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be3c910_0 .net "in", 1 0, L_0x12bec1490;  1 drivers
v0x12be3c9d0_0 .net "out", 0 0, L_0x12bec1360;  alias, 1 drivers
v0x12be3ca80_0 .net "vld", 0 0, L_0x12bec1050;  alias, 1 drivers
L_0x12bec1130 .part L_0x12bec1490, 1, 1;
L_0x12bec12c0 .part L_0x12bec1490, 0, 1;
S_0x12be3c270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be3be90;
 .timescale -9 -12;
L_0x12bec1210 .functor NOT 1, L_0x12bec1130, C4<0>, C4<0>, C4<0>;
L_0x12bec1360 .functor AND 1, L_0x12bec1210, L_0x12bec12c0, C4<1>, C4<1>;
v0x12be3c430_0 .net *"_ivl_2", 0 0, L_0x12bec1130;  1 drivers
v0x12be3c4f0_0 .net *"_ivl_3", 0 0, L_0x12bec1210;  1 drivers
v0x12be3c590_0 .net *"_ivl_5", 0 0, L_0x12bec12c0;  1 drivers
L_0x12bec1050 .reduce/or L_0x12bec1490;
S_0x12be3c620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be3be90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be3c620
v0x12be3c870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be3c870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be3c870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_225.470 ;
    %load/vec4 v0x12be3c870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_225.471, 5;
    %load/vec4 v0x12be3c870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be3c870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_225.470;
T_225.471 ;
    %end;
S_0x12be3d080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be3ac50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be3d080
v0x12be3d2d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be3d2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be3d2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_226.472 ;
    %load/vec4 v0x12be3d2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_226.473, 5;
    %load/vec4 v0x12be3d2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be3d2d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_226.472;
T_226.473 ;
    %end;
S_0x12be3daf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be37db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be3daf0
v0x12be3dd40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12be3dd40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be3dd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_227.474 ;
    %load/vec4 v0x12be3dd40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_227.475, 5;
    %load/vec4 v0x12be3dd40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be3dd40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_227.474;
T_227.475 ;
    %end;
S_0x12be3e060 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be37be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be3e230 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be3e270 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be440f0_0 .net "in", 7 0, L_0x12bec0f70;  1 drivers
v0x12be441b0_0 .net "out", 2 0, L_0x12bec0e10;  alias, 1 drivers
v0x12be44260_0 .net "vld", 0 0, L_0x12bec0b60;  alias, 1 drivers
L_0x12bebfb50 .part L_0x12bec0f70, 0, 4;
L_0x12bec0a80 .part L_0x12bec0f70, 4, 4;
S_0x12be3e440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be3e060;
 .timescale -9 -12;
L_0x12bec0b60 .functor OR 1, L_0x12bebf740, L_0x12bec0670, C4<0>, C4<0>;
L_0x1300440c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be438f0_0 .net/2u *"_ivl_4", 0 0, L_0x1300440c0;  1 drivers
v0x12be439b0_0 .net *"_ivl_6", 2 0, L_0x12bec0c10;  1 drivers
v0x12be43a50_0 .net *"_ivl_8", 2 0, L_0x12bec0cf0;  1 drivers
v0x12be43b00_0 .net "out_h", 1 0, L_0x12bec0920;  1 drivers
v0x12be43bc0_0 .net "out_l", 1 0, L_0x12bebf9f0;  1 drivers
v0x12be43c90_0 .net "out_vh", 0 0, L_0x12bec0670;  1 drivers
v0x12be43d40_0 .net "out_vl", 0 0, L_0x12bebf740;  1 drivers
L_0x12bec0c10 .concat [ 2 1 0 0], L_0x12bec0920, L_0x1300440c0;
L_0x12bec0cf0 .concat [ 2 1 0 0], L_0x12bebf9f0, L_0x12bebf740;
L_0x12bec0e10 .functor MUXZ 3, L_0x12bec0cf0, L_0x12bec0c10, L_0x12bec0670, C4<>;
S_0x12be3e600 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be3e440;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be3e2f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be3e330 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be40ce0_0 .net "in", 3 0, L_0x12bec0a80;  1 drivers
v0x12be40da0_0 .net "out", 1 0, L_0x12bec0920;  alias, 1 drivers
v0x12be40e50_0 .net "vld", 0 0, L_0x12bec0670;  alias, 1 drivers
L_0x12bec0030 .part L_0x12bec0a80, 0, 2;
L_0x12bec0550 .part L_0x12bec0a80, 2, 2;
S_0x12be3e980 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be3e600;
 .timescale -9 -12;
L_0x12bec0670 .functor OR 1, L_0x12bebfbf0, L_0x12bec0150, C4<0>, C4<0>;
L_0x130044078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be404e0_0 .net/2u *"_ivl_4", 0 0, L_0x130044078;  1 drivers
v0x12be405a0_0 .net *"_ivl_6", 1 0, L_0x12bec0720;  1 drivers
v0x12be40640_0 .net *"_ivl_8", 1 0, L_0x12bec0800;  1 drivers
v0x12be406f0_0 .net "out_h", 0 0, L_0x12bec0420;  1 drivers
v0x12be407b0_0 .net "out_l", 0 0, L_0x12bebff00;  1 drivers
v0x12be40880_0 .net "out_vh", 0 0, L_0x12bec0150;  1 drivers
v0x12be40930_0 .net "out_vl", 0 0, L_0x12bebfbf0;  1 drivers
L_0x12bec0720 .concat [ 1 1 0 0], L_0x12bec0420, L_0x130044078;
L_0x12bec0800 .concat [ 1 1 0 0], L_0x12bebff00, L_0x12bebfbf0;
L_0x12bec0920 .functor MUXZ 2, L_0x12bec0800, L_0x12bec0720, L_0x12bec0150, C4<>;
S_0x12be3eb50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be3e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be3e810 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be3e850 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be3f580_0 .net "in", 1 0, L_0x12bec0550;  1 drivers
v0x12be3f640_0 .net "out", 0 0, L_0x12bec0420;  alias, 1 drivers
v0x12be3f6f0_0 .net "vld", 0 0, L_0x12bec0150;  alias, 1 drivers
L_0x12bec01f0 .part L_0x12bec0550, 1, 1;
L_0x12bec0380 .part L_0x12bec0550, 0, 1;
S_0x12be3eed0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be3eb50;
 .timescale -9 -12;
L_0x12bec02d0 .functor NOT 1, L_0x12bec01f0, C4<0>, C4<0>, C4<0>;
L_0x12bec0420 .functor AND 1, L_0x12bec02d0, L_0x12bec0380, C4<1>, C4<1>;
v0x12be3f0a0_0 .net *"_ivl_2", 0 0, L_0x12bec01f0;  1 drivers
v0x12be3f160_0 .net *"_ivl_3", 0 0, L_0x12bec02d0;  1 drivers
v0x12be3f200_0 .net *"_ivl_5", 0 0, L_0x12bec0380;  1 drivers
L_0x12bec0150 .reduce/or L_0x12bec0550;
S_0x12be3f290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be3eb50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be3f290
v0x12be3f4e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be3f4e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be3f4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_228.476 ;
    %load/vec4 v0x12be3f4e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_228.477, 5;
    %load/vec4 v0x12be3f4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be3f4e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_228.476;
T_228.477 ;
    %end;
S_0x12be3f7f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be3e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be3f9c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be3fa00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be40270_0 .net "in", 1 0, L_0x12bec0030;  1 drivers
v0x12be40330_0 .net "out", 0 0, L_0x12bebff00;  alias, 1 drivers
v0x12be403e0_0 .net "vld", 0 0, L_0x12bebfbf0;  alias, 1 drivers
L_0x12bebfcd0 .part L_0x12bec0030, 1, 1;
L_0x12bebfe60 .part L_0x12bec0030, 0, 1;
S_0x12be3fbd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be3f7f0;
 .timescale -9 -12;
L_0x12bebfdb0 .functor NOT 1, L_0x12bebfcd0, C4<0>, C4<0>, C4<0>;
L_0x12bebff00 .functor AND 1, L_0x12bebfdb0, L_0x12bebfe60, C4<1>, C4<1>;
v0x12be3fd90_0 .net *"_ivl_2", 0 0, L_0x12bebfcd0;  1 drivers
v0x12be3fe50_0 .net *"_ivl_3", 0 0, L_0x12bebfdb0;  1 drivers
v0x12be3fef0_0 .net *"_ivl_5", 0 0, L_0x12bebfe60;  1 drivers
L_0x12bebfbf0 .reduce/or L_0x12bec0030;
S_0x12be3ff80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be3f7f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be3ff80
v0x12be401d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be401d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be401d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_229.478 ;
    %load/vec4 v0x12be401d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_229.479, 5;
    %load/vec4 v0x12be401d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be401d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_229.478;
T_229.479 ;
    %end;
S_0x12be409e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be3e600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be409e0
v0x12be40c30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be40c30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be40c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_230.480 ;
    %load/vec4 v0x12be40c30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_230.481, 5;
    %load/vec4 v0x12be40c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be40c30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_230.480;
T_230.481 ;
    %end;
S_0x12be40f50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be3e440;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be41120 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be41160 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be43680_0 .net "in", 3 0, L_0x12bebfb50;  1 drivers
v0x12be43740_0 .net "out", 1 0, L_0x12bebf9f0;  alias, 1 drivers
v0x12be437f0_0 .net "vld", 0 0, L_0x12bebf740;  alias, 1 drivers
L_0x12bebf100 .part L_0x12bebfb50, 0, 2;
L_0x12bebf620 .part L_0x12bebfb50, 2, 2;
S_0x12be41330 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be40f50;
 .timescale -9 -12;
L_0x12bebf740 .functor OR 1, L_0x12bebecc0, L_0x12bebf220, C4<0>, C4<0>;
L_0x130044030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be42e80_0 .net/2u *"_ivl_4", 0 0, L_0x130044030;  1 drivers
v0x12be42f40_0 .net *"_ivl_6", 1 0, L_0x12bebf7f0;  1 drivers
v0x12be42fe0_0 .net *"_ivl_8", 1 0, L_0x12bebf8d0;  1 drivers
v0x12be43090_0 .net "out_h", 0 0, L_0x12bebf4f0;  1 drivers
v0x12be43150_0 .net "out_l", 0 0, L_0x12bebefd0;  1 drivers
v0x12be43220_0 .net "out_vh", 0 0, L_0x12bebf220;  1 drivers
v0x12be432d0_0 .net "out_vl", 0 0, L_0x12bebecc0;  1 drivers
L_0x12bebf7f0 .concat [ 1 1 0 0], L_0x12bebf4f0, L_0x130044030;
L_0x12bebf8d0 .concat [ 1 1 0 0], L_0x12bebefd0, L_0x12bebecc0;
L_0x12bebf9f0 .functor MUXZ 2, L_0x12bebf8d0, L_0x12bebf7f0, L_0x12bebf220, C4<>;
S_0x12be414f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be41330;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be411e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be41220 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be41f20_0 .net "in", 1 0, L_0x12bebf620;  1 drivers
v0x12be41fe0_0 .net "out", 0 0, L_0x12bebf4f0;  alias, 1 drivers
v0x12be42090_0 .net "vld", 0 0, L_0x12bebf220;  alias, 1 drivers
L_0x12bebf2c0 .part L_0x12bebf620, 1, 1;
L_0x12bebf450 .part L_0x12bebf620, 0, 1;
S_0x12be41870 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be414f0;
 .timescale -9 -12;
L_0x12bebf3a0 .functor NOT 1, L_0x12bebf2c0, C4<0>, C4<0>, C4<0>;
L_0x12bebf4f0 .functor AND 1, L_0x12bebf3a0, L_0x12bebf450, C4<1>, C4<1>;
v0x12be41a40_0 .net *"_ivl_2", 0 0, L_0x12bebf2c0;  1 drivers
v0x12be41b00_0 .net *"_ivl_3", 0 0, L_0x12bebf3a0;  1 drivers
v0x12be41ba0_0 .net *"_ivl_5", 0 0, L_0x12bebf450;  1 drivers
L_0x12bebf220 .reduce/or L_0x12bebf620;
S_0x12be41c30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be414f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be41c30
v0x12be41e80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be41e80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be41e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_231.482 ;
    %load/vec4 v0x12be41e80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_231.483, 5;
    %load/vec4 v0x12be41e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be41e80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_231.482;
T_231.483 ;
    %end;
S_0x12be42190 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be41330;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be42360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be423a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be42c10_0 .net "in", 1 0, L_0x12bebf100;  1 drivers
v0x12be42cd0_0 .net "out", 0 0, L_0x12bebefd0;  alias, 1 drivers
v0x12be42d80_0 .net "vld", 0 0, L_0x12bebecc0;  alias, 1 drivers
L_0x12bebeda0 .part L_0x12bebf100, 1, 1;
L_0x12bebef30 .part L_0x12bebf100, 0, 1;
S_0x12be42570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be42190;
 .timescale -9 -12;
L_0x12bebee80 .functor NOT 1, L_0x12bebeda0, C4<0>, C4<0>, C4<0>;
L_0x12bebefd0 .functor AND 1, L_0x12bebee80, L_0x12bebef30, C4<1>, C4<1>;
v0x12be42730_0 .net *"_ivl_2", 0 0, L_0x12bebeda0;  1 drivers
v0x12be427f0_0 .net *"_ivl_3", 0 0, L_0x12bebee80;  1 drivers
v0x12be42890_0 .net *"_ivl_5", 0 0, L_0x12bebef30;  1 drivers
L_0x12bebecc0 .reduce/or L_0x12bebf100;
S_0x12be42920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be42190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be42920
v0x12be42b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be42b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be42b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_232.484 ;
    %load/vec4 v0x12be42b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_232.485, 5;
    %load/vec4 v0x12be42b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be42b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_232.484;
T_232.485 ;
    %end;
S_0x12be43380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be40f50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be43380
v0x12be435d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be435d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be435d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_233.486 ;
    %load/vec4 v0x12be435d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_233.487, 5;
    %load/vec4 v0x12be435d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be435d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_233.486;
T_233.487 ;
    %end;
S_0x12be43df0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be3e060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be43df0
v0x12be44040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12be44040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be44040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_234.488 ;
    %load/vec4 v0x12be44040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_234.489, 5;
    %load/vec4 v0x12be44040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be44040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_234.488;
T_234.489 ;
    %end;
S_0x12be44860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be37860;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be44860
v0x12be44ab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x12be44ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be44ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_235.490 ;
    %load/vec4 v0x12be44ab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_235.491, 5;
    %load/vec4 v0x12be44ab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be44ab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_235.490;
T_235.491 ;
    %end;
S_0x12be44dd0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12be374b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be44dd0
v0x12be45030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x12be45030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be45030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_236.492 ;
    %load/vec4 v0x12be45030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_236.493, 5;
    %load/vec4 v0x12be45030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be45030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_236.492;
T_236.493 ;
    %end;
S_0x12be46060 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12be46220 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12be46260 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12be462a0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12bec5200 .functor BUFZ 16, L_0x12bebe830, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12bec5350 .functor NOT 16, L_0x12bec5200, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x130044618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12beca0b0 .functor XOR 1, L_0x12bec5270, L_0x130044618, C4<0>, C4<0>;
v0x12be55fe0_0 .net/2u *"_ivl_10", 0 0, L_0x130044618;  1 drivers
v0x12be56090_0 .net *"_ivl_12", 0 0, L_0x12beca0b0;  1 drivers
L_0x130044660 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12be56140_0 .net/2u *"_ivl_16", 3 0, L_0x130044660;  1 drivers
v0x12be56200_0 .net *"_ivl_18", 3 0, L_0x12beca300;  1 drivers
v0x12be562b0_0 .net *"_ivl_23", 13 0, L_0x12becb620;  1 drivers
L_0x1300447c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be563a0_0 .net/2u *"_ivl_24", 1 0, L_0x1300447c8;  1 drivers
v0x12be56450_0 .net *"_ivl_4", 15 0, L_0x12bec5350;  1 drivers
v0x12be56500_0 .net *"_ivl_9", 14 0, L_0x12beca010;  1 drivers
v0x12be565b0_0 .net "exp", 1 0, L_0x12becb820;  alias, 1 drivers
v0x12be566c0_0 .net "in", 15 0, L_0x12bebe830;  alias, 1 drivers
v0x12be56770_0 .net "k", 3 0, L_0x12bec9e70;  1 drivers
v0x12be56810_0 .net "mant", 13 0, L_0x12becb950;  alias, 1 drivers
v0x12be568c0_0 .net "rc", 0 0, L_0x12bec5270;  alias, 1 drivers
v0x12be56960_0 .net "regime", 3 0, L_0x12beca400;  alias, 1 drivers
v0x12be56a10_0 .net "xin", 15 0, L_0x12bec5200;  1 drivers
v0x12be56ac0_0 .net "xin_r", 15 0, L_0x12bec53c0;  1 drivers
v0x12be56b70_0 .net "xin_tmp", 15 0, L_0x12becb530;  1 drivers
L_0x12bec5270 .part L_0x12bec5200, 14, 1;
L_0x12bec53c0 .functor MUXZ 16, L_0x12bec5200, L_0x12bec5350, L_0x12bec5270, C4<>;
L_0x12beca010 .part L_0x12bec53c0, 0, 15;
L_0x12beca1a0 .concat [ 1 15 0 0], L_0x12beca0b0, L_0x12beca010;
L_0x12beca300 .arith/sub 4, L_0x12bec9e70, L_0x130044660;
L_0x12beca400 .functor MUXZ 4, L_0x12bec9e70, L_0x12beca300, L_0x12bec5270, C4<>;
L_0x12becb620 .part L_0x12bec5200, 0, 14;
L_0x12becb700 .concat [ 2 14 0 0], L_0x1300447c8, L_0x12becb620;
L_0x12becb820 .part L_0x12becb530, 14, 2;
L_0x12becb950 .part L_0x12becb530, 0, 14;
S_0x12be46470 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12be46060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be46470
v0x12be466f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x12be466f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be466f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_237.494 ;
    %load/vec4 v0x12be466f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_237.495, 5;
    %load/vec4 v0x12be466f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be466f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_237.494;
T_237.495 ;
    %end;
S_0x12be467a0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12be46060;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12be46970 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12be469b0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x12becb530 .functor BUFZ 16, L_0x12becafc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x130044780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be47af0_0 .net *"_ivl_10", 0 0, L_0x130044780;  1 drivers
v0x12be47bb0_0 .net *"_ivl_5", 0 0, L_0x12becb0e0;  1 drivers
v0x12be47c60_0 .net *"_ivl_6", 15 0, L_0x12becb250;  1 drivers
v0x12be47d20_0 .net *"_ivl_8", 14 0, L_0x12becb180;  1 drivers
v0x12be47dd0_0 .net "a", 15 0, L_0x12becb700;  1 drivers
v0x12be47ec0_0 .net "b", 3 0, L_0x12bec9e70;  alias, 1 drivers
v0x12be47f70_0 .net "c", 15 0, L_0x12becb530;  alias, 1 drivers
v0x12be48020 .array "tmp", 0 3;
v0x12be48020_0 .net v0x12be48020 0, 15 0, L_0x12becb390; 1 drivers
v0x12be48020_1 .net v0x12be48020 1, 15 0, L_0x12beca780; 1 drivers
v0x12be48020_2 .net v0x12be48020 2, 15 0, L_0x12becac00; 1 drivers
v0x12be48020_3 .net v0x12be48020 3, 15 0, L_0x12becafc0; 1 drivers
L_0x12beca520 .part L_0x12bec9e70, 1, 1;
L_0x12beca8e0 .part L_0x12bec9e70, 2, 1;
L_0x12becad20 .part L_0x12bec9e70, 3, 1;
L_0x12becb0e0 .part L_0x12bec9e70, 0, 1;
L_0x12becb180 .part L_0x12becb700, 0, 15;
L_0x12becb250 .concat [ 1 15 0 0], L_0x130044780, L_0x12becb180;
L_0x12becb390 .functor MUXZ 16, L_0x12becb700, L_0x12becb250, L_0x12becb0e0, C4<>;
S_0x12be46ba0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12be467a0;
 .timescale -9 -12;
P_0x12be46d70 .param/l "i" 1 4 296, +C4<01>;
v0x12be46e10_0 .net *"_ivl_1", 0 0, L_0x12beca520;  1 drivers
v0x12be46ea0_0 .net *"_ivl_3", 15 0, L_0x12beca660;  1 drivers
v0x12be46f30_0 .net *"_ivl_5", 13 0, L_0x12beca5c0;  1 drivers
L_0x1300446a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12be46fc0_0 .net *"_ivl_7", 1 0, L_0x1300446a8;  1 drivers
L_0x12beca5c0 .part L_0x12becb390, 0, 14;
L_0x12beca660 .concat [ 2 14 0 0], L_0x1300446a8, L_0x12beca5c0;
L_0x12beca780 .functor MUXZ 16, L_0x12becb390, L_0x12beca660, L_0x12beca520, C4<>;
S_0x12be47060 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12be467a0;
 .timescale -9 -12;
P_0x12be47240 .param/l "i" 1 4 296, +C4<010>;
v0x12be472d0_0 .net *"_ivl_1", 0 0, L_0x12beca8e0;  1 drivers
v0x12be47380_0 .net *"_ivl_3", 15 0, L_0x12becab20;  1 drivers
v0x12be47430_0 .net *"_ivl_5", 11 0, L_0x12becaa80;  1 drivers
L_0x1300446f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12be474f0_0 .net *"_ivl_7", 3 0, L_0x1300446f0;  1 drivers
L_0x12becaa80 .part L_0x12beca780, 0, 12;
L_0x12becab20 .concat [ 4 12 0 0], L_0x1300446f0, L_0x12becaa80;
L_0x12becac00 .functor MUXZ 16, L_0x12beca780, L_0x12becab20, L_0x12beca8e0, C4<>;
S_0x12be475a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12be467a0;
 .timescale -9 -12;
P_0x12be47790 .param/l "i" 1 4 296, +C4<011>;
v0x12be47820_0 .net *"_ivl_1", 0 0, L_0x12becad20;  1 drivers
v0x12be478d0_0 .net *"_ivl_3", 15 0, L_0x12becaea0;  1 drivers
v0x12be47980_0 .net *"_ivl_5", 7 0, L_0x12becadc0;  1 drivers
L_0x130044738 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12be47a40_0 .net *"_ivl_7", 7 0, L_0x130044738;  1 drivers
L_0x12becadc0 .part L_0x12becac00, 0, 8;
L_0x12becaea0 .concat [ 8 8 0 0], L_0x130044738, L_0x12becadc0;
L_0x12becafc0 .functor MUXZ 16, L_0x12becac00, L_0x12becaea0, L_0x12becad20, C4<>;
S_0x12be48150 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12be46060;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12be48310 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12be48350 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12be55d80_0 .net "in", 15 0, L_0x12beca1a0;  1 drivers
v0x12be55e50_0 .net "out", 3 0, L_0x12bec9e70;  alias, 1 drivers
v0x12be55f20_0 .net "vld", 0 0, L_0x12bec9bc0;  1 drivers
S_0x12be48500 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12be48150;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be483d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12be48410 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12be55800_0 .net "in", 15 0, L_0x12beca1a0;  alias, 1 drivers
v0x12be558c0_0 .net "out", 3 0, L_0x12bec9e70;  alias, 1 drivers
v0x12be55980_0 .net "vld", 0 0, L_0x12bec9bc0;  alias, 1 drivers
L_0x12bec7790 .part L_0x12beca1a0, 0, 8;
L_0x12bec9b20 .part L_0x12beca1a0, 8, 8;
S_0x12be48880 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be48500;
 .timescale -9 -12;
L_0x12bec9bc0 .functor OR 1, L_0x12bec7380, L_0x12bec9710, C4<0>, C4<0>;
L_0x1300445d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be55000_0 .net/2u *"_ivl_4", 0 0, L_0x1300445d0;  1 drivers
v0x12be550c0_0 .net *"_ivl_6", 3 0, L_0x12bec9c70;  1 drivers
v0x12be55160_0 .net *"_ivl_8", 3 0, L_0x12bec9d50;  1 drivers
v0x12be55210_0 .net "out_h", 2 0, L_0x12bec99c0;  1 drivers
v0x12be552d0_0 .net "out_l", 2 0, L_0x12bec7630;  1 drivers
v0x12be553a0_0 .net "out_vh", 0 0, L_0x12bec9710;  1 drivers
v0x12be55450_0 .net "out_vl", 0 0, L_0x12bec7380;  1 drivers
L_0x12bec9c70 .concat [ 3 1 0 0], L_0x12bec99c0, L_0x1300445d0;
L_0x12bec9d50 .concat [ 3 1 0 0], L_0x12bec7630, L_0x12bec7380;
L_0x12bec9e70 .functor MUXZ 4, L_0x12bec9d50, L_0x12bec9c70, L_0x12bec9710, C4<>;
S_0x12be48a50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be48880;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be48710 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be48750 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be4ea90_0 .net "in", 7 0, L_0x12bec9b20;  1 drivers
v0x12be4eb50_0 .net "out", 2 0, L_0x12bec99c0;  alias, 1 drivers
v0x12be4ec00_0 .net "vld", 0 0, L_0x12bec9710;  alias, 1 drivers
L_0x12bec8700 .part L_0x12bec9b20, 0, 4;
L_0x12bec9630 .part L_0x12bec9b20, 4, 4;
S_0x12be48dd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be48a50;
 .timescale -9 -12;
L_0x12bec9710 .functor OR 1, L_0x12bec82f0, L_0x12bec9220, C4<0>, C4<0>;
L_0x130044588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be4e290_0 .net/2u *"_ivl_4", 0 0, L_0x130044588;  1 drivers
v0x12be4e350_0 .net *"_ivl_6", 2 0, L_0x12bec97c0;  1 drivers
v0x12be4e3f0_0 .net *"_ivl_8", 2 0, L_0x12bec98a0;  1 drivers
v0x12be4e4a0_0 .net "out_h", 1 0, L_0x12bec94d0;  1 drivers
v0x12be4e560_0 .net "out_l", 1 0, L_0x12bec85a0;  1 drivers
v0x12be4e630_0 .net "out_vh", 0 0, L_0x12bec9220;  1 drivers
v0x12be4e6e0_0 .net "out_vl", 0 0, L_0x12bec82f0;  1 drivers
L_0x12bec97c0 .concat [ 2 1 0 0], L_0x12bec94d0, L_0x130044588;
L_0x12bec98a0 .concat [ 2 1 0 0], L_0x12bec85a0, L_0x12bec82f0;
L_0x12bec99c0 .functor MUXZ 3, L_0x12bec98a0, L_0x12bec97c0, L_0x12bec9220, C4<>;
S_0x12be48fa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be48dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be48c60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be48ca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be4b680_0 .net "in", 3 0, L_0x12bec9630;  1 drivers
v0x12be4b740_0 .net "out", 1 0, L_0x12bec94d0;  alias, 1 drivers
v0x12be4b7f0_0 .net "vld", 0 0, L_0x12bec9220;  alias, 1 drivers
L_0x12bec8be0 .part L_0x12bec9630, 0, 2;
L_0x12bec9100 .part L_0x12bec9630, 2, 2;
S_0x12be49320 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be48fa0;
 .timescale -9 -12;
L_0x12bec9220 .functor OR 1, L_0x12bec87a0, L_0x12bec8d00, C4<0>, C4<0>;
L_0x130044540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be4ae80_0 .net/2u *"_ivl_4", 0 0, L_0x130044540;  1 drivers
v0x12be4af40_0 .net *"_ivl_6", 1 0, L_0x12bec92d0;  1 drivers
v0x12be4afe0_0 .net *"_ivl_8", 1 0, L_0x12bec93b0;  1 drivers
v0x12be4b090_0 .net "out_h", 0 0, L_0x12bec8fd0;  1 drivers
v0x12be4b150_0 .net "out_l", 0 0, L_0x12bec8ab0;  1 drivers
v0x12be4b220_0 .net "out_vh", 0 0, L_0x12bec8d00;  1 drivers
v0x12be4b2d0_0 .net "out_vl", 0 0, L_0x12bec87a0;  1 drivers
L_0x12bec92d0 .concat [ 1 1 0 0], L_0x12bec8fd0, L_0x130044540;
L_0x12bec93b0 .concat [ 1 1 0 0], L_0x12bec8ab0, L_0x12bec87a0;
L_0x12bec94d0 .functor MUXZ 2, L_0x12bec93b0, L_0x12bec92d0, L_0x12bec8d00, C4<>;
S_0x12be494f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be49320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be491b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be491f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be49f20_0 .net "in", 1 0, L_0x12bec9100;  1 drivers
v0x12be49fe0_0 .net "out", 0 0, L_0x12bec8fd0;  alias, 1 drivers
v0x12be4a090_0 .net "vld", 0 0, L_0x12bec8d00;  alias, 1 drivers
L_0x12bec8da0 .part L_0x12bec9100, 1, 1;
L_0x12bec8f30 .part L_0x12bec9100, 0, 1;
S_0x12be49870 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be494f0;
 .timescale -9 -12;
L_0x12bec8e80 .functor NOT 1, L_0x12bec8da0, C4<0>, C4<0>, C4<0>;
L_0x12bec8fd0 .functor AND 1, L_0x12bec8e80, L_0x12bec8f30, C4<1>, C4<1>;
v0x12be49a40_0 .net *"_ivl_2", 0 0, L_0x12bec8da0;  1 drivers
v0x12be49b00_0 .net *"_ivl_3", 0 0, L_0x12bec8e80;  1 drivers
v0x12be49ba0_0 .net *"_ivl_5", 0 0, L_0x12bec8f30;  1 drivers
L_0x12bec8d00 .reduce/or L_0x12bec9100;
S_0x12be49c30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be494f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be49c30
v0x12be49e80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be49e80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be49e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_238.496 ;
    %load/vec4 v0x12be49e80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_238.497, 5;
    %load/vec4 v0x12be49e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be49e80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_238.496;
T_238.497 ;
    %end;
S_0x12be4a190 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be49320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be4a360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be4a3a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be4ac10_0 .net "in", 1 0, L_0x12bec8be0;  1 drivers
v0x12be4acd0_0 .net "out", 0 0, L_0x12bec8ab0;  alias, 1 drivers
v0x12be4ad80_0 .net "vld", 0 0, L_0x12bec87a0;  alias, 1 drivers
L_0x12bec8880 .part L_0x12bec8be0, 1, 1;
L_0x12bec8a10 .part L_0x12bec8be0, 0, 1;
S_0x12be4a570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be4a190;
 .timescale -9 -12;
L_0x12bec8960 .functor NOT 1, L_0x12bec8880, C4<0>, C4<0>, C4<0>;
L_0x12bec8ab0 .functor AND 1, L_0x12bec8960, L_0x12bec8a10, C4<1>, C4<1>;
v0x12be4a730_0 .net *"_ivl_2", 0 0, L_0x12bec8880;  1 drivers
v0x12be4a7f0_0 .net *"_ivl_3", 0 0, L_0x12bec8960;  1 drivers
v0x12be4a890_0 .net *"_ivl_5", 0 0, L_0x12bec8a10;  1 drivers
L_0x12bec87a0 .reduce/or L_0x12bec8be0;
S_0x12be4a920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be4a190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be4a920
v0x12be4ab70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be4ab70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be4ab70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_239.498 ;
    %load/vec4 v0x12be4ab70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_239.499, 5;
    %load/vec4 v0x12be4ab70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be4ab70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_239.498;
T_239.499 ;
    %end;
S_0x12be4b380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be48fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be4b380
v0x12be4b5d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be4b5d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be4b5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_240.500 ;
    %load/vec4 v0x12be4b5d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_240.501, 5;
    %load/vec4 v0x12be4b5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be4b5d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_240.500;
T_240.501 ;
    %end;
S_0x12be4b8f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be48dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be4bac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be4bb00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be4e020_0 .net "in", 3 0, L_0x12bec8700;  1 drivers
v0x12be4e0e0_0 .net "out", 1 0, L_0x12bec85a0;  alias, 1 drivers
v0x12be4e190_0 .net "vld", 0 0, L_0x12bec82f0;  alias, 1 drivers
L_0x12bec7cb0 .part L_0x12bec8700, 0, 2;
L_0x12bec81d0 .part L_0x12bec8700, 2, 2;
S_0x12be4bcd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be4b8f0;
 .timescale -9 -12;
L_0x12bec82f0 .functor OR 1, L_0x12bec7870, L_0x12bec7dd0, C4<0>, C4<0>;
L_0x1300444f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be4d820_0 .net/2u *"_ivl_4", 0 0, L_0x1300444f8;  1 drivers
v0x12be4d8e0_0 .net *"_ivl_6", 1 0, L_0x12bec83a0;  1 drivers
v0x12be4d980_0 .net *"_ivl_8", 1 0, L_0x12bec8480;  1 drivers
v0x12be4da30_0 .net "out_h", 0 0, L_0x12bec80a0;  1 drivers
v0x12be4daf0_0 .net "out_l", 0 0, L_0x12bec7b80;  1 drivers
v0x12be4dbc0_0 .net "out_vh", 0 0, L_0x12bec7dd0;  1 drivers
v0x12be4dc70_0 .net "out_vl", 0 0, L_0x12bec7870;  1 drivers
L_0x12bec83a0 .concat [ 1 1 0 0], L_0x12bec80a0, L_0x1300444f8;
L_0x12bec8480 .concat [ 1 1 0 0], L_0x12bec7b80, L_0x12bec7870;
L_0x12bec85a0 .functor MUXZ 2, L_0x12bec8480, L_0x12bec83a0, L_0x12bec7dd0, C4<>;
S_0x12be4be90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be4bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be4bb80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be4bbc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be4c8c0_0 .net "in", 1 0, L_0x12bec81d0;  1 drivers
v0x12be4c980_0 .net "out", 0 0, L_0x12bec80a0;  alias, 1 drivers
v0x12be4ca30_0 .net "vld", 0 0, L_0x12bec7dd0;  alias, 1 drivers
L_0x12bec7e70 .part L_0x12bec81d0, 1, 1;
L_0x12bec8000 .part L_0x12bec81d0, 0, 1;
S_0x12be4c210 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be4be90;
 .timescale -9 -12;
L_0x12bec7f50 .functor NOT 1, L_0x12bec7e70, C4<0>, C4<0>, C4<0>;
L_0x12bec80a0 .functor AND 1, L_0x12bec7f50, L_0x12bec8000, C4<1>, C4<1>;
v0x12be4c3e0_0 .net *"_ivl_2", 0 0, L_0x12bec7e70;  1 drivers
v0x12be4c4a0_0 .net *"_ivl_3", 0 0, L_0x12bec7f50;  1 drivers
v0x12be4c540_0 .net *"_ivl_5", 0 0, L_0x12bec8000;  1 drivers
L_0x12bec7dd0 .reduce/or L_0x12bec81d0;
S_0x12be4c5d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be4be90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be4c5d0
v0x12be4c820_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be4c820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be4c820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_241.502 ;
    %load/vec4 v0x12be4c820_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_241.503, 5;
    %load/vec4 v0x12be4c820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be4c820_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_241.502;
T_241.503 ;
    %end;
S_0x12be4cb30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be4bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be4cd00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be4cd40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be4d5b0_0 .net "in", 1 0, L_0x12bec7cb0;  1 drivers
v0x12be4d670_0 .net "out", 0 0, L_0x12bec7b80;  alias, 1 drivers
v0x12be4d720_0 .net "vld", 0 0, L_0x12bec7870;  alias, 1 drivers
L_0x12bec7950 .part L_0x12bec7cb0, 1, 1;
L_0x12bec7ae0 .part L_0x12bec7cb0, 0, 1;
S_0x12be4cf10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be4cb30;
 .timescale -9 -12;
L_0x12bec7a30 .functor NOT 1, L_0x12bec7950, C4<0>, C4<0>, C4<0>;
L_0x12bec7b80 .functor AND 1, L_0x12bec7a30, L_0x12bec7ae0, C4<1>, C4<1>;
v0x12be4d0d0_0 .net *"_ivl_2", 0 0, L_0x12bec7950;  1 drivers
v0x12be4d190_0 .net *"_ivl_3", 0 0, L_0x12bec7a30;  1 drivers
v0x12be4d230_0 .net *"_ivl_5", 0 0, L_0x12bec7ae0;  1 drivers
L_0x12bec7870 .reduce/or L_0x12bec7cb0;
S_0x12be4d2c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be4cb30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be4d2c0
v0x12be4d510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be4d510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be4d510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_242.504 ;
    %load/vec4 v0x12be4d510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_242.505, 5;
    %load/vec4 v0x12be4d510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be4d510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_242.504;
T_242.505 ;
    %end;
S_0x12be4dd20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be4b8f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be4dd20
v0x12be4df70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be4df70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be4df70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_243.506 ;
    %load/vec4 v0x12be4df70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_243.507, 5;
    %load/vec4 v0x12be4df70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be4df70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_243.506;
T_243.507 ;
    %end;
S_0x12be4e790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be48a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be4e790
v0x12be4e9e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12be4e9e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be4e9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_244.508 ;
    %load/vec4 v0x12be4e9e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_244.509, 5;
    %load/vec4 v0x12be4e9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be4e9e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_244.508;
T_244.509 ;
    %end;
S_0x12be4ed00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be48880;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be4eed0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12be4ef10 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12be54d90_0 .net "in", 7 0, L_0x12bec7790;  1 drivers
v0x12be54e50_0 .net "out", 2 0, L_0x12bec7630;  alias, 1 drivers
v0x12be54f00_0 .net "vld", 0 0, L_0x12bec7380;  alias, 1 drivers
L_0x12bec6370 .part L_0x12bec7790, 0, 4;
L_0x12bec72a0 .part L_0x12bec7790, 4, 4;
S_0x12be4f0e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be4ed00;
 .timescale -9 -12;
L_0x12bec7380 .functor OR 1, L_0x12bec5f60, L_0x12bec6e90, C4<0>, C4<0>;
L_0x1300444b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be54590_0 .net/2u *"_ivl_4", 0 0, L_0x1300444b0;  1 drivers
v0x12be54650_0 .net *"_ivl_6", 2 0, L_0x12bec7430;  1 drivers
v0x12be546f0_0 .net *"_ivl_8", 2 0, L_0x12bec7510;  1 drivers
v0x12be547a0_0 .net "out_h", 1 0, L_0x12bec7140;  1 drivers
v0x12be54860_0 .net "out_l", 1 0, L_0x12bec6210;  1 drivers
v0x12be54930_0 .net "out_vh", 0 0, L_0x12bec6e90;  1 drivers
v0x12be549e0_0 .net "out_vl", 0 0, L_0x12bec5f60;  1 drivers
L_0x12bec7430 .concat [ 2 1 0 0], L_0x12bec7140, L_0x1300444b0;
L_0x12bec7510 .concat [ 2 1 0 0], L_0x12bec6210, L_0x12bec5f60;
L_0x12bec7630 .functor MUXZ 3, L_0x12bec7510, L_0x12bec7430, L_0x12bec6e90, C4<>;
S_0x12be4f2a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be4f0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be4ef90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be4efd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be51980_0 .net "in", 3 0, L_0x12bec72a0;  1 drivers
v0x12be51a40_0 .net "out", 1 0, L_0x12bec7140;  alias, 1 drivers
v0x12be51af0_0 .net "vld", 0 0, L_0x12bec6e90;  alias, 1 drivers
L_0x12bec6850 .part L_0x12bec72a0, 0, 2;
L_0x12bec6d70 .part L_0x12bec72a0, 2, 2;
S_0x12be4f620 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be4f2a0;
 .timescale -9 -12;
L_0x12bec6e90 .functor OR 1, L_0x12bec6410, L_0x12bec6970, C4<0>, C4<0>;
L_0x130044468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be51180_0 .net/2u *"_ivl_4", 0 0, L_0x130044468;  1 drivers
v0x12be51240_0 .net *"_ivl_6", 1 0, L_0x12bec6f40;  1 drivers
v0x12be512e0_0 .net *"_ivl_8", 1 0, L_0x12bec7020;  1 drivers
v0x12be51390_0 .net "out_h", 0 0, L_0x12bec6c40;  1 drivers
v0x12be51450_0 .net "out_l", 0 0, L_0x12bec6720;  1 drivers
v0x12be51520_0 .net "out_vh", 0 0, L_0x12bec6970;  1 drivers
v0x12be515d0_0 .net "out_vl", 0 0, L_0x12bec6410;  1 drivers
L_0x12bec6f40 .concat [ 1 1 0 0], L_0x12bec6c40, L_0x130044468;
L_0x12bec7020 .concat [ 1 1 0 0], L_0x12bec6720, L_0x12bec6410;
L_0x12bec7140 .functor MUXZ 2, L_0x12bec7020, L_0x12bec6f40, L_0x12bec6970, C4<>;
S_0x12be4f7f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be4f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be4f4b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be4f4f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be50220_0 .net "in", 1 0, L_0x12bec6d70;  1 drivers
v0x12be502e0_0 .net "out", 0 0, L_0x12bec6c40;  alias, 1 drivers
v0x12be50390_0 .net "vld", 0 0, L_0x12bec6970;  alias, 1 drivers
L_0x12bec6a10 .part L_0x12bec6d70, 1, 1;
L_0x12bec6ba0 .part L_0x12bec6d70, 0, 1;
S_0x12be4fb70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be4f7f0;
 .timescale -9 -12;
L_0x12bec6af0 .functor NOT 1, L_0x12bec6a10, C4<0>, C4<0>, C4<0>;
L_0x12bec6c40 .functor AND 1, L_0x12bec6af0, L_0x12bec6ba0, C4<1>, C4<1>;
v0x12be4fd40_0 .net *"_ivl_2", 0 0, L_0x12bec6a10;  1 drivers
v0x12be4fe00_0 .net *"_ivl_3", 0 0, L_0x12bec6af0;  1 drivers
v0x12be4fea0_0 .net *"_ivl_5", 0 0, L_0x12bec6ba0;  1 drivers
L_0x12bec6970 .reduce/or L_0x12bec6d70;
S_0x12be4ff30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be4f7f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be4ff30
v0x12be50180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12be50180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be50180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_245.510 ;
    %load/vec4 v0x12be50180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_245.511, 5;
    %load/vec4 v0x12be50180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be50180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_245.510;
T_245.511 ;
    %end;
S_0x12be50490 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be4f620;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be50660 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be506a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be50f10_0 .net "in", 1 0, L_0x12bec6850;  1 drivers
v0x12be50fd0_0 .net "out", 0 0, L_0x12bec6720;  alias, 1 drivers
v0x12be51080_0 .net "vld", 0 0, L_0x12bec6410;  alias, 1 drivers
L_0x12bec64f0 .part L_0x12bec6850, 1, 1;
L_0x12bec6680 .part L_0x12bec6850, 0, 1;
S_0x12be50870 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be50490;
 .timescale -9 -12;
L_0x12bec65d0 .functor NOT 1, L_0x12bec64f0, C4<0>, C4<0>, C4<0>;
L_0x12bec6720 .functor AND 1, L_0x12bec65d0, L_0x12bec6680, C4<1>, C4<1>;
v0x12be50a30_0 .net *"_ivl_2", 0 0, L_0x12bec64f0;  1 drivers
v0x12be50af0_0 .net *"_ivl_3", 0 0, L_0x12bec65d0;  1 drivers
v0x12be50b90_0 .net *"_ivl_5", 0 0, L_0x12bec6680;  1 drivers
L_0x12bec6410 .reduce/or L_0x12bec6850;
S_0x12be50c20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be50490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be50c20
v0x12be50e70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12be50e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be50e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_246.512 ;
    %load/vec4 v0x12be50e70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_246.513, 5;
    %load/vec4 v0x12be50e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be50e70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_246.512;
T_246.513 ;
    %end;
S_0x12be51680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be4f2a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be51680
v0x12be518d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be518d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be518d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_247.514 ;
    %load/vec4 v0x12be518d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_247.515, 5;
    %load/vec4 v0x12be518d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be518d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_247.514;
T_247.515 ;
    %end;
S_0x12be51bf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be4f0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be51dc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12be51e00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12be54320_0 .net "in", 3 0, L_0x12bec6370;  1 drivers
v0x12be543e0_0 .net "out", 1 0, L_0x12bec6210;  alias, 1 drivers
v0x12be54490_0 .net "vld", 0 0, L_0x12bec5f60;  alias, 1 drivers
L_0x12bec5920 .part L_0x12bec6370, 0, 2;
L_0x12bec5e40 .part L_0x12bec6370, 2, 2;
S_0x12be51fd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12be51bf0;
 .timescale -9 -12;
L_0x12bec5f60 .functor OR 1, L_0x12bec54e0, L_0x12bec5a40, C4<0>, C4<0>;
L_0x130044420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be53b20_0 .net/2u *"_ivl_4", 0 0, L_0x130044420;  1 drivers
v0x12be53be0_0 .net *"_ivl_6", 1 0, L_0x12bec6010;  1 drivers
v0x12be53c80_0 .net *"_ivl_8", 1 0, L_0x12bec60f0;  1 drivers
v0x12be53d30_0 .net "out_h", 0 0, L_0x12bec5d10;  1 drivers
v0x12be53df0_0 .net "out_l", 0 0, L_0x12bec57f0;  1 drivers
v0x12be53ec0_0 .net "out_vh", 0 0, L_0x12bec5a40;  1 drivers
v0x12be53f70_0 .net "out_vl", 0 0, L_0x12bec54e0;  1 drivers
L_0x12bec6010 .concat [ 1 1 0 0], L_0x12bec5d10, L_0x130044420;
L_0x12bec60f0 .concat [ 1 1 0 0], L_0x12bec57f0, L_0x12bec54e0;
L_0x12bec6210 .functor MUXZ 2, L_0x12bec60f0, L_0x12bec6010, L_0x12bec5a40, C4<>;
S_0x12be52190 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12be51fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be51e80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be51ec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be52bc0_0 .net "in", 1 0, L_0x12bec5e40;  1 drivers
v0x12be52c80_0 .net "out", 0 0, L_0x12bec5d10;  alias, 1 drivers
v0x12be52d30_0 .net "vld", 0 0, L_0x12bec5a40;  alias, 1 drivers
L_0x12bec5ae0 .part L_0x12bec5e40, 1, 1;
L_0x12bec5c70 .part L_0x12bec5e40, 0, 1;
S_0x12be52510 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be52190;
 .timescale -9 -12;
L_0x12bec5bc0 .functor NOT 1, L_0x12bec5ae0, C4<0>, C4<0>, C4<0>;
L_0x12bec5d10 .functor AND 1, L_0x12bec5bc0, L_0x12bec5c70, C4<1>, C4<1>;
v0x12be526e0_0 .net *"_ivl_2", 0 0, L_0x12bec5ae0;  1 drivers
v0x12be527a0_0 .net *"_ivl_3", 0 0, L_0x12bec5bc0;  1 drivers
v0x12be52840_0 .net *"_ivl_5", 0 0, L_0x12bec5c70;  1 drivers
L_0x12bec5a40 .reduce/or L_0x12bec5e40;
S_0x12be528d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be52190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be528d0
v0x12be52b20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12be52b20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be52b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_248.516 ;
    %load/vec4 v0x12be52b20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_248.517, 5;
    %load/vec4 v0x12be52b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be52b20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_248.516;
T_248.517 ;
    %end;
S_0x12be52e30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12be51fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12be53000 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12be53040 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12be538b0_0 .net "in", 1 0, L_0x12bec5920;  1 drivers
v0x12be53970_0 .net "out", 0 0, L_0x12bec57f0;  alias, 1 drivers
v0x12be53a20_0 .net "vld", 0 0, L_0x12bec54e0;  alias, 1 drivers
L_0x12bec55c0 .part L_0x12bec5920, 1, 1;
L_0x12bec5750 .part L_0x12bec5920, 0, 1;
S_0x12be53210 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12be52e30;
 .timescale -9 -12;
L_0x12bec56a0 .functor NOT 1, L_0x12bec55c0, C4<0>, C4<0>, C4<0>;
L_0x12bec57f0 .functor AND 1, L_0x12bec56a0, L_0x12bec5750, C4<1>, C4<1>;
v0x12be533d0_0 .net *"_ivl_2", 0 0, L_0x12bec55c0;  1 drivers
v0x12be53490_0 .net *"_ivl_3", 0 0, L_0x12bec56a0;  1 drivers
v0x12be53530_0 .net *"_ivl_5", 0 0, L_0x12bec5750;  1 drivers
L_0x12bec54e0 .reduce/or L_0x12bec5920;
S_0x12be535c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be52e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be535c0
v0x12be53810_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be53810_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be53810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_249.518 ;
    %load/vec4 v0x12be53810_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_249.519, 5;
    %load/vec4 v0x12be53810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be53810_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_249.518;
T_249.519 ;
    %end;
S_0x12be54020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be51bf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be54020
v0x12be54270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12be54270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be54270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_250.520 ;
    %load/vec4 v0x12be54270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_250.521, 5;
    %load/vec4 v0x12be54270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be54270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_250.520;
T_250.521 ;
    %end;
S_0x12be54a90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be4ed00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be54a90
v0x12be54ce0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12be54ce0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be54ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_251.522 ;
    %load/vec4 v0x12be54ce0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_251.523, 5;
    %load/vec4 v0x12be54ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be54ce0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_251.522;
T_251.523 ;
    %end;
S_0x12be55500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12be48500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be55500
v0x12be55750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x12be55750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be55750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_252.524 ;
    %load/vec4 v0x12be55750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_252.525, 5;
    %load/vec4 v0x12be55750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be55750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_252.524;
T_252.525 ;
    %end;
S_0x12be55a70 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12be48150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12be55a70
v0x12be55cd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x12be55cd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12be55cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_253.526 ;
    %load/vec4 v0x12be55cd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_253.527, 5;
    %load/vec4 v0x12be55cd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12be55cd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_253.526;
T_253.527 ;
    %end;
S_0x12be56d00 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12be56fc0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x130044a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be57580_0 .net/2u *"_ivl_0", 0 0, L_0x130044a50;  1 drivers
L_0x130044a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12be57640_0 .net/2u *"_ivl_4", 0 0, L_0x130044a98;  1 drivers
v0x12be576e0_0 .net "a", 6 0, L_0x12becd870;  1 drivers
v0x12be57790_0 .net "ain", 7 0, L_0x12becd530;  1 drivers
v0x12be57850_0 .net "b", 6 0, L_0x12beccb70;  1 drivers
v0x12be57930_0 .net "bin", 7 0, L_0x12becd650;  1 drivers
v0x12be579d0_0 .net "c", 7 0, L_0x12becd770;  alias, 1 drivers
L_0x12becd530 .concat [ 7 1 0 0], L_0x12becd870, L_0x130044a50;
L_0x12becd650 .concat [ 7 1 0 0], L_0x12beccb70, L_0x130044a98;
S_0x12be570d0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12be56d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12be57290 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x12be57040_0 .net "a", 7 0, L_0x12becd530;  alias, 1 drivers
v0x12be573c0_0 .net "b", 7 0, L_0x12becd650;  alias, 1 drivers
v0x12be57470_0 .net "c", 7 0, L_0x12becd770;  alias, 1 drivers
L_0x12becd770 .arith/sub 8, L_0x12becd530, L_0x12becd650;
S_0x12be57ac0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x12be1bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x12be57c80 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x12be57cc0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x12bed67d0 .functor NOT 7, L_0x12bed72f0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x12bed6b60 .functor NOT 1, L_0x12bed6ac0, C4<0>, C4<0>, C4<0>;
L_0x12bed6d90 .functor OR 1, L_0x12bed6b60, L_0x12bed6cb0, C4<0>, C4<0>;
v0x12be58330_0 .net *"_ivl_10", 0 0, L_0x12bed6b60;  1 drivers
v0x12be583e0_0 .net *"_ivl_13", 1 0, L_0x12bed6bd0;  1 drivers
v0x12be58490_0 .net *"_ivl_15", 0 0, L_0x12bed6cb0;  1 drivers
v0x12be58540_0 .net *"_ivl_17", 0 0, L_0x12bed6d90;  1 drivers
v0x12be585e0_0 .net *"_ivl_19", 3 0, L_0x12bed6e80;  1 drivers
L_0x130045230 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12be586d0_0 .net/2u *"_ivl_20", 3 0, L_0x130045230;  1 drivers
v0x12be58780_0 .net *"_ivl_22", 3 0, L_0x12bed6f60;  1 drivers
v0x12be58830_0 .net *"_ivl_25", 3 0, L_0x12bed70a0;  1 drivers
v0x12be588e0_0 .net *"_ivl_5", 0 0, L_0x12bed68c0;  1 drivers
v0x12be589f0_0 .net *"_ivl_9", 0 0, L_0x12bed6ac0;  1 drivers
v0x12be58aa0_0 .net "e_o", 1 0, L_0x12bed61e0;  alias, 1 drivers
v0x12be58b50_0 .net "exp_o", 6 0, L_0x12bed72f0;  1 drivers
v0x12be58c00_0 .net "exp_oN", 6 0, L_0x12bed6960;  1 drivers
v0x12be58cb0_0 .net "exp_oN_tmp", 6 0, L_0x12bed6280;  1 drivers
v0x12be58d70_0 .net "r_o", 3 0, L_0x12bed7210;  alias, 1 drivers
L_0x12bed61e0 .part L_0x12bed72f0, 0, 2;
L_0x12bed68c0 .part L_0x12bed72f0, 6, 1;
L_0x12bed6960 .functor MUXZ 7, L_0x12bed72f0, L_0x12bed6280, L_0x12bed68c0, C4<>;
L_0x12bed6ac0 .part L_0x12bed72f0, 6, 1;
L_0x12bed6bd0 .part L_0x12bed6960, 0, 2;
L_0x12bed6cb0 .reduce/or L_0x12bed6bd0;
L_0x12bed6e80 .part L_0x12bed6960, 2, 4;
L_0x12bed6f60 .arith/sum 4, L_0x12bed6e80, L_0x130045230;
L_0x12bed70a0 .part L_0x12bed6960, 2, 4;
L_0x12bed7210 .functor MUXZ 4, L_0x12bed70a0, L_0x12bed6f60, L_0x12bed6d90, C4<>;
S_0x12be57e90 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x12be57ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x12be58060 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x1300451e8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x12be580e0_0 .net/2u *"_ivl_0", 6 0, L_0x1300451e8;  1 drivers
v0x12be581a0_0 .net "a", 6 0, L_0x12bed67d0;  1 drivers
v0x12be58240_0 .net "c", 6 0, L_0x12bed6280;  alias, 1 drivers
L_0x12bed6280 .arith/sum 7, L_0x12bed67d0, L_0x1300451e8;
S_0x12be5e320 .scope function.vec4.s16, "trunc_nbits_abs" "trunc_nbits_abs" 3 29, 3 29 0, S_0x14be28a00;
 .timescale -9 -12;
v0x12be5e560_0 .var "P", 15 0;
; Variable trunc_nbits_abs is vec4 return value of scope S_0x12be5e320
TD_fault_checker_tb.dut.trunc_nbits_abs ;
    %load/vec4 v0x12be5e560_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_254.528, 4;
    %load/vec4 v0x12be5e560_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
    %jmp T_254.529;
T_254.528 ;
    %load/vec4 v0x12be5e560_0;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
T_254.529 ;
    %end;
S_0x12be5e680 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 39, 3 39 0, S_0x14be28a00;
 .timescale -9 -12;
v0x12be5e840_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x12be5e680
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x12be5e840_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x14be28a00;
T_256 ;
    %wait E_0x14be143a0;
    %load/vec4 v0x12be5e980_0;
    %store/vec4 v0x14bea6f10_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x14bea6d30;
    %load/vec4 v0x12be5ea70_0;
    %store/vec4 v0x14bea6f10_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x14bea6d30;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x14bea8b30_0, 0, 32;
    %store/vec4 v0x14bea88e0_0, 0, 32;
    %store/vec4 v0x14bea8850_0, 0, 32;
    %store/vec4 v0x14bea87b0_0, 0, 32;
    %store/vec4 v0x14bea86f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x14bea8530;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12be5f080_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12be5ec90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12be5f7a0_0, 0, 32;
    %jmp T_256.1;
T_256.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12be5f080_0, 0, 1;
    %load/vec4 v0x12be5ebe0_0;
    %store/vec4 v0x12be5f7a0_0, 0, 32;
T_256.1 ;
    %load/vec4 v0x12be5eb50_0;
    %store/vec4 v0x12be5f390_0, 0, 32;
    %load/vec4 v0x12be5eb50_0;
    %store/vec4 v0x14bea6f10_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x14bea6d30;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x14bea7d50_0, 0, 32;
    %store/vec4 v0x14bea7bb0_0, 0, 32;
    %store/vec4 v0x14bea7a60_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x14bea77c0;
    %store/vec4 v0x12be5f300_0, 0, 7;
    %load/vec4 v0x12be5f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x12be5ec90_0;
    %store/vec4 v0x12be5e560_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x12be5e320;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x14bea7d50_0, 0, 32;
    %store/vec4 v0x14bea7bb0_0, 0, 32;
    %store/vec4 v0x14bea7a60_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x14bea77c0;
    %store/vec4 v0x12be5f710_0, 0, 7;
    %jmp T_256.3;
T_256.2 ;
    %load/vec4 v0x12be5f7a0_0;
    %store/vec4 v0x14bea6f10_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x14bea6d30;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x14bea7d50_0, 0, 32;
    %store/vec4 v0x14bea7bb0_0, 0, 32;
    %store/vec4 v0x14bea7a60_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x14bea77c0;
    %store/vec4 v0x12be5f710_0, 0, 7;
T_256.3 ;
    %load/vec4 v0x12be5f710_0;
    %load/vec4 v0x12be5f300_0;
    %cmp/u;
    %jmp/0xz  T_256.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12be5f300_0;
    %pad/u 32;
    %load/vec4 v0x12be5f710_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12be5ed60_0, 0, 1;
    %jmp T_256.5;
T_256.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12be5f710_0;
    %pad/u 32;
    %load/vec4 v0x12be5f300_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12be5ed60_0, 0, 1;
T_256.5 ;
    %jmp T_256;
    .thread T_256, $push;
    .scope S_0x14be28710;
T_257 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14be28710 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x12be5fa50_0, 0, 32;
    %load/vec4 v0x12be5fa50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_257.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_257.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be5fae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be5f870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be5f920_0, 0, 32;
T_257.2 ;
    %vpi_func 2 74 "$feof" 32, v0x12be5fa50_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_257.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x12be5fa50_0, "%h %h\012", v0x12be5f870_0, v0x12be5f920_0 {0 0 0};
    %store/vec4 v0x12be5fca0_0, 0, 32;
    %load/vec4 v0x12be5fca0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_257.4, 4;
    %load/vec4 v0x12be5fae0_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_257.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | true_scale=%b used_scale=%b | fault=%b  mode=%b", v0x12be5fae0_0, v0x12be5f870_0, v0x12be5f920_0, v0x12be5fdd0_0, &PV<v0x12be5ff90_0, 0, 16>, v0x12be5fd30_0, v0x12be5ff00_0, v0x12be5f9c0_0, v0x12be5fbd0_0 {0 0 0};
    %load/vec4 v0x12be5fae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be5fae0_0, 0, 32;
    %jmp T_257.2;
T_257.3 ;
    %vpi_call 2 91 "$fclose", v0x12be5fa50_0 {0 0 0};
    %vpi_call 2 92 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x12be5fae0_0 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_257;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
