{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Application\n",
    "\n",
    "In this final notebook, we apply the previously gathered knowledge to extract the pin configuration for the blocks 8A, 8B, 8C and 8D in the bitstream retreived from the on-board Flash. We expect to find a 72-bit DDR3 interface."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import csv\n",
    "import enum\n",
    "import os\n",
    "from collections import namedtuple\n",
    "\n",
    "import numpy as np\n",
    "\n",
    "from JicBitstream import JicBitstream, JicBitstreamZip\n",
    "from IOclassifier import IOclassifier, IOSTD_REL_TO_PU, IOclassifierOut\n",
    "\n",
    "%matplotlib notebook"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "pin_list = open(\"../../resources/pin_list_5SGSMD5K1F40C1_8AD.txt\", \"r\").readlines()\n",
    "pin_list = [pin.strip() for pin in pin_list]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[32m K21 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m J21 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m M20 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m L20 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[36m K22 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m J22 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m M21 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m L21 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m P22 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m N22 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m N20 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m N21 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[34m F20 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m E20 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m H20 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m G20 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m G21 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m F21 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[34m C20 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m C21 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m E21 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[32m D21 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m B20 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A20 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[35m M23 IOclassifierOut(inp=True, out=False, pu=False, io_std='2V5', term=None, diff=False) \u001b[1m ? \u001b[0m\n",
      "\u001b[36m L23 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m L24 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m K24 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[31m J23 IOclassifierOut(inp=True, out=True, pu=False, io_std='Scls1', term='no term', diff=True) \u001b[1m ? \u001b[0m\n",
      "\u001b[32m J24 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=True) \u001b[1m ? \u001b[0m\n",
      "\u001b[32m P23 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m N23 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m N24 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m M24 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m T24 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m R24 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m H23 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m G23 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m H22 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m G22 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[31m F23 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[32m E23 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m ? \u001b[0m\n",
      "\u001b[34m C22 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[32m D22 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m B22 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A22 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m B23 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A23 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[32m P25 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m N25 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m U25 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m T25 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m R25 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m R26 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m P26 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m N26 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m M26 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m L26 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m K25 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m J25 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m G24 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m F24 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m H25 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m G25 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m E24 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m E25 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[34m D24 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m C24 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[32m D25 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m C25 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m B25 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A25 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m U26 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m U27 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m T27 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m R27 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m U28 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m T28 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m N27 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m P28 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m K27 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m J27 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m M27 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m L27 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[34m G26 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m F26 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m J26 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m H26 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m G27 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m F27 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[32m E27 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m D27 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m B26 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A26 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m C26 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m C27 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m V29 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m U29 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m R29 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m P29 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m U30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m T30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m N28 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m M29 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[32m J29 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m J28 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m L28 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[32m K28 IOclassifierOut(inp=False, out=True, pu=False, io_std='Scls1', term='no term', diff=False) \u001b[1m addr \u001b[0m\n",
      "\u001b[36m F29 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m E28 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m H28 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m G28 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m H29 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m G29 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[32m D28 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m C28 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m B28 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A28 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m B29 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A29 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m N30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m M30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m R30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m R31 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m P31 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m N31 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m L31 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m L30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m K30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m J30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m K31 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[36m J31 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m B31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m D30 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m C30 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m D31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m C31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[36m G30 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m F30 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[32m E30 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m E31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m H31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m G31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m R32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m P32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m U31 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m T31 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m N32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m M32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[32m N33 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m M33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m L33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m L34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m P34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m N34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m D33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m C33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m B32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m E34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m D34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[34m A34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A35 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[32m C34 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[35m B34 IOclassifierOut(inp=True, out=False, pu=False, io_std='2V5', term=None, diff=False) \u001b[1m ? \u001b[0m\n",
      "\u001b[34m A36 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m A37 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[36m E32 IOclassifierOut(inp=False, out=False, pu=True, io_std='2V5', term=None, diff=False) \u001b[1m n/c \u001b[0m\n",
      "\u001b[34m F32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m G33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m G32 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[31m F33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[31m E33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=True) \u001b[1m DQS \u001b[0m\n",
      "\u001b[34m K33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m J33 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[32m H34 IOclassifierOut(inp=False, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DM \u001b[0m\n",
      "\u001b[34m G34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m K34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n",
      "\u001b[34m J34 IOclassifierOut(inp=True, out=True, pu=False, io_std='S', term='SSTL, term', diff=False) \u001b[1m DQ \u001b[0m\n"
     ]
    }
   ],
   "source": [
    "jic_val1 = JicBitstream(\"../../bitstreams/decomp/factory_decompress1.jic\")\n",
    "iocls = IOclassifier()\n",
    "\n",
    "\n",
    "@enum.unique\n",
    "class TermColor(enum.Enum):\n",
    "    RED = \"\\x1b[31m\"\n",
    "    GREEN = \"\\x1b[32m\"\n",
    "    BLUE = \"\\x1b[34m\"\n",
    "    MAGENTA = \"\\x1b[35m\"\n",
    "    CYAN = \"\\x1b[36m\"\n",
    "    BOLD = \"\\x1b[1m\"\n",
    "    RESET = \"\\x1b[0m\"\n",
    "\n",
    "\n",
    "def get_color(pin: IOclassifierOut):\n",
    "\n",
    "    if pin.inp and pin.out and pin.diff:\n",
    "        return TermColor.RED.value\n",
    "    elif pin.inp and pin.out:\n",
    "        return TermColor.BLUE.value\n",
    "    elif pin.out:\n",
    "        return TermColor.GREEN.value\n",
    "    elif pin.inp:\n",
    "        return TermColor.MAGENTA.value\n",
    "    elif not pin.inp and not pin.out:\n",
    "        return TermColor.CYAN.value\n",
    "    return TermColor.RESET.value\n",
    "\n",
    "\n",
    "class PinSummary:\n",
    "    def __init__(self):\n",
    "        self.dq = []\n",
    "        self.dqs = []\n",
    "        self.dm = []\n",
    "        self.addr = []\n",
    "        self.unknown = []\n",
    "\n",
    "    def add_pin(self, pin_name: str, pin_class: IOclassifierOut) -> str:\n",
    "        if (\n",
    "            pin_class.inp\n",
    "            and pin_class.out\n",
    "            and pin_class.diff\n",
    "            and pin_class.term == \"SSTL, term\"\n",
    "        ):\n",
    "            cls = \"DQS\"\n",
    "            self.dqs.append(pin_name)\n",
    "        elif (\n",
    "            pin_class.inp\n",
    "            and pin_class.out\n",
    "            and not pin_class.diff\n",
    "            and pin_class.term == \"SSTL, term\"\n",
    "        ):\n",
    "            cls = \"DQ\"\n",
    "            self.dq.append(pin_name)\n",
    "        elif (\n",
    "            not pin_class.inp\n",
    "            and pin_class.out\n",
    "            and not pin_class.diff\n",
    "            and pin_class.term == \"SSTL, term\"\n",
    "        ):\n",
    "            cls = \"DM\"\n",
    "            self.dm.append(pin_name)\n",
    "        elif (\n",
    "            not pin_class.inp\n",
    "            and pin_class.out\n",
    "            and not pin_class.diff\n",
    "            and pin_class.term == \"no term\"\n",
    "        ):\n",
    "            cls = \"addr\"\n",
    "            self.addr.append(pin_name)\n",
    "        elif not pin_class.inp and not pin_class.out:\n",
    "            cls = \"n/c\"\n",
    "        else:\n",
    "            cls = \"?\"\n",
    "            self.unknown.append(pin_name)\n",
    "\n",
    "        return cls\n",
    "\n",
    "    def print_info(self):\n",
    "        print(\"Pin summary:\")\n",
    "        print(\n",
    "            f\"{TermColor.BOLD.value}nr pins: \"\n",
    "            f\"DQ -> {len(self.dq)}, \"\n",
    "            f\"DQS -> {len(self.dqs)}, \"\n",
    "            f\"DM -> {len(self.dm)}, \"\n",
    "            f\"addr -> {len(self.addr)}, \"\n",
    "            f\"unknown -> {len(self.unknown)}\"\n",
    "            f\"{TermColor.RESET.value}\"\n",
    "        )\n",
    "        print(f\"DQ = {self.dq}\")\n",
    "        print(f\"DQS = {self.dqs}\")\n",
    "        print(f\"DM = {self.dm}\")\n",
    "        print(f\"addr/control = {self.addr}\")\n",
    "        print(f\"unknown = {self.unknown}\")\n",
    "\n",
    "\n",
    "y_ = iocls.classify(jic_val1, pin_list)\n",
    "pin_summary = PinSummary()\n",
    "\n",
    "for pin, pin_class in zip(pin_list, y_):\n",
    "    cls = pin_summary.add_pin(pin, pin_class)\n",
    "    print(\n",
    "        get_color(pin_class),\n",
    "        pin,\n",
    "        pin_class,\n",
    "        TermColor.BOLD.value,\n",
    "        cls,\n",
    "        TermColor.RESET.value,\n",
    "    )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Pin summary:\n",
      "\u001b[1mnr pins: DQ -> 72, DQS -> 17, DM -> 10, addr -> 25, unknown -> 5\u001b[0m\n",
      "DQ = ['F20', 'E20', 'G20', 'C20', 'C21', 'E21', 'B20', 'A20', 'H23', 'G23', 'H22', 'C22', 'B22', 'A22', 'B23', 'A23', 'G24', 'F24', 'G25', 'D24', 'C24', 'C25', 'B25', 'A25', 'G26', 'F26', 'H26', 'D27', 'B26', 'A26', 'C26', 'C27', 'E28', 'H28', 'G28', 'C28', 'B28', 'A28', 'B29', 'A29', 'B31', 'A31', 'D30', 'C30', 'F30', 'E31', 'H31', 'G31', 'R32', 'P32', 'T31', 'M33', 'L33', 'L34', 'P34', 'N34', 'D33', 'C33', 'B32', 'A32', 'A34', 'A35', 'A36', 'A37', 'F32', 'G33', 'G32', 'K33', 'J33', 'G34', 'K34', 'J34']\n",
      "DQS = ['G21', 'F21', 'F23', 'E24', 'E25', 'G27', 'F27', 'H29', 'G29', 'D31', 'C31', 'N32', 'M32', 'E34', 'D34', 'F33', 'E33']\n",
      "DM = ['L20', 'D21', 'D22', 'D25', 'E27', 'D28', 'E30', 'N33', 'C34', 'H34']\n",
      "addr/control = ['K21', 'J21', 'M21', 'L21', 'N22', 'N21', 'L24', 'K24', 'P23', 'N23', 'P25', 'N25', 'P26', 'N26', 'M26', 'L26', 'N27', 'K27', 'J27', 'M27', 'L27', 'J29', 'J28', 'L28', 'K28']\n",
      "unknown = ['M23', 'J23', 'J24', 'E23', 'B34']\n"
     ]
    }
   ],
   "source": [
    "pin_summary.print_info()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "And here we have it - we have managed to find and classify (almost) all pins which make the DDR3 interface. There is some small clean-up still needed (one of the DQS pins is missing, one DM pin too much, a couple of pins with \"unknown\" function), but from here one can start to experiment with the real hardware."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
