#-----------------------------------------------------------
# Webtalk v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Feb 10 14:06:58 2019
# Process ID: 13703
# Current directory: /home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.sim/sim_1/behav/xsim/xsim.dir/testbench3_8decoder_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.sim/sim_1/behav/xsim/xsim.dir/testbench3_8decoder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/mdomingu/FPGAPrototypingByVerilogExamples/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.sim/sim_1/behav/xsim/xsim.dir/testbench3_8decoder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 10 14:07:01 2019. For additional details about this file, please refer to the WebTalk help file at /home/mdomingu/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 10 14:07:01 2019...
