--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab7.twx lab7.ncd -o lab7.twr lab7.pcf -ucf lab7.ucf

Design file:              lab7.ncd
Physical constraint file: lab7.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock OSC_P123
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
PB3_P47     |    3.899(R)|      SLOW  |   -1.918(R)|      FAST  |XLXI_1/XLXN_10    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock OSC_P123 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CM0_P44     |         8.627(R)|      SLOW  |         4.592(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
CM1_P43     |         8.608(R)|      SLOW  |         4.577(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
CM2_P33     |         8.324(R)|      SLOW  |         4.323(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
CM3_P30     |         8.304(R)|      SLOW  |         4.323(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
a_P41       |         9.623(R)|      SLOW  |         4.800(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
b_P40       |         9.706(R)|      SLOW  |         4.809(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
c_P35       |         9.595(R)|      SLOW  |         4.905(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
d_P34       |         9.222(R)|      SLOW  |         4.433(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
dot_P26     |         8.620(R)|      SLOW  |         4.466(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
e_P32       |         9.300(R)|      SLOW  |         4.429(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
f_P29       |         9.479(R)|      SLOW  |         4.625(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
g_P27       |         9.262(R)|      SLOW  |         4.409(R)|      FAST  |OSC_P123_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    2.534|         |         |         |
PB4_P48        |    5.172|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PB4_P48
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB4_P48        |    0.881|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 01 22:29:05 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



