Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Feb 16 21:04:51 2017
| Host         : Lenovo-IdeaPad-Y480 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file single_cycle_cpu_display_control_sets_placed.rpt
| Design       : single_cycle_cpu_display
| Device       : xc7a200t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    73 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           35 |
| Yes          | No                    | No                     |             790 |          403 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             143 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                     Enable Signal                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/draw_block_number1         |                1 |              1 |
|  cpu_clk               | cpu/pc0[31]                                           | cpu/SR[0]                                             |                1 |              4 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/set_xy_valid_reg_n_0       | lcd_module/lcd_draw_module/draw_block_number1         |                2 |              4 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[3]_i_1_n_0        | lcd_module/touch_module/input_value[31]_i_1_n_0       |                1 |              4 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/display_count_y[4]_i_1_n_0 |                1 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_x_h[4]_i_1_n_0     | lcd_module/lcd_init_module/init_display_begin0        |                3 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/init_display_begin_reg_n_0 | lcd_module/lcd_init_module/init_display_begin0        |                4 |              5 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             | lcd_module/lcd_draw_module/draw_data[4]_i_1_n_0       |                3 |              5 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/clk_count0                    |                2 |              6 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_block_end             | lcd_module/lcd_draw_module/draw_block_number0         |                2 |              6 |
|  cpu_clk               | cpu/rf_module/DM_reg[26][7][0]                        |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[22][7][0]                        |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[23][7][0]                        |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[24][7][0]                        |                                                       |                6 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[25][7][0]                        |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[18][7][0]                        |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[27][7][0]                        |                                                       |                6 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[28][7][0]                        |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[29][7][0]                        |                                                       |                6 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[2][7][0]                         |                                                       |                6 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[21][7][0]                        |                                                       |                1 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[20][7][0]                        |                                                       |                1 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[1][7][0]                         |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[6][7][0]                         |                                                       |                4 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[17][7][0]                        |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[19][7][0]                        |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[16][7][0]                        |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[15][7][0]                        |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[14][7][0]                        |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[13][7][0]                        |                                                       |                1 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[30][7]_0[0]                      |                                                       |                2 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/display_count_x[7]_i_2_n_0 | lcd_module/lcd_draw_module/display_count_x[7]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/send_byte[0]_i_1_n_0          |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[10][7][0]                        |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[11][7][0]                        |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[12][7][0]                        |                                                       |                5 |              8 |
|  cpu_clk               | cpu/rf_module/E[0]                                    |                                                       |                4 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[9][7][0]                         |                                                       |                4 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[8][7][0]                         |                                                       |                5 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[7][7][0]                         |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[5][7]_1[0]                       |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[4][7][0]                         |                                                       |                2 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[3][7][0]                         |                                                       |                3 |              8 |
|  cpu_clk               | cpu/rf_module/DM_reg[31][7][0]                        |                                                       |                5 |              8 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/td_count_x[8]_i_2_n_0      | lcd_module/lcd_draw_module/td_count_x[8]_i_1_n_0      |                3 |              9 |
|  lcd_module/clk_2_BUFG |                                                       | lcd_module/lcd_draw_module/td_count_y0                |                3 |              9 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_draw_module/draw_wr_valid0             |                                                       |                5 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/display_y0                 | lcd_module/lcd_init_module/init_display_begin0        |                5 |             10 |
|  lcd_module/clk_2_BUFG | lcd_module/lcd_init_module/sel                        | lcd_module/lcd_init_module/init_rom_pc0               |                5 |             11 |
|  clk_IBUF_BUFG         | display_name[38]_i_2_n_0                              | display_valid0                                        |                5 |             12 |
|  lcd_module/clk_2_BUFG |                                                       |                                                       |                8 |             18 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/rst_count0                    |                6 |             22 |
|  cpu_clk               |                                                       | cpu/SR[0]                                             |               10 |             26 |
|  clk_IBUF_BUFG         |                                                       | lcd_module/touch_module/int_o_en_reg_0                |               12 |             26 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_value[31]_i_2_n_0       | lcd_module/touch_module/input_value[31]_i_1_n_0       |                4 |             28 |
|  cpu_clk               | cpu/rf_module/rf[1][31]_i_1_n_0                       |                                                       |               19 |             32 |
|  clk_IBUF_BUFG         | lcd_module/touch_module/input_valid_OBUF              | cpu/SR[0]                                             |                7 |             32 |
|  cpu_clk               | cpu/rf_module/rf[15][31]_i_1_n_0                      |                                                       |               16 |             32 |
|  cpu_clk               | cpu/rf_module/rf[14][31]_i_1_n_0                      |                                                       |               10 |             32 |
|  cpu_clk               | cpu/rf_module/rf[13][31]_i_1_n_0                      |                                                       |               17 |             32 |
|  cpu_clk               | cpu/rf_module/rf[10][31]_i_1_n_0                      |                                                       |               16 |             32 |
|  cpu_clk               | cpu/rf_module/rf[2][31]_i_1_n_0                       |                                                       |               13 |             32 |
|  cpu_clk               | cpu/rf_module/rf[3][31]_i_1_n_0                       |                                                       |               14 |             32 |
|  cpu_clk               | cpu/rf_module/rf[4][31]_i_1_n_0                       |                                                       |               21 |             32 |
|  cpu_clk               | cpu/rf_module/rf[5][31]_i_1_n_0                       |                                                       |               20 |             32 |
|  cpu_clk               | cpu/rf_module/rf[6][31]_i_1_n_0                       |                                                       |               22 |             32 |
|  cpu_clk               | cpu/rf_module/rf[7][31]_i_1_n_0                       |                                                       |               22 |             32 |
|  cpu_clk               | cpu/rf_module/rf[8][31]_i_1_n_0                       |                                                       |               24 |             32 |
|  cpu_clk               | cpu/rf_module/rf[9][31]_i_1_n_0                       |                                                       |               27 |             32 |
|  cpu_clk               | cpu/rf_module/rf[12][31]_i_1_n_0                      |                                                       |               13 |             32 |
|  cpu_clk               | cpu/rf_module/rf[11][31]_i_1_n_0                      |                                                       |               20 |             32 |
|  clk_IBUF_BUFG         | display_name[38]_i_2_n_0                              |                                                       |               21 |             36 |
|  clk_IBUF_BUFG         |                                                       |                                                       |               41 |             84 |
+------------------------+-------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


