# VCIL

Welcome to my github repository and thank you for your star!

Here are the published paper sources:

X. Lin, X. Zheng, Z. Fan, H. Gao, S. Cai and X. Xiong, "VCIL: An Open-Source Pipeline-Tight HIL Framework for Cycle-Accurate RISC-V Coprocessor Verification," *2025 10th International Conference on Integrated Circuits and Microsystems (ICICM)*, Hefei, China, 2025, pp. 14-19, doi: 10.1109/ICICM66614.2025.11315960.

The VCIL is designed based on open-source project https://github.com/agra-uni-bremen/riscv-vp.git.
