
F411RE_Car_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc24  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000087c  0800bdc4  0800bdc4  0001bdc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c640  0800c640  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c640  0800c640  0001c640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c648  0800c648  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c648  0800c648  0001c648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c64c  0800c64c  0001c64c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800c650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009c4c  200000a0  0800c6f0  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00003804  20009cec  0800c6f0  00029cec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00062d6a  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000095cd  00000000  00000000  00082e3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000339dc  00000000  00000000  0008c407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002228  00000000  00000000  000bfde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00005f70  00000000  00000000  000c2010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022b32  00000000  00000000  000c7f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000486d2  00000000  00000000  000eaab2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b77b6  00000000  00000000  00133184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001ea93a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008208  00000000  00000000  001ea990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a0 	.word	0x200000a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bdac 	.word	0x0800bdac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a4 	.word	0x200000a4
 80001dc:	0800bdac 	.word	0x0800bdac

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <ADXL_ReadAcceleration>:

/**
 * @brief	Returns all axes acceleration in float variable
 */
void ADXL_ReadAcceleration(float *AccelerationX, float *AccelerationY, float *AccelerationZ)
{
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	4606      	mov	r6, r0
 800057e:	460d      	mov	r5, r1
 8000580:	4614      	mov	r4, r2
	/* Variable declaration */
	uint16_t RawAccelX, RawAccelY, RawAccelZ;

	/* Read FIFO/DATA registers */
	__ADXL_READMULTIBYTE_FIFO(&RawAccelX, &RawAccelY, &RawAccelZ);
 8000582:	a901      	add	r1, sp, #4
 8000584:	f10d 0206 	add.w	r2, sp, #6
 8000588:	f10d 0002 	add.w	r0, sp, #2
 800058c:	f000 f95a 	bl	8000844 <__ADXL_READMULTIBYTE_FIFO>

	/* Conversion from raw values to normal interpretation, and that value is multiplied with 4mg/LSB resolution */
	*AccelerationX = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX));
 8000590:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    if(value & 0x1000)
 8000594:	04d8      	lsls	r0, r3, #19
        return (-1 * temp);
 8000596:	bf44      	itt	mi
 8000598:	ea6f 43c3 	mvnmi.w	r3, r3, lsl #19
 800059c:	ea6f 43d3 	mvnmi.w	r3, r3, lsr #19
	*AccelerationX = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX));
 80005a0:	ee07 3a90 	vmov	s15, r3
	*AccelerationY = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY));
 80005a4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	*AccelerationX = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX));
 80005a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if(value & 0x1000)
 80005ac:	04d9      	lsls	r1, r3, #19
	*AccelerationX = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX));
 80005ae:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
        return (-1 * temp);
 80005b2:	bf48      	it	mi
 80005b4:	ea6f 43c3 	mvnmi.w	r3, r3, lsl #19
	*AccelerationX = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX));
 80005b8:	ee67 7a87 	vmul.f32	s15, s15, s14
        return (-1 * temp);
 80005bc:	bf48      	it	mi
 80005be:	ea6f 43d3 	mvnmi.w	r3, r3, lsr #19
	*AccelerationX = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX));
 80005c2:	edc6 7a00 	vstr	s15, [r6]
	*AccelerationY = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY));
 80005c6:	ee07 3a90 	vmov	s15, r3
	*AccelerationZ = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelZ));
 80005ca:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	*AccelerationY = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY));
 80005ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if(value & 0x1000)
 80005d2:	04da      	lsls	r2, r3, #19
	*AccelerationY = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY));
 80005d4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80005d8:	ee67 7a87 	vmul.f32	s15, s15, s14
        return (-1 * temp);
 80005dc:	bf44      	itt	mi
 80005de:	ea6f 43c3 	mvnmi.w	r3, r3, lsl #19
 80005e2:	ea6f 43d3 	mvnmi.w	r3, r3, lsr #19
	*AccelerationY = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY));
 80005e6:	edc5 7a00 	vstr	s15, [r5]
	*AccelerationZ = 4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelZ));
 80005ea:	ee07 3a90 	vmov	s15, r3
 80005ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005f2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80005f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005fa:	edc4 7a00 	vstr	s15, [r4]
}
 80005fe:	b002      	add	sp, #8
 8000600:	bd70      	pop	{r4, r5, r6, pc}
 8000602:	bf00      	nop

08000604 <ADXL343_Init>:

/**
 * @brief 	Initializes the ADXL343 in Standby Mode
 */
void ADXL343_Init(void)
{
 8000604:	b508      	push	{r3, lr}
	/* Place device in STANDBY mode for configuration */
	__RESET_ADXL343_REGISTERS();
 8000606:	f000 f95f 	bl	80008c8 <__RESET_ADXL343_REGISTERS>
	
	/* Check accelerometer device/serial ID */
	if(__io_accelerometer_i2cReadRegister(REG_DEVID_BASE, NMAX_I2C_RETX) == 0xE5)
 800060a:	2101      	movs	r1, #1
 800060c:	2000      	movs	r0, #0
 800060e:	f000 f8bb 	bl	8000788 <__io_accelerometer_i2cReadRegister>
 8000612:	28e5      	cmp	r0, #229	; 0xe5
 8000614:	d001      	beq.n	800061a <ADXL343_Init+0x16>
	else
	{
#if defined(USE_VCOM)
		printf("Wrong Accelerometer ID detected\n\n");
#endif
		Error_Handler();
 8000616:	f001 fe97 	bl	8002348 <Error_Handler>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_BW_RATE_BASE, NMAX_I2C_RETX);
 800061a:	2101      	movs	r1, #1
 800061c:	202c      	movs	r0, #44	; 0x2c
 800061e:	f000 f8b3 	bl	8000788 <__io_accelerometer_i2cReadRegister>
	temp &= MSK_REG_BW_LOWPOWER;
 8000622:	f000 0010 	and.w	r0, r0, #16
	__io_accelerometer_i2cWriteRegister(REG_BW_RATE_BASE, temp, NMAX_I2C_RETX);
 8000626:	f040 0108 	orr.w	r1, r0, #8
 800062a:	2201      	movs	r2, #1
 800062c:	202c      	movs	r0, #44	; 0x2c
 800062e:	f000 f851 	bl	80006d4 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_BW_RATE_BASE, NMAX_I2C_RETX);
 8000632:	2101      	movs	r1, #1
 8000634:	202c      	movs	r0, #44	; 0x2c
 8000636:	f000 f8a7 	bl	8000788 <__io_accelerometer_i2cReadRegister>
		temp |= MSK_REG_BW_LOWPOWER;
 800063a:	f040 0010 	orr.w	r0, r0, #16
	__io_accelerometer_i2cWriteRegister(REG_BW_RATE_BASE, temp, NMAX_I2C_RETX);
 800063e:	2201      	movs	r2, #1
 8000640:	b2c1      	uxtb	r1, r0
 8000642:	202c      	movs	r0, #44	; 0x2c
 8000644:	f000 f846 	bl	80006d4 <__io_accelerometer_i2cWriteRegister>
	uint8_t retval = __io_accelerometer_i2cReadRegister(REG_INT_SOURCE_BASE, NMAX_I2C_RETX);
 8000648:	2101      	movs	r1, #1
 800064a:	2030      	movs	r0, #48	; 0x30
 800064c:	f000 f89c 	bl	8000788 <__io_accelerometer_i2cReadRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_DATA_FORMAT_BASE, NMAX_I2C_RETX);
 8000650:	2101      	movs	r1, #1
 8000652:	2031      	movs	r0, #49	; 0x31
 8000654:	f000 f898 	bl	8000788 <__io_accelerometer_i2cReadRegister>
		temp |= MSK_DATA_FORMAT_FULL_RES;
 8000658:	f040 0008 	orr.w	r0, r0, #8
	__io_accelerometer_i2cWriteRegister(REG_DATA_FORMAT_BASE, temp, NMAX_I2C_RETX);
 800065c:	b2c1      	uxtb	r1, r0
 800065e:	2201      	movs	r2, #1
 8000660:	2031      	movs	r0, #49	; 0x31
 8000662:	f000 f837 	bl	80006d4 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_DATA_FORMAT_BASE, NMAX_I2C_RETX);
 8000666:	2101      	movs	r1, #1
 8000668:	2031      	movs	r0, #49	; 0x31
 800066a:	f000 f88d 	bl	8000788 <__io_accelerometer_i2cReadRegister>
	temp = ((temp & ~(0x03)) | ((uint8_t)xRange));
 800066e:	f040 0003 	orr.w	r0, r0, #3
	__io_accelerometer_i2cWriteRegister(REG_DATA_FORMAT_BASE, temp, NMAX_I2C_RETX);
 8000672:	b2c1      	uxtb	r1, r0
 8000674:	2201      	movs	r2, #1
 8000676:	2031      	movs	r0, #49	; 0x31
 8000678:	f000 f82c 	bl	80006d4 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_INT_MAP_BASE, NMAX_I2C_RETX);
 800067c:	2101      	movs	r1, #1
 800067e:	202f      	movs	r0, #47	; 0x2f
 8000680:	f000 f882 	bl	8000788 <__io_accelerometer_i2cReadRegister>
	__io_accelerometer_i2cWriteRegister(REG_INT_MAP_BASE, temp, NMAX_I2C_RETX);
 8000684:	2201      	movs	r2, #1
 8000686:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 800068a:	202f      	movs	r0, #47	; 0x2f
 800068c:	f000 f822 	bl	80006d4 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_FIFO_CTL_BASE, NMAX_I2C_RETX);
 8000690:	2101      	movs	r1, #1
 8000692:	2038      	movs	r0, #56	; 0x38
 8000694:	f000 f878 	bl	8000788 <__io_accelerometer_i2cReadRegister>
	__io_accelerometer_i2cWriteRegister(REG_FIFO_CTL_BASE, temp, NMAX_I2C_RETX);
 8000698:	2201      	movs	r2, #1
 800069a:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 800069e:	2038      	movs	r0, #56	; 0x38
 80006a0:	f000 f818 	bl	80006d4 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_INT_ENABLE_BASE, NMAX_I2C_RETX);
 80006a4:	2101      	movs	r1, #1
 80006a6:	202e      	movs	r0, #46	; 0x2e
 80006a8:	f000 f86e 	bl	8000788 <__io_accelerometer_i2cReadRegister>
		temp |= (MSK_INT_ENABLE_EN << xIrqPos);
 80006ac:	f060 007f 	orn	r0, r0, #127	; 0x7f
	__io_accelerometer_i2cWriteRegister(REG_INT_ENABLE_BASE, temp, NMAX_I2C_RETX);
 80006b0:	b2c1      	uxtb	r1, r0
 80006b2:	2201      	movs	r2, #1
 80006b4:	202e      	movs	r0, #46	; 0x2e
 80006b6:	f000 f80d 	bl	80006d4 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_POWER_CTL_BASE, NMAX_I2C_RETX);
 80006ba:	2101      	movs	r1, #1
 80006bc:	202d      	movs	r0, #45	; 0x2d
 80006be:	f000 f863 	bl	8000788 <__io_accelerometer_i2cReadRegister>
		temp |= MSK_POWER_CTL_MEASURE;
 80006c2:	f040 0008 	orr.w	r0, r0, #8
	__io_accelerometer_i2cWriteRegister(REG_POWER_CTL_BASE, temp, NMAX_I2C_RETX);
 80006c6:	b2c1      	uxtb	r1, r0
/*--- END OF CUSTOM ADXL343 CONFIGURATION TO MEASURE ACCELERATION FROM FIFO ---*/
	
	/* Place device in non STANDBY mode */
	Accelerometer_SetMeasurementMode(A_ENABLE);
	
}
 80006c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	__io_accelerometer_i2cWriteRegister(REG_POWER_CTL_BASE, temp, NMAX_I2C_RETX);
 80006cc:	2201      	movs	r2, #1
 80006ce:	202d      	movs	r0, #45	; 0x2d
 80006d0:	f000 b800 	b.w	80006d4 <__io_accelerometer_i2cWriteRegister>

080006d4 <__io_accelerometer_i2cWriteRegister>:
 * @param      cRegAddress: Address of internal register to write into (8-bit internal address)
 *                   pData: 8-bit data to write
 *        nRetransmissions: Number of retransmissions to perform if a NACK occurs at each try
 */
void __io_accelerometer_i2cWriteRegister(uint8_t cRegAddress, uint8_t pData, uint8_t nRetransmissions)
{
 80006d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006d8:	b087      	sub	sp, #28
	uint8_t pTxBuff[1] = {pData};

	/* timeout counter variable */
	volatile uint8_t i2c_current_retx = 0;
 80006da:	2500      	movs	r5, #0
	do
	{
		i2c_process_status = SUCCESS;

		/* i2c single byte write operation */
		if(HAL_I2C_Mem_Write(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pTxBuff, 1, i2cTimeout) != HAL_OK)
 80006dc:	4c28      	ldr	r4, [pc, #160]	; (8000780 <__io_accelerometer_i2cWriteRegister+0xac>)
		}

		/* If I2C is BUSY even after 16000 CPU cycles */
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
		{
			printf("I2C Bus still busy\n");
 80006de:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8000784 <__io_accelerometer_i2cWriteRegister+0xb0>
	uint8_t pTxBuff[1] = {pData};
 80006e2:	f88d 1010 	strb.w	r1, [sp, #16]
	volatile uint8_t i2c_current_retx = 0;
 80006e6:	4606      	mov	r6, r0
{
 80006e8:	4690      	mov	r8, r2
	volatile uint8_t i2c_current_retx = 0;
 80006ea:	f88d 5012 	strb.w	r5, [sp, #18]
 80006ee:	af04      	add	r7, sp, #16
		if(HAL_I2C_Mem_Write(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pTxBuff, 1, i2cTimeout) != HAL_OK)
 80006f0:	2232      	movs	r2, #50	; 0x32
 80006f2:	2301      	movs	r3, #1
 80006f4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80006f8:	9700      	str	r7, [sp, #0]
 80006fa:	4632      	mov	r2, r6
 80006fc:	21a6      	movs	r1, #166	; 0xa6
 80006fe:	4620      	mov	r0, r4
		i2c_process_status = SUCCESS;
 8000700:	f88d 5013 	strb.w	r5, [sp, #19]
		if(HAL_I2C_Mem_Write(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pTxBuff, 1, i2cTimeout) != HAL_OK)
 8000704:	f003 feca 	bl	800449c <HAL_I2C_Mem_Write>
 8000708:	bbb8      	cbnz	r0, 800077a <__io_accelerometer_i2cWriteRegister+0xa6>
		volatile uint32_t errorhandler_counter = 0;
 800070a:	9505      	str	r5, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 800070c:	e006      	b.n	800071c <__io_accelerometer_i2cWriteRegister+0x48>
 800070e:	9b05      	ldr	r3, [sp, #20]
 8000710:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000714:	d207      	bcs.n	8000726 <__io_accelerometer_i2cWriteRegister+0x52>
			errorhandler_counter++;
 8000716:	9b05      	ldr	r3, [sp, #20]
 8000718:	3301      	adds	r3, #1
 800071a:	9305      	str	r3, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 800071c:	4620      	mov	r0, r4
 800071e:	f004 ffab 	bl	8005678 <HAL_I2C_GetState>
 8000722:	2820      	cmp	r0, #32
 8000724:	d1f3      	bne.n	800070e <__io_accelerometer_i2cWriteRegister+0x3a>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 8000726:	9b05      	ldr	r3, [sp, #20]
 8000728:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800072c:	d21a      	bcs.n	8000764 <__io_accelerometer_i2cWriteRegister+0x90>
			Error_Handler();
		}

		/* Counter to ensure repeating transaction only happens up to nRetransmissions */
		i2c_current_retx++;
 800072e:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8000732:	3301      	adds	r3, #1
 8000734:	b2db      	uxtb	r3, r3

  /* When Acknowledge failure occurs (Slave did not acknowledge it's address)
     Master restarts communication up to nRetransmissions */
	}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 8000736:	4620      	mov	r0, r4
		i2c_current_retx++;
 8000738:	f88d 3012 	strb.w	r3, [sp, #18]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 800073c:	f004 ffa0 	bl	8005680 <HAL_I2C_GetError>
 8000740:	2804      	cmp	r0, #4
 8000742:	d00a      	beq.n	800075a <__io_accelerometer_i2cWriteRegister+0x86>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 8000744:	f89d 3013 	ldrb.w	r3, [sp, #19]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 8000748:	2b01      	cmp	r3, #1
 800074a:	d103      	bne.n	8000754 <__io_accelerometer_i2cWriteRegister+0x80>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 800074c:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8000750:	2b05      	cmp	r3, #5
 8000752:	d9cd      	bls.n	80006f0 <__io_accelerometer_i2cWriteRegister+0x1c>

}
 8000754:	b007      	add	sp, #28
 8000756:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 800075a:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800075e:	4543      	cmp	r3, r8
 8000760:	d9c6      	bls.n	80006f0 <__io_accelerometer_i2cWriteRegister+0x1c>
 8000762:	e7ef      	b.n	8000744 <__io_accelerometer_i2cWriteRegister+0x70>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 8000764:	4620      	mov	r0, r4
 8000766:	f004 ff87 	bl	8005678 <HAL_I2C_GetState>
 800076a:	2820      	cmp	r0, #32
 800076c:	d0df      	beq.n	800072e <__io_accelerometer_i2cWriteRegister+0x5a>
			printf("I2C Bus still busy\n");
 800076e:	4648      	mov	r0, r9
 8000770:	f00a fbd6 	bl	800af20 <puts>
			Error_Handler();
 8000774:	f001 fde8 	bl	8002348 <Error_Handler>
 8000778:	e7d9      	b.n	800072e <__io_accelerometer_i2cWriteRegister+0x5a>
			Error_Handler();
 800077a:	f001 fde5 	bl	8002348 <Error_Handler>
 800077e:	e7c4      	b.n	800070a <__io_accelerometer_i2cWriteRegister+0x36>
 8000780:	20009a80 	.word	0x20009a80
 8000784:	0800be2c 	.word	0x0800be2c

08000788 <__io_accelerometer_i2cReadRegister>:
 * @brief Reads data from the ADXL343's internal register
 * @param      cRegAddress: Address of internal register to read from (8-bit internal address)
 *        nRetransmissions: Number of retransmissions to perform if a NACK occurs at each try
 */
uint8_t __io_accelerometer_i2cReadRegister(uint8_t cRegAddress, uint8_t nRetransmissions)
{
 8000788:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800078c:	b087      	sub	sp, #28
	uint8_t pRxBuff[1] = {0x00};
 800078e:	2500      	movs	r5, #0
	do
	{
		i2c_process_status = SUCCESS;

		/* i2c single byte read operation */
		if(HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pRxBuff, 1, i2cTimeout) != HAL_OK)
 8000790:	4c2a      	ldr	r4, [pc, #168]	; (800083c <__io_accelerometer_i2cReadRegister+0xb4>)
		}

		/* If I2C is BUSY even after 16000 CPU cycles */
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
		{
			printf("I2C Bus still busy\n");
 8000792:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8000840 <__io_accelerometer_i2cReadRegister+0xb8>
	uint8_t pRxBuff[1] = {0x00};
 8000796:	f88d 5010 	strb.w	r5, [sp, #16]
	volatile uint8_t i2c_current_retx = 0;
 800079a:	4606      	mov	r6, r0
{
 800079c:	4688      	mov	r8, r1
	volatile uint8_t i2c_current_retx = 0;
 800079e:	f88d 5012 	strb.w	r5, [sp, #18]
 80007a2:	af04      	add	r7, sp, #16
		if(HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pRxBuff, 1, i2cTimeout) != HAL_OK)
 80007a4:	2232      	movs	r2, #50	; 0x32
 80007a6:	2301      	movs	r3, #1
 80007a8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80007ac:	9700      	str	r7, [sp, #0]
 80007ae:	4632      	mov	r2, r6
 80007b0:	21a6      	movs	r1, #166	; 0xa6
 80007b2:	4620      	mov	r0, r4
		i2c_process_status = SUCCESS;
 80007b4:	f88d 5013 	strb.w	r5, [sp, #19]
		if(HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pRxBuff, 1, i2cTimeout) != HAL_OK)
 80007b8:	f003 ff6e 	bl	8004698 <HAL_I2C_Mem_Read>
 80007bc:	2800      	cmp	r0, #0
 80007be:	d139      	bne.n	8000834 <__io_accelerometer_i2cReadRegister+0xac>
		volatile uint32_t errorhandler_counter = 0;
 80007c0:	9505      	str	r5, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 80007c2:	e006      	b.n	80007d2 <__io_accelerometer_i2cReadRegister+0x4a>
 80007c4:	9b05      	ldr	r3, [sp, #20]
 80007c6:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80007ca:	d207      	bcs.n	80007dc <__io_accelerometer_i2cReadRegister+0x54>
			errorhandler_counter++;
 80007cc:	9b05      	ldr	r3, [sp, #20]
 80007ce:	3301      	adds	r3, #1
 80007d0:	9305      	str	r3, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 80007d2:	4620      	mov	r0, r4
 80007d4:	f004 ff50 	bl	8005678 <HAL_I2C_GetState>
 80007d8:	2820      	cmp	r0, #32
 80007da:	d1f3      	bne.n	80007c4 <__io_accelerometer_i2cReadRegister+0x3c>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 80007dc:	9b05      	ldr	r3, [sp, #20]
 80007de:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80007e2:	d21c      	bcs.n	800081e <__io_accelerometer_i2cReadRegister+0x96>
			Error_Handler();
		}

		/* Counter to ensure repeating transaction only happens up to nRetransmissions */
		i2c_current_retx++;
 80007e4:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80007e8:	3301      	adds	r3, #1
 80007ea:	b2db      	uxtb	r3, r3

		/* When Acknowledge failure occurs (Slave did not acknowledge it's address)
       Master restarts communication up to nRetransmissions */
	}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 80007ec:	4620      	mov	r0, r4
		i2c_current_retx++;
 80007ee:	f88d 3012 	strb.w	r3, [sp, #18]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 80007f2:	f004 ff45 	bl	8005680 <HAL_I2C_GetError>
 80007f6:	2804      	cmp	r0, #4
 80007f8:	d00c      	beq.n	8000814 <__io_accelerometer_i2cReadRegister+0x8c>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 80007fa:	f89d 3013 	ldrb.w	r3, [sp, #19]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d103      	bne.n	800080a <__io_accelerometer_i2cReadRegister+0x82>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 8000802:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8000806:	2b05      	cmp	r3, #5
 8000808:	d9cc      	bls.n	80007a4 <__io_accelerometer_i2cReadRegister+0x1c>

	/* Return 8-bit value read from internal register */
	return pRxBuff[0];

}
 800080a:	f89d 0010 	ldrb.w	r0, [sp, #16]
 800080e:	b007      	add	sp, #28
 8000810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 8000814:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8000818:	4543      	cmp	r3, r8
 800081a:	d9c3      	bls.n	80007a4 <__io_accelerometer_i2cReadRegister+0x1c>
 800081c:	e7ed      	b.n	80007fa <__io_accelerometer_i2cReadRegister+0x72>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 800081e:	4620      	mov	r0, r4
 8000820:	f004 ff2a 	bl	8005678 <HAL_I2C_GetState>
 8000824:	2820      	cmp	r0, #32
 8000826:	d0dd      	beq.n	80007e4 <__io_accelerometer_i2cReadRegister+0x5c>
			printf("I2C Bus still busy\n");
 8000828:	4648      	mov	r0, r9
 800082a:	f00a fb79 	bl	800af20 <puts>
			Error_Handler();
 800082e:	f001 fd8b 	bl	8002348 <Error_Handler>
 8000832:	e7d7      	b.n	80007e4 <__io_accelerometer_i2cReadRegister+0x5c>
			Error_Handler();
 8000834:	f001 fd88 	bl	8002348 <Error_Handler>
 8000838:	e7c2      	b.n	80007c0 <__io_accelerometer_i2cReadRegister+0x38>
 800083a:	bf00      	nop
 800083c:	20009a80 	.word	0x20009a80
 8000840:	0800be2c 	.word	0x0800be2c

08000844 <__ADXL_READMULTIBYTE_FIFO>:
 * @brief 	Reads data from the ADXL343's internal register
 * @param   Pointer to variables that will hold raw 16-bit acceleration values
 * @note	To be used with reading Accelerometer FIFO/Data Registers
 */
void __ADXL_READMULTIBYTE_FIFO(uint16_t *DataX, uint16_t *DataY, uint16_t *DataZ)
{
 8000844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000846:	b087      	sub	sp, #28
	uint8_t pRxBuff[6] = {0x00};		/* Store received bytes in this array/buffer */
	HAL_StatusTypeDef l_status;			/* Used to check if HAL operations were successful or not */
	uint8_t RxLen = 6;					/* Number of bytes to be received in I2C operation */

	/* Perform I2C Memory Read operation. 0x32 represents address of DATAX0 register. */
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 8000848:	2332      	movs	r3, #50	; 0x32
 800084a:	f04f 0c06 	mov.w	ip, #6
 800084e:	ac04      	add	r4, sp, #16
 8000850:	e9cd 4c00 	strd	r4, ip, [sp]
 8000854:	9302      	str	r3, [sp, #8]
{
 8000856:	2400      	movs	r4, #0
 8000858:	4607      	mov	r7, r0
 800085a:	460e      	mov	r6, r1
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 800085c:	4818      	ldr	r0, [pc, #96]	; (80008c0 <__ADXL_READMULTIBYTE_FIFO+0x7c>)
	uint8_t pRxBuff[6] = {0x00};		/* Store received bytes in this array/buffer */
 800085e:	9404      	str	r4, [sp, #16]
{
 8000860:	4615      	mov	r5, r2
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 8000862:	21a6      	movs	r1, #166	; 0xa6
 8000864:	461a      	mov	r2, r3
 8000866:	2301      	movs	r3, #1
	uint8_t pRxBuff[6] = {0x00};		/* Store received bytes in this array/buffer */
 8000868:	f8ad 4014 	strh.w	r4, [sp, #20]
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 800086c:	f003 ff14 	bl	8004698 <HAL_I2C_Mem_Read>

	/* Ensure HAL terminated/executed successfully */
	assert_param(l_status == HAL_OK);

	/* Wait until I2C bus is ready, and check if an ACK was received or not afterwards */
	while(HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000870:	4c13      	ldr	r4, [pc, #76]	; (80008c0 <__ADXL_READMULTIBYTE_FIFO+0x7c>)
 8000872:	4620      	mov	r0, r4
 8000874:	f004 ff00 	bl	8005678 <HAL_I2C_GetState>
 8000878:	2820      	cmp	r0, #32
 800087a:	d1fa      	bne.n	8000872 <__ADXL_READMULTIBYTE_FIFO+0x2e>
	assert_param(HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF);
 800087c:	4810      	ldr	r0, [pc, #64]	; (80008c0 <__ADXL_READMULTIBYTE_FIFO+0x7c>)
 800087e:	f004 feff 	bl	8005680 <HAL_I2C_GetError>
 8000882:	2804      	cmp	r0, #4
 8000884:	d016      	beq.n	80008b4 <__ADXL_READMULTIBYTE_FIFO+0x70>

	/* Assign passed input arguments the raw acceleration values for each axes */
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
	*DataY = (((uint16_t)pRxBuff[3] << 8) | pRxBuff[2]);
 8000886:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800088a:	f89d 2012 	ldrb.w	r2, [sp, #18]
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
 800088e:	f89d 4011 	ldrb.w	r4, [sp, #17]
 8000892:	f89d 1010 	ldrb.w	r1, [sp, #16]
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 8000896:	f89d 0015 	ldrb.w	r0, [sp, #21]
	*DataY = (((uint16_t)pRxBuff[3] << 8) | pRxBuff[2]);
 800089a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 800089e:	f89d 3014 	ldrb.w	r3, [sp, #20]
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
 80008a2:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 80008a6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
 80008aa:	8039      	strh	r1, [r7, #0]
	*DataY = (((uint16_t)pRxBuff[3] << 8) | pRxBuff[2]);
 80008ac:	8032      	strh	r2, [r6, #0]
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 80008ae:	802b      	strh	r3, [r5, #0]
}
 80008b0:	b007      	add	sp, #28
 80008b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert_param(HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF);
 80008b4:	4803      	ldr	r0, [pc, #12]	; (80008c4 <__ADXL_READMULTIBYTE_FIFO+0x80>)
 80008b6:	f44f 7188 	mov.w	r1, #272	; 0x110
 80008ba:	f001 fd47 	bl	800234c <assert_failed>
 80008be:	e7e2      	b.n	8000886 <__ADXL_READMULTIBYTE_FIFO+0x42>
 80008c0:	20009a80 	.word	0x20009a80
 80008c4:	0800be40 	.word	0x0800be40

080008c8 <__RESET_ADXL343_REGISTERS>:

/**
 * @brief Resets all the ADXL343 registers to reset values
 *        Check page 21 of the datasheet for its reset values
 */
void __RESET_ADXL343_REGISTERS(void){
 80008c8:	b530      	push	{r4, r5, lr}
	{
		i2c_process_status = SUCCESS;

		/* Perform multiple byte write to reset all the registers */
		HAL_StatusTypeDef l_status;
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008ca:	4c1d      	ldr	r4, [pc, #116]	; (8000940 <__RESET_ADXL343_REGISTERS+0x78>)
void __RESET_ADXL343_REGISTERS(void){
 80008cc:	b085      	sub	sp, #20

		/* Will be used for a ~3.5ms counter */
		volatile uint32_t errorhandler_counter = 0;

		/* Wait for i2c bus to become available */
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 55999))
 80008ce:	f64d 25bf 	movw	r5, #55999	; 0xdabf
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008d2:	2332      	movs	r3, #50	; 0x32
		i2c_process_status = SUCCESS;
 80008d4:	2100      	movs	r1, #0
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008d6:	9300      	str	r3, [sp, #0]
		i2c_process_status = SUCCESS;
 80008d8:	f88d 100b 	strb.w	r1, [sp, #11]
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008dc:	4a19      	ldr	r2, [pc, #100]	; (8000944 <__RESET_ADXL343_REGISTERS+0x7c>)
 80008de:	231e      	movs	r3, #30
 80008e0:	21a6      	movs	r1, #166	; 0xa6
 80008e2:	4620      	mov	r0, r4
 80008e4:	f003 fc92 	bl	800420c <HAL_I2C_Master_Transmit>
		if(l_status != HAL_OK)
 80008e8:	bb30      	cbnz	r0, 8000938 <__RESET_ADXL343_REGISTERS+0x70>
		volatile uint32_t errorhandler_counter = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	9303      	str	r3, [sp, #12]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 55999))
 80008ee:	e005      	b.n	80008fc <__RESET_ADXL343_REGISTERS+0x34>
 80008f0:	9b03      	ldr	r3, [sp, #12]
 80008f2:	42ab      	cmp	r3, r5
 80008f4:	d807      	bhi.n	8000906 <__RESET_ADXL343_REGISTERS+0x3e>
		{
			errorhandler_counter++;
 80008f6:	9b03      	ldr	r3, [sp, #12]
 80008f8:	3301      	adds	r3, #1
 80008fa:	9303      	str	r3, [sp, #12]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 55999))
 80008fc:	4620      	mov	r0, r4
 80008fe:	f004 febb 	bl	8005678 <HAL_I2C_GetState>
 8000902:	2820      	cmp	r0, #32
 8000904:	d1f4      	bne.n	80008f0 <__RESET_ADXL343_REGISTERS+0x28>
		}

		/* If I2C bus is still BUSY after 56000 CPU cycles */
		if((errorhandler_counter >= 56000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 8000906:	9b03      	ldr	r3, [sp, #12]
 8000908:	42ab      	cmp	r3, r5
 800090a:	d80a      	bhi.n	8000922 <__RESET_ADXL343_REGISTERS+0x5a>
			Error_Handler();
		}

		/* Repeat transmission until an ACK signal is received */
	}
	while((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)||(i2c_process_status == ERROR));
 800090c:	4620      	mov	r0, r4
 800090e:	f004 feb7 	bl	8005680 <HAL_I2C_GetError>
 8000912:	2804      	cmp	r0, #4
 8000914:	d0dd      	beq.n	80008d2 <__RESET_ADXL343_REGISTERS+0xa>
 8000916:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800091a:	2b01      	cmp	r3, #1
 800091c:	d0d9      	beq.n	80008d2 <__RESET_ADXL343_REGISTERS+0xa>

}
 800091e:	b005      	add	sp, #20
 8000920:	bd30      	pop	{r4, r5, pc}
		if((errorhandler_counter >= 56000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 8000922:	4620      	mov	r0, r4
 8000924:	f004 fea8 	bl	8005678 <HAL_I2C_GetState>
 8000928:	2820      	cmp	r0, #32
 800092a:	d0ef      	beq.n	800090c <__RESET_ADXL343_REGISTERS+0x44>
			printf("I2C Bus still busy\n");
 800092c:	4806      	ldr	r0, [pc, #24]	; (8000948 <__RESET_ADXL343_REGISTERS+0x80>)
 800092e:	f00a faf7 	bl	800af20 <puts>
			Error_Handler();
 8000932:	f001 fd09 	bl	8002348 <Error_Handler>
 8000936:	e7e9      	b.n	800090c <__RESET_ADXL343_REGISTERS+0x44>
			Error_Handler();
 8000938:	f001 fd06 	bl	8002348 <Error_Handler>
 800093c:	e7d5      	b.n	80008ea <__RESET_ADXL343_REGISTERS+0x22>
 800093e:	bf00      	nop
 8000940:	20009a80 	.word	0x20009a80
 8000944:	0800be68 	.word	0x0800be68
 8000948:	0800be2c 	.word	0x0800be2c

0800094c <Motor_Init>:
 * @note
 */
void Motor_Init(void)
{
	/* Initialize hardware layer (motor shield driver) */
	__MOTOR_HWInit();
 800094c:	f000 b954 	b.w	8000bf8 <__MOTOR_HWInit>

08000950 <Car_ConfigDirection>:
	{
		__MOTOR_ConfigureAllWheelSpeed(SPEED_CAR_SLOW_PERCENTAGE);
	}
#endif

	switch(CarDirection)
 8000950:	2804      	cmp	r0, #4
 8000952:	f200 808e 	bhi.w	8000a72 <Car_ConfigDirection+0x122>
 8000956:	e8df f000 	tbb	[pc, r0]
 800095a:	3317      	.short	0x3317
 800095c:	684f      	.short	0x684f
 800095e:	03          	.byte	0x03
 800095f:	00          	.byte	0x00
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000960:	4b45      	ldr	r3, [pc, #276]	; (8000a78 <Car_ConfigDirection+0x128>)
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000968:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 800096a:	781a      	ldrb	r2, [r3, #0]
 800096c:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000970:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000972:	781a      	ldrb	r2, [r3, #0]
 8000974:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000978:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 800097a:	781a      	ldrb	r2, [r3, #0]
 800097c:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000980:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000982:	7818      	ldrb	r0, [r3, #0]
 8000984:	f000 b964 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000988:	4b3b      	ldr	r3, [pc, #236]	; (8000a78 <Car_ConfigDirection+0x128>)
 800098a:	781a      	ldrb	r2, [r3, #0]
 800098c:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000990:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000992:	781a      	ldrb	r2, [r3, #0]
 8000994:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000998:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 800099a:	781a      	ldrb	r2, [r3, #0]
 800099c:	f042 0208 	orr.w	r2, r2, #8
 80009a0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80009a2:	781a      	ldrb	r2, [r3, #0]
 80009a4:	f002 027d 	and.w	r2, r2, #125	; 0x7d
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 80009a8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80009aa:	781a      	ldrb	r2, [r3, #0]
 80009ac:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80009b0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN3_BITMASK;
 80009b2:	781a      	ldrb	r2, [r3, #0]
 80009b4:	f042 0201 	orr.w	r2, r2, #1
 80009b8:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 80009ba:	7818      	ldrb	r0, [r3, #0]
 80009bc:	f000 b948 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80009c0:	4b2d      	ldr	r3, [pc, #180]	; (8000a78 <Car_ConfigDirection+0x128>)
 80009c2:	781a      	ldrb	r2, [r3, #0]
 80009c4:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 80009c8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 80009ca:	781a      	ldrb	r2, [r3, #0]
 80009cc:	f042 0220 	orr.w	r2, r2, #32
 80009d0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 80009d2:	781a      	ldrb	r2, [r3, #0]
 80009d4:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 80009d8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80009da:	781a      	ldrb	r2, [r3, #0]
 80009dc:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 80009e0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 80009e2:	781a      	ldrb	r2, [r3, #0]
 80009e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80009e8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80009ea:	781a      	ldrb	r2, [r3, #0]
 80009ec:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80009f0:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 80009f2:	7818      	ldrb	r0, [r3, #0]
 80009f4:	f000 b92c 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80009f8:	4b1f      	ldr	r3, [pc, #124]	; (8000a78 <Car_ConfigDirection+0x128>)
 80009fa:	781a      	ldrb	r2, [r3, #0]
 80009fc:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000a00:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 8000a02:	781a      	ldrb	r2, [r3, #0]
 8000a04:	f042 0220 	orr.w	r2, r2, #32
 8000a08:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000a0a:	781a      	ldrb	r2, [r3, #0]
 8000a0c:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000a10:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 8000a12:	781a      	ldrb	r2, [r3, #0]
 8000a14:	f042 0208 	orr.w	r2, r2, #8
 8000a18:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000a1a:	781a      	ldrb	r2, [r3, #0]
 8000a1c:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000a20:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 8000a22:	781a      	ldrb	r2, [r3, #0]
 8000a24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000a28:	e7be      	b.n	80009a8 <Car_ConfigDirection+0x58>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000a2a:	4b13      	ldr	r3, [pc, #76]	; (8000a78 <Car_ConfigDirection+0x128>)
 8000a2c:	781a      	ldrb	r2, [r3, #0]
 8000a2e:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000a32:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN2_BITMASK;
 8000a34:	781a      	ldrb	r2, [r3, #0]
 8000a36:	f042 0210 	orr.w	r2, r2, #16
 8000a3a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000a3c:	781a      	ldrb	r2, [r3, #0]
 8000a3e:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000a42:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN3_BITMASK;
 8000a44:	781a      	ldrb	r2, [r3, #0]
 8000a46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000a4a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000a4c:	781a      	ldrb	r2, [r3, #0]
 8000a4e:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000a52:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN2_BITMASK;
 8000a54:	781a      	ldrb	r2, [r3, #0]
 8000a56:	f042 0202 	orr.w	r2, r2, #2
 8000a5a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000a5c:	781a      	ldrb	r2, [r3, #0]
 8000a5e:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000a62:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000a64:	781a      	ldrb	r2, [r3, #0]
 8000a66:	f042 0204 	orr.w	r2, r2, #4
 8000a6a:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000a6c:	7818      	ldrb	r0, [r3, #0]
 8000a6e:	f000 b8ef 	b.w	8000c50 <__MOTOR_SetShiftRegister>
 8000a72:	4b01      	ldr	r3, [pc, #4]	; (8000a78 <Car_ConfigDirection+0x128>)
 8000a74:	e785      	b.n	8000982 <Car_ConfigDirection+0x32>
 8000a76:	bf00      	nop
 8000a78:	200000bc 	.word	0x200000bc

08000a7c <__TEST_MOTOR_AlternateWheel>:
/**
 * @brief	Test code to check each wheel configuration and sequence
 */
void __TEST_MOTOR_AlternateWheel(uint32_t Counter)
{
	switch(Counter % 9)
 8000a7c:	4b5c      	ldr	r3, [pc, #368]	; (8000bf0 <__TEST_MOTOR_AlternateWheel+0x174>)
 8000a7e:	fba3 2300 	umull	r2, r3, r3, r0
 8000a82:	085b      	lsrs	r3, r3, #1
 8000a84:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000a88:	1ac0      	subs	r0, r0, r3
 8000a8a:	3801      	subs	r0, #1
 8000a8c:	2807      	cmp	r0, #7
 8000a8e:	f200 80a5 	bhi.w	8000bdc <__TEST_MOTOR_AlternateWheel+0x160>
 8000a92:	e8df f000 	tbb	[pc, r0]
 8000a96:	341c      	.short	0x341c
 8000a98:	7e715941 	.word	0x7e715941
 8000a9c:	048b      	.short	0x048b
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000a9e:	4b55      	ldr	r3, [pc, #340]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000aa0:	781a      	ldrb	r2, [r3, #0]
 8000aa2:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000aa6:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000aa8:	781a      	ldrb	r2, [r3, #0]
 8000aaa:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000aae:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000ab0:	781a      	ldrb	r2, [r3, #0]
 8000ab2:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000ab6:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000ab8:	781a      	ldrb	r2, [r3, #0]
 8000aba:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000abe:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN3_BITMASK;
 8000ac0:	781a      	ldrb	r2, [r3, #0]
 8000ac2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ac6:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000ac8:	7818      	ldrb	r0, [r3, #0]
 8000aca:	f000 b8c1 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000ace:	4b49      	ldr	r3, [pc, #292]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000ad0:	781a      	ldrb	r2, [r3, #0]
 8000ad2:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000ad6:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 8000ad8:	781a      	ldrb	r2, [r3, #0]
 8000ada:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ade:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000ae0:	781a      	ldrb	r2, [r3, #0]
 8000ae2:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000ae6:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000ae8:	781a      	ldrb	r2, [r3, #0]
 8000aea:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000aee:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000af0:	781a      	ldrb	r2, [r3, #0]
 8000af2:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000af6:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000af8:	7818      	ldrb	r0, [r3, #0]
 8000afa:	f000 b8a9 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000afe:	4b3d      	ldr	r3, [pc, #244]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b00:	781a      	ldrb	r2, [r3, #0]
 8000b02:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b06:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b08:	781a      	ldrb	r2, [r3, #0]
 8000b0a:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b0e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN3_BITMASK;
 8000b10:	781a      	ldrb	r2, [r3, #0]
 8000b12:	f042 0201 	orr.w	r2, r2, #1
 8000b16:	e7e6      	b.n	8000ae6 <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b18:	4b36      	ldr	r3, [pc, #216]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b1a:	781a      	ldrb	r2, [r3, #0]
 8000b1c:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b20:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b22:	781a      	ldrb	r2, [r3, #0]
 8000b24:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b28:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000b2a:	781a      	ldrb	r2, [r3, #0]
 8000b2c:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000b30:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 8000b32:	781a      	ldrb	r2, [r3, #0]
 8000b34:	f042 0220 	orr.w	r2, r2, #32
 8000b38:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000b3a:	781a      	ldrb	r2, [r3, #0]
 8000b3c:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000b40:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000b42:	7818      	ldrb	r0, [r3, #0]
 8000b44:	f000 b884 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b48:	4b2a      	ldr	r3, [pc, #168]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b4a:	781a      	ldrb	r2, [r3, #0]
 8000b4c:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b50:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b52:	781a      	ldrb	r2, [r3, #0]
 8000b54:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b58:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000b60:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000b62:	781a      	ldrb	r2, [r3, #0]
 8000b64:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000b68:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 8000b6a:	781a      	ldrb	r2, [r3, #0]
 8000b6c:	f042 0208 	orr.w	r2, r2, #8
 8000b70:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000b72:	7818      	ldrb	r0, [r3, #0]
 8000b74:	f000 b86c 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b78:	4b1e      	ldr	r3, [pc, #120]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b7a:	781a      	ldrb	r2, [r3, #0]
 8000b7c:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b80:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN2_BITMASK;
 8000b82:	781a      	ldrb	r2, [r3, #0]
 8000b84:	f042 0202 	orr.w	r2, r2, #2
 8000b88:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b8a:	781a      	ldrb	r2, [r3, #0]
 8000b8c:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b90:	e7a9      	b.n	8000ae6 <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b92:	4b18      	ldr	r3, [pc, #96]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b94:	781a      	ldrb	r2, [r3, #0]
 8000b96:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b9a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b9c:	781a      	ldrb	r2, [r3, #0]
 8000b9e:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000ba2:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	f042 0204 	orr.w	r2, r2, #4
 8000baa:	e79c      	b.n	8000ae6 <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000bb4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000bb6:	781a      	ldrb	r2, [r3, #0]
 8000bb8:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000bbc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000bbe:	781a      	ldrb	r2, [r3, #0]
 8000bc0:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000bc4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN2_BITMASK;
 8000bc6:	781a      	ldrb	r2, [r3, #0]
 8000bc8:	f042 0210 	orr.w	r2, r2, #16
 8000bcc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000bd4:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000bd6:	7818      	ldrb	r0, [r3, #0]
 8000bd8:	f000 b83a 	b.w	8000c50 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000bde:	781a      	ldrb	r2, [r3, #0]
 8000be0:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000be4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000be6:	781a      	ldrb	r2, [r3, #0]
 8000be8:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000bec:	e77b      	b.n	8000ae6 <__TEST_MOTOR_AlternateWheel+0x6a>
 8000bee:	bf00      	nop
 8000bf0:	38e38e39 	.word	0x38e38e39
 8000bf4:	200000bc 	.word	0x200000bc

08000bf8 <__MOTOR_HWInit>:
/**
 * @brief	Initialize motor driver and shift register
 * @note
 */
void __MOTOR_HWInit(void)
{
 8000bf8:	b538      	push	{r3, r4, r5, lr}
 * @brief	Enables the shift register by setting DIR_EN to LOW
 */
static void __MOTOR_EnableShiftRegister(void)
{
	/* The input pin is negated, and by default, the Shift Register is disabled */
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 8000bfa:	4810      	ldr	r0, [pc, #64]	; (8000c3c <__MOTOR_HWInit+0x44>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000bfc:	4d10      	ldr	r5, [pc, #64]	; (8000c40 <__MOTOR_HWInit+0x48>)
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000bfe:	4c11      	ldr	r4, [pc, #68]	; (8000c44 <__MOTOR_HWInit+0x4c>)
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2120      	movs	r1, #32
 8000c04:	f002 ff52 	bl	8003aac <HAL_GPIO_WritePin>
		CCRvalue = Percentage * 10;

	/* Configure all relevant CCR registers with the same duty cycle value */
	TIM3->CCR1 = CCRvalue;
	TIM3->CCR2 = CCRvalue;
	TIM1->CCR2 = CCRvalue;
 8000c08:	4a0f      	ldr	r2, [pc, #60]	; (8000c48 <__MOTOR_HWInit+0x50>)
	TIM3->CCR1 = CCRvalue;
 8000c0a:	4910      	ldr	r1, [pc, #64]	; (8000c4c <__MOTOR_HWInit+0x54>)
 8000c0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c10:	634b      	str	r3, [r1, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c12:	4628      	mov	r0, r5
	TIM3->CCR2 = CCRvalue;
 8000c14:	638b      	str	r3, [r1, #56]	; 0x38
	TIM1->CCR2 = CCRvalue;
 8000c16:	6393      	str	r3, [r2, #56]	; 0x38
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c18:	2104      	movs	r1, #4
	TIM1->CCR3 = CCRvalue;
 8000c1a:	63d3      	str	r3, [r2, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c1c:	f005 fece 	bl	80069bc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000c20:	4628      	mov	r0, r5
 8000c22:	2108      	movs	r1, #8
 8000c24:	f005 feca 	bl	80069bc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000c28:	4620      	mov	r0, r4
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	f005 fec6 	bl	80069bc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000c30:	4620      	mov	r0, r4
 8000c32:	2104      	movs	r1, #4
}
 8000c34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000c38:	f005 bec0 	b.w	80069bc <HAL_TIM_PWM_Start>
 8000c3c:	40020400 	.word	0x40020400
 8000c40:	20009bd8 	.word	0x20009bd8
 8000c44:	20009b90 	.word	0x20009b90
 8000c48:	40010000 	.word	0x40010000
 8000c4c:	40000400 	.word	0x40000400

08000c50 <__MOTOR_SetShiftRegister>:
{
 8000c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	g_RecentShiftRegisterByte = cByte;
 8000c54:	4b63      	ldr	r3, [pc, #396]	; (8000de4 <__MOTOR_SetShiftRegister+0x194>)
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000c56:	4f64      	ldr	r7, [pc, #400]	; (8000de8 <__MOTOR_SetShiftRegister+0x198>)
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 8000c58:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8000dec <__MOTOR_SetShiftRegister+0x19c>
	g_RecentShiftRegisterByte = cByte;
 8000c5c:	7018      	strb	r0, [r3, #0]
{
 8000c5e:	b084      	sub	sp, #16
 8000c60:	4605      	mov	r5, r0
	g_RecentShiftRegisterByte = cByte;
 8000c62:	2408      	movs	r4, #8
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000c64:	2600      	movs	r6, #0
		if(temp & 0x1)
 8000c66:	f015 0301 	ands.w	r3, r5, #1
 8000c6a:	f000 808e 	beq.w	8000d8a <__MOTOR_SetShiftRegister+0x13a>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 8000c6e:	2201      	movs	r2, #1
 8000c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c74:	4640      	mov	r0, r8
 8000c76:	f002 ff19 	bl	8003aac <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000c7a:	f88d 600a 	strb.w	r6, [sp, #10]
 8000c7e:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000c82:	2b3e      	cmp	r3, #62	; 0x3e
 8000c84:	d809      	bhi.n	8000c9a <__MOTOR_SetShiftRegister+0x4a>
 8000c86:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	f88d 300a 	strb.w	r3, [sp, #10]
 8000c92:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000c96:	2b3e      	cmp	r3, #62	; 0x3e
 8000c98:	d9f5      	bls.n	8000c86 <__MOTOR_SetShiftRegister+0x36>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	4638      	mov	r0, r7
 8000ca0:	f002 ff04 	bl	8003aac <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000ca4:	f88d 600b 	strb.w	r6, [sp, #11]
 8000ca8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000cac:	2b7e      	cmp	r3, #126	; 0x7e
 8000cae:	d809      	bhi.n	8000cc4 <__MOTOR_SetShiftRegister+0x74>
 8000cb0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	f88d 300b 	strb.w	r3, [sp, #11]
 8000cbc:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000cc0:	2b7e      	cmp	r3, #126	; 0x7e
 8000cc2:	d9f5      	bls.n	8000cb0 <__MOTOR_SetShiftRegister+0x60>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cca:	4640      	mov	r0, r8
 8000ccc:	f002 feee 	bl	8003aac <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000cd0:	f88d 600c 	strb.w	r6, [sp, #12]
 8000cd4:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000cd8:	2b3e      	cmp	r3, #62	; 0x3e
 8000cda:	d809      	bhi.n	8000cf0 <__MOTOR_SetShiftRegister+0xa0>
 8000cdc:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	b2db      	uxtb	r3, r3
 8000ce4:	f88d 300c 	strb.w	r3, [sp, #12]
 8000ce8:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000cec:	2b3e      	cmp	r3, #62	; 0x3e
 8000cee:	d9f5      	bls.n	8000cdc <__MOTOR_SetShiftRegister+0x8c>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	4638      	mov	r0, r7
 8000cf6:	f002 fed9 	bl	8003aac <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000cfa:	f88d 6007 	strb.w	r6, [sp, #7]
 8000cfe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000d02:	2b3e      	cmp	r3, #62	; 0x3e
		temp = temp >> 1;
 8000d04:	ea4f 0555 	mov.w	r5, r5, lsr #1
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000d08:	d809      	bhi.n	8000d1e <__MOTOR_SetShiftRegister+0xce>
 8000d0a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	f88d 3007 	strb.w	r3, [sp, #7]
 8000d16:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000d1a:	2b3e      	cmp	r3, #62	; 0x3e
 8000d1c:	d9f5      	bls.n	8000d0a <__MOTOR_SetShiftRegister+0xba>
	for(uint8_t i=0; i<8; i++)
 8000d1e:	3c01      	subs	r4, #1
 8000d20:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8000d24:	d19f      	bne.n	8000c66 <__MOTOR_SetShiftRegister+0x16>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_SET);
 8000d26:	4831      	ldr	r0, [pc, #196]	; (8000dec <__MOTOR_SetShiftRegister+0x19c>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	2140      	movs	r1, #64	; 0x40
 8000d2c:	f002 febe 	bl	8003aac <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 8000d30:	f88d 4009 	strb.w	r4, [sp, #9]
 8000d34:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000d38:	2bff      	cmp	r3, #255	; 0xff
 8000d3a:	d009      	beq.n	8000d50 <__MOTOR_SetShiftRegister+0x100>
 8000d3c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000d40:	3301      	adds	r3, #1
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	f88d 3009 	strb.w	r3, [sp, #9]
 8000d48:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000d4c:	2bff      	cmp	r3, #255	; 0xff
 8000d4e:	d1f5      	bne.n	8000d3c <__MOTOR_SetShiftRegister+0xec>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8000d50:	4826      	ldr	r0, [pc, #152]	; (8000dec <__MOTOR_SetShiftRegister+0x19c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	2140      	movs	r1, #64	; 0x40
 8000d56:	f002 fea9 	bl	8003aac <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	f88d 3008 	strb.w	r3, [sp, #8]
 8000d60:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000d64:	2bff      	cmp	r3, #255	; 0xff
 8000d66:	d009      	beq.n	8000d7c <__MOTOR_SetShiftRegister+0x12c>
 8000d68:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	f88d 3008 	strb.w	r3, [sp, #8]
 8000d74:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000d78:	2bff      	cmp	r3, #255	; 0xff
 8000d7a:	d1f5      	bne.n	8000d68 <__MOTOR_SetShiftRegister+0x118>
}
 8000d7c:	b004      	add	sp, #16
 8000d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000d82:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8000d86:	3301      	adds	r3, #1
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	f88d 300d 	strb.w	r3, [sp, #13]
 8000d8e:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8000d92:	2b3e      	cmp	r3, #62	; 0x3e
 8000d94:	d9f5      	bls.n	8000d82 <__MOTOR_SetShiftRegister+0x132>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000d96:	2201      	movs	r2, #1
 8000d98:	4611      	mov	r1, r2
 8000d9a:	4638      	mov	r0, r7
 8000d9c:	f002 fe86 	bl	8003aac <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000da0:	f88d 600e 	strb.w	r6, [sp, #14]
 8000da4:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000da8:	2b7e      	cmp	r3, #126	; 0x7e
 8000daa:	d809      	bhi.n	8000dc0 <__MOTOR_SetShiftRegister+0x170>
 8000dac:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000db0:	3301      	adds	r3, #1
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	f88d 300e 	strb.w	r3, [sp, #14]
 8000db8:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000dbc:	2b7e      	cmp	r3, #126	; 0x7e
 8000dbe:	d9f5      	bls.n	8000dac <__MOTOR_SetShiftRegister+0x15c>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000dc0:	f88d 600f 	strb.w	r6, [sp, #15]
 8000dc4:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000dc8:	2b3e      	cmp	r3, #62	; 0x3e
 8000dca:	d891      	bhi.n	8000cf0 <__MOTOR_SetShiftRegister+0xa0>
 8000dcc:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	f88d 300f 	strb.w	r3, [sp, #15]
 8000dd8:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000ddc:	2b3e      	cmp	r3, #62	; 0x3e
 8000dde:	d9f5      	bls.n	8000dcc <__MOTOR_SetShiftRegister+0x17c>
 8000de0:	e786      	b.n	8000cf0 <__MOTOR_SetShiftRegister+0xa0>
 8000de2:	bf00      	nop
 8000de4:	200000bd 	.word	0x200000bd
 8000de8:	40020800 	.word	0x40020800
 8000dec:	40020400 	.word	0x40020400

08000df0 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000df0:	b530      	push	{r4, r5, lr}
 8000df2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df4:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <HCI_TL_SPI_Init+0x70>)

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000df6:	481b      	ldr	r0, [pc, #108]	; (8000e64 <HCI_TL_SPI_Init+0x74>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	2100      	movs	r1, #0
 8000dfa:	9101      	str	r1, [sp, #4]
 8000dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dfe:	f042 0201 	orr.w	r2, r2, #1
 8000e02:	631a      	str	r2, [r3, #48]	; 0x30
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	9104      	str	r1, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e08:	f003 0301 	and.w	r3, r3, #1
 8000e0c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000e0e:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <HCI_TL_SPI_Init+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e10:	9c01      	ldr	r4, [sp, #4]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000e12:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000e14:	2201      	movs	r2, #1
 8000e16:	e9cd 2302 	strd	r2, r3, [sp, #8]

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e1a:	2400      	movs	r4, #0
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000e1c:	f002 fc2e 	bl	800367c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e20:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000e22:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e28:	2301      	movs	r3, #1
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000e2a:	480e      	ldr	r0, [pc, #56]	; (8000e64 <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000e30:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000e34:	f002 fc22 	bl	800367c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000e38:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000e3a:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000e3c:	2202      	movs	r2, #2
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000e3e:	4809      	ldr	r0, [pc, #36]	; (8000e64 <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000e40:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000e44:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000e48:	f002 fc18 	bl	800367c <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	2102      	movs	r1, #2
 8000e50:	4804      	ldr	r0, [pc, #16]	; (8000e64 <HCI_TL_SPI_Init+0x74>)
 8000e52:	f002 fe2b 	bl	8003aac <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8000e56:	f000 fff3 	bl	8001e40 <BSP_SPI1_Init>
}
 8000e5a:	b009      	add	sp, #36	; 0x24
 8000e5c:	bd30      	pop	{r4, r5, pc}
 8000e5e:	bf00      	nop
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40020000 	.word	0x40020000
 8000e68:	10110000 	.word	0x10110000

08000e6c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000e6c:	b508      	push	{r3, lr}
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000e6e:	4807      	ldr	r0, [pc, #28]	; (8000e8c <HCI_TL_SPI_DeInit+0x20>)
 8000e70:	2101      	movs	r1, #1
 8000e72:	f002 fd53 	bl	800391c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <HCI_TL_SPI_DeInit+0x20>)
 8000e78:	2102      	movs	r1, #2
 8000e7a:	f002 fd4f 	bl	800391c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000e7e:	4803      	ldr	r0, [pc, #12]	; (8000e8c <HCI_TL_SPI_DeInit+0x20>)
 8000e80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e84:	f002 fd4a 	bl	800391c <HAL_GPIO_DeInit>
  return 0;
}
 8000e88:	2000      	movs	r0, #0
 8000e8a:	bd08      	pop	{r3, pc}
 8000e8c:	40020000 	.word	0x40020000

08000e90 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000e90:	b510      	push	{r4, lr}
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000e92:	4c0d      	ldr	r4, [pc, #52]	; (8000ec8 <HCI_TL_SPI_Reset+0x38>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	4620      	mov	r0, r4
 8000e98:	2102      	movs	r1, #2
 8000e9a:	f002 fe07 	bl	8003aac <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000e9e:	4620      	mov	r0, r4
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ea6:	f002 fe01 	bl	8003aac <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000eaa:	2005      	movs	r0, #5
 8000eac:	f001 fe50 	bl	8002b50 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000eb0:	4620      	mov	r0, r4
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb8:	f002 fdf8 	bl	8003aac <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000ebc:	2005      	movs	r0, #5
 8000ebe:	f001 fe47 	bl	8002b50 <HAL_Delay>
  return 0;
}
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	bd10      	pop	{r4, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40020000 	.word	0x40020000

08000ecc <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8000ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t byte_count;
  uint8_t len = 0;
  uint8_t char_00 = 0x00;
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000ece:	4b1f      	ldr	r3, [pc, #124]	; (8000f4c <HCI_TL_SPI_Receive+0x80>)
{
 8000ed0:	4606      	mov	r6, r0
 8000ed2:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000ed4:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8000ed8:	b087      	sub	sp, #28
  uint8_t char_00 = 0x00;
 8000eda:	2400      	movs	r4, #0
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000edc:	9002      	str	r0, [sp, #8]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000ede:	2006      	movs	r0, #6
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000ee0:	f88d 100c 	strb.w	r1, [sp, #12]
  uint8_t char_00 = 0x00;
 8000ee4:	f88d 4006 	strb.w	r4, [sp, #6]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000ee8:	f002 f906 	bl	80030f8 <HAL_NVIC_DisableIRQ>
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000eec:	4818      	ldr	r0, [pc, #96]	; (8000f50 <HCI_TL_SPI_Receive+0x84>)
 8000eee:	4622      	mov	r2, r4
 8000ef0:	2102      	movs	r1, #2
 8000ef2:	f002 fddb 	bl	8003aac <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000ef6:	2205      	movs	r2, #5
 8000ef8:	a904      	add	r1, sp, #16
 8000efa:	a802      	add	r0, sp, #8
 8000efc:	f000 ff6a 	bl	8001dd4 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8000f00:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8000f04:	f89d 3013 	ldrb.w	r3, [sp, #19]

  if(byte_count > 0)
 8000f08:	ea53 2505 	orrs.w	r5, r3, r5, lsl #8
 8000f0c:	d013      	beq.n	8000f36 <HCI_TL_SPI_Receive+0x6a>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8000f0e:	42bd      	cmp	r5, r7
 8000f10:	bf28      	it	cs
 8000f12:	463d      	movcs	r5, r7
    {
      byte_count = size;
    }

    for(len = 0; len < byte_count; len++)
 8000f14:	b17d      	cbz	r5, 8000f36 <HCI_TL_SPI_Receive+0x6a>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8000f16:	2201      	movs	r2, #1
 8000f18:	f10d 0107 	add.w	r1, sp, #7
 8000f1c:	f10d 0006 	add.w	r0, sp, #6
 8000f20:	f000 ff58 	bl	8001dd4 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8000f24:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8000f28:	5532      	strb	r2, [r6, r4]
    for(len = 0; len < byte_count; len++)
 8000f2a:	1c63      	adds	r3, r4, #1
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	4295      	cmp	r5, r2
 8000f30:	4614      	mov	r4, r2
 8000f32:	d8f0      	bhi.n	8000f16 <HCI_TL_SPI_Receive+0x4a>
 8000f34:	4615      	mov	r5, r2
    }
  }

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	2102      	movs	r1, #2
 8000f3a:	4805      	ldr	r0, [pc, #20]	; (8000f50 <HCI_TL_SPI_Receive+0x84>)
 8000f3c:	f002 fdb6 	bl	8003aac <HAL_GPIO_WritePin>
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000f40:	2006      	movs	r0, #6
 8000f42:	f002 f8c5 	bl	80030d0 <HAL_NVIC_EnableIRQ>

  HCI_TL_SPI_Enable_IRQ();

  return len;
}
 8000f46:	4628      	mov	r0, r5
 8000f48:	b007      	add	sp, #28
 8000f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f4c:	0800bdc4 	.word	0x0800bdc4
 8000f50:	40020000 	.word	0x40020000

08000f54 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8000f54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000f58:	4b2f      	ldr	r3, [pc, #188]	; (8001018 <HCI_TL_SPI_Send+0xc4>)
    uint32_t tickstart_data_available = HAL_GetTick();

    result = 0;

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000f5a:	4e30      	ldr	r6, [pc, #192]	; (800101c <HCI_TL_SPI_Send+0xc8>)
{
 8000f5c:	4681      	mov	r9, r0
 8000f5e:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000f60:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8000f64:	b085      	sub	sp, #20
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000f66:	9000      	str	r0, [sp, #0]
 8000f68:	f88d 1004 	strb.w	r1, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f6c:	f001 fdea 	bl	8002b44 <HAL_GetTick>
 8000f70:	4680      	mov	r8, r0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000f72:	2006      	movs	r0, #6
 8000f74:	f002 f8c0 	bl	80030f8 <HAL_NVIC_DisableIRQ>
    uint32_t tickstart_data_available = HAL_GetTick();
 8000f78:	f001 fde4 	bl	8002b44 <HAL_GetTick>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
    uint32_t tickstart_data_available = HAL_GetTick();
 8000f7e:	4605      	mov	r5, r0
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000f80:	2102      	movs	r1, #2
 8000f82:	4630      	mov	r0, r6
 8000f84:	f002 fd92 	bl	8003aac <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8000f88:	e004      	b.n	8000f94 <HCI_TL_SPI_Send+0x40>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8000f8a:	f001 fddb 	bl	8002b44 <HAL_GetTick>
 8000f8e:	1b40      	subs	r0, r0, r5
 8000f90:	280f      	cmp	r0, #15
 8000f92:	d83a      	bhi.n	800100a <HCI_TL_SPI_Send+0xb6>
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000f94:	4821      	ldr	r0, [pc, #132]	; (800101c <HCI_TL_SPI_Send+0xc8>)
 8000f96:	2101      	movs	r1, #1
 8000f98:	f002 fd76 	bl	8003a88 <HAL_GPIO_ReadPin>
    while(!IsDataAvailable())
 8000f9c:	2801      	cmp	r0, #1
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000f9e:	4604      	mov	r4, r0
    while(!IsDataAvailable())
 8000fa0:	d1f3      	bne.n	8000f8a <HCI_TL_SPI_Send+0x36>
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000fa2:	2205      	movs	r2, #5
 8000fa4:	a902      	add	r1, sp, #8
 8000fa6:	4668      	mov	r0, sp
 8000fa8:	f000 ff14 	bl	8001dd4 <BSP_SPI1_SendRecv>
    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8000fac:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8000fb0:	f89d 3009 	ldrb.w	r3, [sp, #9]
    if(rx_bytes >= size)
 8000fb4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000fb8:	42bb      	cmp	r3, r7
 8000fba:	d213      	bcs.n	8000fe4 <HCI_TL_SPI_Send+0x90>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000fbc:	4622      	mov	r2, r4
 8000fbe:	2102      	movs	r1, #2
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	f002 fd73 	bl	8003aac <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000fc6:	f001 fdbd 	bl	8002b44 <HAL_GetTick>
 8000fca:	eba0 0008 	sub.w	r0, r0, r8
 8000fce:	280f      	cmp	r0, #15
 8000fd0:	d9d2      	bls.n	8000f78 <HCI_TL_SPI_Send+0x24>
      break;
 8000fd2:	f06f 0402 	mvn.w	r4, #2
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000fd6:	2006      	movs	r0, #6
 8000fd8:	f002 f87a 	bl	80030d0 <HAL_NVIC_EnableIRQ>
}
 8000fdc:	4620      	mov	r0, r4
 8000fde:	b005      	add	sp, #20
 8000fe0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000fe4:	490e      	ldr	r1, [pc, #56]	; (8001020 <HCI_TL_SPI_Send+0xcc>)
 8000fe6:	463a      	mov	r2, r7
 8000fe8:	4648      	mov	r0, r9
 8000fea:	f000 fef3 	bl	8001dd4 <BSP_SPI1_SendRecv>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000fee:	4622      	mov	r2, r4
 8000ff0:	480a      	ldr	r0, [pc, #40]	; (800101c <HCI_TL_SPI_Send+0xc8>)
 8000ff2:	2102      	movs	r1, #2
 8000ff4:	f002 fd5a 	bl	8003aac <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000ff8:	f001 fda4 	bl	8002b44 <HAL_GetTick>
 8000ffc:	eba0 0008 	sub.w	r0, r0, r8
 8001000:	280f      	cmp	r0, #15
 8001002:	bf98      	it	ls
 8001004:	2400      	movls	r4, #0
 8001006:	d9e6      	bls.n	8000fd6 <HCI_TL_SPI_Send+0x82>
 8001008:	e7e3      	b.n	8000fd2 <HCI_TL_SPI_Send+0x7e>
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800100a:	4804      	ldr	r0, [pc, #16]	; (800101c <HCI_TL_SPI_Send+0xc8>)
 800100c:	2201      	movs	r2, #1
 800100e:	2102      	movs	r1, #2
 8001010:	f002 fd4c 	bl	8003aac <HAL_GPIO_WritePin>
 8001014:	e7dd      	b.n	8000fd2 <HCI_TL_SPI_Send+0x7e>
 8001016:	bf00      	nop
 8001018:	0800bdcc 	.word	0x0800bdcc
 800101c:	40020000 	.word	0x40020000
 8001020:	200000c0 	.word	0x200000c0

08001024 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001024:	b510      	push	{r4, lr}
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001026:	4c07      	ldr	r4, [pc, #28]	; (8001044 <hci_tl_lowlevel_isr+0x20>)
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001028:	e002      	b.n	8001030 <hci_tl_lowlevel_isr+0xc>
  {
    if (hci_notify_asynch_evt(NULL))
 800102a:	f007 fadb 	bl	80085e4 <hci_notify_asynch_evt>
 800102e:	b940      	cbnz	r0, 8001042 <hci_tl_lowlevel_isr+0x1e>
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001030:	2101      	movs	r1, #1
 8001032:	4620      	mov	r0, r4
 8001034:	f002 fd28 	bl	8003a88 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
  while(IsDataAvailable())
 800103a:	2b01      	cmp	r3, #1
    if (hci_notify_asynch_evt(NULL))
 800103c:	f04f 0000 	mov.w	r0, #0
  while(IsDataAvailable())
 8001040:	d0f3      	beq.n	800102a <hci_tl_lowlevel_isr+0x6>
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001042:	bd10      	pop	{r4, pc}
 8001044:	40020000 	.word	0x40020000

08001048 <hci_tl_lowlevel_init>:
{
 8001048:	b530      	push	{r4, r5, lr}
 800104a:	b089      	sub	sp, #36	; 0x24
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 800104c:	4c11      	ldr	r4, [pc, #68]	; (8001094 <hci_tl_lowlevel_init+0x4c>)
  fops.Receive = HCI_TL_SPI_Receive;
 800104e:	4912      	ldr	r1, [pc, #72]	; (8001098 <hci_tl_lowlevel_init+0x50>)
  fops.Init    = HCI_TL_SPI_Init;
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <hci_tl_lowlevel_init+0x54>)
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001052:	4813      	ldr	r0, [pc, #76]	; (80010a0 <hci_tl_lowlevel_init+0x58>)
  fops.Send    = HCI_TL_SPI_Send;
 8001054:	4d13      	ldr	r5, [pc, #76]	; (80010a4 <hci_tl_lowlevel_init+0x5c>)
  fops.Reset   = HCI_TL_SPI_Reset;
 8001056:	4a14      	ldr	r2, [pc, #80]	; (80010a8 <hci_tl_lowlevel_init+0x60>)
  fops.Init    = HCI_TL_SPI_Init;
 8001058:	9301      	str	r3, [sp, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800105a:	9002      	str	r0, [sp, #8]
  fops.GetTick = BSP_GetTick;
 800105c:	4b13      	ldr	r3, [pc, #76]	; (80010ac <hci_tl_lowlevel_init+0x64>)
 800105e:	9307      	str	r3, [sp, #28]
  hci_register_io_bus (&fops);
 8001060:	a801      	add	r0, sp, #4
  fops.Reset   = HCI_TL_SPI_Reset;
 8001062:	9203      	str	r2, [sp, #12]
  fops.Receive = HCI_TL_SPI_Receive;
 8001064:	e9cd 1504 	strd	r1, r5, [sp, #16]
  hci_register_io_bus (&fops);
 8001068:	f007 f9a2 	bl	80083b0 <hci_register_io_bus>
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 800106c:	4620      	mov	r0, r4
 800106e:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8001072:	f002 facb 	bl	800360c <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001076:	4a0e      	ldr	r2, [pc, #56]	; (80010b0 <hci_tl_lowlevel_init+0x68>)
 8001078:	4620      	mov	r0, r4
 800107a:	2100      	movs	r1, #0
 800107c:	f002 fac0 	bl	8003600 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001080:	2200      	movs	r2, #0
 8001082:	2105      	movs	r1, #5
 8001084:	2006      	movs	r0, #6
 8001086:	f001 ffd9 	bl	800303c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800108a:	2006      	movs	r0, #6
 800108c:	f002 f820 	bl	80030d0 <HAL_NVIC_EnableIRQ>
}
 8001090:	b009      	add	sp, #36	; 0x24
 8001092:	bd30      	pop	{r4, r5, pc}
 8001094:	200098d4 	.word	0x200098d4
 8001098:	08000ecd 	.word	0x08000ecd
 800109c:	08000df1 	.word	0x08000df1
 80010a0:	08000e6d 	.word	0x08000e6d
 80010a4:	08000f55 	.word	0x08000f55
 80010a8:	08000e91 	.word	0x08000e91
 80010ac:	08001e01 	.word	0x08001e01
 80010b0:	08001025 	.word	0x08001025

080010b4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010b6:	4818      	ldr	r0, [pc, #96]	; (8001118 <MX_ADC1_Init+0x64>)
 80010b8:	4b18      	ldr	r3, [pc, #96]	; (800111c <MX_ADC1_Init+0x68>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ba:	4919      	ldr	r1, [pc, #100]	; (8001120 <MX_ADC1_Init+0x6c>)
  hadc1.Instance = ADC1;
 80010bc:	6003      	str	r3, [r0, #0]
{
 80010be:	b084      	sub	sp, #16
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  ADC_ChannelConfTypeDef sConfig = {0};
 80010c4:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c6:	6042      	str	r2, [r0, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 80010c8:	2201      	movs	r2, #1
  ADC_ChannelConfTypeDef sConfig = {0};
 80010ca:	e9cd 3301 	strd	r3, r3, [sp, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ce:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010d0:	6083      	str	r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010d2:	9300      	str	r3, [sp, #0]
  hadc1.Init.ScanConvMode = DISABLE;
 80010d4:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010d6:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010d8:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010dc:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010de:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010e0:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80010e4:	9303      	str	r3, [sp, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010e6:	61c2      	str	r2, [r0, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010e8:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ea:	f001 fd43 	bl	8002b74 <HAL_ADC_Init>
 80010ee:	b960      	cbnz	r0, 800110a <MX_ADC1_Init+0x56>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010f0:	2202      	movs	r2, #2
 80010f2:	2301      	movs	r3, #1
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010f4:	2400      	movs	r4, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010f6:	4808      	ldr	r0, [pc, #32]	; (8001118 <MX_ADC1_Init+0x64>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010f8:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fa:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_2;
 80010fc:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001100:	f001 fe94 	bl	8002e2c <HAL_ADC_ConfigChannel>
 8001104:	b920      	cbnz	r0, 8001110 <MX_ADC1_Init+0x5c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001106:	b004      	add	sp, #16
 8001108:	bd10      	pop	{r4, pc}
    Error_Handler();
 800110a:	f001 f91d 	bl	8002348 <Error_Handler>
 800110e:	e7ef      	b.n	80010f0 <MX_ADC1_Init+0x3c>
    Error_Handler();
 8001110:	f001 f91a 	bl	8002348 <Error_Handler>
}
 8001114:	b004      	add	sp, #16
 8001116:	bd10      	pop	{r4, pc}
 8001118:	200098dc 	.word	0x200098dc
 800111c:	40012000 	.word	0x40012000
 8001120:	0f000001 	.word	0x0f000001

08001124 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001124:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8001126:	6802      	ldr	r2, [r0, #0]
 8001128:	4b24      	ldr	r3, [pc, #144]	; (80011bc <HAL_ADC_MspInit+0x98>)
{
 800112a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 800112e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001134:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001138:	9406      	str	r4, [sp, #24]
  if(adcHandle->Instance==ADC1)
 800113a:	d001      	beq.n	8001140 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800113c:	b008      	add	sp, #32
 800113e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001140:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001144:	9400      	str	r4, [sp, #0]
 8001146:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 8001148:	4e1d      	ldr	r6, [pc, #116]	; (80011c0 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800114a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800114e:	645a      	str	r2, [r3, #68]	; 0x44
 8001150:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001152:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001156:	9200      	str	r2, [sp, #0]
 8001158:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	9401      	str	r4, [sp, #4]
 800115c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800115e:	f042 0201 	orr.w	r2, r2, #1
 8001162:	631a      	str	r2, [r3, #48]	; 0x30
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800116e:	2204      	movs	r2, #4
 8001170:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001172:	a902      	add	r1, sp, #8
 8001174:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001176:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001178:	4812      	ldr	r0, [pc, #72]	; (80011c4 <HAL_ADC_MspInit+0xa0>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800117a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117e:	f002 fa7d 	bl	800367c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001182:	4811      	ldr	r0, [pc, #68]	; (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001184:	6030      	str	r0, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001186:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800118a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800118e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001192:	4630      	mov	r0, r6
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001194:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001198:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800119c:	e9c6 1204 	strd	r1, r2, [r6, #16]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011a0:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011a2:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011a4:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011a6:	f001 ffc1 	bl	800312c <HAL_DMA_Init>
 80011aa:	b918      	cbnz	r0, 80011b4 <HAL_ADC_MspInit+0x90>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011ac:	63ae      	str	r6, [r5, #56]	; 0x38
 80011ae:	63b5      	str	r5, [r6, #56]	; 0x38
}
 80011b0:	b008      	add	sp, #32
 80011b2:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80011b4:	f001 f8c8 	bl	8002348 <Error_Handler>
 80011b8:	e7f8      	b.n	80011ac <HAL_ADC_MspInit+0x88>
 80011ba:	bf00      	nop
 80011bc:	40012000 	.word	0x40012000
 80011c0:	20009924 	.word	0x20009924
 80011c4:	40020000 	.word	0x40020000
 80011c8:	40026410 	.word	0x40026410

080011cc <APP_UserEvtRx>:
{
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;

  if(hci_pckt->type == HCI_EVENT_PKT)
 80011cc:	7803      	ldrb	r3, [r0, #0]
 80011ce:	2b04      	cmp	r3, #4
 80011d0:	d000      	beq.n	80011d4 <APP_UserEvtRx+0x8>
 80011d2:	4770      	bx	lr
{
 80011d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;

    if(event_pckt->evt == EVT_LE_META_EVENT)
 80011d6:	7843      	ldrb	r3, [r0, #1]
 80011d8:	2b3e      	cmp	r3, #62	; 0x3e
{
 80011da:	b083      	sub	sp, #12
 80011dc:	4605      	mov	r5, r0
    if(event_pckt->evt == EVT_LE_META_EVENT)
 80011de:	d042      	beq.n	8001266 <APP_UserEvtRx+0x9a>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
        }
      }
    }
    else if(event_pckt->evt == EVT_VENDOR)
 80011e0:	2bff      	cmp	r3, #255	; 0xff
 80011e2:	d02f      	beq.n	8001244 <APP_UserEvtRx+0x78>
    }
    else
    {
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
      {
        if (event_pckt->evt == hci_events_table[i].evt_code)
 80011e4:	4c48      	ldr	r4, [pc, #288]	; (8001308 <APP_UserEvtRx+0x13c>)
 80011e6:	8822      	ldrh	r2, [r4, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d103      	bne.n	80011f4 <APP_UserEvtRx+0x28>
        {
          hci_events_table[i].process((void *)event_pckt->data);
 80011ec:	6863      	ldr	r3, [r4, #4]
 80011ee:	3003      	adds	r0, #3
 80011f0:	4798      	blx	r3
 80011f2:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 80011f4:	8922      	ldrh	r2, [r4, #8]
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d103      	bne.n	8001202 <APP_UserEvtRx+0x36>
          hci_events_table[i].process((void *)event_pckt->data);
 80011fa:	68e3      	ldr	r3, [r4, #12]
 80011fc:	1ce8      	adds	r0, r5, #3
 80011fe:	4798      	blx	r3
 8001200:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001202:	8a22      	ldrh	r2, [r4, #16]
 8001204:	4293      	cmp	r3, r2
 8001206:	d103      	bne.n	8001210 <APP_UserEvtRx+0x44>
          hci_events_table[i].process((void *)event_pckt->data);
 8001208:	6963      	ldr	r3, [r4, #20]
 800120a:	1ce8      	adds	r0, r5, #3
 800120c:	4798      	blx	r3
 800120e:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001210:	8b22      	ldrh	r2, [r4, #24]
 8001212:	4293      	cmp	r3, r2
 8001214:	d103      	bne.n	800121e <APP_UserEvtRx+0x52>
          hci_events_table[i].process((void *)event_pckt->data);
 8001216:	69e3      	ldr	r3, [r4, #28]
 8001218:	1ce8      	adds	r0, r5, #3
 800121a:	4798      	blx	r3
 800121c:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 800121e:	8c22      	ldrh	r2, [r4, #32]
 8001220:	4293      	cmp	r3, r2
 8001222:	d103      	bne.n	800122c <APP_UserEvtRx+0x60>
          hci_events_table[i].process((void *)event_pckt->data);
 8001224:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001226:	1ce8      	adds	r0, r5, #3
 8001228:	4798      	blx	r3
 800122a:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 800122c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800122e:	4293      	cmp	r3, r2
 8001230:	d103      	bne.n	800123a <APP_UserEvtRx+0x6e>
          hci_events_table[i].process((void *)event_pckt->data);
 8001232:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001234:	1ce8      	adds	r0, r5, #3
 8001236:	4798      	blx	r3
 8001238:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 800123a:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 800123c:	4293      	cmp	r3, r2
 800123e:	d05c      	beq.n	80012fa <APP_UserEvtRx+0x12e>
        }
      }
    }
  }
}
 8001240:	b003      	add	sp, #12
 8001242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001244:	4c31      	ldr	r4, [pc, #196]	; (800130c <APP_UserEvtRx+0x140>)
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8001246:	1d47      	adds	r7, r0, #5
 8001248:	f504 76ac 	add.w	r6, r4, #344	; 0x158
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 800124c:	f8b5 2003 	ldrh.w	r2, [r5, #3]
 8001250:	f834 3c04 	ldrh.w	r3, [r4, #-4]
 8001254:	429a      	cmp	r2, r3
 8001256:	d102      	bne.n	800125e <APP_UserEvtRx+0x92>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8001258:	6823      	ldr	r3, [r4, #0]
 800125a:	4638      	mov	r0, r7
 800125c:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 800125e:	3408      	adds	r4, #8
 8001260:	42b4      	cmp	r4, r6
 8001262:	d1f3      	bne.n	800124c <APP_UserEvtRx+0x80>
 8001264:	e7ec      	b.n	8001240 <APP_UserEvtRx+0x74>
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8001266:	4c2a      	ldr	r4, [pc, #168]	; (8001310 <APP_UserEvtRx+0x144>)
 8001268:	78c3      	ldrb	r3, [r0, #3]
 800126a:	8822      	ldrh	r2, [r4, #0]
 800126c:	4293      	cmp	r3, r2
 800126e:	d103      	bne.n	8001278 <APP_UserEvtRx+0xac>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8001270:	6863      	ldr	r3, [r4, #4]
 8001272:	3004      	adds	r0, #4
 8001274:	4798      	blx	r3
 8001276:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8001278:	8922      	ldrh	r2, [r4, #8]
 800127a:	4293      	cmp	r3, r2
 800127c:	d103      	bne.n	8001286 <APP_UserEvtRx+0xba>
          hci_le_meta_events_table[i].process((void *)evt->data);
 800127e:	68e3      	ldr	r3, [r4, #12]
 8001280:	1d28      	adds	r0, r5, #4
 8001282:	4798      	blx	r3
 8001284:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8001286:	8a22      	ldrh	r2, [r4, #16]
 8001288:	4293      	cmp	r3, r2
 800128a:	d103      	bne.n	8001294 <APP_UserEvtRx+0xc8>
          hci_le_meta_events_table[i].process((void *)evt->data);
 800128c:	6963      	ldr	r3, [r4, #20]
 800128e:	1d28      	adds	r0, r5, #4
 8001290:	4798      	blx	r3
 8001292:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8001294:	8b22      	ldrh	r2, [r4, #24]
 8001296:	4293      	cmp	r3, r2
 8001298:	d103      	bne.n	80012a2 <APP_UserEvtRx+0xd6>
          hci_le_meta_events_table[i].process((void *)evt->data);
 800129a:	69e3      	ldr	r3, [r4, #28]
 800129c:	1d28      	adds	r0, r5, #4
 800129e:	4798      	blx	r3
 80012a0:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012a2:	8c22      	ldrh	r2, [r4, #32]
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d103      	bne.n	80012b0 <APP_UserEvtRx+0xe4>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012aa:	1d28      	adds	r0, r5, #4
 80012ac:	4798      	blx	r3
 80012ae:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012b0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d103      	bne.n	80012be <APP_UserEvtRx+0xf2>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012b8:	1d28      	adds	r0, r5, #4
 80012ba:	4798      	blx	r3
 80012bc:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012be:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d103      	bne.n	80012cc <APP_UserEvtRx+0x100>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012c6:	1d28      	adds	r0, r5, #4
 80012c8:	4798      	blx	r3
 80012ca:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012cc:	8f22      	ldrh	r2, [r4, #56]	; 0x38
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d103      	bne.n	80012da <APP_UserEvtRx+0x10e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012d2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80012d4:	1d28      	adds	r0, r5, #4
 80012d6:	4798      	blx	r3
 80012d8:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012da:	f8b4 2040 	ldrh.w	r2, [r4, #64]	; 0x40
 80012de:	4293      	cmp	r3, r2
 80012e0:	d103      	bne.n	80012ea <APP_UserEvtRx+0x11e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012e4:	1d28      	adds	r0, r5, #4
 80012e6:	4798      	blx	r3
 80012e8:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012ea:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d1a6      	bne.n	8001240 <APP_UserEvtRx+0x74>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012f2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	1d28      	adds	r0, r5, #4
 80012f8:	e002      	b.n	8001300 <APP_UserEvtRx+0x134>
          hci_events_table[i].process((void *)event_pckt->data);
 80012fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012fc:	9301      	str	r3, [sp, #4]
 80012fe:	1ce8      	adds	r0, r5, #3
}
 8001300:	b003      	add	sp, #12
 8001302:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hci_events_table[i].process((void *)event_pckt->data);
 8001306:	4718      	bx	r3
 8001308:	0800c3b0 	.word	0x0800c3b0
 800130c:	0800c43c 	.word	0x0800c43c
 8001310:	0800c3e8 	.word	0x0800c3e8

08001314 <BlueNRG_Init>:
{
 8001314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	hci_init(APP_UserEvtRx, NULL);
 8001318:	2100      	movs	r1, #0
{
 800131a:	b0b7      	sub	sp, #220	; 0xdc
	hci_init(APP_UserEvtRx, NULL);
 800131c:	48d2      	ldr	r0, [pc, #840]	; (8001668 <BlueNRG_Init+0x354>)
 800131e:	f007 f81b 	bl	8008358 <hci_init>
	hci_reset();
 8001322:	f006 fd43 	bl	8007dac <hci_reset>
	HAL_Delay(2000);
 8001326:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800132a:	f001 fc11 	bl	8002b50 <HAL_Delay>
	ret = aci_hal_set_tx_power_level(1, 4);
 800132e:	2104      	movs	r1, #4
 8001330:	2001      	movs	r0, #1
 8001332:	f006 ffef 	bl	8008314 <aci_hal_set_tx_power_level>
	assert_param(ret == BLE_STATUS_SUCCESS);
 8001336:	2800      	cmp	r0, #0
 8001338:	f040 81ec 	bne.w	8001714 <BlueNRG_Init+0x400>
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 800133c:	4bcb      	ldr	r3, [pc, #812]	; (800166c <BlueNRG_Init+0x358>)
 800133e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001342:	902e      	str	r0, [sp, #184]	; 0xb8
	ret = hci_le_rand(random_number);
 8001344:	a832      	add	r0, sp, #200	; 0xc8
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8001346:	f8ad 10bc 	strh.w	r1, [sp, #188]	; 0xbc
	ret = hci_le_rand(random_number);
 800134a:	f006 fd83 	bl	8007e54 <hci_le_rand>
		discovery_time += (2*random_number[i]);
 800134e:	f89d 10c8 	ldrb.w	r1, [sp, #200]	; 0xc8
 8001352:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
 8001356:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
 800135a:	f89d 00cb 	ldrb.w	r0, [sp, #203]	; 0xcb
	bdaddr[0] = (uint8_t) (random_number[0]);
 800135e:	f88d 10b8 	strb.w	r1, [sp, #184]	; 0xb8
		discovery_time += (2*random_number[i]);
 8001362:	440a      	add	r2, r1
 8001364:	4413      	add	r3, r2
 8001366:	f89d 10cc 	ldrb.w	r1, [sp, #204]	; 0xcc
 800136a:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
	bdaddr[1] = (uint8_t) (random_number[3]);
 800136e:	f88d 00b9 	strb.w	r0, [sp, #185]	; 0xb9
		discovery_time += (2*random_number[i]);
 8001372:	4403      	add	r3, r0
 8001374:	4419      	add	r1, r3
 8001376:	f89d 00ce 	ldrb.w	r0, [sp, #206]	; 0xce
 800137a:	f89d 30cf 	ldrb.w	r3, [sp, #207]	; 0xcf
	bdaddr[2] = (uint8_t) (random_number[6]);
 800137e:	f88d 00ba 	strb.w	r0, [sp, #186]	; 0xba
		discovery_time += (2*random_number[i]);
 8001382:	440a      	add	r2, r1
 8001384:	4402      	add	r2, r0
 8001386:	4413      	add	r3, r2
 8001388:	48b9      	ldr	r0, [pc, #740]	; (8001670 <BlueNRG_Init+0x35c>)
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8001390:	ac2e      	add	r4, sp, #184	; 0xb8
 8001392:	8003      	strh	r3, [r0, #0]
 8001394:	4622      	mov	r2, r4
 8001396:	2106      	movs	r1, #6
 8001398:	2000      	movs	r0, #0
 800139a:	f006 ff91 	bl	80082c0 <aci_hal_write_config_data>
	ret = aci_gatt_init();
 800139e:	f006 fe09 	bl	8007fb4 <aci_gatt_init>
	assert_param(ret == BLE_STATUS_SUCCESS);
 80013a2:	2800      	cmp	r0, #0
 80013a4:	f040 81bb 	bne.w	800171e <BlueNRG_Init+0x40a>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 80013a8:	4ab2      	ldr	r2, [pc, #712]	; (8001674 <BlueNRG_Init+0x360>)
 80013aa:	4bb3      	ldr	r3, [pc, #716]	; (8001678 <BlueNRG_Init+0x364>)
	const uint8_t char1_uuid[16] =
 80013ac:	4db3      	ldr	r5, [pc, #716]	; (800167c <BlueNRG_Init+0x368>)
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 80013ae:	4fb4      	ldr	r7, [pc, #720]	; (8001680 <BlueNRG_Init+0x36c>)
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 80013b0:	f8df b300 	ldr.w	fp, [pc, #768]	; 80016b4 <BlueNRG_Init+0x3a0>
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 80013b4:	f8df a300 	ldr.w	sl, [pc, #768]	; 80016b8 <BlueNRG_Init+0x3a4>
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 80013b8:	f8df 9300 	ldr.w	r9, [pc, #768]	; 80016bc <BlueNRG_Init+0x3a8>
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80013bc:	f8df 8300 	ldr.w	r8, [pc, #768]	; 80016c0 <BlueNRG_Init+0x3ac>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 80013c0:	e9cd 3200 	strd	r3, r2, [sp]
 80013c4:	2100      	movs	r1, #0
 80013c6:	4baf      	ldr	r3, [pc, #700]	; (8001684 <BlueNRG_Init+0x370>)
 80013c8:	2217      	movs	r2, #23
 80013ca:	2001      	movs	r0, #1
 80013cc:	f006 fdbc 	bl	8007f48 <aci_gap_init>
	const uint8_t service_uuid[16] =
 80013d0:	4bad      	ldr	r3, [pc, #692]	; (8001688 <BlueNRG_Init+0x374>)
 80013d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013d4:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 80013d8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	const uint8_t char1_uuid[16] =
 80013dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 80013e0:	f105 0e10 	add.w	lr, r5, #16
	const uint8_t char1_uuid[16] =
 80013e4:	ae1e      	add	r6, sp, #120	; 0x78
 80013e6:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 80013ea:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 80013ee:	ae22      	add	r6, sp, #136	; 0x88
	const uint8_t char3_uuid[16] =
 80013f0:	f105 0e20 	add.w	lr, r5, #32
	const uint8_t char2_uuid[16] =
 80013f4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char3_uuid[16] =
 80013f8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 80013fc:	ae26      	add	r6, sp, #152	; 0x98
	const uint8_t char4_uuid[16] =
 80013fe:	f105 0e30 	add.w	lr, r5, #48	; 0x30
	const uint8_t char3_uuid[16] =
 8001402:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char4_uuid[16] =
 8001406:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 800140a:	f105 0e40 	add.w	lr, r5, #64	; 0x40
	const uint8_t char4_uuid[16] =
 800140e:	ad2a      	add	r5, sp, #168	; 0xa8
 8001410:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 8001414:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001418:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 800141c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001420:	f8df c2a0 	ldr.w	ip, [pc, #672]	; 80016c4 <BlueNRG_Init+0x3b0>
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8001424:	9700      	str	r7, [sp, #0]
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8001426:	ae1e      	add	r6, sp, #120	; 0x78
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 8001428:	f8cc 0000 	str.w	r0, [ip]
 800142c:	f8cc 1004 	str.w	r1, [ip, #4]
 8001430:	f8cc 2008 	str.w	r2, [ip, #8]
 8001434:	f8cc 300c 	str.w	r3, [ip, #12]
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8001438:	4661      	mov	r1, ip
 800143a:	2314      	movs	r3, #20
 800143c:	2201      	movs	r2, #1
 800143e:	2002      	movs	r0, #2
 8001440:	f006 fdd4 	bl	8007fec <aci_gatt_add_service>
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8001444:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001446:	f8df c280 	ldr.w	ip, [pc, #640]	; 80016c8 <BlueNRG_Init+0x3b4>
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 800144a:	ae22      	add	r6, sp, #136	; 0x88
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 800144c:	f8cc 0000 	str.w	r0, [ip]
 8001450:	f8cc 1004 	str.w	r1, [ip, #4]
 8001454:	f8cc 2008 	str.w	r2, [ip, #8]
 8001458:	f8cc 300c 	str.w	r3, [ip, #12]
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 800145c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 800145e:	ae26      	add	r6, sp, #152	; 0x98
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8001460:	f8cb 0000 	str.w	r0, [fp]
 8001464:	f8cb 1004 	str.w	r1, [fp, #4]
 8001468:	f8cb 2008 	str.w	r2, [fp, #8]
 800146c:	f8cb 300c 	str.w	r3, [fp, #12]
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 8001470:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001472:	f8ca 0000 	str.w	r0, [sl]
 8001476:	f8ca 1004 	str.w	r1, [sl, #4]
 800147a:	f8ca 2008 	str.w	r2, [sl, #8]
 800147e:	f8ca 300c 	str.w	r3, [sl, #12]
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 8001482:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001484:	f8c9 0000 	str.w	r0, [r9]
 8001488:	f8c9 1004 	str.w	r1, [r9, #4]
 800148c:	f8c9 2008 	str.w	r2, [r9, #8]
 8001490:	f8c9 300c 	str.w	r3, [r9, #12]
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 8001494:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001496:	f8c8 300c 	str.w	r3, [r8, #12]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 800149a:	4b7c      	ldr	r3, [pc, #496]	; (800168c <BlueNRG_Init+0x378>)
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 800149c:	f8c8 0000 	str.w	r0, [r8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014a0:	2400      	movs	r4, #0
 80014a2:	2607      	movs	r6, #7
 80014a4:	2510      	movs	r5, #16
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80014a6:	f8c8 1004 	str.w	r1, [r8, #4]
 80014aa:	f8c8 2008 	str.w	r2, [r8, #8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014ae:	2102      	movs	r1, #2
 80014b0:	4662      	mov	r2, ip
 80014b2:	e9cd 4304 	strd	r4, r3, [sp, #16]
 80014b6:	9500      	str	r5, [sp, #0]
 80014b8:	2304      	movs	r3, #4
 80014ba:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80014be:	8838      	ldrh	r0, [r7, #0]
 80014c0:	9603      	str	r6, [sp, #12]
 80014c2:	f006 fde1 	bl	8008088 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014c6:	9500      	str	r5, [sp, #0]
 80014c8:	4d71      	ldr	r5, [pc, #452]	; (8001690 <BlueNRG_Init+0x37c>)
 80014ca:	9505      	str	r5, [sp, #20]
 80014cc:	465a      	mov	r2, fp
 80014ce:	2102      	movs	r1, #2
 80014d0:	2304      	movs	r3, #4
 80014d2:	e9cd 6403 	strd	r6, r4, [sp, #12]
 80014d6:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80014da:	8838      	ldrh	r0, [r7, #0]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 80014dc:	468b      	mov	fp, r1
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014de:	f006 fdd3 	bl	8008088 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 80014e2:	4b6c      	ldr	r3, [pc, #432]	; (8001694 <BlueNRG_Init+0x380>)
 80014e4:	9305      	str	r3, [sp, #20]
 80014e6:	4652      	mov	r2, sl
 80014e8:	4659      	mov	r1, fp
 80014ea:	f8cd b000 	str.w	fp, [sp]
 80014ee:	2304      	movs	r3, #4
 80014f0:	e9cd 6403 	strd	r6, r4, [sp, #12]
 80014f4:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80014f8:	8838      	ldrh	r0, [r7, #0]
 80014fa:	f006 fdc5 	bl	8008088 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_4, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP,
 80014fe:	2501      	movs	r5, #1
 8001500:	f04f 0c0c 	mov.w	ip, #12
 8001504:	4b64      	ldr	r3, [pc, #400]	; (8001698 <BlueNRG_Init+0x384>)
 8001506:	f8cd c000 	str.w	ip, [sp]
 800150a:	464a      	mov	r2, r9
 800150c:	4659      	mov	r1, fp
 800150e:	9305      	str	r3, [sp, #20]
 8001510:	8838      	ldrh	r0, [r7, #0]
 8001512:	9404      	str	r4, [sp, #16]
 8001514:	2304      	movs	r3, #4
 8001516:	9603      	str	r6, [sp, #12]
 8001518:	9401      	str	r4, [sp, #4]
 800151a:	9502      	str	r5, [sp, #8]
 800151c:	f006 fdb4 	bl	8008088 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 8001520:	4b5e      	ldr	r3, [pc, #376]	; (800169c <BlueNRG_Init+0x388>)
 8001522:	f8cd b000 	str.w	fp, [sp]
 8001526:	4642      	mov	r2, r8
 8001528:	4659      	mov	r1, fp
 800152a:	9305      	str	r3, [sp, #20]
 800152c:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8001530:	2306      	movs	r3, #6
 8001532:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8001536:	8838      	ldrh	r0, [r7, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 8001538:	f8df 8190 	ldr.w	r8, [pc, #400]	; 80016cc <BlueNRG_Init+0x3b8>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 800153c:	f006 fda4 	bl	8008088 <aci_gatt_add_char>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 8001540:	4b57      	ldr	r3, [pc, #348]	; (80016a0 <BlueNRG_Init+0x38c>)
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 8001542:	f8df e18c 	ldr.w	lr, [pc, #396]	; 80016d0 <BlueNRG_Init+0x3bc>
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 8001546:	f8df c18c 	ldr.w	ip, [pc, #396]	; 80016d4 <BlueNRG_Init+0x3c0>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 800154a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800154e:	ab0b      	add	r3, sp, #44	; 0x2c
 8001550:	c303      	stmia	r3!, {r0, r1}
 8001552:	701a      	strb	r2, [r3, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 8001554:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8001558:	ab0e      	add	r3, sp, #56	; 0x38
 800155a:	c303      	stmia	r3!, {r0, r1}
 800155c:	701a      	strb	r2, [r3, #0]
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 800155e:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001562:	ab11      	add	r3, sp, #68	; 0x44
 8001564:	c303      	stmia	r3!, {r0, r1}
 8001566:	ea4f 4812 	mov.w	r8, r2, lsr #16
 800156a:	f823 2b02 	strh.w	r2, [r3], #2
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 800156e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8001572:	f8df c164 	ldr.w	ip, [pc, #356]	; 80016d8 <BlueNRG_Init+0x3c4>
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 8001576:	f8df e164 	ldr.w	lr, [pc, #356]	; 80016dc <BlueNRG_Init+0x3c8>
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 800157a:	f883 8000 	strb.w	r8, [r3]
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 800157e:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8001582:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8001586:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800158a:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 800158e:	f642 1c01 	movw	ip, #10497	; 0x2901
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8001592:	e889 0007 	stmia.w	r9, {r0, r1, r2}
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 8001596:	f8ad c0c8 	strh.w	ip, [sp, #200]	; 0xc8
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 800159a:	e9cd 4e07 	strd	r4, lr, [sp, #28]
 800159e:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80015a2:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80015a6:	4939      	ldr	r1, [pc, #228]	; (800168c <BlueNRG_Init+0x378>)
 80015a8:	8838      	ldrh	r0, [r7, #0]
 80015aa:	8809      	ldrh	r1, [r1, #0]
 80015ac:	f04f 081e 	mov.w	r8, #30
 80015b0:	f04f 0b09 	mov.w	fp, #9
 80015b4:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 80015b8:	ab0b      	add	r3, sp, #44	; 0x2c
 80015ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80015be:	462a      	mov	r2, r5
 80015c0:	4663      	mov	r3, ip
 80015c2:	f8cd 8000 	str.w	r8, [sp]
 80015c6:	f006 fdc5 	bl	8008154 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientNotify_Crash, UUID_TYPE_16, &DescriptorProperty,
 80015ca:	e9cd 8b00 	strd	r8, fp, [sp]
 80015ce:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80015d2:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80015d6:	492e      	ldr	r1, [pc, #184]	; (8001690 <BlueNRG_Init+0x37c>)
 80015d8:	4a32      	ldr	r2, [pc, #200]	; (80016a4 <BlueNRG_Init+0x390>)
 80015da:	9407      	str	r4, [sp, #28]
 80015dc:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 80015e0:	ab0e      	add	r3, sp, #56	; 0x38
 80015e2:	8809      	ldrh	r1, [r1, #0]
 80015e4:	8838      	ldrh	r0, [r7, #0]
 80015e6:	9208      	str	r2, [sp, #32]
 80015e8:	9302      	str	r3, [sp, #8]
 80015ea:	462a      	mov	r2, r5
 80015ec:	4663      	mov	r3, ip
 80015ee:	f006 fdb1 	bl	8008154 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_Velocity, UUID_TYPE_16, &DescriptorProperty,
 80015f2:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80015f6:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80015fa:	4926      	ldr	r1, [pc, #152]	; (8001694 <BlueNRG_Init+0x380>)
 80015fc:	4a2a      	ldr	r2, [pc, #168]	; (80016a8 <BlueNRG_Init+0x394>)
 80015fe:	9407      	str	r4, [sp, #28]
 8001600:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 8001604:	f04f 0b0b 	mov.w	fp, #11
 8001608:	ab11      	add	r3, sp, #68	; 0x44
 800160a:	f8cd 8000 	str.w	r8, [sp]
 800160e:	8809      	ldrh	r1, [r1, #0]
 8001610:	8838      	ldrh	r0, [r7, #0]
 8001612:	9208      	str	r2, [sp, #32]
 8001614:	e9cd b301 	strd	fp, r3, [sp, #4]
 8001618:	462a      	mov	r2, r5
 800161a:	4663      	mov	r3, ip
 800161c:	f006 fd9a 	bl	8008154 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientWrite_Direction, UUID_TYPE_16, &DescriptorProperty,
 8001620:	e9cd 6406 	strd	r6, r4, [sp, #24]
 8001624:	491c      	ldr	r1, [pc, #112]	; (8001698 <BlueNRG_Init+0x384>)
 8001626:	4a21      	ldr	r2, [pc, #132]	; (80016ac <BlueNRG_Init+0x398>)
 8001628:	f8cd a008 	str.w	sl, [sp, #8]
 800162c:	f04f 0c03 	mov.w	ip, #3
 8001630:	230a      	movs	r3, #10
 8001632:	9405      	str	r4, [sp, #20]
 8001634:	9403      	str	r4, [sp, #12]
 8001636:	f8cd 8000 	str.w	r8, [sp]
 800163a:	8809      	ldrh	r1, [r1, #0]
 800163c:	8838      	ldrh	r0, [r7, #0]
 800163e:	9208      	str	r2, [sp, #32]
 8001640:	f8cd c010 	str.w	ip, [sp, #16]
 8001644:	462a      	mov	r2, r5
 8001646:	9301      	str	r3, [sp, #4]
 8001648:	ab32      	add	r3, sp, #200	; 0xc8
 800164a:	f006 fd83 	bl	8008154 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_VerifyDirection, UUID_TYPE_16, &DescriptorProperty,
 800164e:	e9cd 6406 	strd	r6, r4, [sp, #24]
 8001652:	e9cd 5404 	strd	r5, r4, [sp, #16]
 8001656:	e9cd 9402 	strd	r9, r4, [sp, #8]
 800165a:	e9cd 8b00 	strd	r8, fp, [sp]
 800165e:	490f      	ldr	r1, [pc, #60]	; (800169c <BlueNRG_Init+0x388>)
 8001660:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <BlueNRG_Init+0x39c>)
 8001662:	8809      	ldrh	r1, [r1, #0]
 8001664:	e03c      	b.n	80016e0 <BlueNRG_Init+0x3cc>
 8001666:	bf00      	nop
 8001668:	080011cd 	.word	0x080011cd
 800166c:	0800bdd4 	.word	0x0800bdd4
 8001670:	200001c2 	.word	0x200001c2
 8001674:	200001c4 	.word	0x200001c4
 8001678:	200001d0 	.word	0x200001d0
 800167c:	0800bddc 	.word	0x0800bddc
 8001680:	200001dc 	.word	0x200001dc
 8001684:	200001d8 	.word	0x200001d8
 8001688:	0800bea4 	.word	0x0800bea4
 800168c:	200001c8 	.word	0x200001c8
 8001690:	200001c6 	.word	0x200001c6
 8001694:	200001ca 	.word	0x200001ca
 8001698:	200001ce 	.word	0x200001ce
 800169c:	200001cc 	.word	0x200001cc
 80016a0:	0800beb8 	.word	0x0800beb8
 80016a4:	200001da 	.word	0x200001da
 80016a8:	200001de 	.word	0x200001de
 80016ac:	200001d6 	.word	0x200001d6
 80016b0:	200001d2 	.word	0x200001d2
 80016b4:	200099e8 	.word	0x200099e8
 80016b8:	200099b8 	.word	0x200099b8
 80016bc:	20009984 	.word	0x20009984
 80016c0:	200099d8 	.word	0x200099d8
 80016c4:	200099c8 	.word	0x200099c8
 80016c8:	200099a8 	.word	0x200099a8
 80016cc:	0800bec4 	.word	0x0800bec4
 80016d0:	0800bed0 	.word	0x0800bed0
 80016d4:	0800bedc 	.word	0x0800bedc
 80016d8:	0800beec 	.word	0x0800beec
 80016dc:	200001d4 	.word	0x200001d4
 80016e0:	8838      	ldrh	r0, [r7, #0]
 80016e2:	9308      	str	r3, [sp, #32]
 80016e4:	462a      	mov	r2, r5
 80016e6:	ab32      	add	r3, sp, #200	; 0xc8
 80016e8:	f006 fd34 	bl	8008154 <aci_gatt_add_char_desc>
	if(FunctionAlreadyCalled == SET)
 80016ec:	4a19      	ldr	r2, [pc, #100]	; (8001754 <BlueNRG_Init+0x440>)
	Conn_Details.deviceRole = 0xFF;
 80016ee:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <BlueNRG_Init+0x444>)
	if(FunctionAlreadyCalled == SET)
 80016f0:	7812      	ldrb	r2, [r2, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 80016f2:	741c      	strb	r4, [r3, #16]
	Conn_Details.connectionhandle = 0xFFFF;
 80016f4:	f04f 31ff 	mov.w	r1, #4294967295
	Conn_Details.deviceRole = 0xFF;
 80016f8:	20ff      	movs	r0, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 80016fa:	42aa      	cmp	r2, r5
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 80016fc:	601c      	str	r4, [r3, #0]
 80016fe:	809c      	strh	r4, [r3, #4]
	Conn_Details.deviceRole = 0xFF;
 8001700:	7198      	strb	r0, [r3, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 8001702:	6099      	str	r1, [r3, #8]
 8001704:	60d9      	str	r1, [r3, #12]
	if(FunctionAlreadyCalled == SET)
 8001706:	d00f      	beq.n	8001728 <BlueNRG_Init+0x414>
	FunctionAlreadyCalled = SET;
 8001708:	4a12      	ldr	r2, [pc, #72]	; (8001754 <BlueNRG_Init+0x440>)
 800170a:	2301      	movs	r3, #1
 800170c:	7013      	strb	r3, [r2, #0]
}
 800170e:	b037      	add	sp, #220	; 0xdc
 8001710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 8001714:	4811      	ldr	r0, [pc, #68]	; (800175c <BlueNRG_Init+0x448>)
 8001716:	216f      	movs	r1, #111	; 0x6f
 8001718:	f000 fe18 	bl	800234c <assert_failed>
 800171c:	e60e      	b.n	800133c <BlueNRG_Init+0x28>
	assert_param(ret == BLE_STATUS_SUCCESS);
 800171e:	480f      	ldr	r0, [pc, #60]	; (800175c <BlueNRG_Init+0x448>)
 8001720:	2176      	movs	r1, #118	; 0x76
 8001722:	f000 fe13 	bl	800234c <assert_failed>
 8001726:	e63f      	b.n	80013a8 <BlueNRG_Init+0x94>
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001728:	490d      	ldr	r1, [pc, #52]	; (8001760 <BlueNRG_Init+0x44c>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800172a:	9432      	str	r4, [sp, #200]	; 0xc8
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800172c:	ab32      	add	r3, sp, #200	; 0xc8
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	6808      	ldr	r0, [r1, #0]
 8001732:	4623      	mov	r3, r4
 8001734:	4611      	mov	r1, r2
 8001736:	f008 fd1f 	bl	800a178 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800173a:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0e3      	beq.n	8001708 <BlueNRG_Init+0x3f4>
 8001740:	4b08      	ldr	r3, [pc, #32]	; (8001764 <BlueNRG_Init+0x450>)
 8001742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	f3bf 8f4f 	dsb	sy
 800174c:	f3bf 8f6f 	isb	sy
 8001750:	e7da      	b.n	8001708 <BlueNRG_Init+0x3f4>
 8001752:	bf00      	nop
 8001754:	200001bf 	.word	0x200001bf
 8001758:	20009994 	.word	0x20009994
 800175c:	0800be88 	.word	0x0800be88
 8001760:	20009a18 	.word	0x20009a18
 8001764:	e000ed04 	.word	0xe000ed04

08001768 <BlueNRG_MakeDeviceDiscoverable>:
{
 8001768:	b570      	push	{r4, r5, r6, lr}
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 800176a:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <BlueNRG_MakeDeviceDiscoverable+0x6c>)
	uint8_t uuidscanresponse[18] =
 800176c:	4d1a      	ldr	r5, [pc, #104]	; (80017d8 <BlueNRG_MakeDeviceDiscoverable+0x70>)
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 800176e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
{
 8001772:	b090      	sub	sp, #64	; 0x40
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 8001774:	ae08      	add	r6, sp, #32
 8001776:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	hci_le_set_scan_response_data(0, NULL);
 800177a:	2100      	movs	r1, #0
 800177c:	4608      	mov	r0, r1
 800177e:	f006 fb2f 	bl	8007de0 <hci_le_set_scan_response_data>
	uint8_t uuidscanresponse[18] =
 8001782:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001784:	ac0b      	add	r4, sp, #44	; 0x2c
 8001786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001788:	682b      	ldr	r3, [r5, #0]
 800178a:	8023      	strh	r3, [r4, #0]
	hci_le_set_scan_response_data(18, uuidscanresponse);
 800178c:	a90b      	add	r1, sp, #44	; 0x2c
 800178e:	2012      	movs	r0, #18
 8001790:	f006 fb26 	bl	8007de0 <hci_le_set_scan_response_data>
	ret = aci_gap_set_discoverable(ADV_IND, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 8001794:	2300      	movs	r3, #0
 8001796:	220c      	movs	r2, #12
 8001798:	9201      	str	r2, [sp, #4]
 800179a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800179e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80017a2:	9602      	str	r6, [sp, #8]
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017ac:	21a0      	movs	r1, #160	; 0xa0
 80017ae:	f006 fb77 	bl	8007ea0 <aci_gap_set_discoverable>
	assert_param(ret == BLE_STATUS_SUCCESS);
 80017b2:	b920      	cbnz	r0, 80017be <BlueNRG_MakeDeviceDiscoverable+0x56>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <BlueNRG_MakeDeviceDiscoverable+0x74>)
 80017b6:	2211      	movs	r2, #17
 80017b8:	741a      	strb	r2, [r3, #16]
}
 80017ba:	b010      	add	sp, #64	; 0x40
 80017bc:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 80017be:	4808      	ldr	r0, [pc, #32]	; (80017e0 <BlueNRG_MakeDeviceDiscoverable+0x78>)
 80017c0:	f240 11dd 	movw	r1, #477	; 0x1dd
 80017c4:	f000 fdc2 	bl	800234c <assert_failed>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 80017c8:	4b04      	ldr	r3, [pc, #16]	; (80017dc <BlueNRG_MakeDeviceDiscoverable+0x74>)
 80017ca:	2211      	movs	r2, #17
 80017cc:	741a      	strb	r2, [r3, #16]
}
 80017ce:	b010      	add	sp, #64	; 0x40
 80017d0:	bd70      	pop	{r4, r5, r6, pc}
 80017d2:	bf00      	nop
 80017d4:	0800befc 	.word	0x0800befc
 80017d8:	0800bf0c 	.word	0x0800bf0c
 80017dc:	20009994 	.word	0x20009994
 80017e0:	0800be88 	.word	0x0800be88

080017e4 <hci_le_connection_complete_event>:
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)

{
 80017e4:	b570      	push	{r4, r5, r6, lr}
 80017e6:	b084      	sub	sp, #16
	static FlagStatus FunctionAlreadyCalled = RESET;

	/* This callback function/event only saves connection handle */
	Conn_Details.connectionhandle = Connection_Handle;
 80017e8:	4b19      	ldr	r3, [pc, #100]	; (8001850 <hci_le_connection_complete_event+0x6c>)
{
 80017ea:	9808      	ldr	r0, [sp, #32]
	Conn_Details.connectionhandle = Connection_Handle;
 80017ec:	8119      	strh	r1, [r3, #8]

	/* Role should be slave: 0x01 (if 0x00, it is master and incorrect in this example project) */
	Conn_Details.deviceRole = Role;
 80017ee:	719a      	strb	r2, [r3, #6]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;

	/* Update connection status to connected */
	Conn_Details.ConnectionStatus = STATE_CONNECTED;

	if(FunctionAlreadyCalled == SET)
 80017f0:	4c18      	ldr	r4, [pc, #96]	; (8001854 <hci_le_connection_complete_event+0x70>)
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 80017f2:	6802      	ldr	r2, [r0, #0]
 80017f4:	601a      	str	r2, [r3, #0]
	if(FunctionAlreadyCalled == SET)
 80017f6:	7822      	ldrb	r2, [r4, #0]
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 80017f8:	8881      	ldrh	r1, [r0, #4]
{
 80017fa:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
 80017fe:	f8bd 5028 	ldrh.w	r5, [sp, #40]	; 0x28
 8001802:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 8001806:	8099      	strh	r1, [r3, #4]
	if(FunctionAlreadyCalled == SET)
 8001808:	2a01      	cmp	r2, #1
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 800180a:	f04f 0199 	mov.w	r1, #153	; 0x99
	Conn_Details.BLE_ConnInterval = Conn_Interval;
 800180e:	815e      	strh	r6, [r3, #10]
	Conn_Details.BLE_ConnLatency = Conn_Latency;
 8001810:	819d      	strh	r5, [r3, #12]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;
 8001812:	81d8      	strh	r0, [r3, #14]
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 8001814:	7419      	strb	r1, [r3, #16]
	if(FunctionAlreadyCalled == SET)
 8001816:	d003      	beq.n	8001820 <hci_le_connection_complete_event+0x3c>
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}

	/* Indication that function is called already, and can send notifications to FreeRTOS tasks next time it is executed */
	FunctionAlreadyCalled = SET;
 8001818:	2301      	movs	r3, #1
 800181a:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 800181c:	b004      	add	sp, #16
 800181e:	bd70      	pop	{r4, r5, r6, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001820:	480d      	ldr	r0, [pc, #52]	; (8001858 <hci_le_connection_complete_event+0x74>)
 8001822:	a903      	add	r1, sp, #12
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001824:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001826:	6800      	ldr	r0, [r0, #0]
 8001828:	9100      	str	r1, [sp, #0]
 800182a:	2102      	movs	r1, #2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800182c:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800182e:	f008 fca3 	bl	800a178 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001832:	9b03      	ldr	r3, [sp, #12]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d0ef      	beq.n	8001818 <hci_le_connection_complete_event+0x34>
 8001838:	4b08      	ldr	r3, [pc, #32]	; (800185c <hci_le_connection_complete_event+0x78>)
 800183a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	f3bf 8f4f 	dsb	sy
 8001844:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 8001848:	2301      	movs	r3, #1
 800184a:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 800184c:	b004      	add	sp, #16
 800184e:	bd70      	pop	{r4, r5, r6, pc}
 8001850:	20009994 	.word	0x20009994
 8001854:	200001c0 	.word	0x200001c0
 8001858:	20009a18 	.word	0x20009a18
 800185c:	e000ed04 	.word	0xe000ed04

08001860 <hci_disconnection_complete_event>:
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 8001860:	b530      	push	{r4, r5, lr}
	if(FunctionAlreadyCalled == SET)
 8001862:	4c15      	ldr	r4, [pc, #84]	; (80018b8 <hci_disconnection_complete_event+0x58>)
	Conn_Details.deviceRole = 0xFF;
 8001864:	4915      	ldr	r1, [pc, #84]	; (80018bc <hci_disconnection_complete_event+0x5c>)
	if(FunctionAlreadyCalled == SET)
 8001866:	7822      	ldrb	r2, [r4, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 8001868:	2300      	movs	r3, #0
	Conn_Details.connectionhandle = 0xFFFF;
 800186a:	f04f 30ff 	mov.w	r0, #4294967295
	Conn_Details.deviceRole = 0xFF;
 800186e:	25ff      	movs	r5, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 8001870:	2a01      	cmp	r2, #1
{
 8001872:	b085      	sub	sp, #20
	Conn_Details.deviceRole = 0xFF;
 8001874:	718d      	strb	r5, [r1, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 8001876:	6088      	str	r0, [r1, #8]
 8001878:	60c8      	str	r0, [r1, #12]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 800187a:	740b      	strb	r3, [r1, #16]
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 800187c:	600b      	str	r3, [r1, #0]
 800187e:	808b      	strh	r3, [r1, #4]
	if(FunctionAlreadyCalled == SET)
 8001880:	d003      	beq.n	800188a <hci_disconnection_complete_event+0x2a>
	FunctionAlreadyCalled = SET;
 8001882:	2301      	movs	r3, #1
 8001884:	7023      	strb	r3, [r4, #0]
	/* Resets all connectivity status details */
	Server_ResetConnectionStatus();

} /* end hci_disconnection_complete_event() */
 8001886:	b005      	add	sp, #20
 8001888:	bd30      	pop	{r4, r5, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800188a:	480d      	ldr	r0, [pc, #52]	; (80018c0 <hci_disconnection_complete_event+0x60>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800188c:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800188e:	a903      	add	r1, sp, #12
 8001890:	6800      	ldr	r0, [r0, #0]
 8001892:	9100      	str	r1, [sp, #0]
 8001894:	4611      	mov	r1, r2
 8001896:	f008 fc6f 	bl	800a178 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800189a:	9b03      	ldr	r3, [sp, #12]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0f0      	beq.n	8001882 <hci_disconnection_complete_event+0x22>
 80018a0:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <hci_disconnection_complete_event+0x64>)
 80018a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	f3bf 8f4f 	dsb	sy
 80018ac:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 80018b0:	2301      	movs	r3, #1
 80018b2:	7023      	strb	r3, [r4, #0]
} /* end hci_disconnection_complete_event() */
 80018b4:	b005      	add	sp, #20
 80018b6:	bd30      	pop	{r4, r5, pc}
 80018b8:	200001bf 	.word	0x200001bf
 80018bc:	20009994 	.word	0x20009994
 80018c0:	20009a18 	.word	0x20009a18
 80018c4:	e000ed04 	.word	0xe000ed04

080018c8 <aci_gatt_notification_event>:
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[])
{


} /* end aci_gatt_notification_event() */
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop

080018cc <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 80018cc:	b500      	push	{lr}

	/* Determine which characteristic was modified by Client (Indicate and Notify characteristics
	   are modified by Client only if Client acknowledges these features on Server) */
	if(Attr_Handle == hClientWrite_Direction+1)
 80018ce:	4b43      	ldr	r3, [pc, #268]	; (80019dc <aci_gatt_attribute_modified_event+0x110>)
 80018d0:	881b      	ldrh	r3, [r3, #0]
{
 80018d2:	b083      	sub	sp, #12
	if(Attr_Handle == hClientWrite_Direction+1)
 80018d4:	3301      	adds	r3, #1
 80018d6:	4299      	cmp	r1, r3
{
 80018d8:	9a04      	ldr	r2, [sp, #16]
	if(Attr_Handle == hClientWrite_Direction+1)
 80018da:	d002      	beq.n	80018e2 <aci_gatt_attribute_modified_event+0x16>
			}
		}

	}

} /* end aci_gatt_attribute_modified_event() */
 80018dc:	b003      	add	sp, #12
 80018de:	f85d fb04 	ldr.w	pc, [sp], #4
		switch(Attr_Data[0])
 80018e2:	7813      	ldrb	r3, [r2, #0]
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 80018e4:	493e      	ldr	r1, [pc, #248]	; (80019e0 <aci_gatt_attribute_modified_event+0x114>)
 80018e6:	3b45      	subs	r3, #69	; 0x45
 80018e8:	2b33      	cmp	r3, #51	; 0x33
 80018ea:	d81b      	bhi.n	8001924 <aci_gatt_attribute_modified_event+0x58>
 80018ec:	e8df f003 	tbb	[pc, r3]
 80018f0:	1a1a1a67 	.word	0x1a1a1a67
 80018f4:	1a1a1a1a 	.word	0x1a1a1a1a
 80018f8:	1a1a581a 	.word	0x1a1a581a
 80018fc:	1a491a1a 	.word	0x1a491a1a
 8001900:	263a1a1a 	.word	0x263a1a1a
 8001904:	1a1a1a1a 	.word	0x1a1a1a1a
 8001908:	1a1a1a1a 	.word	0x1a1a1a1a
 800190c:	1a1a1a1a 	.word	0x1a1a1a1a
 8001910:	1a1a1a67 	.word	0x1a1a1a67
 8001914:	1a1a1a1a 	.word	0x1a1a1a1a
 8001918:	1a1a581a 	.word	0x1a1a581a
 800191c:	1a491a1a 	.word	0x1a491a1a
 8001920:	263a1a1a 	.word	0x263a1a1a
 8001924:	4a2f      	ldr	r2, [pc, #188]	; (80019e4 <aci_gatt_attribute_modified_event+0x118>)
 8001926:	4b30      	ldr	r3, [pc, #192]	; (80019e8 <aci_gatt_attribute_modified_event+0x11c>)
 8001928:	8810      	ldrh	r0, [r2, #0]
 800192a:	8809      	ldrh	r1, [r1, #0]
 800192c:	9304      	str	r3, [sp, #16]
 800192e:	2200      	movs	r2, #0
 8001930:	2306      	movs	r3, #6
} /* end aci_gatt_attribute_modified_event() */
 8001932:	b003      	add	sp, #12
 8001934:	f85d eb04 	ldr.w	lr, [sp], #4
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 8001938:	f006 bc92 	b.w	8008260 <aci_gatt_update_char_value>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxForceStopMovingCharBuffer);
 800193c:	4a29      	ldr	r2, [pc, #164]	; (80019e4 <aci_gatt_attribute_modified_event+0x118>)
 800193e:	4b2b      	ldr	r3, [pc, #172]	; (80019ec <aci_gatt_attribute_modified_event+0x120>)
 8001940:	8809      	ldrh	r1, [r1, #0]
 8001942:	8810      	ldrh	r0, [r2, #0]
 8001944:	9300      	str	r3, [sp, #0]
 8001946:	2200      	movs	r2, #0
 8001948:	2306      	movs	r3, #6
 800194a:	f006 fc89 	bl	8008260 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_FORCESTOP, eSetBits);
 800194e:	4a28      	ldr	r2, [pc, #160]	; (80019f0 <aci_gatt_attribute_modified_event+0x124>)
 8001950:	2300      	movs	r3, #0
 8001952:	6810      	ldr	r0, [r2, #0]
 8001954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001958:	2201      	movs	r2, #1
} /* end aci_gatt_attribute_modified_event() */
 800195a:	b003      	add	sp, #12
 800195c:	f85d eb04 	ldr.w	lr, [sp], #4
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 8001960:	f008 bb92 	b.w	800a088 <xTaskGenericNotify>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxWestDirCharBuffer);
 8001964:	4a1f      	ldr	r2, [pc, #124]	; (80019e4 <aci_gatt_attribute_modified_event+0x118>)
 8001966:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <aci_gatt_attribute_modified_event+0x128>)
 8001968:	8809      	ldrh	r1, [r1, #0]
 800196a:	8810      	ldrh	r0, [r2, #0]
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	2200      	movs	r2, #0
 8001970:	2306      	movs	r3, #6
 8001972:	f006 fc75 	bl	8008260 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_WEST, eSetBits);
 8001976:	4a1e      	ldr	r2, [pc, #120]	; (80019f0 <aci_gatt_attribute_modified_event+0x124>)
 8001978:	2300      	movs	r3, #0
 800197a:	6810      	ldr	r0, [r2, #0]
 800197c:	2108      	movs	r1, #8
 800197e:	2201      	movs	r2, #1
 8001980:	e7eb      	b.n	800195a <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxSouthDirCharBuffer);
 8001982:	4a18      	ldr	r2, [pc, #96]	; (80019e4 <aci_gatt_attribute_modified_event+0x118>)
 8001984:	4b1c      	ldr	r3, [pc, #112]	; (80019f8 <aci_gatt_attribute_modified_event+0x12c>)
 8001986:	8809      	ldrh	r1, [r1, #0]
 8001988:	8810      	ldrh	r0, [r2, #0]
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2200      	movs	r2, #0
 800198e:	2306      	movs	r3, #6
 8001990:	f006 fc66 	bl	8008260 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_SOUTH, eSetBits);
 8001994:	4a16      	ldr	r2, [pc, #88]	; (80019f0 <aci_gatt_attribute_modified_event+0x124>)
 8001996:	2300      	movs	r3, #0
 8001998:	6810      	ldr	r0, [r2, #0]
 800199a:	2104      	movs	r1, #4
 800199c:	2201      	movs	r2, #1
 800199e:	e7dc      	b.n	800195a <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxNorthDirCharBuffer);
 80019a0:	4a10      	ldr	r2, [pc, #64]	; (80019e4 <aci_gatt_attribute_modified_event+0x118>)
 80019a2:	4b16      	ldr	r3, [pc, #88]	; (80019fc <aci_gatt_attribute_modified_event+0x130>)
 80019a4:	8809      	ldrh	r1, [r1, #0]
 80019a6:	8810      	ldrh	r0, [r2, #0]
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	2200      	movs	r2, #0
 80019ac:	2306      	movs	r3, #6
 80019ae:	f006 fc57 	bl	8008260 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_NORTH, eSetBits);
 80019b2:	4b0f      	ldr	r3, [pc, #60]	; (80019f0 <aci_gatt_attribute_modified_event+0x124>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	6818      	ldr	r0, [r3, #0]
 80019b8:	4611      	mov	r1, r2
 80019ba:	2300      	movs	r3, #0
 80019bc:	e7cd      	b.n	800195a <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxEastDirCharBuffer);
 80019be:	4a09      	ldr	r2, [pc, #36]	; (80019e4 <aci_gatt_attribute_modified_event+0x118>)
 80019c0:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <aci_gatt_attribute_modified_event+0x134>)
 80019c2:	8809      	ldrh	r1, [r1, #0]
 80019c4:	8810      	ldrh	r0, [r2, #0]
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	2200      	movs	r2, #0
 80019ca:	2306      	movs	r3, #6
 80019cc:	f006 fc48 	bl	8008260 <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 80019d0:	4a07      	ldr	r2, [pc, #28]	; (80019f0 <aci_gatt_attribute_modified_event+0x124>)
 80019d2:	2300      	movs	r3, #0
 80019d4:	6810      	ldr	r0, [r2, #0]
 80019d6:	2102      	movs	r1, #2
 80019d8:	2201      	movs	r2, #1
 80019da:	e7be      	b.n	800195a <aci_gatt_attribute_modified_event+0x8e>
 80019dc:	200001ce 	.word	0x200001ce
 80019e0:	200001cc 	.word	0x200001cc
 80019e4:	200001dc 	.word	0x200001dc
 80019e8:	20000010 	.word	0x20000010
 80019ec:	20000008 	.word	0x20000008
 80019f0:	200099fc 	.word	0x200099fc
 80019f4:	20000028 	.word	0x20000028
 80019f8:	20000020 	.word	0x20000020
 80019fc:	20000018 	.word	0x20000018
 8001a00:	20000000 	.word	0x20000000

08001a04 <vTimUpdateOledScreenCallback>:
 * @note
 */
static void vTimUpdateOledScreenCallback(TimerHandle_t xTimer)
{
	/* Fill value in <customqueue> Queue to notify <customtask> of pending actions */
}
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop

08001a08 <vTimMotorTimeoutCallback>:
	Car_ConfigDirection(DIR_CAR_BRAKES);
 8001a08:	2004      	movs	r0, #4
 8001a0a:	f7fe bfa1 	b.w	8000950 <Car_ConfigDirection>
 8001a0e:	bf00      	nop

08001a10 <Task_CarMovementCalculations>:
{
 8001a10:	b530      	push	{r4, r5, lr}
 8001a12:	b085      	sub	sp, #20
	__IO uint32_t DataReadyCounter = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	9303      	str	r3, [sp, #12]
	ADXL343_Init();
 8001a18:	f7fe fdf4 	bl	8000604 <ADXL343_Init>
 8001a1c:	4d0a      	ldr	r5, [pc, #40]	; (8001a48 <Task_CarMovementCalculations+0x38>)
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001a1e:	f04f 31ff 	mov.w	r1, #4294967295
 8001a22:	2001      	movs	r0, #1
 8001a24:	f008 face 	bl	8009fc4 <ulTaskNotifyTake>
 8001a28:	4604      	mov	r4, r0
		g_Task5_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f008 fa5a 	bl	8009ee4 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_ADXL343_INT1)
 8001a30:	07e3      	lsls	r3, r4, #31
		g_Task5_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001a32:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_ADXL343_INT1)
 8001a34:	d5f3      	bpl.n	8001a1e <Task_CarMovementCalculations+0xe>
			ADXL_ReadAcceleration(&AccelerationX, &AccelerationY, &AccelerationZ);
 8001a36:	aa02      	add	r2, sp, #8
 8001a38:	a901      	add	r1, sp, #4
 8001a3a:	4668      	mov	r0, sp
 8001a3c:	f7fe fd9c 	bl	8000578 <ADXL_ReadAcceleration>
			DataReadyCounter++;
 8001a40:	9b03      	ldr	r3, [sp, #12]
 8001a42:	3301      	adds	r3, #1
 8001a44:	9303      	str	r3, [sp, #12]
 8001a46:	e7ea      	b.n	8001a1e <Task_CarMovementCalculations+0xe>
 8001a48:	20009a04 	.word	0x20009a04

08001a4c <Task_ManageBLEEvents>:
{
 8001a4c:	b510      	push	{r4, lr}
 8001a4e:	4c08      	ldr	r4, [pc, #32]	; (8001a70 <Task_ManageBLEEvents+0x24>)
 8001a50:	b082      	sub	sp, #8
		g_Task3_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001a52:	2000      	movs	r0, #0
 8001a54:	f008 fa46 	bl	8009ee4 <uxTaskGetStackHighWaterMark>
 8001a58:	6020      	str	r0, [r4, #0]
		LastActiveTime = xTaskGetTickCount();
 8001a5a:	f008 f82f 	bl	8009abc <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a5e:	210f      	movs	r1, #15
		LastActiveTime = xTaskGetTickCount();
 8001a60:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a62:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001a64:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a66:	f007 fea3 	bl	80097b0 <vTaskDelayUntil>
		hci_user_evt_proc();
 8001a6a:	f006 fd97 	bl	800859c <hci_user_evt_proc>
	while(1)
 8001a6e:	e7f0      	b.n	8001a52 <Task_ManageBLEEvents+0x6>
 8001a70:	20009a14 	.word	0x20009a14

08001a74 <Task_BlinkLEDIndicator>:
{
 8001a74:	b530      	push	{r4, r5, lr}
 8001a76:	4d0a      	ldr	r5, [pc, #40]	; (8001aa0 <Task_BlinkLEDIndicator+0x2c>)
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001a78:	4c0a      	ldr	r4, [pc, #40]	; (8001aa4 <Task_BlinkLEDIndicator+0x30>)
{
 8001a7a:	b083      	sub	sp, #12
		g_Task2_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f008 fa31 	bl	8009ee4 <uxTaskGetStackHighWaterMark>
 8001a82:	6028      	str	r0, [r5, #0]
		LastActiveTime = xTaskGetTickCount();
 8001a84:	f008 f81a 	bl	8009abc <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		LastActiveTime = xTaskGetTickCount();
 8001a8c:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a8e:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001a90:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a92:	f007 fe8d 	bl	80097b0 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001a96:	2120      	movs	r1, #32
 8001a98:	4620      	mov	r0, r4
 8001a9a:	f002 f821 	bl	8003ae0 <HAL_GPIO_TogglePin>
	while(1)
 8001a9e:	e7ed      	b.n	8001a7c <Task_BlinkLEDIndicator+0x8>
 8001aa0:	20009a10 	.word	0x20009a10
 8001aa4:	40020000 	.word	0x40020000

08001aa8 <Task_ProcessPushButtonIRQ>:
{
 8001aa8:	b530      	push	{r4, r5, lr}
 8001aaa:	b083      	sub	sp, #12
	__IO uint32_t PBCounter = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	4d0a      	ldr	r5, [pc, #40]	; (8001ad8 <Task_ProcessPushButtonIRQ+0x30>)
 8001ab0:	9301      	str	r3, [sp, #4]
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001ab2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f008 fa84 	bl	8009fc4 <ulTaskNotifyTake>
 8001abc:	4604      	mov	r4, r0
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f008 fa10 	bl	8009ee4 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 8001ac4:	07e3      	lsls	r3, r4, #31
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001ac6:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 8001ac8:	d5f3      	bpl.n	8001ab2 <Task_ProcessPushButtonIRQ+0xa>
			__TEST_MOTOR_AlternateWheel(PBCounter);
 8001aca:	9801      	ldr	r0, [sp, #4]
 8001acc:	f7fe ffd6 	bl	8000a7c <__TEST_MOTOR_AlternateWheel>
			PBCounter++;
 8001ad0:	9b01      	ldr	r3, [sp, #4]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	e7ec      	b.n	8001ab2 <Task_ProcessPushButtonIRQ+0xa>
 8001ad8:	20009a24 	.word	0x20009a24

08001adc <Task_ParseBLEMessage>:
{
 8001adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ae0:	b085      	sub	sp, #20
	Motor_Init();
 8001ae2:	f7fe ff33 	bl	800094c <Motor_Init>
 8001ae6:	4e3c      	ldr	r6, [pc, #240]	; (8001bd8 <Task_ParseBLEMessage+0xfc>)
 8001ae8:	4d3c      	ldr	r5, [pc, #240]	; (8001bdc <Task_ParseBLEMessage+0x100>)
 8001aea:	4f3d      	ldr	r7, [pc, #244]	; (8001be0 <Task_ParseBLEMessage+0x104>)
 8001aec:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8001bec <Task_ParseBLEMessage+0x110>
 8001af0:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8001bf0 <Task_ParseBLEMessage+0x114>
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001af4:	f04f 31ff 	mov.w	r1, #4294967295
 8001af8:	2001      	movs	r0, #1
 8001afa:	f008 fa63 	bl	8009fc4 <ulTaskNotifyTake>
 8001afe:	4604      	mov	r4, r0
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001b00:	2000      	movs	r0, #0
 8001b02:	f008 f9ef 	bl	8009ee4 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 8001b06:	f414 4b00 	ands.w	fp, r4, #32768	; 0x8000
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	6033      	str	r3, [r6, #0]
			Car_ConfigDirection(DIR_CAR_BRAKES);
 8001b0e:	f04f 0004 	mov.w	r0, #4
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 8001b12:	d005      	beq.n	8001b20 <Task_ParseBLEMessage+0x44>
			Car_ConfigDirection(DIR_CAR_BRAKES);
 8001b14:	f7fe ff1c 	bl	8000950 <Car_ConfigDirection>
			g_CountDirForceStop++;
 8001b18:	682b      	ldr	r3, [r5, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	602b      	str	r3, [r5, #0]
 8001b1e:	e7e9      	b.n	8001af4 <Task_ParseBLEMessage+0x18>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_NORTH)
 8001b20:	f014 0a01 	ands.w	sl, r4, #1
 8001b24:	d11b      	bne.n	8001b5e <Task_ParseBLEMessage+0x82>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_EAST)
 8001b26:	f014 0b02 	ands.w	fp, r4, #2
 8001b2a:	d12d      	bne.n	8001b88 <Task_ParseBLEMessage+0xac>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_SOUTH)
 8001b2c:	f014 0104 	ands.w	r1, r4, #4
 8001b30:	d13e      	bne.n	8001bb0 <Task_ParseBLEMessage+0xd4>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_WEST)
 8001b32:	0723      	lsls	r3, r4, #28
 8001b34:	d5de      	bpl.n	8001af4 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_LEFT);
 8001b36:	4608      	mov	r0, r1
 8001b38:	9103      	str	r1, [sp, #12]
 8001b3a:	f7fe ff09 	bl	8000950 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 0);
 8001b3e:	683c      	ldr	r4, [r7, #0]
 8001b40:	f007 ffbc 	bl	8009abc <xTaskGetTickCount>
 8001b44:	9903      	ldr	r1, [sp, #12]
 8001b46:	9100      	str	r1, [sp, #0]
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	2101      	movs	r1, #1
 8001b50:	f008 fe04 	bl	800a75c <xTimerGenericCommand>
			g_CountDirLeft++;
 8001b54:	4a23      	ldr	r2, [pc, #140]	; (8001be4 <Task_ParseBLEMessage+0x108>)
 8001b56:	6813      	ldr	r3, [r2, #0]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	6013      	str	r3, [r2, #0]
 8001b5c:	e7ca      	b.n	8001af4 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_FRONT);
 8001b5e:	2002      	movs	r0, #2
 8001b60:	f7fe fef6 	bl	8000950 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 500/portTICK_PERIOD_MS);
 8001b64:	683c      	ldr	r4, [r7, #0]
 8001b66:	f007 ffa9 	bl	8009abc <xTaskGetTickCount>
 8001b6a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001b6e:	4602      	mov	r2, r0
 8001b70:	465b      	mov	r3, fp
 8001b72:	9100      	str	r1, [sp, #0]
 8001b74:	4620      	mov	r0, r4
 8001b76:	2101      	movs	r1, #1
 8001b78:	f008 fdf0 	bl	800a75c <xTimerGenericCommand>
			g_CountDirForward++;
 8001b7c:	f8d8 3000 	ldr.w	r3, [r8]
 8001b80:	3301      	adds	r3, #1
 8001b82:	f8c8 3000 	str.w	r3, [r8]
 8001b86:	e7b5      	b.n	8001af4 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_RIGHT);
 8001b88:	2001      	movs	r0, #1
 8001b8a:	f7fe fee1 	bl	8000950 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 0);
 8001b8e:	683c      	ldr	r4, [r7, #0]
 8001b90:	f007 ff94 	bl	8009abc <xTaskGetTickCount>
 8001b94:	4653      	mov	r3, sl
 8001b96:	4602      	mov	r2, r0
 8001b98:	f8cd a000 	str.w	sl, [sp]
 8001b9c:	4620      	mov	r0, r4
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	f008 fddc 	bl	800a75c <xTimerGenericCommand>
			g_CountDirRight++;
 8001ba4:	f8d9 3000 	ldr.w	r3, [r9]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	f8c9 3000 	str.w	r3, [r9]
 8001bae:	e7a1      	b.n	8001af4 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_BACK);
 8001bb0:	2003      	movs	r0, #3
 8001bb2:	f7fe fecd 	bl	8000950 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 500/portTICK_PERIOD_MS);
 8001bb6:	683c      	ldr	r4, [r7, #0]
 8001bb8:	f007 ff80 	bl	8009abc <xTaskGetTickCount>
 8001bbc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	465b      	mov	r3, fp
 8001bc4:	9100      	str	r1, [sp, #0]
 8001bc6:	4620      	mov	r0, r4
 8001bc8:	2101      	movs	r1, #1
 8001bca:	f008 fdc7 	bl	800a75c <xTimerGenericCommand>
			g_CountDirBack++;
 8001bce:	4a06      	ldr	r2, [pc, #24]	; (8001be8 <Task_ParseBLEMessage+0x10c>)
 8001bd0:	6813      	ldr	r3, [r2, #0]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	e78d      	b.n	8001af4 <Task_ParseBLEMessage+0x18>
 8001bd8:	20009a0c 	.word	0x20009a0c
 8001bdc:	200001e4 	.word	0x200001e4
 8001be0:	20009a20 	.word	0x20009a20
 8001be4:	200001ec 	.word	0x200001ec
 8001be8:	200001e0 	.word	0x200001e0
 8001bec:	200001e8 	.word	0x200001e8
 8001bf0:	200001f0 	.word	0x200001f0

08001bf4 <Task_ManageBLEConnections>:
{
 8001bf4:	b570      	push	{r4, r5, r6, lr}
	BlueNRG_Init();
 8001bf6:	f7ff fb8d 	bl	8001314 <BlueNRG_Init>
	BlueNRG_MakeDeviceDiscoverable();
 8001bfa:	f7ff fdb5 	bl	8001768 <BlueNRG_MakeDeviceDiscoverable>
 8001bfe:	4d0d      	ldr	r5, [pc, #52]	; (8001c34 <Task_ManageBLEConnections+0x40>)
 8001c00:	4e0d      	ldr	r6, [pc, #52]	; (8001c38 <Task_ManageBLEConnections+0x44>)
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001c02:	f04f 31ff 	mov.w	r1, #4294967295
 8001c06:	2001      	movs	r0, #1
 8001c08:	f008 f9dc 	bl	8009fc4 <ulTaskNotifyTake>
 8001c0c:	4604      	mov	r4, r0
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f008 f968 	bl	8009ee4 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 8001c14:	07a2      	lsls	r2, r4, #30
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001c16:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 8001c18:	d503      	bpl.n	8001c22 <Task_ManageBLEConnections+0x2e>
			vTaskResume(h_TaskBLEMsg);
 8001c1a:	6830      	ldr	r0, [r6, #0]
 8001c1c:	f007 fe46 	bl	80098ac <vTaskResume>
 8001c20:	e7ef      	b.n	8001c02 <Task_ManageBLEConnections+0xe>
		else if(NotificationValue & FRTOS_TASK_NOTIF_BLE_DISCONNECTED)
 8001c22:	07e3      	lsls	r3, r4, #31
 8001c24:	d5ed      	bpl.n	8001c02 <Task_ManageBLEConnections+0xe>
			vTaskSuspend(h_TaskBLEMsg);
 8001c26:	6830      	ldr	r0, [r6, #0]
 8001c28:	f007 ffac 	bl	8009b84 <vTaskSuspend>
			BlueNRG_MakeDeviceDiscoverable();
 8001c2c:	f7ff fd9c 	bl	8001768 <BlueNRG_MakeDeviceDiscoverable>
 8001c30:	e7e7      	b.n	8001c02 <Task_ManageBLEConnections+0xe>
 8001c32:	bf00      	nop
 8001c34:	20009a00 	.word	0x20009a00
 8001c38:	200099fc 	.word	0x200099fc

08001c3c <FRTOS_Init_SWTimers>:
{
 8001c3c:	b500      	push	{lr}
 8001c3e:	b083      	sub	sp, #12
	h_TimMotorTimeout = xTimerCreate("TIM_MotorTimeout",
 8001c40:	4b13      	ldr	r3, [pc, #76]	; (8001c90 <FRTOS_Init_SWTimers+0x54>)
 8001c42:	9300      	str	r3, [sp, #0]
 8001c44:	2300      	movs	r3, #0
 8001c46:	461a      	mov	r2, r3
 8001c48:	4812      	ldr	r0, [pc, #72]	; (8001c94 <FRTOS_Init_SWTimers+0x58>)
 8001c4a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c4e:	f008 fd1d 	bl	800a68c <xTimerCreate>
 8001c52:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <FRTOS_Init_SWTimers+0x5c>)
 8001c54:	6018      	str	r0, [r3, #0]
	assert_param(h_TimMotorTimeout != NULL);
 8001c56:	b170      	cbz	r0, 8001c76 <FRTOS_Init_SWTimers+0x3a>
	h_TimUpdateLED = xTimerCreate("TIM_UpdateOLEDScreen",
 8001c58:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <FRTOS_Init_SWTimers+0x60>)
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	4810      	ldr	r0, [pc, #64]	; (8001ca0 <FRTOS_Init_SWTimers+0x64>)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2201      	movs	r2, #1
 8001c62:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001c66:	f008 fd11 	bl	800a68c <xTimerCreate>
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <FRTOS_Init_SWTimers+0x68>)
 8001c6c:	6018      	str	r0, [r3, #0]
	assert_param(h_TimUpdateLED != NULL);
 8001c6e:	b138      	cbz	r0, 8001c80 <FRTOS_Init_SWTimers+0x44>
}
 8001c70:	b003      	add	sp, #12
 8001c72:	f85d fb04 	ldr.w	pc, [sp], #4
	assert_param(h_TimMotorTimeout != NULL);
 8001c76:	480c      	ldr	r0, [pc, #48]	; (8001ca8 <FRTOS_Init_SWTimers+0x6c>)
 8001c78:	2188      	movs	r1, #136	; 0x88
 8001c7a:	f000 fb67 	bl	800234c <assert_failed>
 8001c7e:	e7eb      	b.n	8001c58 <FRTOS_Init_SWTimers+0x1c>
	assert_param(h_TimUpdateLED != NULL);
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <FRTOS_Init_SWTimers+0x6c>)
 8001c82:	2192      	movs	r1, #146	; 0x92
}
 8001c84:	b003      	add	sp, #12
 8001c86:	f85d eb04 	ldr.w	lr, [sp], #4
	assert_param(h_TimUpdateLED != NULL);
 8001c8a:	f000 bb5f 	b.w	800234c <assert_failed>
 8001c8e:	bf00      	nop
 8001c90:	08001a09 	.word	0x08001a09
 8001c94:	0800bf20 	.word	0x0800bf20
 8001c98:	20009a20 	.word	0x20009a20
 8001c9c:	08001a05 	.word	0x08001a05
 8001ca0:	0800bf54 	.word	0x0800bf54
 8001ca4:	200099f8 	.word	0x200099f8
 8001ca8:	0800bf34 	.word	0x0800bf34

08001cac <FRTOS_Init_Tasks>:
{
 8001cac:	b500      	push	{lr}
 8001cae:	b083      	sub	sp, #12
	TaskCreationStatus = xTaskCreate( Task_ManageBLEConnections,
 8001cb0:	4b35      	ldr	r3, [pc, #212]	; (8001d88 <FRTOS_Init_Tasks+0xdc>)
 8001cb2:	9301      	str	r3, [sp, #4]
 8001cb4:	232e      	movs	r3, #46	; 0x2e
 8001cb6:	9300      	str	r3, [sp, #0]
 8001cb8:	4934      	ldr	r1, [pc, #208]	; (8001d8c <FRTOS_Init_Tasks+0xe0>)
 8001cba:	4835      	ldr	r0, [pc, #212]	; (8001d90 <FRTOS_Init_Tasks+0xe4>)
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cc2:	f007 fd41 	bl	8009748 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001cc6:	2801      	cmp	r0, #1
 8001cc8:	d003      	beq.n	8001cd2 <FRTOS_Init_Tasks+0x26>
 8001cca:	4832      	ldr	r0, [pc, #200]	; (8001d94 <FRTOS_Init_Tasks+0xe8>)
 8001ccc:	21af      	movs	r1, #175	; 0xaf
 8001cce:	f000 fb3d 	bl	800234c <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ParseBLEMessage,
 8001cd2:	4b31      	ldr	r3, [pc, #196]	; (8001d98 <FRTOS_Init_Tasks+0xec>)
 8001cd4:	9301      	str	r3, [sp, #4]
 8001cd6:	232a      	movs	r3, #42	; 0x2a
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	4930      	ldr	r1, [pc, #192]	; (8001d9c <FRTOS_Init_Tasks+0xf0>)
 8001cdc:	4830      	ldr	r0, [pc, #192]	; (8001da0 <FRTOS_Init_Tasks+0xf4>)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ce4:	f007 fd30 	bl	8009748 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001ce8:	2801      	cmp	r0, #1
 8001cea:	d003      	beq.n	8001cf4 <FRTOS_Init_Tasks+0x48>
 8001cec:	4829      	ldr	r0, [pc, #164]	; (8001d94 <FRTOS_Init_Tasks+0xe8>)
 8001cee:	21ba      	movs	r1, #186	; 0xba
 8001cf0:	f000 fb2c 	bl	800234c <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ProcessPushButtonIRQ,
 8001cf4:	4b2b      	ldr	r3, [pc, #172]	; (8001da4 <FRTOS_Init_Tasks+0xf8>)
 8001cf6:	9301      	str	r3, [sp, #4]
 8001cf8:	2329      	movs	r3, #41	; 0x29
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	492a      	ldr	r1, [pc, #168]	; (8001da8 <FRTOS_Init_Tasks+0xfc>)
 8001cfe:	482b      	ldr	r0, [pc, #172]	; (8001dac <FRTOS_Init_Tasks+0x100>)
 8001d00:	2300      	movs	r3, #0
 8001d02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d06:	f007 fd1f 	bl	8009748 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001d0a:	2801      	cmp	r0, #1
 8001d0c:	d003      	beq.n	8001d16 <FRTOS_Init_Tasks+0x6a>
 8001d0e:	4821      	ldr	r0, [pc, #132]	; (8001d94 <FRTOS_Init_Tasks+0xe8>)
 8001d10:	21c5      	movs	r1, #197	; 0xc5
 8001d12:	f000 fb1b 	bl	800234c <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_BlinkLEDIndicator,
 8001d16:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <FRTOS_Init_Tasks+0x104>)
 8001d18:	9301      	str	r3, [sp, #4]
 8001d1a:	231e      	movs	r3, #30
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	4925      	ldr	r1, [pc, #148]	; (8001db4 <FRTOS_Init_Tasks+0x108>)
 8001d20:	4825      	ldr	r0, [pc, #148]	; (8001db8 <FRTOS_Init_Tasks+0x10c>)
 8001d22:	2300      	movs	r3, #0
 8001d24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d28:	f007 fd0e 	bl	8009748 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001d2c:	2801      	cmp	r0, #1
 8001d2e:	d003      	beq.n	8001d38 <FRTOS_Init_Tasks+0x8c>
 8001d30:	4818      	ldr	r0, [pc, #96]	; (8001d94 <FRTOS_Init_Tasks+0xe8>)
 8001d32:	21d0      	movs	r1, #208	; 0xd0
 8001d34:	f000 fb0a 	bl	800234c <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ManageBLEEvents,
 8001d38:	4b20      	ldr	r3, [pc, #128]	; (8001dbc <FRTOS_Init_Tasks+0x110>)
 8001d3a:	9301      	str	r3, [sp, #4]
 8001d3c:	2319      	movs	r3, #25
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	491f      	ldr	r1, [pc, #124]	; (8001dc0 <FRTOS_Init_Tasks+0x114>)
 8001d42:	4820      	ldr	r0, [pc, #128]	; (8001dc4 <FRTOS_Init_Tasks+0x118>)
 8001d44:	2300      	movs	r3, #0
 8001d46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d4a:	f007 fcfd 	bl	8009748 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001d4e:	2801      	cmp	r0, #1
 8001d50:	d003      	beq.n	8001d5a <FRTOS_Init_Tasks+0xae>
 8001d52:	4810      	ldr	r0, [pc, #64]	; (8001d94 <FRTOS_Init_Tasks+0xe8>)
 8001d54:	21db      	movs	r1, #219	; 0xdb
 8001d56:	f000 faf9 	bl	800234c <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_CarMovementCalculations,
 8001d5a:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <FRTOS_Init_Tasks+0x11c>)
 8001d5c:	9301      	str	r3, [sp, #4]
 8001d5e:	232c      	movs	r3, #44	; 0x2c
 8001d60:	9300      	str	r3, [sp, #0]
 8001d62:	491a      	ldr	r1, [pc, #104]	; (8001dcc <FRTOS_Init_Tasks+0x120>)
 8001d64:	481a      	ldr	r0, [pc, #104]	; (8001dd0 <FRTOS_Init_Tasks+0x124>)
 8001d66:	2300      	movs	r3, #0
 8001d68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d6c:	f007 fcec 	bl	8009748 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001d70:	2801      	cmp	r0, #1
 8001d72:	d102      	bne.n	8001d7a <FRTOS_Init_Tasks+0xce>
}
 8001d74:	b003      	add	sp, #12
 8001d76:	f85d fb04 	ldr.w	pc, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 8001d7a:	4806      	ldr	r0, [pc, #24]	; (8001d94 <FRTOS_Init_Tasks+0xe8>)
 8001d7c:	21e6      	movs	r1, #230	; 0xe6
}
 8001d7e:	b003      	add	sp, #12
 8001d80:	f85d eb04 	ldr.w	lr, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 8001d84:	f000 bae2 	b.w	800234c <assert_failed>
 8001d88:	20009a18 	.word	0x20009a18
 8001d8c:	0800bf6c 	.word	0x0800bf6c
 8001d90:	08001bf5 	.word	0x08001bf5
 8001d94:	0800bf34 	.word	0x0800bf34
 8001d98:	200099fc 	.word	0x200099fc
 8001d9c:	0800bf84 	.word	0x0800bf84
 8001da0:	08001add 	.word	0x08001add
 8001da4:	20009a08 	.word	0x20009a08
 8001da8:	0800bf98 	.word	0x0800bf98
 8001dac:	08001aa9 	.word	0x08001aa9
 8001db0:	200001f8 	.word	0x200001f8
 8001db4:	0800bfa4 	.word	0x0800bfa4
 8001db8:	08001a75 	.word	0x08001a75
 8001dbc:	200001f4 	.word	0x200001f4
 8001dc0:	0800bfb4 	.word	0x0800bfb4
 8001dc4:	08001a4d 	.word	0x08001a4d
 8001dc8:	20009a1c 	.word	0x20009a1c
 8001dcc:	0800bfc8 	.word	0x0800bfc8
 8001dd0:	08001a11 	.word	0x08001a11

08001dd4 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8001dd4:	b530      	push	{r4, r5, lr}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	460d      	mov	r5, r1
  int32_t ret = BSP_ERROR_NONE;

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001dda:	f44f 5480 	mov.w	r4, #4096	; 0x1000
{
 8001dde:	4613      	mov	r3, r2
  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001de0:	4601      	mov	r1, r0
 8001de2:	462a      	mov	r2, r5
 8001de4:	9400      	str	r4, [sp, #0]
 8001de6:	4805      	ldr	r0, [pc, #20]	; (8001dfc <BSP_SPI1_SendRecv+0x28>)
 8001de8:	f004 f99c 	bl	8006124 <HAL_SPI_TransmitReceive>
 8001dec:	2800      	cmp	r0, #0
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
  }
  return ret;
}
 8001dee:	bf14      	ite	ne
 8001df0:	f06f 0005 	mvnne.w	r0, #5
 8001df4:	2000      	moveq	r0, #0
 8001df6:	b003      	add	sp, #12
 8001df8:	bd30      	pop	{r4, r5, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20009a28 	.word	0x20009a28

08001e00 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
  return HAL_GetTick();
 8001e00:	f000 bea0 	b.w	8002b44 <HAL_GetTick>

08001e04 <MX_SPI1_Init>:
/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
  HAL_StatusTypeDef ret = HAL_OK;
  hspi->Instance = SPI1;
 8001e04:	4a0d      	ldr	r2, [pc, #52]	; (8001e3c <MX_SPI1_Init+0x38>)
{
 8001e06:	b538      	push	{r3, r4, r5, lr}
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001e08:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi->Instance = SPI1;
 8001e0c:	6002      	str	r2, [r0, #0]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001e0e:	2201      	movs	r2, #1
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001e10:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001e14:	2430      	movs	r4, #48	; 0x30
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001e16:	6041      	str	r1, [r0, #4]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001e18:	6142      	str	r2, [r0, #20]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi->Init.CRCPolynomial = 10;
 8001e1a:	210a      	movs	r1, #10
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001e1c:	2200      	movs	r2, #0
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001e1e:	e9c0 5406 	strd	r5, r4, [r0, #24]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001e22:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001e26:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi->Init.CRCPolynomial = 10;
 8001e2a:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e2c:	6102      	str	r2, [r0, #16]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e2e:	6282      	str	r2, [r0, #40]	; 0x28
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001e30:	f004 f874 	bl	8005f1c <HAL_SPI_Init>
  {
    ret = HAL_ERROR;
  }

  return ret;
}
 8001e34:	3800      	subs	r0, #0
 8001e36:	bf18      	it	ne
 8001e38:	2001      	movne	r0, #1
 8001e3a:	bd38      	pop	{r3, r4, r5, pc}
 8001e3c:	40013000 	.word	0x40013000

08001e40 <BSP_SPI1_Init>:
{
 8001e40:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(SPI1InitCounter++ == 0)
 8001e42:	4a2f      	ldr	r2, [pc, #188]	; (8001f00 <BSP_SPI1_Init+0xc0>)
  hspi1.Instance  = SPI1;
 8001e44:	4c2f      	ldr	r4, [pc, #188]	; (8001f04 <BSP_SPI1_Init+0xc4>)
  if(SPI1InitCounter++ == 0)
 8001e46:	6813      	ldr	r3, [r2, #0]
  hspi1.Instance  = SPI1;
 8001e48:	492f      	ldr	r1, [pc, #188]	; (8001f08 <BSP_SPI1_Init+0xc8>)
 8001e4a:	6021      	str	r1, [r4, #0]
  if(SPI1InitCounter++ == 0)
 8001e4c:	1c59      	adds	r1, r3, #1
{
 8001e4e:	b08b      	sub	sp, #44	; 0x2c
  if(SPI1InitCounter++ == 0)
 8001e50:	6011      	str	r1, [r2, #0]
 8001e52:	b113      	cbz	r3, 8001e5a <BSP_SPI1_Init+0x1a>
  int32_t ret = BSP_ERROR_NONE;
 8001e54:	2000      	movs	r0, #0
}
 8001e56:	b00b      	add	sp, #44	; 0x2c
 8001e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8001e5a:	4620      	mov	r0, r4
 8001e5c:	f004 fafa 	bl	8006454 <HAL_SPI_GetState>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2800      	cmp	r0, #0
 8001e64:	d1f6      	bne.n	8001e54 <BSP_SPI1_Init+0x14>
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e66:	4a29      	ldr	r2, [pc, #164]	; (8001f0c <BSP_SPI1_Init+0xcc>)
 8001e68:	9001      	str	r0, [sp, #4]
 8001e6a:	6c51      	ldr	r1, [r2, #68]	; 0x44
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001e6c:	4828      	ldr	r0, [pc, #160]	; (8001f10 <BSP_SPI1_Init+0xd0>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e6e:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8001e72:	6451      	str	r1, [r2, #68]	; 0x44
 8001e74:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001e76:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 8001e7a:	9101      	str	r1, [sp, #4]
 8001e7c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7e:	9302      	str	r3, [sp, #8]
 8001e80:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001e82:	f041 0101 	orr.w	r1, r1, #1
 8001e86:	6311      	str	r1, [r2, #48]	; 0x30
 8001e88:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001e8a:	f001 0101 	and.w	r1, r1, #1
 8001e8e:	9102      	str	r1, [sp, #8]
 8001e90:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e92:	9303      	str	r3, [sp, #12]
 8001e94:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e96:	f043 0302 	orr.w	r3, r3, #2
 8001e9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001ea4:	2240      	movs	r2, #64	; 0x40
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	2600      	movs	r6, #0
 8001eaa:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001eac:	2505      	movs	r5, #5
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001eae:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001eb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001eb8:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001eba:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001ebe:	f001 fbdd 	bl	800367c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001ec2:	2280      	movs	r2, #128	; 0x80
 8001ec4:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001ec6:	4812      	ldr	r0, [pc, #72]	; (8001f10 <BSP_SPI1_Init+0xd0>)
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001ec8:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001eca:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001ecc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001ed0:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001ed4:	f001 fbd2 	bl	800367c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001ed8:	480e      	ldr	r0, [pc, #56]	; (8001f14 <BSP_SPI1_Init+0xd4>)
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001eda:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001edc:	2208      	movs	r2, #8
 8001ede:	2302      	movs	r3, #2
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001ee0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001ee2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8001ee6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001eea:	f001 fbc7 	bl	800367c <HAL_GPIO_Init>
			if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8001eee:	4620      	mov	r0, r4
 8001ef0:	f7ff ff88 	bl	8001e04 <MX_SPI1_Init>
 8001ef4:	2800      	cmp	r0, #0
 8001ef6:	d0ad      	beq.n	8001e54 <BSP_SPI1_Init+0x14>
				ret = BSP_ERROR_BUS_FAILURE;
 8001ef8:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8001efc:	e7ab      	b.n	8001e56 <BSP_SPI1_Init+0x16>
 8001efe:	bf00      	nop
 8001f00:	200001fc 	.word	0x200001fc
 8001f04:	20009a28 	.word	0x20009a28
 8001f08:	40013000 	.word	0x40013000
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020000 	.word	0x40020000
 8001f14:	40020400 	.word	0x40020400

08001f18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f18:	b500      	push	{lr}
 8001f1a:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <MX_DMA_Init+0x30>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	9201      	str	r2, [sp, #4]
 8001f22:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f24:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8001f28:	6319      	str	r1, [r3, #48]	; 0x30
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f30:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001f32:	2105      	movs	r1, #5
 8001f34:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f36:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001f38:	f001 f880 	bl	800303c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f3c:	2038      	movs	r0, #56	; 0x38

}
 8001f3e:	b003      	add	sp, #12
 8001f40:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f44:	f001 b8c4 	b.w	80030d0 <HAL_NVIC_EnableIRQ>
 8001f48:	40023800 	.word	0x40023800

08001f4c <configureTimerForRunTimeStats>:
/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{

}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop

08001f50 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8001f50:	2000      	movs	r0, #0
 8001f52:	4770      	bx	lr

08001f54 <vApplicationIdleHook>:
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop

08001f58 <vApplicationMallocFailedHook>:
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop

08001f5c <MX_FREERTOS_Init>:

  /* USER CODE BEGIN RTOS_EVENTS */

  /* USER CODE END RTOS_EVENTS */

}
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop

08001f60 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001f60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	2400      	movs	r4, #0
{
 8001f66:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001f6c:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f70:	4b6c      	ldr	r3, [pc, #432]	; (8002124 <MX_GPIO_Init+0x1c4>)
 8001f72:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f74:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8001f78:	4f6b      	ldr	r7, [pc, #428]	; (8002128 <MX_GPIO_Init+0x1c8>)
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 8001f7a:	4e6c      	ldr	r6, [pc, #432]	; (800212c <MX_GPIO_Init+0x1cc>)
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8001f7c:	4d6c      	ldr	r5, [pc, #432]	; (8002130 <MX_GPIO_Init+0x1d0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7e:	f042 0204 	orr.w	r2, r2, #4
 8001f82:	631a      	str	r2, [r3, #48]	; 0x30
 8001f84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f86:	f002 0204 	and.w	r2, r2, #4
 8001f8a:	9201      	str	r2, [sp, #4]
 8001f8c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f8e:	9402      	str	r4, [sp, #8]
 8001f90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f96:	631a      	str	r2, [r3, #48]	; 0x30
 8001f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f9a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001f9e:	9202      	str	r2, [sp, #8]
 8001fa0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa2:	9403      	str	r4, [sp, #12]
 8001fa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fa6:	f042 0201 	orr.w	r2, r2, #1
 8001faa:	631a      	str	r2, [r3, #48]	; 0x30
 8001fac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fae:	f002 0201 	and.w	r2, r2, #1
 8001fb2:	9203      	str	r2, [sp, #12]
 8001fb4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb6:	9404      	str	r4, [sp, #16]
 8001fb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fba:	f042 0202 	orr.w	r2, r2, #2
 8001fbe:	631a      	str	r2, [r3, #48]	; 0x30
 8001fc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fc2:	f002 0202 	and.w	r2, r2, #2
 8001fc6:	9204      	str	r2, [sp, #16]
 8001fc8:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fca:	9405      	str	r4, [sp, #20]
 8001fcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fce:	f042 0208 	orr.w	r2, r2, #8
 8001fd2:	631a      	str	r2, [r3, #48]	; 0x30
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	f003 0308 	and.w	r3, r3, #8
 8001fda:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8001fdc:	4622      	mov	r2, r4
 8001fde:	4638      	mov	r0, r7
 8001fe0:	f44f 7191 	mov.w	r1, #290	; 0x122
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe4:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8001fe6:	f001 fd61 	bl	8003aac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 8001fea:	4622      	mov	r2, r4
 8001fec:	4630      	mov	r0, r6
 8001fee:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8001ff2:	f001 fd5b 	bl	8003aac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
 8001ff6:	4630      	mov	r0, r6
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	2120      	movs	r1, #32
 8001ffc:	f001 fd56 	bl	8003aac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8002000:	4622      	mov	r2, r4
 8002002:	4628      	mov	r0, r5
 8002004:	2101      	movs	r1, #1
 8002006:	f001 fd51 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 800200a:	4b4a      	ldr	r3, [pc, #296]	; (8002134 <MX_GPIO_Init+0x1d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 800200e:	a906      	add	r1, sp, #24
 8002010:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 8002012:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002016:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 800201a:	f001 fb2f 	bl	800367c <HAL_GPIO_Init>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800201e:	a906      	add	r1, sp, #24
 8002020:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8002022:	f64d 726e 	movw	r2, #57198	; 0xdf6e
 8002026:	2303      	movs	r3, #3
 8002028:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800202e:	f001 fb25 	bl	800367c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002032:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002034:	2203      	movs	r2, #3
 8002036:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002038:	483f      	ldr	r0, [pc, #252]	; (8002138 <MX_GPIO_Init+0x1d8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800203c:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002040:	f001 fb1c 	bl	800367c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 8002044:	4b3b      	ldr	r3, [pc, #236]	; (8002134 <MX_GPIO_Init+0x1d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 8002048:	a906      	add	r1, sp, #24
 800204a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 800204c:	2201      	movs	r2, #1
 800204e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 8002052:	f001 fb13 	bl	800367c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 - Accelerometer INT1 pin */
  GPIO_InitStruct.Pin = ACCELEROMETER_INT1_Pin;
 8002056:	4b37      	ldr	r3, [pc, #220]	; (8002134 <MX_GPIO_Init+0x1d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(ACCELEROMETER_INT1_GPIO_Port, &GPIO_InitStruct);
 800205a:	a906      	add	r1, sp, #24
 800205c:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = ACCELEROMETER_INT1_Pin;
 800205e:	2210      	movs	r2, #16
 8002060:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(ACCELEROMETER_INT1_GPIO_Port, &GPIO_InitStruct);
 8002064:	f001 fb0a 	bl	800367c <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE Pins and Nucleo LED Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 8002068:	f44f 7291 	mov.w	r2, #290	; 0x122
 800206c:	2301      	movs	r3, #1
 800206e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002072:	a906      	add	r1, sp, #24
 8002074:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 8002076:	2200      	movs	r2, #0
 8002078:	2300      	movs	r3, #0
 800207a:	e9cd 2308 	strd	r2, r3, [sp, #32]

  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 800207e:	f04f 0800 	mov.w	r8, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002082:	f001 fafb 	bl	800367c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 8002086:	f04f 0903 	mov.w	r9, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800208a:	a906      	add	r1, sp, #24
 800208c:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 800208e:	f44f 628c 	mov.w	r2, #1120	; 0x460
 8002092:	2301      	movs	r3, #1
 8002094:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002098:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209c:	f001 faee 	bl	800367c <HAL_GPIO_Init>
  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 80020a0:	4628      	mov	r0, r5
 80020a2:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
 80020a4:	2201      	movs	r2, #1
 80020a6:	2301      	movs	r3, #1
 80020a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80020ac:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 80020b0:	f001 fae4 	bl	800367c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b4:	4638      	mov	r0, r7
 80020b6:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80020b8:	f649 0218 	movw	r2, #38936	; 0x9818
 80020bc:	2303      	movs	r3, #3
 80020be:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c4:	f001 fada 	bl	800367c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c8:	4630      	mov	r0, r6
 80020ca:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 80020cc:	f24f 0287 	movw	r2, #61575	; 0xf087
 80020d0:	2303      	movs	r3, #3
 80020d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d8:	f001 fad0 	bl	800367c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020dc:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020de:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020e0:	2204      	movs	r2, #4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020e2:	4816      	ldr	r0, [pc, #88]	; (800213c <MX_GPIO_Init+0x1dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e4:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020ea:	f001 fac7 	bl	800367c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 1);
 80020ee:	2201      	movs	r2, #1
 80020f0:	2105      	movs	r1, #5
 80020f2:	2006      	movs	r0, #6
 80020f4:	f000 ffa2 	bl	800303c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80020f8:	2006      	movs	r0, #6
 80020fa:	f000 ffe9 	bl	80030d0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 2);
 80020fe:	2202      	movs	r2, #2
 8002100:	2106      	movs	r1, #6
 8002102:	2028      	movs	r0, #40	; 0x28
 8002104:	f000 ff9a 	bl	800303c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002108:	2028      	movs	r0, #40	; 0x28
 800210a:	f000 ffe1 	bl	80030d0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 6, 3);
 800210e:	2203      	movs	r2, #3
 8002110:	2106      	movs	r1, #6
 8002112:	200a      	movs	r0, #10
 8002114:	f000 ff92 	bl	800303c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002118:	200a      	movs	r0, #10
 800211a:	f000 ffd9 	bl	80030d0 <HAL_NVIC_EnableIRQ>
}
 800211e:	b00d      	add	sp, #52	; 0x34
 8002120:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002124:	40023800 	.word	0x40023800
 8002128:	40020000 	.word	0x40020000
 800212c:	40020400 	.word	0x40020400
 8002130:	40020800 	.word	0x40020800
 8002134:	10110000 	.word	0x10110000
 8002138:	40021c00 	.word	0x40021c00
 800213c:	40020c00 	.word	0x40020c00

08002140 <MX_I2C1_Init>:
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002140:	480b      	ldr	r0, [pc, #44]	; (8002170 <MX_I2C1_Init+0x30>)
  hi2c1.Init.ClockSpeed = 100000;
 8002142:	490c      	ldr	r1, [pc, #48]	; (8002174 <MX_I2C1_Init+0x34>)
{
 8002144:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8002146:	4b0c      	ldr	r3, [pc, #48]	; (8002178 <MX_I2C1_Init+0x38>)
 8002148:	6003      	str	r3, [r0, #0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800214a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800214e:	2300      	movs	r3, #0
  hi2c1.Init.OwnAddress1 = 0;
 8002150:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 8002154:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002158:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hi2c1.Init.ClockSpeed = 100000;
 800215c:	6041      	str	r1, [r0, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800215e:	6102      	str	r2, [r0, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002160:	f001 ff0a 	bl	8003f78 <HAL_I2C_Init>
 8002164:	b900      	cbnz	r0, 8002168 <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002166:	bd08      	pop	{r3, pc}
 8002168:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800216c:	f000 b8ec 	b.w	8002348 <Error_Handler>
 8002170:	20009a80 	.word	0x20009a80
 8002174:	000186a0 	.word	0x000186a0
 8002178:	40005400 	.word	0x40005400

0800217c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800217c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C1)
 800217e:	6802      	ldr	r2, [r0, #0]
 8002180:	4b1c      	ldr	r3, [pc, #112]	; (80021f4 <HAL_I2C_MspInit+0x78>)
{
 8002182:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002184:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C1)
 8002186:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800218c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002190:	9406      	str	r4, [sp, #24]
  if(i2cHandle->Instance==I2C1)
 8002192:	d001      	beq.n	8002198 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002194:	b008      	add	sp, #32
 8002196:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002198:	4d17      	ldr	r5, [pc, #92]	; (80021f8 <HAL_I2C_MspInit+0x7c>)
 800219a:	9400      	str	r4, [sp, #0]
 800219c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219e:	4817      	ldr	r0, [pc, #92]	; (80021fc <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a0:	f043 0302 	orr.w	r3, r3, #2
 80021a4:	632b      	str	r3, [r5, #48]	; 0x30
 80021a6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021ae:	f44f 7240 	mov.w	r2, #768	; 0x300
 80021b2:	2312      	movs	r3, #18
 80021b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80021b8:	2201      	movs	r2, #1
 80021ba:	2303      	movs	r3, #3
 80021bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021c2:	2304      	movs	r3, #4
 80021c4:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c6:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021c8:	f001 fa58 	bl	800367c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021cc:	9401      	str	r4, [sp, #4]
 80021ce:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80021d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021d4:	642b      	str	r3, [r5, #64]	; 0x40
 80021d6:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80021d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021dc:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 80021de:	2201      	movs	r2, #1
 80021e0:	2106      	movs	r1, #6
 80021e2:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021e4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 80021e6:	f000 ff29 	bl	800303c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80021ea:	201f      	movs	r0, #31
 80021ec:	f000 ff70 	bl	80030d0 <HAL_NVIC_EnableIRQ>
}
 80021f0:	b008      	add	sp, #32
 80021f2:	bd70      	pop	{r4, r5, r6, pc}
 80021f4:	40005400 	.word	0x40005400
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40020400 	.word	0x40020400

08002200 <_write>:
  * @retval length of string/characters
  */
int _write(int file, char *ptr, int len)
{
	/* Implement your write code here, this is used by puts and printf for example */
	for(uint16_t i=0 ; i<len ; i++)
 8002200:	1e10      	subs	r0, r2, #0
 8002202:	dd1c      	ble.n	800223e <_write+0x3e>
{
 8002204:	b430      	push	{r4, r5}
	for(uint16_t i=0 ; i<len ; i++)
 8002206:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002208:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 800220c:	f8d4 5e80 	ldr.w	r5, [r4, #3712]	; 0xe80
 8002210:	07ed      	lsls	r5, r5, #31
		ITM_SendChar((*ptr++));
 8002212:	f101 0101 	add.w	r1, r1, #1
 8002216:	d50c      	bpl.n	8002232 <_write+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002218:	f8d4 2e00 	ldr.w	r2, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800221c:	07d2      	lsls	r2, r2, #31
 800221e:	d508      	bpl.n	8002232 <_write+0x32>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002220:	6825      	ldr	r5, [r4, #0]
 8002222:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 8002226:	b91d      	cbnz	r5, 8002230 <_write+0x30>
    {
      __NOP();
 8002228:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800222a:	6825      	ldr	r5, [r4, #0]
 800222c:	2d00      	cmp	r5, #0
 800222e:	d0fb      	beq.n	8002228 <_write+0x28>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002230:	7022      	strb	r2, [r4, #0]
	for(uint16_t i=0 ; i<len ; i++)
 8002232:	3301      	adds	r3, #1
 8002234:	b29b      	uxth	r3, r3
 8002236:	4283      	cmp	r3, r0
 8002238:	dbe8      	blt.n	800220c <_write+0xc>

	return len;
}
 800223a:	bc30      	pop	{r4, r5}
 800223c:	4770      	bx	lr
 800223e:	4770      	bx	lr

08002240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002240:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002242:	2300      	movs	r3, #0
{
 8002244:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002246:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 800224a:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800224e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002252:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002256:	4922      	ldr	r1, [pc, #136]	; (80022e0 <SystemClock_Config+0xa0>)
 8002258:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800225a:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800225c:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800225e:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002260:	4a20      	ldr	r2, [pc, #128]	; (80022e4 <SystemClock_Config+0xa4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002262:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8002266:	6408      	str	r0, [r1, #64]	; 0x40
 8002268:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800226a:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800226e:	9100      	str	r1, [sp, #0]
 8002270:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	6813      	ldr	r3, [r2, #0]
 8002276:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	6813      	ldr	r3, [r2, #0]
 800227e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002282:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002284:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002286:	2401      	movs	r4, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002288:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800228a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800228c:	2202      	movs	r2, #2
 800228e:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002290:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002292:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002296:	e9cd 410b 	strd	r4, r1, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800229a:	25c8      	movs	r5, #200	; 0xc8
 800229c:	2410      	movs	r4, #16
 800229e:	2202      	movs	r2, #2
 80022a0:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 200;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022a4:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
 80022a8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022ac:	f003 f9ea 	bl	8005684 <HAL_RCC_OscConfig>
 80022b0:	b108      	cbz	r0, 80022b6 <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022b2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022b4:	e7fe      	b.n	80022b4 <SystemClock_Config+0x74>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 80022b6:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022b8:	240f      	movs	r4, #15
 80022ba:	2502      	movs	r5, #2
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022bc:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022be:	2200      	movs	r2, #0
 80022c0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80022c4:	a802      	add	r0, sp, #8
 80022c6:	2103      	movs	r1, #3
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022c8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80022cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80022d0:	f003 fc8e 	bl	8005bf0 <HAL_RCC_ClockConfig>
 80022d4:	b108      	cbz	r0, 80022da <SystemClock_Config+0x9a>
 80022d6:	b672      	cpsid	i
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <SystemClock_Config+0x98>
}
 80022da:	b015      	add	sp, #84	; 0x54
 80022dc:	bd30      	pop	{r4, r5, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40007000 	.word	0x40007000

080022e8 <main>:
{
 80022e8:	b508      	push	{r3, lr}
  HAL_Init();
 80022ea:	f000 fc05 	bl	8002af8 <HAL_Init>
  SystemClock_Config();
 80022ee:	f7ff ffa7 	bl	8002240 <SystemClock_Config>
  MX_GPIO_Init();
 80022f2:	f7ff fe35 	bl	8001f60 <MX_GPIO_Init>
  MX_DMA_Init();
 80022f6:	f7ff fe0f 	bl	8001f18 <MX_DMA_Init>
  MX_ADC1_Init();
 80022fa:	f7fe fedb 	bl	80010b4 <MX_ADC1_Init>
  MX_I2C1_Init();
 80022fe:	f7ff ff1f 	bl	8002140 <MX_I2C1_Init>
  MX_TIM1_Init();
 8002302:	f000 fadf 	bl	80028c4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002306:	f000 fb67 	bl	80029d8 <MX_TIM3_Init>
  printf("\tSTM32F411RE Nucleo-64 Board\n");
 800230a:	480c      	ldr	r0, [pc, #48]	; (800233c <main+0x54>)
	  HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 800230c:	4c0c      	ldr	r4, [pc, #48]	; (8002340 <main+0x58>)
  printf("\tSTM32F411RE Nucleo-64 Board\n");
 800230e:	f008 fe07 	bl	800af20 <puts>
  printf("\tFreeRTOS-BLE-Car\n\n");
 8002312:	480c      	ldr	r0, [pc, #48]	; (8002344 <main+0x5c>)
 8002314:	f008 fe04 	bl	800af20 <puts>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002318:	f006 fa18 	bl	800874c <osKernelInitialize>
  MX_FREERTOS_Init();
 800231c:	f7ff fe1e 	bl	8001f5c <MX_FREERTOS_Init>
  FRTOS_Init_SWTimers();
 8002320:	f7ff fc8c 	bl	8001c3c <FRTOS_Init_SWTimers>
  FRTOS_Init_Tasks();
 8002324:	f7ff fcc2 	bl	8001cac <FRTOS_Init_Tasks>
  osKernelStart();
 8002328:	f006 fa22 	bl	8008770 <osKernelStart>
	  HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 800232c:	4620      	mov	r0, r4
 800232e:	2120      	movs	r1, #32
 8002330:	f001 fbd6 	bl	8003ae0 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8002334:	2064      	movs	r0, #100	; 0x64
 8002336:	f000 fc0b 	bl	8002b50 <HAL_Delay>
  while (1)
 800233a:	e7f7      	b.n	800232c <main+0x44>
 800233c:	0800bfe8 	.word	0x0800bfe8
 8002340:	40020000 	.word	0x40020000
 8002344:	0800c008 	.word	0x0800c008

08002348 <Error_Handler>:
 8002348:	b672      	cpsid	i
  while (1)
 800234a:	e7fe      	b.n	800234a <Error_Handler+0x2>

0800234c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800234c:	460a      	mov	r2, r1
 800234e:	b508      	push	{r3, lr}
	printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 8002350:	4601      	mov	r1, r0
 8002352:	4802      	ldr	r0, [pc, #8]	; (800235c <assert_failed+0x10>)
 8002354:	f008 fd5e 	bl	800ae14 <iprintf>
	for(;;);
 8002358:	e7fe      	b.n	8002358 <assert_failed+0xc>
 800235a:	bf00      	nop
 800235c:	0800c01c 	.word	0x0800c01c

08002360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002360:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002362:	4b0e      	ldr	r3, [pc, #56]	; (800239c <HAL_MspInit+0x3c>)
 8002364:	2200      	movs	r2, #0
 8002366:	9200      	str	r2, [sp, #0]
 8002368:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800236a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800236e:	6459      	str	r1, [r3, #68]	; 0x44
 8002370:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002372:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8002376:	9100      	str	r1, [sp, #0]
 8002378:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800237a:	9201      	str	r2, [sp, #4]
 800237c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800237e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002382:	6419      	str	r1, [r3, #64]	; 0x40
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800238e:	210f      	movs	r1, #15
 8002390:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002394:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002396:	f000 be51 	b.w	800303c <HAL_NVIC_SetPriority>
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800

080023a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a0:	b530      	push	{r4, r5, lr}
 80023a2:	4601      	mov	r1, r0
 80023a4:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 80023a6:	2200      	movs	r2, #0
 80023a8:	201c      	movs	r0, #28
 80023aa:	f000 fe47 	bl	800303c <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023ae:	201c      	movs	r0, #28
 80023b0:	f000 fe8e 	bl	80030d0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80023b4:	2500      	movs	r5, #0
 80023b6:	4b16      	ldr	r3, [pc, #88]	; (8002410 <HAL_InitTick+0x70>)
 80023b8:	9502      	str	r5, [sp, #8]
 80023ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80023bc:	4c15      	ldr	r4, [pc, #84]	; (8002414 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	641a      	str	r2, [r3, #64]	; 0x40
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	f003 0301 	and.w	r3, r3, #1
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023ca:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM2_CLK_ENABLE();
 80023cc:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023ce:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 80023d0:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023d2:	f003 fd1f 	bl	8005e14 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80023d6:	f003 fd0d 	bl	8005df4 <HAL_RCC_GetPCLK1Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023da:	4a0f      	ldr	r2, [pc, #60]	; (8002418 <HAL_InitTick+0x78>)
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
  htim2.Init.Prescaler = uwPrescalerValue;
  htim2.Init.ClockDivision = 0;
 80023dc:	6125      	str	r5, [r4, #16]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80023de:	0043      	lsls	r3, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023e0:	fba2 2303 	umull	r2, r3, r2, r3
 80023e4:	0c9b      	lsrs	r3, r3, #18
 80023e6:	3b01      	subs	r3, #1
  htim2.Instance = TIM2;
 80023e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80023ec:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 80023f0:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f2:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim2.Instance = TIM2;
 80023f6:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80023f8:	60e2      	str	r2, [r4, #12]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 80023fa:	f004 f8d5 	bl	80065a8 <HAL_TIM_Base_Init>
 80023fe:	b110      	cbz	r0, 8002406 <HAL_InitTick+0x66>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
  }

  /* Return function status */
  return HAL_ERROR;
 8002400:	2001      	movs	r0, #1
}
 8002402:	b009      	add	sp, #36	; 0x24
 8002404:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim2);
 8002406:	4620      	mov	r0, r4
 8002408:	f004 f9a4 	bl	8006754 <HAL_TIM_Base_Start_IT>
}
 800240c:	b009      	add	sp, #36	; 0x24
 800240e:	bd30      	pop	{r4, r5, pc}
 8002410:	40023800 	.word	0x40023800
 8002414:	20009ad4 	.word	0x20009ad4
 8002418:	431bde83 	.word	0x431bde83

0800241c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800241c:	e7fe      	b.n	800241c <NMI_Handler>
 800241e:	bf00      	nop

08002420 <HardFault_Handler>:
 * It extracts the location of stack frame and passes it to the handler written
 * in C as a pointer. We also extract the LR value as second parameter.
 */
void HardFault_Handler(void)
{
	asm(
 8002420:	f01e 0f04 	tst.w	lr, #4
 8002424:	bf0c      	ite	eq
 8002426:	f3ef 8008 	mrseq	r0, MSP
 800242a:	f3ef 8009 	mrsne	r0, PSP
 800242e:	4671      	mov	r1, lr
 8002430:	f000 b802 	b.w	8002438 <HardFault_Handler_C>
		"MRSEQ  R0, MSP\n\t"
		"MRSNE  R0, PSP\n\t"
		"MOV    R1, LR\n\t"
		"B      (HardFault_Handler_C)\n\t"
	);
}
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop

08002438 <HardFault_Handler_C>:
 * from the assembly wrapper as input parameters
 */
void HardFault_Handler_C(unsigned long * hardfault_args, unsigned int lr_value)
{
	/* Relevant registers that display code/memory address that caused hardfault */
	bus_fault_address       = SCB->BFAR;
 8002438:	4c43      	ldr	r4, [pc, #268]	; (8002548 <HardFault_Handler_C+0x110>)
 800243a:	4a44      	ldr	r2, [pc, #272]	; (800254c <HardFault_Handler_C+0x114>)
	memmanage_fault_address = SCB->MMFAR;
	cfsr                    = SCB->CFSR;
 800243c:	4d44      	ldr	r5, [pc, #272]	; (8002550 <HardFault_Handler_C+0x118>)

	/* Relevant ARM registers */
	stacked_r0  = ((unsigned long) hardfault_args[0]);
	stacked_r1  = ((unsigned long) hardfault_args[1]);
	stacked_r2  = ((unsigned long) hardfault_args[2]);
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 800243e:	f8df a174 	ldr.w	sl, [pc, #372]	; 80025b4 <HardFault_Handler_C+0x17c>
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 8002442:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80025b8 <HardFault_Handler_C+0x180>
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8002446:	f8df 8174 	ldr.w	r8, [pc, #372]	; 80025bc <HardFault_Handler_C+0x184>
{
 800244a:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	bus_fault_address       = SCB->BFAR;
 800244e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002450:	6013      	str	r3, [r2, #0]
	memmanage_fault_address = SCB->MMFAR;
 8002452:	4a40      	ldr	r2, [pc, #256]	; (8002554 <HardFault_Handler_C+0x11c>)
 8002454:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002456:	6013      	str	r3, [r2, #0]
	cfsr                    = SCB->CFSR;
 8002458:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800245a:	602b      	str	r3, [r5, #0]
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 800245c:	4a3e      	ldr	r2, [pc, #248]	; (8002558 <HardFault_Handler_C+0x120>)
 800245e:	6806      	ldr	r6, [r0, #0]
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 8002460:	4b3e      	ldr	r3, [pc, #248]	; (800255c <HardFault_Handler_C+0x124>)
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 8002462:	6016      	str	r6, [r2, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 8002464:	f8df b158 	ldr.w	fp, [pc, #344]	; 80025c0 <HardFault_Handler_C+0x188>
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 8002468:	6842      	ldr	r2, [r0, #4]
 800246a:	601a      	str	r2, [r3, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 800246c:	6883      	ldr	r3, [r0, #8]
 800246e:	f8cb 3000 	str.w	r3, [fp]
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 8002472:	68c3      	ldr	r3, [r0, #12]
 8002474:	f8ca 3000 	str.w	r3, [sl]
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 8002478:	6903      	ldr	r3, [r0, #16]
 800247a:	f8c9 3000 	str.w	r3, [r9]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
	stacked_psr = ((unsigned long) hardfault_args[7]);
 800247e:	e9d0 c206 	ldrd	ip, r2, [r0, #24]
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8002482:	6943      	ldr	r3, [r0, #20]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 8002484:	4f36      	ldr	r7, [pc, #216]	; (8002560 <HardFault_Handler_C+0x128>)
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8002486:	f8c8 3000 	str.w	r3, [r8]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 800248a:	4b36      	ldr	r3, [pc, #216]	; (8002564 <HardFault_Handler_C+0x12c>)

	/* Need to enable ITM/SWD on CubeIDE and MDK-ARM to observer printf() statements */
	printf ("[HardFault]\n");
 800248c:	4836      	ldr	r0, [pc, #216]	; (8002568 <HardFault_Handler_C+0x130>)
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 800248e:	f8c7 c000 	str.w	ip, [r7]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 8002492:	601a      	str	r2, [r3, #0]
{
 8002494:	460e      	mov	r6, r1
	printf ("[HardFault]\n");
 8002496:	f008 fd43 	bl	800af20 <puts>
	printf ("- Stack frame:\n");
 800249a:	4834      	ldr	r0, [pc, #208]	; (800256c <HardFault_Handler_C+0x134>)
 800249c:	f008 fd40 	bl	800af20 <puts>
	printf (" R0  = %lx\n", stacked_r0);
 80024a0:	4a2d      	ldr	r2, [pc, #180]	; (8002558 <HardFault_Handler_C+0x120>)
 80024a2:	4833      	ldr	r0, [pc, #204]	; (8002570 <HardFault_Handler_C+0x138>)
 80024a4:	6811      	ldr	r1, [r2, #0]
 80024a6:	f008 fcb5 	bl	800ae14 <iprintf>
	printf (" R1  = %lx\n", stacked_r1);
 80024aa:	4b2c      	ldr	r3, [pc, #176]	; (800255c <HardFault_Handler_C+0x124>)
 80024ac:	4831      	ldr	r0, [pc, #196]	; (8002574 <HardFault_Handler_C+0x13c>)
 80024ae:	6819      	ldr	r1, [r3, #0]
 80024b0:	f008 fcb0 	bl	800ae14 <iprintf>
	printf (" R2  = %lx\n", stacked_r2);
 80024b4:	f8db 1000 	ldr.w	r1, [fp]
 80024b8:	482f      	ldr	r0, [pc, #188]	; (8002578 <HardFault_Handler_C+0x140>)
 80024ba:	f008 fcab 	bl	800ae14 <iprintf>
	printf (" R3  = %lx\n", stacked_r3);
 80024be:	f8da 1000 	ldr.w	r1, [sl]
 80024c2:	482e      	ldr	r0, [pc, #184]	; (800257c <HardFault_Handler_C+0x144>)
 80024c4:	f008 fca6 	bl	800ae14 <iprintf>
	printf (" R12 = %lx\n", stacked_r12);
 80024c8:	f8d9 1000 	ldr.w	r1, [r9]
 80024cc:	482c      	ldr	r0, [pc, #176]	; (8002580 <HardFault_Handler_C+0x148>)
 80024ce:	f008 fca1 	bl	800ae14 <iprintf>
	printf (" LR  = %lx\n", stacked_lr);
 80024d2:	f8d8 1000 	ldr.w	r1, [r8]
 80024d6:	482b      	ldr	r0, [pc, #172]	; (8002584 <HardFault_Handler_C+0x14c>)
 80024d8:	f008 fc9c 	bl	800ae14 <iprintf>
	printf (" PC  = %lx\n", stacked_pc);
 80024dc:	6839      	ldr	r1, [r7, #0]
 80024de:	482a      	ldr	r0, [pc, #168]	; (8002588 <HardFault_Handler_C+0x150>)
 80024e0:	f008 fc98 	bl	800ae14 <iprintf>
	printf (" PSR = %lx\n", stacked_psr);
 80024e4:	4b1f      	ldr	r3, [pc, #124]	; (8002564 <HardFault_Handler_C+0x12c>)
 80024e6:	4829      	ldr	r0, [pc, #164]	; (800258c <HardFault_Handler_C+0x154>)
 80024e8:	6819      	ldr	r1, [r3, #0]
 80024ea:	f008 fc93 	bl	800ae14 <iprintf>
	printf ("- FSR/FAR:\n");
 80024ee:	4828      	ldr	r0, [pc, #160]	; (8002590 <HardFault_Handler_C+0x158>)
 80024f0:	f008 fd16 	bl	800af20 <puts>
	printf (" CFSR = %lx\n", cfsr);
 80024f4:	6829      	ldr	r1, [r5, #0]
 80024f6:	4827      	ldr	r0, [pc, #156]	; (8002594 <HardFault_Handler_C+0x15c>)
 80024f8:	f008 fc8c 	bl	800ae14 <iprintf>
	printf (" HFSR = 0x%08X\n", (unsigned int)(SCB->HFSR));
 80024fc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80024fe:	4826      	ldr	r0, [pc, #152]	; (8002598 <HardFault_Handler_C+0x160>)
 8002500:	f008 fc88 	bl	800ae14 <iprintf>
	printf (" DFSR = 0x%08X\n", (unsigned int)(SCB->DFSR));
 8002504:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002506:	4825      	ldr	r0, [pc, #148]	; (800259c <HardFault_Handler_C+0x164>)
 8002508:	f008 fc84 	bl	800ae14 <iprintf>
	printf (" AFSR = 0x%08X\n", (unsigned int)(SCB->AFSR));
 800250c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800250e:	4824      	ldr	r0, [pc, #144]	; (80025a0 <HardFault_Handler_C+0x168>)
 8002510:	f008 fc80 	bl	800ae14 <iprintf>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 8002514:	682b      	ldr	r3, [r5, #0]
 8002516:	061a      	lsls	r2, r3, #24
 8002518:	d409      	bmi.n	800252e <HardFault_Handler_C+0xf6>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 800251a:	041b      	lsls	r3, r3, #16
 800251c:	d40e      	bmi.n	800253c <HardFault_Handler_C+0x104>
	printf ("- Misc\n");
 800251e:	4821      	ldr	r0, [pc, #132]	; (80025a4 <HardFault_Handler_C+0x16c>)
 8002520:	f008 fcfe 	bl	800af20 <puts>
	printf (" LR/EXC_RETURN= %x\n", lr_value);
 8002524:	4820      	ldr	r0, [pc, #128]	; (80025a8 <HardFault_Handler_C+0x170>)
 8002526:	4631      	mov	r1, r6
 8002528:	f008 fc74 	bl	800ae14 <iprintf>

	/* Infinite loop - halt program/software */
	while(1);
 800252c:	e7fe      	b.n	800252c <HardFault_Handler_C+0xf4>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 800252e:	4b09      	ldr	r3, [pc, #36]	; (8002554 <HardFault_Handler_C+0x11c>)
 8002530:	481e      	ldr	r0, [pc, #120]	; (80025ac <HardFault_Handler_C+0x174>)
 8002532:	6819      	ldr	r1, [r3, #0]
 8002534:	f008 fc6e 	bl	800ae14 <iprintf>
 8002538:	682b      	ldr	r3, [r5, #0]
 800253a:	e7ee      	b.n	800251a <HardFault_Handler_C+0xe2>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 800253c:	4b03      	ldr	r3, [pc, #12]	; (800254c <HardFault_Handler_C+0x114>)
 800253e:	481c      	ldr	r0, [pc, #112]	; (80025b0 <HardFault_Handler_C+0x178>)
 8002540:	6819      	ldr	r1, [r3, #0]
 8002542:	f008 fc67 	bl	800ae14 <iprintf>
 8002546:	e7ea      	b.n	800251e <HardFault_Handler_C+0xe6>
 8002548:	e000ed00 	.word	0xe000ed00
 800254c:	20009b20 	.word	0x20009b20
 8002550:	20009b44 	.word	0x20009b44
 8002554:	20009b1c 	.word	0x20009b1c
 8002558:	20009b34 	.word	0x20009b34
 800255c:	20009b24 	.word	0x20009b24
 8002560:	20009b30 	.word	0x20009b30
 8002564:	20009b3c 	.word	0x20009b3c
 8002568:	0800c04c 	.word	0x0800c04c
 800256c:	0800c058 	.word	0x0800c058
 8002570:	0800c068 	.word	0x0800c068
 8002574:	0800c074 	.word	0x0800c074
 8002578:	0800c080 	.word	0x0800c080
 800257c:	0800c08c 	.word	0x0800c08c
 8002580:	0800c098 	.word	0x0800c098
 8002584:	0800c0a4 	.word	0x0800c0a4
 8002588:	0800c0b0 	.word	0x0800c0b0
 800258c:	0800c0bc 	.word	0x0800c0bc
 8002590:	0800c0c8 	.word	0x0800c0c8
 8002594:	0800c0d4 	.word	0x0800c0d4
 8002598:	0800c0e4 	.word	0x0800c0e4
 800259c:	0800c0f4 	.word	0x0800c0f4
 80025a0:	0800c104 	.word	0x0800c104
 80025a4:	0800c134 	.word	0x0800c134
 80025a8:	0800c13c 	.word	0x0800c13c
 80025ac:	0800c114 	.word	0x0800c114
 80025b0:	0800c124 	.word	0x0800c124
 80025b4:	20009b28 	.word	0x20009b28
 80025b8:	20009b38 	.word	0x20009b38
 80025bc:	20009b2c 	.word	0x20009b2c
 80025c0:	20009b40 	.word	0x20009b40

080025c4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025c4:	e7fe      	b.n	80025c4 <MemManage_Handler>
 80025c6:	bf00      	nop

080025c8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025c8:	e7fe      	b.n	80025c8 <BusFault_Handler>
 80025ca:	bf00      	nop

080025cc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025cc:	e7fe      	b.n	80025cc <UsageFault_Handler>
 80025ce:	bf00      	nop

080025d0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop

080025d4 <EXTI0_IRQHandler>:
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 80025d4:	4801      	ldr	r0, [pc, #4]	; (80025dc <EXTI0_IRQHandler+0x8>)
 80025d6:	f001 b83b 	b.w	8003650 <HAL_EXTI_IRQHandler>
 80025da:	bf00      	nop
 80025dc:	200098d4 	.word	0x200098d4

080025e0 <EXTI4_IRQHandler>:
/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
  HAL_EXTI_IRQHandler(GPIO_PIN_4);
 80025e0:	2010      	movs	r0, #16
 80025e2:	f001 b835 	b.w	8003650 <HAL_EXTI_IRQHandler>
 80025e6:	bf00      	nop

080025e8 <TIM1_BRK_TIM9_IRQHandler>:
/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim9);
 80025e8:	4801      	ldr	r0, [pc, #4]	; (80025f0 <TIM1_BRK_TIM9_IRQHandler+0x8>)
 80025ea:	f004 bd21 	b.w	8007030 <HAL_TIM_IRQHandler>
 80025ee:	bf00      	nop
 80025f0:	20009c20 	.word	0x20009c20

080025f4 <TIM2_IRQHandler>:
/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim2);
 80025f4:	4801      	ldr	r0, [pc, #4]	; (80025fc <TIM2_IRQHandler+0x8>)
 80025f6:	f004 bd1b 	b.w	8007030 <HAL_TIM_IRQHandler>
 80025fa:	bf00      	nop
 80025fc:	20009ad4 	.word	0x20009ad4

08002600 <I2C1_EV_IRQHandler>:
/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002600:	4801      	ldr	r0, [pc, #4]	; (8002608 <I2C1_EV_IRQHandler+0x8>)
 8002602:	f002 bb79 	b.w	8004cf8 <HAL_I2C_EV_IRQHandler>
 8002606:	bf00      	nop
 8002608:	20009a80 	.word	0x20009a80

0800260c <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800260c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002610:	f001 ba7c 	b.w	8003b0c <HAL_GPIO_EXTI_IRQHandler>

08002614 <TIM5_IRQHandler>:
/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim5);
 8002614:	4801      	ldr	r0, [pc, #4]	; (800261c <TIM5_IRQHandler+0x8>)
 8002616:	f004 bd0b 	b.w	8007030 <HAL_TIM_IRQHandler>
 800261a:	bf00      	nop
 800261c:	20009b48 	.word	0x20009b48

08002620 <DMA2_Stream0_IRQHandler>:
/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002620:	4801      	ldr	r0, [pc, #4]	; (8002628 <DMA2_Stream0_IRQHandler+0x8>)
 8002622:	f000 bef9 	b.w	8003418 <HAL_DMA_IRQHandler>
 8002626:	bf00      	nop
 8002628:	20009924 	.word	0x20009924

0800262c <HAL_TIM_PeriodElapsedCallback>:
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance == TIM2)
 800262c:	6803      	ldr	r3, [r0, #0]
 800262e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002632:	d000      	beq.n	8002636 <HAL_TIM_PeriodElapsedCallback+0xa>
	}
	else if(htim->Instance == TIM9)
	{

	}
}
 8002634:	4770      	bx	lr
		HAL_IncTick();
 8002636:	f000 ba79 	b.w	8002b2c <HAL_IncTick>
 800263a:	bf00      	nop

0800263c <HAL_GPIO_EXTI_Callback>:
 * @brief  GPIO Interrupt Callback functions
 * @note   This function is called after end of interrupt execution/processing
 * @param  GPIO_Pin: GPIO pin that registered the rising edge/falling edge signal
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800263c:	b500      	push	{lr}
	if(GPIO_Pin == NUCLEO_PB_Pin)
 800263e:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
{
 8002642:	b085      	sub	sp, #20
	if(GPIO_Pin == NUCLEO_PB_Pin)
 8002644:	d004      	beq.n	8002650 <HAL_GPIO_EXTI_Callback+0x14>

		/* Force context switch if xHigherPriorityTaskWoken == pdTRUE. This does nothing if xHigherPriorityTaskWoken
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}
	else if(GPIO_Pin == ACCELEROMETER_INT1_Pin)
 8002646:	2810      	cmp	r0, #16
 8002648:	d01d      	beq.n	8002686 <HAL_GPIO_EXTI_Callback+0x4a>

		/* Force context switch if xHigherPriorityTaskWoken == pdTRUE. This does nothing if xHigherPriorityTaskWoken
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}
}
 800264a:	b005      	add	sp, #20
 800264c:	f85d fb04 	ldr.w	pc, [sp], #4
		HAL_Delay(10);
 8002650:	200a      	movs	r0, #10
 8002652:	f000 fa7d 	bl	8002b50 <HAL_Delay>
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 8002656:	480d      	ldr	r0, [pc, #52]	; (800268c <HAL_GPIO_EXTI_Callback+0x50>)
		xTaskNotifyFromISR(h_TaskCarCalculations, FRTOS_TASK_NOTIF_ADXL343_INT1, eSetBits, &xHigherPriorityTaskWoken);
 8002658:	6800      	ldr	r0, [r0, #0]
 800265a:	a903      	add	r1, sp, #12
 800265c:	2201      	movs	r2, #1
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800265e:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskCarCalculations, FRTOS_TASK_NOTIF_ADXL343_INT1, eSetBits, &xHigherPriorityTaskWoken);
 8002660:	9100      	str	r1, [sp, #0]
 8002662:	4611      	mov	r1, r2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002664:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskCarCalculations, FRTOS_TASK_NOTIF_ADXL343_INT1, eSetBits, &xHigherPriorityTaskWoken);
 8002666:	f007 fd87 	bl	800a178 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800266a:	9b03      	ldr	r3, [sp, #12]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0ec      	beq.n	800264a <HAL_GPIO_EXTI_Callback+0xe>
 8002670:	4b07      	ldr	r3, [pc, #28]	; (8002690 <HAL_GPIO_EXTI_Callback+0x54>)
 8002672:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	f3bf 8f4f 	dsb	sy
 800267c:	f3bf 8f6f 	isb	sy
}
 8002680:	b005      	add	sp, #20
 8002682:	f85d fb04 	ldr.w	pc, [sp], #4
		xTaskNotifyFromISR(h_TaskCarCalculations, FRTOS_TASK_NOTIF_ADXL343_INT1, eSetBits, &xHigherPriorityTaskWoken);
 8002686:	4803      	ldr	r0, [pc, #12]	; (8002694 <HAL_GPIO_EXTI_Callback+0x58>)
 8002688:	e7e6      	b.n	8002658 <HAL_GPIO_EXTI_Callback+0x1c>
 800268a:	bf00      	nop
 800268c:	20009a08 	.word	0x20009a08
 8002690:	e000ed04 	.word	0xe000ed04
 8002694:	20009a1c 	.word	0x20009a1c

08002698 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002698:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800269a:	1e16      	subs	r6, r2, #0
 800269c:	dd07      	ble.n	80026ae <_read+0x16>
 800269e:	460c      	mov	r4, r1
 80026a0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80026a2:	f3af 8000 	nop.w
 80026a6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026aa:	42a5      	cmp	r5, r4
 80026ac:	d1f9      	bne.n	80026a2 <_read+0xa>
	}

return len;
}
 80026ae:	4630      	mov	r0, r6
 80026b0:	bd70      	pop	{r4, r5, r6, pc}
 80026b2:	bf00      	nop

080026b4 <_close>:
}

int _close(int file)
{
	return -1;
}
 80026b4:	f04f 30ff 	mov.w	r0, #4294967295
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop

080026bc <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80026bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026c0:	604b      	str	r3, [r1, #4]
	return 0;
}
 80026c2:	2000      	movs	r0, #0
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop

080026c8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80026c8:	2001      	movs	r0, #1
 80026ca:	4770      	bx	lr

080026cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80026cc:	2000      	movs	r0, #0
 80026ce:	4770      	bx	lr

080026d0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026d0:	490c      	ldr	r1, [pc, #48]	; (8002704 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026d2:	4a0d      	ldr	r2, [pc, #52]	; (8002708 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80026d4:	680b      	ldr	r3, [r1, #0]
{
 80026d6:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026d8:	4c0c      	ldr	r4, [pc, #48]	; (800270c <_sbrk+0x3c>)
 80026da:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80026dc:	b12b      	cbz	r3, 80026ea <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026de:	4418      	add	r0, r3
 80026e0:	4290      	cmp	r0, r2
 80026e2:	d807      	bhi.n	80026f4 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80026e4:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80026ea:	4b09      	ldr	r3, [pc, #36]	; (8002710 <_sbrk+0x40>)
 80026ec:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80026ee:	4418      	add	r0, r3
 80026f0:	4290      	cmp	r0, r2
 80026f2:	d9f7      	bls.n	80026e4 <_sbrk+0x14>
    errno = ENOMEM;
 80026f4:	f008 fb4e 	bl	800ad94 <__errno>
 80026f8:	230c      	movs	r3, #12
 80026fa:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002700:	4618      	mov	r0, r3
 8002702:	bd10      	pop	{r4, pc}
 8002704:	20000200 	.word	0x20000200
 8002708:	20020000 	.word	0x20020000
 800270c:	00001f00 	.word	0x00001f00
 8002710:	20009cf0 	.word	0x20009cf0

08002714 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002714:	4a03      	ldr	r2, [pc, #12]	; (8002724 <SystemInit+0x10>)
 8002716:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800271a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800271e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002722:	4770      	bx	lr
 8002724:	e000ed00 	.word	0xe000ed00

08002728 <HAL_TIM_Base_MspInit>:
  /* USER CODE END TIM9_Init 2 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002728:	b500      	push	{lr}
	if(tim_baseHandle->Instance==TIM1)
 800272a:	4a2c      	ldr	r2, [pc, #176]	; (80027dc <HAL_TIM_Base_MspInit+0xb4>)
 800272c:	6803      	ldr	r3, [r0, #0]
 800272e:	4293      	cmp	r3, r2
{
 8002730:	b085      	sub	sp, #20
	if(tim_baseHandle->Instance==TIM1)
 8002732:	d01a      	beq.n	800276a <HAL_TIM_Base_MspInit+0x42>
		__HAL_RCC_TIM1_CLK_ENABLE();
		/* USER CODE BEGIN TIM1_MspInit 1 */

		/* USER CODE END TIM1_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM3)
 8002734:	4a2a      	ldr	r2, [pc, #168]	; (80027e0 <HAL_TIM_Base_MspInit+0xb8>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d008      	beq.n	800274c <HAL_TIM_Base_MspInit+0x24>
		__HAL_RCC_TIM3_CLK_ENABLE();
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM5)
 800273a:	4a2a      	ldr	r2, [pc, #168]	; (80027e4 <HAL_TIM_Base_MspInit+0xbc>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d023      	beq.n	8002788 <HAL_TIM_Base_MspInit+0x60>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
		/* USER CODE BEGIN TIM5_MspInit 1 */

		/* USER CODE END TIM5_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM9)
 8002740:	4a29      	ldr	r2, [pc, #164]	; (80027e8 <HAL_TIM_Base_MspInit+0xc0>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d037      	beq.n	80027b6 <HAL_TIM_Base_MspInit+0x8e>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
		/* USER CODE BEGIN TIM9_MspInit 1 */

		/* USER CODE END TIM9_MspInit 1 */
	}
}
 8002746:	b005      	add	sp, #20
 8002748:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM3_CLK_ENABLE();
 800274c:	4b27      	ldr	r3, [pc, #156]	; (80027ec <HAL_TIM_Base_MspInit+0xc4>)
 800274e:	2200      	movs	r2, #0
 8002750:	9201      	str	r2, [sp, #4]
 8002752:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002754:	f042 0202 	orr.w	r2, r2, #2
 8002758:	641a      	str	r2, [r3, #64]	; 0x40
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	9301      	str	r3, [sp, #4]
 8002762:	9b01      	ldr	r3, [sp, #4]
}
 8002764:	b005      	add	sp, #20
 8002766:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM1_CLK_ENABLE();
 800276a:	4b20      	ldr	r3, [pc, #128]	; (80027ec <HAL_TIM_Base_MspInit+0xc4>)
 800276c:	2200      	movs	r2, #0
 800276e:	9200      	str	r2, [sp, #0]
 8002770:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002772:	f042 0201 	orr.w	r2, r2, #1
 8002776:	645a      	str	r2, [r3, #68]	; 0x44
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	9b00      	ldr	r3, [sp, #0]
}
 8002782:	b005      	add	sp, #20
 8002784:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM5_CLK_ENABLE();
 8002788:	4b18      	ldr	r3, [pc, #96]	; (80027ec <HAL_TIM_Base_MspInit+0xc4>)
 800278a:	2200      	movs	r2, #0
 800278c:	9202      	str	r2, [sp, #8]
 800278e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002790:	f042 0208 	orr.w	r2, r2, #8
 8002794:	641a      	str	r2, [r3, #64]	; 0x40
 8002796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002798:	f003 0308 	and.w	r3, r3, #8
 800279c:	9302      	str	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 800279e:	2032      	movs	r0, #50	; 0x32
 80027a0:	2201      	movs	r2, #1
 80027a2:	2107      	movs	r1, #7
		__HAL_RCC_TIM5_CLK_ENABLE();
 80027a4:	9b02      	ldr	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 80027a6:	f000 fc49 	bl	800303c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80027aa:	2032      	movs	r0, #50	; 0x32
}
 80027ac:	b005      	add	sp, #20
 80027ae:	f85d eb04 	ldr.w	lr, [sp], #4
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80027b2:	f000 bc8d 	b.w	80030d0 <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM9_CLK_ENABLE();
 80027b6:	4b0d      	ldr	r3, [pc, #52]	; (80027ec <HAL_TIM_Base_MspInit+0xc4>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	9203      	str	r2, [sp, #12]
 80027bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027be:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80027c2:	645a      	str	r2, [r3, #68]	; 0x44
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ca:	9303      	str	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 80027cc:	2018      	movs	r0, #24
 80027ce:	2202      	movs	r2, #2
 80027d0:	2107      	movs	r1, #7
		__HAL_RCC_TIM9_CLK_ENABLE();
 80027d2:	9b03      	ldr	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 80027d4:	f000 fc32 	bl	800303c <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80027d8:	2018      	movs	r0, #24
 80027da:	e7e7      	b.n	80027ac <HAL_TIM_Base_MspInit+0x84>
 80027dc:	40010000 	.word	0x40010000
 80027e0:	40000400 	.word	0x40000400
 80027e4:	40000c00 	.word	0x40000c00
 80027e8:	40014000 	.word	0x40014000
 80027ec:	40023800 	.word	0x40023800

080027f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027f0:	b570      	push	{r4, r5, r6, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if(timHandle->Instance==TIM1)
 80027f2:	6802      	ldr	r2, [r0, #0]
 80027f4:	492d      	ldr	r1, [pc, #180]	; (80028ac <HAL_TIM_MspPostInit+0xbc>)
{
 80027f6:	b08a      	sub	sp, #40	; 0x28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	2300      	movs	r3, #0
	if(timHandle->Instance==TIM1)
 80027fa:	428a      	cmp	r2, r1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002800:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002804:	9308      	str	r3, [sp, #32]
	if(timHandle->Instance==TIM1)
 8002806:	d004      	beq.n	8002812 <HAL_TIM_MspPostInit+0x22>

		/* USER CODE BEGIN TIM1_MspPostInit 1 */

		/* USER CODE END TIM1_MspPostInit 1 */
	}
	else if(timHandle->Instance==TIM3)
 8002808:	4929      	ldr	r1, [pc, #164]	; (80028b0 <HAL_TIM_MspPostInit+0xc0>)
 800280a:	428a      	cmp	r2, r1
 800280c:	d01d      	beq.n	800284a <HAL_TIM_MspPostInit+0x5a>
		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}

}
 800280e:	b00a      	add	sp, #40	; 0x28
 8002810:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002812:	4a28      	ldr	r2, [pc, #160]	; (80028b4 <HAL_TIM_MspPostInit+0xc4>)
 8002814:	9301      	str	r3, [sp, #4]
 8002816:	6b13      	ldr	r3, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002818:	4827      	ldr	r0, [pc, #156]	; (80028b8 <HAL_TIM_MspPostInit+0xc8>)
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800281a:	f043 0301 	orr.w	r3, r3, #1
 800281e:	6313      	str	r3, [r2, #48]	; 0x30
 8002820:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002828:	2301      	movs	r3, #1
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	9a01      	ldr	r2, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800282c:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800282e:	2200      	movs	r2, #0
 8002830:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002832:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002834:	f44f 64c0 	mov.w	r4, #1536	; 0x600
 8002838:	2502      	movs	r5, #2
 800283a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800283e:	e9cd 2306 	strd	r2, r3, [sp, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002842:	f000 ff1b 	bl	800367c <HAL_GPIO_Init>
}
 8002846:	b00a      	add	sp, #40	; 0x28
 8002848:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOC_CLK_ENABLE();
 800284a:	4a1a      	ldr	r2, [pc, #104]	; (80028b4 <HAL_TIM_MspPostInit+0xc4>)
 800284c:	9302      	str	r3, [sp, #8]
 800284e:	6b11      	ldr	r1, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002850:	481a      	ldr	r0, [pc, #104]	; (80028bc <HAL_TIM_MspPostInit+0xcc>)
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8002852:	f041 0104 	orr.w	r1, r1, #4
 8002856:	6311      	str	r1, [r2, #48]	; 0x30
 8002858:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800285a:	f001 0104 	and.w	r1, r1, #4
 800285e:	9102      	str	r1, [sp, #8]
 8002860:	9902      	ldr	r1, [sp, #8]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002862:	9303      	str	r3, [sp, #12]
 8002864:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002866:	f043 0302 	orr.w	r3, r3, #2
 800286a:	6313      	str	r3, [r2, #48]	; 0x30
 800286c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	9303      	str	r3, [sp, #12]
 8002874:	9903      	ldr	r1, [sp, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002876:	2280      	movs	r2, #128	; 0x80
 8002878:	2302      	movs	r3, #2
 800287a:	2400      	movs	r4, #0
 800287c:	2500      	movs	r5, #0
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800287e:	2602      	movs	r6, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002880:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002882:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002886:	e9cd 4506 	strd	r4, r5, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800288a:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800288c:	f000 fef6 	bl	800367c <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002890:	2210      	movs	r2, #16
 8002892:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002894:	480a      	ldr	r0, [pc, #40]	; (80028c0 <HAL_TIM_MspPostInit+0xd0>)
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002896:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002898:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 800289a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800289e:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028a2:	f000 feeb 	bl	800367c <HAL_GPIO_Init>
}
 80028a6:	b00a      	add	sp, #40	; 0x28
 80028a8:	bd70      	pop	{r4, r5, r6, pc}
 80028aa:	bf00      	nop
 80028ac:	40010000 	.word	0x40010000
 80028b0:	40000400 	.word	0x40000400
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40020000 	.word	0x40020000
 80028bc:	40020800 	.word	0x40020800
 80028c0:	40020400 	.word	0x40020400

080028c4 <MX_TIM1_Init>:
{
 80028c4:	b570      	push	{r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028c6:	2400      	movs	r4, #0
{
 80028c8:	b096      	sub	sp, #88	; 0x58
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028ca:	4621      	mov	r1, r4
 80028cc:	2220      	movs	r2, #32
 80028ce:	a80e      	add	r0, sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028d0:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80028d4:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028d8:	e9cd 4407 	strd	r4, r4, [sp, #28]
 80028dc:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80028e0:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e4:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028e6:	9406      	str	r4, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e8:	9401      	str	r4, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028ea:	f008 fa8b 	bl	800ae04 <memset>
  htim1.Instance = TIM1;
 80028ee:	4838      	ldr	r0, [pc, #224]	; (80029d0 <MX_TIM1_Init+0x10c>)
 80028f0:	4938      	ldr	r1, [pc, #224]	; (80029d4 <MX_TIM1_Init+0x110>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f2:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 9;
 80028f4:	2209      	movs	r2, #9
  htim1.Init.Period = 999;
 80028f6:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim1.Init.RepetitionCounter = 0;
 80028fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
  htim1.Init.Prescaler = 9;
 80028fe:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002902:	6184      	str	r4, [r0, #24]
  htim1.Init.Period = 999;
 8002904:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002906:	f003 fe4f 	bl	80065a8 <HAL_TIM_Base_Init>
 800290a:	2800      	cmp	r0, #0
 800290c:	d146      	bne.n	800299c <MX_TIM1_Init+0xd8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800290e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002912:	482f      	ldr	r0, [pc, #188]	; (80029d0 <MX_TIM1_Init+0x10c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002914:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002916:	a902      	add	r1, sp, #8
 8002918:	f004 f950 	bl	8006bbc <HAL_TIM_ConfigClockSource>
 800291c:	2800      	cmp	r0, #0
 800291e:	d153      	bne.n	80029c8 <MX_TIM1_Init+0x104>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002920:	482b      	ldr	r0, [pc, #172]	; (80029d0 <MX_TIM1_Init+0x10c>)
 8002922:	f003 ff75 	bl	8006810 <HAL_TIM_PWM_Init>
 8002926:	2800      	cmp	r0, #0
 8002928:	d14b      	bne.n	80029c2 <MX_TIM1_Init+0xfe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800292a:	2200      	movs	r2, #0
 800292c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800292e:	4828      	ldr	r0, [pc, #160]	; (80029d0 <MX_TIM1_Init+0x10c>)
 8002930:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002932:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002936:	f004 fdd7 	bl	80074e8 <HAL_TIMEx_MasterConfigSynchronization>
 800293a:	2800      	cmp	r0, #0
 800293c:	d13e      	bne.n	80029bc <MX_TIM1_Init+0xf8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800293e:	2060      	movs	r0, #96	; 0x60
 8002940:	2100      	movs	r1, #0
 8002942:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002946:	2000      	movs	r0, #0
 8002948:	2100      	movs	r1, #0
 800294a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800294e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002952:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002954:	481e      	ldr	r0, [pc, #120]	; (80029d0 <MX_TIM1_Init+0x10c>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002956:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002958:	2204      	movs	r2, #4
 800295a:	a906      	add	r1, sp, #24
 800295c:	f004 fc66 	bl	800722c <HAL_TIM_PWM_ConfigChannel>
 8002960:	bb48      	cbnz	r0, 80029b6 <MX_TIM1_Init+0xf2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002962:	481b      	ldr	r0, [pc, #108]	; (80029d0 <MX_TIM1_Init+0x10c>)
 8002964:	a906      	add	r1, sp, #24
 8002966:	2208      	movs	r2, #8
 8002968:	f004 fc60 	bl	800722c <HAL_TIM_PWM_ConfigChannel>
 800296c:	bb00      	cbnz	r0, 80029b0 <MX_TIM1_Init+0xec>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800296e:	2200      	movs	r2, #0
 8002970:	2300      	movs	r3, #0
 8002972:	2400      	movs	r4, #0
 8002974:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002978:	2600      	movs	r6, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800297a:	4815      	ldr	r0, [pc, #84]	; (80029d0 <MX_TIM1_Init+0x10c>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800297c:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800297e:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002980:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8002984:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8002988:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800298c:	f004 fe18 	bl	80075c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002990:	b938      	cbnz	r0, 80029a2 <MX_TIM1_Init+0xde>
  HAL_TIM_MspPostInit(&htim1);
 8002992:	480f      	ldr	r0, [pc, #60]	; (80029d0 <MX_TIM1_Init+0x10c>)
 8002994:	f7ff ff2c 	bl	80027f0 <HAL_TIM_MspPostInit>
}
 8002998:	b016      	add	sp, #88	; 0x58
 800299a:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 800299c:	f7ff fcd4 	bl	8002348 <Error_Handler>
 80029a0:	e7b5      	b.n	800290e <MX_TIM1_Init+0x4a>
    Error_Handler();
 80029a2:	f7ff fcd1 	bl	8002348 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 80029a6:	480a      	ldr	r0, [pc, #40]	; (80029d0 <MX_TIM1_Init+0x10c>)
 80029a8:	f7ff ff22 	bl	80027f0 <HAL_TIM_MspPostInit>
}
 80029ac:	b016      	add	sp, #88	; 0x58
 80029ae:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80029b0:	f7ff fcca 	bl	8002348 <Error_Handler>
 80029b4:	e7db      	b.n	800296e <MX_TIM1_Init+0xaa>
    Error_Handler();
 80029b6:	f7ff fcc7 	bl	8002348 <Error_Handler>
 80029ba:	e7d2      	b.n	8002962 <MX_TIM1_Init+0x9e>
    Error_Handler();
 80029bc:	f7ff fcc4 	bl	8002348 <Error_Handler>
 80029c0:	e7bd      	b.n	800293e <MX_TIM1_Init+0x7a>
    Error_Handler();
 80029c2:	f7ff fcc1 	bl	8002348 <Error_Handler>
 80029c6:	e7b0      	b.n	800292a <MX_TIM1_Init+0x66>
    Error_Handler();
 80029c8:	f7ff fcbe 	bl	8002348 <Error_Handler>
 80029cc:	e7a8      	b.n	8002920 <MX_TIM1_Init+0x5c>
 80029ce:	bf00      	nop
 80029d0:	20009bd8 	.word	0x20009bd8
 80029d4:	40010000 	.word	0x40010000

080029d8 <MX_TIM3_Init>:
{
 80029d8:	b530      	push	{r4, r5, lr}
  htim3.Instance = TIM3;
 80029da:	4830      	ldr	r0, [pc, #192]	; (8002a9c <MX_TIM3_Init+0xc4>)
 80029dc:	4b30      	ldr	r3, [pc, #192]	; (8002aa0 <MX_TIM3_Init+0xc8>)
 80029de:	6003      	str	r3, [r0, #0]
{
 80029e0:	b08f      	sub	sp, #60	; 0x3c
  htim3.Init.Period = 999;
 80029e2:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim3.Init.Prescaler = 9;
 80029e6:	2209      	movs	r2, #9
  htim3.Init.Period = 999;
 80029e8:	60c3      	str	r3, [r0, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029ea:	2300      	movs	r3, #0
 80029ec:	e9cd 3303 	strd	r3, r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029f0:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80029f4:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 80029f8:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  htim3.Init.Prescaler = 9;
 80029fc:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029fe:	6083      	str	r3, [r0, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a00:	9302      	str	r3, [sp, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a02:	9300      	str	r3, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a04:	9306      	str	r3, [sp, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a06:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a08:	6183      	str	r3, [r0, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a0a:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a0c:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a0e:	f003 fdcb 	bl	80065a8 <HAL_TIM_Base_Init>
 8002a12:	bb60      	cbnz	r0, 8002a6e <MX_TIM3_Init+0x96>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a18:	4820      	ldr	r0, [pc, #128]	; (8002a9c <MX_TIM3_Init+0xc4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a1a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a1c:	a902      	add	r1, sp, #8
 8002a1e:	f004 f8cd 	bl	8006bbc <HAL_TIM_ConfigClockSource>
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d136      	bne.n	8002a94 <MX_TIM3_Init+0xbc>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002a26:	481d      	ldr	r0, [pc, #116]	; (8002a9c <MX_TIM3_Init+0xc4>)
 8002a28:	f003 fef2 	bl	8006810 <HAL_TIM_PWM_Init>
 8002a2c:	bb78      	cbnz	r0, 8002a8e <MX_TIM3_Init+0xb6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a32:	481a      	ldr	r0, [pc, #104]	; (8002a9c <MX_TIM3_Init+0xc4>)
 8002a34:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a36:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a3a:	f004 fd55 	bl	80074e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002a3e:	bb18      	cbnz	r0, 8002a88 <MX_TIM3_Init+0xb0>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a40:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a42:	2460      	movs	r4, #96	; 0x60
 8002a44:	2500      	movs	r5, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a46:	4815      	ldr	r0, [pc, #84]	; (8002a9c <MX_TIM3_Init+0xc4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a48:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a4a:	a906      	add	r1, sp, #24
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a4c:	e9cd 4506 	strd	r4, r5, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a50:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a52:	f004 fbeb 	bl	800722c <HAL_TIM_PWM_ConfigChannel>
 8002a56:	b9a0      	cbnz	r0, 8002a82 <MX_TIM3_Init+0xaa>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a58:	4810      	ldr	r0, [pc, #64]	; (8002a9c <MX_TIM3_Init+0xc4>)
 8002a5a:	a906      	add	r1, sp, #24
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	f004 fbe5 	bl	800722c <HAL_TIM_PWM_ConfigChannel>
 8002a62:	b938      	cbnz	r0, 8002a74 <MX_TIM3_Init+0x9c>
  HAL_TIM_MspPostInit(&htim3);
 8002a64:	480d      	ldr	r0, [pc, #52]	; (8002a9c <MX_TIM3_Init+0xc4>)
 8002a66:	f7ff fec3 	bl	80027f0 <HAL_TIM_MspPostInit>
}
 8002a6a:	b00f      	add	sp, #60	; 0x3c
 8002a6c:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002a6e:	f7ff fc6b 	bl	8002348 <Error_Handler>
 8002a72:	e7cf      	b.n	8002a14 <MX_TIM3_Init+0x3c>
    Error_Handler();
 8002a74:	f7ff fc68 	bl	8002348 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002a78:	4808      	ldr	r0, [pc, #32]	; (8002a9c <MX_TIM3_Init+0xc4>)
 8002a7a:	f7ff feb9 	bl	80027f0 <HAL_TIM_MspPostInit>
}
 8002a7e:	b00f      	add	sp, #60	; 0x3c
 8002a80:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002a82:	f7ff fc61 	bl	8002348 <Error_Handler>
 8002a86:	e7e7      	b.n	8002a58 <MX_TIM3_Init+0x80>
    Error_Handler();
 8002a88:	f7ff fc5e 	bl	8002348 <Error_Handler>
 8002a8c:	e7d8      	b.n	8002a40 <MX_TIM3_Init+0x68>
    Error_Handler();
 8002a8e:	f7ff fc5b 	bl	8002348 <Error_Handler>
 8002a92:	e7cc      	b.n	8002a2e <MX_TIM3_Init+0x56>
    Error_Handler();
 8002a94:	f7ff fc58 	bl	8002348 <Error_Handler>
 8002a98:	e7c5      	b.n	8002a26 <MX_TIM3_Init+0x4e>
 8002a9a:	bf00      	nop
 8002a9c:	20009b90 	.word	0x20009b90
 8002aa0:	40000400 	.word	0x40000400

08002aa4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack    		 /* set stack pointer */
 8002aa4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002adc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002aa8:	480d      	ldr	r0, [pc, #52]	; (8002ae0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002aaa:	490e      	ldr	r1, [pc, #56]	; (8002ae4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002aac:	4a0e      	ldr	r2, [pc, #56]	; (8002ae8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ab0:	e002      	b.n	8002ab8 <LoopCopyDataInit>

08002ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ab6:	3304      	adds	r3, #4

08002ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002abc:	d3f9      	bcc.n	8002ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002abe:	4a0b      	ldr	r2, [pc, #44]	; (8002aec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ac0:	4c0b      	ldr	r4, [pc, #44]	; (8002af0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ac4:	e001      	b.n	8002aca <LoopFillZerobss>

08002ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ac8:	3204      	adds	r2, #4

08002aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002acc:	d3fb      	bcc.n	8002ac6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ace:	f7ff fe21 	bl	8002714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ad2:	f008 f965 	bl	800ada0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ad6:	f7ff fc07 	bl	80022e8 <main>
  bx  lr    
 8002ada:	4770      	bx	lr
   ldr   sp, =_estack    		 /* set stack pointer */
 8002adc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ae4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8002ae8:	0800c650 	.word	0x0800c650
  ldr r2, =_sbss
 8002aec:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8002af0:	20009cec 	.word	0x20009cec

08002af4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002af4:	e7fe      	b.n	8002af4 <ADC_IRQHandler>
	...

08002af8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002af8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002afa:	4b0b      	ldr	r3, [pc, #44]	; (8002b28 <HAL_Init+0x30>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b02:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b0a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b12:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b14:	2003      	movs	r0, #3
 8002b16:	f000 fa73 	bl	8003000 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	f7ff fc40 	bl	80023a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b20:	f7ff fc1e 	bl	8002360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002b24:	2000      	movs	r0, #0
 8002b26:	bd08      	pop	{r3, pc}
 8002b28:	40023c00 	.word	0x40023c00

08002b2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002b2c:	4a03      	ldr	r2, [pc, #12]	; (8002b3c <HAL_IncTick+0x10>)
 8002b2e:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <HAL_IncTick+0x14>)
 8002b30:	6811      	ldr	r1, [r2, #0]
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	440b      	add	r3, r1
 8002b36:	6013      	str	r3, [r2, #0]
}
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	20009c68 	.word	0x20009c68
 8002b40:	20000034 	.word	0x20000034

08002b44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002b44:	4b01      	ldr	r3, [pc, #4]	; (8002b4c <HAL_GetTick+0x8>)
 8002b46:	6818      	ldr	r0, [r3, #0]
}
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	20009c68 	.word	0x20009c68

08002b50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b50:	b538      	push	{r3, r4, r5, lr}
 8002b52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002b54:	f7ff fff6 	bl	8002b44 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b58:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002b5a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002b5c:	d002      	beq.n	8002b64 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b5e:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <HAL_Delay+0x20>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b64:	f7ff ffee 	bl	8002b44 <HAL_GetTick>
 8002b68:	1b43      	subs	r3, r0, r5
 8002b6a:	42a3      	cmp	r3, r4
 8002b6c:	d3fa      	bcc.n	8002b64 <HAL_Delay+0x14>
  {
  }
}
 8002b6e:	bd38      	pop	{r3, r4, r5, pc}
 8002b70:	20000034 	.word	0x20000034

08002b74 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b74:	2800      	cmp	r0, #0
 8002b76:	f000 8140 	beq.w	8002dfa <HAL_ADC_Init+0x286>
{
 8002b7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b7c:	6802      	ldr	r2, [r0, #0]
 8002b7e:	4ba7      	ldr	r3, [pc, #668]	; (8002e1c <HAL_ADC_Init+0x2a8>)
 8002b80:	429a      	cmp	r2, r3
 8002b82:	4604      	mov	r4, r0
 8002b84:	d004      	beq.n	8002b90 <HAL_ADC_Init+0x1c>
 8002b86:	48a6      	ldr	r0, [pc, #664]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002b88:	f240 1143 	movw	r1, #323	; 0x143
 8002b8c:	f7ff fbde 	bl	800234c <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002b90:	6863      	ldr	r3, [r4, #4]
 8002b92:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8002b96:	d004      	beq.n	8002ba2 <HAL_ADC_Init+0x2e>
 8002b98:	48a1      	ldr	r0, [pc, #644]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002b9a:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8002b9e:	f7ff fbd5 	bl	800234c <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8002ba2:	68a3      	ldr	r3, [r4, #8]
 8002ba4:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8002ba8:	d004      	beq.n	8002bb4 <HAL_ADC_Init+0x40>
 8002baa:	489d      	ldr	r0, [pc, #628]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002bac:	f240 1145 	movw	r1, #325	; 0x145
 8002bb0:	f7ff fbcc 	bl	800234c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002bb4:	6923      	ldr	r3, [r4, #16]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d879      	bhi.n	8002cae <HAL_ADC_Init+0x13a>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002bba:	7e23      	ldrb	r3, [r4, #24]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d86a      	bhi.n	8002c96 <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002bc0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002bc2:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 8002bc6:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8002bca:	d014      	beq.n	8002bf6 <HAL_ADC_Init+0x82>
 8002bcc:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8002bd0:	d011      	beq.n	8002bf6 <HAL_ADC_Init+0x82>
 8002bd2:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 8002bd6:	d00e      	beq.n	8002bf6 <HAL_ADC_Init+0x82>
 8002bd8:	f1b1 6f40 	cmp.w	r1, #201326592	; 0xc000000
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_ADC_Init+0x82>
 8002bde:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002be2:	d008      	beq.n	8002bf6 <HAL_ADC_Init+0x82>
 8002be4:	f103 4371 	add.w	r3, r3, #4043309056	; 0xf1000000
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d904      	bls.n	8002bf6 <HAL_ADC_Init+0x82>
 8002bec:	488c      	ldr	r0, [pc, #560]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002bee:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8002bf2:	f7ff fbab 	bl	800234c <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002bf6:	68e3      	ldr	r3, [r4, #12]
 8002bf8:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8002bfc:	d122      	bne.n	8002c44 <HAL_ADC_Init+0xd0>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002bfe:	69e3      	ldr	r3, [r4, #28]
 8002c00:	3b01      	subs	r3, #1
 8002c02:	2b0f      	cmp	r3, #15
 8002c04:	d827      	bhi.n	8002c56 <HAL_ADC_Init+0xe2>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002c06:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d82c      	bhi.n	8002c68 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002c0e:	6963      	ldr	r3, [r4, #20]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d831      	bhi.n	8002c78 <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002c14:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d836      	bhi.n	8002c8a <HAL_ADC_Init+0x116>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c1c:	4b81      	ldr	r3, [pc, #516]	; (8002e24 <HAL_ADC_Init+0x2b0>)
 8002c1e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d004      	beq.n	8002c2e <HAL_ADC_Init+0xba>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002c24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002c26:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8002c2a:	f040 80d7 	bne.w	8002ddc <HAL_ADC_Init+0x268>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c2e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	d045      	beq.n	8002cc0 <HAL_ADC_Init+0x14c>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c36:	06db      	lsls	r3, r3, #27
 8002c38:	d54b      	bpl.n	8002cd2 <HAL_ADC_Init+0x15e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8002c40:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8002c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002c44:	4876      	ldr	r0, [pc, #472]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002c46:	f240 1149 	movw	r1, #329	; 0x149
 8002c4a:	f7ff fb7f 	bl	800234c <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002c4e:	69e3      	ldr	r3, [r4, #28]
 8002c50:	3b01      	subs	r3, #1
 8002c52:	2b0f      	cmp	r3, #15
 8002c54:	d9d7      	bls.n	8002c06 <HAL_ADC_Init+0x92>
 8002c56:	4872      	ldr	r0, [pc, #456]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002c58:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8002c5c:	f7ff fb76 	bl	800234c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002c60:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d9d2      	bls.n	8002c0e <HAL_ADC_Init+0x9a>
 8002c68:	486d      	ldr	r0, [pc, #436]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002c6a:	f240 114b 	movw	r1, #331	; 0x14b
 8002c6e:	f7ff fb6d 	bl	800234c <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002c72:	6963      	ldr	r3, [r4, #20]
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d9cd      	bls.n	8002c14 <HAL_ADC_Init+0xa0>
 8002c78:	4869      	ldr	r0, [pc, #420]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002c7a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8002c7e:	f7ff fb65 	bl	800234c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002c82:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d9c8      	bls.n	8002c1c <HAL_ADC_Init+0xa8>
 8002c8a:	4865      	ldr	r0, [pc, #404]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002c8c:	f240 114d 	movw	r1, #333	; 0x14d
 8002c90:	f7ff fb5c 	bl	800234c <assert_failed>
 8002c94:	e7c2      	b.n	8002c1c <HAL_ADC_Init+0xa8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002c96:	f240 1147 	movw	r1, #327	; 0x147
 8002c9a:	4861      	ldr	r0, [pc, #388]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002c9c:	f7ff fb56 	bl	800234c <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002ca0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002ca2:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 8002ca6:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8002caa:	d0a4      	beq.n	8002bf6 <HAL_ADC_Init+0x82>
 8002cac:	e78e      	b.n	8002bcc <HAL_ADC_Init+0x58>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002cae:	485c      	ldr	r0, [pc, #368]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002cb0:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8002cb4:	f7ff fb4a 	bl	800234c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002cb8:	7e23      	ldrb	r3, [r4, #24]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d980      	bls.n	8002bc0 <HAL_ADC_Init+0x4c>
 8002cbe:	e7ea      	b.n	8002c96 <HAL_ADC_Init+0x122>
    HAL_ADC_MspInit(hadc);
 8002cc0:	4620      	mov	r0, r4
 8002cc2:	f7fe fa2f 	bl	8001124 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002cc6:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8002cca:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cce:	06db      	lsls	r3, r3, #27
 8002cd0:	d4b3      	bmi.n	8002c3a <HAL_ADC_Init+0xc6>
    ADC_STATE_CLR_SET(hadc->State,
 8002cd2:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002cd4:	4954      	ldr	r1, [pc, #336]	; (8002e28 <HAL_ADC_Init+0x2b4>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002cd6:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cd8:	4d52      	ldr	r5, [pc, #328]	; (8002e24 <HAL_ADC_Init+0x2b0>)
    ADC_STATE_CLR_SET(hadc->State,
 8002cda:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8002cde:	f022 0202 	bic.w	r2, r2, #2
 8002ce2:	f042 0202 	orr.w	r2, r2, #2
 8002ce6:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ce8:	684a      	ldr	r2, [r1, #4]
 8002cea:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002cee:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002cf0:	684a      	ldr	r2, [r1, #4]
 8002cf2:	6860      	ldr	r0, [r4, #4]
 8002cf4:	4302      	orrs	r2, r0
 8002cf6:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002cf8:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002cfa:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002cfc:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cfe:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d00:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8002d04:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d06:	685a      	ldr	r2, [r3, #4]
 8002d08:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002d0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d0e:	6858      	ldr	r0, [r3, #4]
 8002d10:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8002d14:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d16:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d18:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d1a:	4339      	orrs	r1, r7
 8002d1c:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d1e:	6899      	ldr	r1, [r3, #8]
 8002d20:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8002d24:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d26:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d28:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d2a:	ea42 0206 	orr.w	r2, r2, r6
 8002d2e:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d30:	d05a      	beq.n	8002de8 <HAL_ADC_Init+0x274>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d32:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d34:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d36:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8002d3a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	4310      	orrs	r0, r2
 8002d40:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d42:	6899      	ldr	r1, [r3, #8]
 8002d44:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8002d48:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	432a      	orrs	r2, r5
 8002d4e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	f022 0202 	bic.w	r2, r2, #2
 8002d56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	7e21      	ldrb	r1, [r4, #24]
 8002d5c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002d60:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d62:	f894 2020 	ldrb.w	r2, [r4, #32]
 8002d66:	2a00      	cmp	r2, #0
 8002d68:	d049      	beq.n	8002dfe <HAL_ADC_Init+0x28a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002d6a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002d6c:	3a01      	subs	r2, #1
 8002d6e:	2a07      	cmp	r2, #7
 8002d70:	d84a      	bhi.n	8002e08 <HAL_ADC_Init+0x294>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d72:	6859      	ldr	r1, [r3, #4]
 8002d74:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8002d78:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d7a:	6859      	ldr	r1, [r3, #4]
 8002d7c:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8002d80:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 8002d88:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d8c:	69e0      	ldr	r0, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002d8e:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d90:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d94:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d96:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d98:	3801      	subs	r0, #1
 8002d9a:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
 8002d9e:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002da0:	6899      	ldr	r1, [r3, #8]
 8002da2:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8002da6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8002dae:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8002db2:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002db4:	6899      	ldr	r1, [r3, #8]
 8002db6:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002dba:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002dbc:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002dbe:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002dc0:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 8002dc4:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002dc6:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002dc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002dca:	f023 0303 	bic.w	r3, r3, #3
 8002dce:	f043 0301 	orr.w	r3, r3, #1
 8002dd2:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002ddc:	4810      	ldr	r0, [pc, #64]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002dde:	f240 1151 	movw	r1, #337	; 0x151
 8002de2:	f7ff fab3 	bl	800234c <assert_failed>
 8002de6:	e722      	b.n	8002c2e <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002dee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	e7aa      	b.n	8002d50 <HAL_ADC_Init+0x1dc>
    return HAL_ERROR;
 8002dfa:	2001      	movs	r0, #1
}
 8002dfc:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	e7c0      	b.n	8002d8a <HAL_ADC_Init+0x216>
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002e08:	4805      	ldr	r0, [pc, #20]	; (8002e20 <HAL_ADC_Init+0x2ac>)
 8002e0a:	f240 71a6 	movw	r1, #1958	; 0x7a6
 8002e0e:	f7ff fa9d 	bl	800234c <assert_failed>
 8002e12:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e14:	6823      	ldr	r3, [r4, #0]
 8002e16:	3a01      	subs	r2, #1
 8002e18:	e7ab      	b.n	8002d72 <HAL_ADC_Init+0x1fe>
 8002e1a:	bf00      	nop
 8002e1c:	40012000 	.word	0x40012000
 8002e20:	0800c168 	.word	0x0800c168
 8002e24:	0f000001 	.word	0x0f000001
 8002e28:	40012300 	.word	0x40012300

08002e2c <HAL_ADC_ConfigChannel>:
{
 8002e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002e2e:	680b      	ldr	r3, [r1, #0]
{
 8002e30:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8002e32:	2200      	movs	r2, #0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002e34:	2b12      	cmp	r3, #18
{
 8002e36:	460e      	mov	r6, r1
 8002e38:	4604      	mov	r4, r0
  __IO uint32_t counter = 0U;
 8002e3a:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002e3c:	d903      	bls.n	8002e46 <HAL_ADC_ConfigChannel+0x1a>
 8002e3e:	4a6a      	ldr	r2, [pc, #424]	; (8002fe8 <HAL_ADC_ConfigChannel+0x1bc>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	f040 8087 	bne.w	8002f54 <HAL_ADC_ConfigChannel+0x128>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002e46:	6873      	ldr	r3, [r6, #4]
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	2b0f      	cmp	r3, #15
 8002e4c:	f200 808c 	bhi.w	8002f68 <HAL_ADC_ConfigChannel+0x13c>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002e50:	68b3      	ldr	r3, [r6, #8]
 8002e52:	2b07      	cmp	r3, #7
 8002e54:	f200 8091 	bhi.w	8002f7a <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8002e58:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	f000 8096 	beq.w	8002f8e <HAL_ADC_ConfigChannel+0x162>
 8002e62:	2301      	movs	r3, #1
 8002e64:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e68:	6835      	ldr	r5, [r6, #0]
 8002e6a:	2d09      	cmp	r5, #9
 8002e6c:	d827      	bhi.n	8002ebe <HAL_ADC_ConfigChannel+0x92>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e6e:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e70:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e72:	6902      	ldr	r2, [r0, #16]
 8002e74:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8002e78:	2107      	movs	r1, #7
 8002e7a:	40b9      	lsls	r1, r7
 8002e7c:	ea22 0201 	bic.w	r2, r2, r1
 8002e80:	6102      	str	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e82:	6902      	ldr	r2, [r0, #16]
 8002e84:	40bb      	lsls	r3, r7
 8002e86:	4313      	orrs	r3, r2
 8002e88:	6103      	str	r3, [r0, #16]
  if (sConfig->Rank < 7U)
 8002e8a:	6873      	ldr	r3, [r6, #4]
 8002e8c:	2b06      	cmp	r3, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e8e:	462f      	mov	r7, r5
  if (sConfig->Rank < 7U)
 8002e90:	d82a      	bhi.n	8002ee8 <HAL_ADC_ConfigChannel+0xbc>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002e96:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002e98:	3b05      	subs	r3, #5
 8002e9a:	211f      	movs	r1, #31
 8002e9c:	4099      	lsls	r1, r3
 8002e9e:	ea22 0201 	bic.w	r2, r2, r1
 8002ea2:	6342      	str	r2, [r0, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ea4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002ea6:	fa07 f303 	lsl.w	r3, r7, r3
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	6343      	str	r3, [r0, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002eae:	4b4f      	ldr	r3, [pc, #316]	; (8002fec <HAL_ADC_ConfigChannel+0x1c0>)
 8002eb0:	4298      	cmp	r0, r3
 8002eb2:	d02d      	beq.n	8002f10 <HAL_ADC_ConfigChannel+0xe4>
  __HAL_UNLOCK(hadc);
 8002eb4:	2000      	movs	r0, #0
 8002eb6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002eba:	b003      	add	sp, #12
 8002ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ebe:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ec0:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ec2:	68c1      	ldr	r1, [r0, #12]
 8002ec4:	b2af      	uxth	r7, r5
 8002ec6:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8002eca:	3a1e      	subs	r2, #30
 8002ecc:	f04f 0c07 	mov.w	ip, #7
 8002ed0:	fa0c fc02 	lsl.w	ip, ip, r2
 8002ed4:	ea21 010c 	bic.w	r1, r1, ip
 8002ed8:	60c1      	str	r1, [r0, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002eda:	68c1      	ldr	r1, [r0, #12]
 8002edc:	4093      	lsls	r3, r2
 8002ede:	430b      	orrs	r3, r1
 8002ee0:	60c3      	str	r3, [r0, #12]
  if (sConfig->Rank < 7U)
 8002ee2:	6873      	ldr	r3, [r6, #4]
 8002ee4:	2b06      	cmp	r3, #6
 8002ee6:	d9d4      	bls.n	8002e92 <HAL_ADC_ConfigChannel+0x66>
  else if (sConfig->Rank < 13U)
 8002ee8:	2b0c      	cmp	r3, #12
 8002eea:	d853      	bhi.n	8002f94 <HAL_ADC_ConfigChannel+0x168>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002eec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002ef0:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8002ef4:	221f      	movs	r2, #31
 8002ef6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002ef8:	408a      	lsls	r2, r1
 8002efa:	ea23 0302 	bic.w	r3, r3, r2
 8002efe:	6303      	str	r3, [r0, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f00:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002f02:	fa07 f101 	lsl.w	r1, r7, r1
 8002f06:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f08:	4b38      	ldr	r3, [pc, #224]	; (8002fec <HAL_ADC_ConfigChannel+0x1c0>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f0a:	6301      	str	r1, [r0, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f0c:	4298      	cmp	r0, r3
 8002f0e:	d1d1      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x88>
 8002f10:	2d12      	cmp	r5, #18
 8002f12:	d04e      	beq.n	8002fb2 <HAL_ADC_ConfigChannel+0x186>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f14:	4b34      	ldr	r3, [pc, #208]	; (8002fe8 <HAL_ADC_ConfigChannel+0x1bc>)
 8002f16:	429d      	cmp	r5, r3
 8002f18:	d158      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x1a0>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f1a:	4a35      	ldr	r2, [pc, #212]	; (8002ff0 <HAL_ADC_ConfigChannel+0x1c4>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f1c:	4b35      	ldr	r3, [pc, #212]	; (8002ff4 <HAL_ADC_ConfigChannel+0x1c8>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f1e:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f20:	4835      	ldr	r0, [pc, #212]	; (8002ff8 <HAL_ADC_ConfigChannel+0x1cc>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f22:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 8002f26:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f28:	6851      	ldr	r1, [r2, #4]
 8002f2a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002f2e:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	fba0 2303 	umull	r2, r3, r0, r3
 8002f36:	0c9b      	lsrs	r3, r3, #18
 8002f38:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002f40:	9b01      	ldr	r3, [sp, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0b6      	beq.n	8002eb4 <HAL_ADC_ConfigChannel+0x88>
        counter--;
 8002f46:	9b01      	ldr	r3, [sp, #4]
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002f4c:	9b01      	ldr	r3, [sp, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f9      	bne.n	8002f46 <HAL_ADC_ConfigChannel+0x11a>
 8002f52:	e7af      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x88>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002f54:	4829      	ldr	r0, [pc, #164]	; (8002ffc <HAL_ADC_ConfigChannel+0x1d0>)
 8002f56:	f240 6189 	movw	r1, #1673	; 0x689
 8002f5a:	f7ff f9f7 	bl	800234c <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002f5e:	6873      	ldr	r3, [r6, #4]
 8002f60:	3b01      	subs	r3, #1
 8002f62:	2b0f      	cmp	r3, #15
 8002f64:	f67f af74 	bls.w	8002e50 <HAL_ADC_ConfigChannel+0x24>
 8002f68:	4824      	ldr	r0, [pc, #144]	; (8002ffc <HAL_ADC_ConfigChannel+0x1d0>)
 8002f6a:	f240 618a 	movw	r1, #1674	; 0x68a
 8002f6e:	f7ff f9ed 	bl	800234c <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002f72:	68b3      	ldr	r3, [r6, #8]
 8002f74:	2b07      	cmp	r3, #7
 8002f76:	f67f af6f 	bls.w	8002e58 <HAL_ADC_ConfigChannel+0x2c>
 8002f7a:	4820      	ldr	r0, [pc, #128]	; (8002ffc <HAL_ADC_ConfigChannel+0x1d0>)
 8002f7c:	f240 618b 	movw	r1, #1675	; 0x68b
 8002f80:	f7ff f9e4 	bl	800234c <assert_failed>
  __HAL_LOCK(hadc);
 8002f84:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	f47f af6a 	bne.w	8002e62 <HAL_ADC_ConfigChannel+0x36>
 8002f8e:	2002      	movs	r0, #2
}
 8002f90:	b003      	add	sp, #12
 8002f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f94:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8002f98:	3a41      	subs	r2, #65	; 0x41
 8002f9a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002f9c:	211f      	movs	r1, #31
 8002f9e:	4091      	lsls	r1, r2
 8002fa0:	ea23 0301 	bic.w	r3, r3, r1
 8002fa4:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002fa6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002fa8:	fa07 f102 	lsl.w	r1, r7, r2
 8002fac:	4319      	orrs	r1, r3
 8002fae:	62c1      	str	r1, [r0, #44]	; 0x2c
 8002fb0:	e77d      	b.n	8002eae <HAL_ADC_ConfigChannel+0x82>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002fb2:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8002fb6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002fba:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fbe:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8002fc2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002fc6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fca:	e773      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x88>
 8002fcc:	2d11      	cmp	r5, #17
 8002fce:	f47f af71 	bne.w	8002eb4 <HAL_ADC_ConfigChannel+0x88>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002fd2:	4b07      	ldr	r3, [pc, #28]	; (8002ff0 <HAL_ADC_ConfigChannel+0x1c4>)
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8002fda:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002fe2:	605a      	str	r2, [r3, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002fe4:	e766      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x88>
 8002fe6:	bf00      	nop
 8002fe8:	10000012 	.word	0x10000012
 8002fec:	40012000 	.word	0x40012000
 8002ff0:	40012300 	.word	0x40012300
 8002ff4:	20000030 	.word	0x20000030
 8002ff8:	431bde83 	.word	0x431bde83
 8002ffc:	0800c168 	.word	0x0800c168

08003000 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003000:	1ec3      	subs	r3, r0, #3
 8003002:	2b04      	cmp	r3, #4
{
 8003004:	b510      	push	{r4, lr}
 8003006:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003008:	d80e      	bhi.n	8003028 <HAL_NVIC_SetPriorityGrouping+0x28>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800300a:	490a      	ldr	r1, [pc, #40]	; (8003034 <HAL_NVIC_SetPriorityGrouping+0x34>)
 800300c:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800300e:	0223      	lsls	r3, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003010:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003014:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003018:	4014      	ands	r4, r2
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800301a:	4323      	orrs	r3, r4
  reg_value  =  (reg_value                                   |
 800301c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003024:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003026:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003028:	4803      	ldr	r0, [pc, #12]	; (8003038 <HAL_NVIC_SetPriorityGrouping+0x38>)
 800302a:	2192      	movs	r1, #146	; 0x92
 800302c:	f7ff f98e 	bl	800234c <assert_failed>
 8003030:	e7eb      	b.n	800300a <HAL_NVIC_SetPriorityGrouping+0xa>
 8003032:	bf00      	nop
 8003034:	e000ed00 	.word	0xe000ed00
 8003038:	0800c1a0 	.word	0x0800c1a0

0800303c <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800303c:	2a0f      	cmp	r2, #15
{ 
 800303e:	b570      	push	{r4, r5, r6, lr}
 8003040:	4616      	mov	r6, r2
 8003042:	4605      	mov	r5, r0
 8003044:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003046:	d837      	bhi.n	80030b8 <HAL_NVIC_SetPriority+0x7c>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003048:	2c0f      	cmp	r4, #15
 800304a:	d830      	bhi.n	80030ae <HAL_NVIC_SetPriority+0x72>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800304c:	4b1d      	ldr	r3, [pc, #116]	; (80030c4 <HAL_NVIC_SetPriority+0x88>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003054:	f1c3 0007 	rsb	r0, r3, #7
 8003058:	2804      	cmp	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305a:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800305e:	bf28      	it	cs
 8003060:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003062:	2a06      	cmp	r2, #6
 8003064:	d918      	bls.n	8003098 <HAL_NVIC_SetPriority+0x5c>
 8003066:	3b03      	subs	r3, #3
 8003068:	f04f 32ff 	mov.w	r2, #4294967295
 800306c:	409a      	lsls	r2, r3
 800306e:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003072:	f04f 31ff 	mov.w	r1, #4294967295
 8003076:	4081      	lsls	r1, r0
 8003078:	ea24 0401 	bic.w	r4, r4, r1
 800307c:	409c      	lsls	r4, r3
  if ((int32_t)(IRQn) >= 0)
 800307e:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003080:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 8003084:	db0b      	blt.n	800309e <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003086:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 800308a:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 800308e:	0124      	lsls	r4, r4, #4
 8003090:	b2e4      	uxtb	r4, r4
 8003092:	f885 4300 	strb.w	r4, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003096:	bd70      	pop	{r4, r5, r6, pc}
 8003098:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800309a:	4633      	mov	r3, r6
 800309c:	e7e9      	b.n	8003072 <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800309e:	4b0a      	ldr	r3, [pc, #40]	; (80030c8 <HAL_NVIC_SetPriority+0x8c>)
 80030a0:	f005 050f 	and.w	r5, r5, #15
 80030a4:	0124      	lsls	r4, r4, #4
 80030a6:	442b      	add	r3, r5
 80030a8:	b2e4      	uxtb	r4, r4
 80030aa:	761c      	strb	r4, [r3, #24]
 80030ac:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80030ae:	4807      	ldr	r0, [pc, #28]	; (80030cc <HAL_NVIC_SetPriority+0x90>)
 80030b0:	21ab      	movs	r1, #171	; 0xab
 80030b2:	f7ff f94b 	bl	800234c <assert_failed>
 80030b6:	e7c9      	b.n	800304c <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80030b8:	4804      	ldr	r0, [pc, #16]	; (80030cc <HAL_NVIC_SetPriority+0x90>)
 80030ba:	21aa      	movs	r1, #170	; 0xaa
 80030bc:	f7ff f946 	bl	800234c <assert_failed>
 80030c0:	e7c2      	b.n	8003048 <HAL_NVIC_SetPriority+0xc>
 80030c2:	bf00      	nop
 80030c4:	e000ed00 	.word	0xe000ed00
 80030c8:	e000ecfc 	.word	0xe000ecfc
 80030cc:	0800c1a0 	.word	0x0800c1a0

080030d0 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80030d0:	2800      	cmp	r0, #0
 80030d2:	db08      	blt.n	80030e6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030d4:	f000 011f 	and.w	r1, r0, #31
 80030d8:	4a05      	ldr	r2, [pc, #20]	; (80030f0 <HAL_NVIC_EnableIRQ+0x20>)
 80030da:	0940      	lsrs	r0, r0, #5
 80030dc:	2301      	movs	r3, #1
 80030de:	408b      	lsls	r3, r1
 80030e0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80030e4:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80030e6:	4803      	ldr	r0, [pc, #12]	; (80030f4 <HAL_NVIC_EnableIRQ+0x24>)
 80030e8:	21be      	movs	r1, #190	; 0xbe
 80030ea:	f7ff b92f 	b.w	800234c <assert_failed>
 80030ee:	bf00      	nop
 80030f0:	e000e100 	.word	0xe000e100
 80030f4:	0800c1a0 	.word	0x0800c1a0

080030f8 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80030f8:	2800      	cmp	r0, #0
 80030fa:	db0e      	blt.n	800311a <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030fc:	0943      	lsrs	r3, r0, #5
 80030fe:	4909      	ldr	r1, [pc, #36]	; (8003124 <HAL_NVIC_DisableIRQ+0x2c>)
 8003100:	3320      	adds	r3, #32
 8003102:	2201      	movs	r2, #1
 8003104:	f000 001f 	and.w	r0, r0, #31
 8003108:	fa02 f000 	lsl.w	r0, r2, r0
 800310c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003110:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003114:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003118:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800311a:	4803      	ldr	r0, [pc, #12]	; (8003128 <HAL_NVIC_DisableIRQ+0x30>)
 800311c:	21ce      	movs	r1, #206	; 0xce
 800311e:	f7ff b915 	b.w	800234c <assert_failed>
 8003122:	bf00      	nop
 8003124:	e000e100 	.word	0xe000e100
 8003128:	0800c1a0 	.word	0x0800c1a0

0800312c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800312c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800312e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8003130:	f7ff fd08 	bl	8002b44 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003134:	2c00      	cmp	r4, #0
 8003136:	f000 8114 	beq.w	8003362 <HAL_DMA_Init+0x236>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	4aa8      	ldr	r2, [pc, #672]	; (80033e0 <HAL_DMA_Init+0x2b4>)
 800313e:	4293      	cmp	r3, r2
 8003140:	4605      	mov	r5, r0
 8003142:	d031      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003144:	3218      	adds	r2, #24
 8003146:	4293      	cmp	r3, r2
 8003148:	d02e      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 800314a:	3218      	adds	r2, #24
 800314c:	4293      	cmp	r3, r2
 800314e:	d02b      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003150:	3218      	adds	r2, #24
 8003152:	4293      	cmp	r3, r2
 8003154:	d028      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003156:	3218      	adds	r2, #24
 8003158:	4293      	cmp	r3, r2
 800315a:	d025      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 800315c:	3218      	adds	r2, #24
 800315e:	4293      	cmp	r3, r2
 8003160:	d022      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003162:	3218      	adds	r2, #24
 8003164:	4293      	cmp	r3, r2
 8003166:	d01f      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003168:	3218      	adds	r2, #24
 800316a:	4293      	cmp	r3, r2
 800316c:	d01c      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 800316e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8003172:	4293      	cmp	r3, r2
 8003174:	d018      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003176:	3218      	adds	r2, #24
 8003178:	4293      	cmp	r3, r2
 800317a:	d015      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 800317c:	3218      	adds	r2, #24
 800317e:	4293      	cmp	r3, r2
 8003180:	d012      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003182:	3218      	adds	r2, #24
 8003184:	4293      	cmp	r3, r2
 8003186:	d00f      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003188:	3218      	adds	r2, #24
 800318a:	4293      	cmp	r3, r2
 800318c:	d00c      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 800318e:	3218      	adds	r2, #24
 8003190:	4293      	cmp	r3, r2
 8003192:	d009      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 8003194:	3218      	adds	r2, #24
 8003196:	4293      	cmp	r3, r2
 8003198:	d006      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 800319a:	3218      	adds	r2, #24
 800319c:	4293      	cmp	r3, r2
 800319e:	d003      	beq.n	80031a8 <HAL_DMA_Init+0x7c>
 80031a0:	4890      	ldr	r0, [pc, #576]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 80031a2:	21b8      	movs	r1, #184	; 0xb8
 80031a4:	f7ff f8d2 	bl	800234c <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80031a8:	6863      	ldr	r3, [r4, #4]
 80031aa:	f033 63c0 	bics.w	r3, r3, #100663296	; 0x6000000
 80031ae:	d006      	beq.n	80031be <HAL_DMA_Init+0x92>
 80031b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031b4:	d003      	beq.n	80031be <HAL_DMA_Init+0x92>
 80031b6:	488b      	ldr	r0, [pc, #556]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 80031b8:	21b9      	movs	r1, #185	; 0xb9
 80031ba:	f7ff f8c7 	bl	800234c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80031be:	68a3      	ldr	r3, [r4, #8]
 80031c0:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 80031c4:	f040 8098 	bne.w	80032f8 <HAL_DMA_Init+0x1cc>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80031c8:	68e3      	ldr	r3, [r4, #12]
 80031ca:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80031ce:	f040 809f 	bne.w	8003310 <HAL_DMA_Init+0x1e4>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80031d2:	6923      	ldr	r3, [r4, #16]
 80031d4:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80031d8:	f040 80a3 	bne.w	8003322 <HAL_DMA_Init+0x1f6>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80031dc:	6963      	ldr	r3, [r4, #20]
 80031de:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 80031e2:	d003      	beq.n	80031ec <HAL_DMA_Init+0xc0>
 80031e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031e8:	f040 80a7 	bne.w	800333a <HAL_DMA_Init+0x20e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80031ec:	69a3      	ldr	r3, [r4, #24]
 80031ee:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 80031f2:	d003      	beq.n	80031fc <HAL_DMA_Init+0xd0>
 80031f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031f8:	f040 80a9 	bne.w	800334e <HAL_DMA_Init+0x222>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80031fc:	69e3      	ldr	r3, [r4, #28]
 80031fe:	f033 0220 	bics.w	r2, r3, #32
 8003202:	d006      	beq.n	8003212 <HAL_DMA_Init+0xe6>
 8003204:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003208:	d003      	beq.n	8003212 <HAL_DMA_Init+0xe6>
 800320a:	4876      	ldr	r0, [pc, #472]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 800320c:	21bf      	movs	r1, #191	; 0xbf
 800320e:	f7ff f89d 	bl	800234c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8003212:	6a23      	ldr	r3, [r4, #32]
 8003214:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8003218:	d003      	beq.n	8003222 <HAL_DMA_Init+0xf6>
 800321a:	4872      	ldr	r0, [pc, #456]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 800321c:	21c0      	movs	r1, #192	; 0xc0
 800321e:	f7ff f895 	bl	800234c <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8003222:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003224:	b1db      	cbz	r3, 800325e <HAL_DMA_Init+0x132>
 8003226:	2b04      	cmp	r3, #4
 8003228:	d005      	beq.n	8003236 <HAL_DMA_Init+0x10a>
 800322a:	486e      	ldr	r0, [pc, #440]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 800322c:	21c1      	movs	r1, #193	; 0xc1
 800322e:	f7ff f88d 	bl	800234c <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8003232:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003234:	b19b      	cbz	r3, 800325e <HAL_DMA_Init+0x132>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8003236:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003238:	2b03      	cmp	r3, #3
 800323a:	f200 80b3 	bhi.w	80033a4 <HAL_DMA_Init+0x278>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 800323e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003240:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8003244:	d003      	beq.n	800324e <HAL_DMA_Init+0x122>
 8003246:	4867      	ldr	r0, [pc, #412]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 8003248:	21c7      	movs	r1, #199	; 0xc7
 800324a:	f7ff f87f 	bl	800234c <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 800324e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003250:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8003254:	d003      	beq.n	800325e <HAL_DMA_Init+0x132>
 8003256:	4863      	ldr	r0, [pc, #396]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 8003258:	21c8      	movs	r1, #200	; 0xc8
 800325a:	f7ff f877 	bl	800234c <assert_failed>

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800325e:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8003260:	2202      	movs	r2, #2
  __HAL_UNLOCK(hdma);
 8003262:	2100      	movs	r1, #0
 8003264:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8003268:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	f022 0201 	bic.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003274:	e005      	b.n	8003282 <HAL_DMA_Init+0x156>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003276:	f7ff fc65 	bl	8002b44 <HAL_GetTick>
 800327a:	1b40      	subs	r0, r0, r5
 800327c:	2805      	cmp	r0, #5
 800327e:	d855      	bhi.n	800332c <HAL_DMA_Init+0x200>
 8003280:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	07d1      	lsls	r1, r2, #31
 8003286:	d4f6      	bmi.n	8003276 <HAL_DMA_Init+0x14a>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003288:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328c:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003290:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003292:	6961      	ldr	r1, [r4, #20]
  tmp = hdma->Instance->CR;
 8003294:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003296:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003298:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329c:	4302      	orrs	r2, r0
 800329e:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a0:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032a2:	4951      	ldr	r1, [pc, #324]	; (80033e8 <HAL_DMA_Init+0x2bc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a4:	4332      	orrs	r2, r6
 80032a6:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a8:	4302      	orrs	r2, r0

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032ac:	4039      	ands	r1, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032ae:	2804      	cmp	r0, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032b0:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b4:	d057      	beq.n	8003366 <HAL_DMA_Init+0x23a>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032b6:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032b8:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032ba:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032be:	4310      	orrs	r0, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	494a      	ldr	r1, [pc, #296]	; (80033ec <HAL_DMA_Init+0x2c0>)
  hdma->Instance->FCR = tmp;
 80032c4:	6158      	str	r0, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032c6:	3a10      	subs	r2, #16
 80032c8:	fba1 0102 	umull	r0, r1, r1, r2
 80032cc:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032ce:	4848      	ldr	r0, [pc, #288]	; (80033f0 <HAL_DMA_Init+0x2c4>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032d0:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032d4:	5c41      	ldrb	r1, [r0, r1]
 80032d6:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032d8:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 80032dc:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032de:	bf88      	it	hi
 80032e0:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032e2:	223f      	movs	r2, #63	; 0x3f
 80032e4:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 80032e6:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032e8:	2100      	movs	r1, #0
 80032ea:	65a3      	str	r3, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ec:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ee:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80032f0:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 80032f4:	4608      	mov	r0, r1
}
 80032f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80032f8:	2b80      	cmp	r3, #128	; 0x80
 80032fa:	f43f af65 	beq.w	80031c8 <HAL_DMA_Init+0x9c>
 80032fe:	4839      	ldr	r0, [pc, #228]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 8003300:	21ba      	movs	r1, #186	; 0xba
 8003302:	f7ff f823 	bl	800234c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003306:	68e3      	ldr	r3, [r4, #12]
 8003308:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800330c:	f43f af61 	beq.w	80031d2 <HAL_DMA_Init+0xa6>
 8003310:	4834      	ldr	r0, [pc, #208]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 8003312:	21bb      	movs	r1, #187	; 0xbb
 8003314:	f7ff f81a 	bl	800234c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003318:	6923      	ldr	r3, [r4, #16]
 800331a:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800331e:	f43f af5d 	beq.w	80031dc <HAL_DMA_Init+0xb0>
 8003322:	4830      	ldr	r0, [pc, #192]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 8003324:	21bc      	movs	r1, #188	; 0xbc
 8003326:	f7ff f811 	bl	800234c <assert_failed>
 800332a:	e757      	b.n	80031dc <HAL_DMA_Init+0xb0>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800332c:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800332e:	2220      	movs	r2, #32
 8003330:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003332:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8003336:	4618      	mov	r0, r3
}
 8003338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800333a:	482a      	ldr	r0, [pc, #168]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 800333c:	21bd      	movs	r1, #189	; 0xbd
 800333e:	f7ff f805 	bl	800234c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003342:	69a3      	ldr	r3, [r4, #24]
 8003344:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8003348:	f43f af58 	beq.w	80031fc <HAL_DMA_Init+0xd0>
 800334c:	e752      	b.n	80031f4 <HAL_DMA_Init+0xc8>
 800334e:	4825      	ldr	r0, [pc, #148]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 8003350:	21be      	movs	r1, #190	; 0xbe
 8003352:	f7fe fffb 	bl	800234c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003356:	69e3      	ldr	r3, [r4, #28]
 8003358:	f033 0220 	bics.w	r2, r3, #32
 800335c:	f43f af59 	beq.w	8003212 <HAL_DMA_Init+0xe6>
 8003360:	e750      	b.n	8003204 <HAL_DMA_Init+0xd8>
    return HAL_ERROR;
 8003362:	2001      	movs	r0, #1
}
 8003364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003366:	e9d4 500b 	ldrd	r5, r0, [r4, #44]	; 0x2c
 800336a:	4328      	orrs	r0, r5
 800336c:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 800336e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 8003370:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8003372:	6958      	ldr	r0, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003374:	f020 0007 	bic.w	r0, r0, #7
 8003378:	4310      	orrs	r0, r2
    tmp |= hdma->Init.FIFOThreshold;
 800337a:	f040 0004 	orr.w	r0, r0, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800337e:	2d00      	cmp	r5, #0
 8003380:	d09e      	beq.n	80032c0 <HAL_DMA_Init+0x194>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003382:	b1a6      	cbz	r6, 80033ae <HAL_DMA_Init+0x282>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003384:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8003388:	d017      	beq.n	80033ba <HAL_DMA_Init+0x28e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800338a:	2a02      	cmp	r2, #2
 800338c:	d903      	bls.n	8003396 <HAL_DMA_Init+0x26a>
 800338e:	2a03      	cmp	r2, #3
 8003390:	d196      	bne.n	80032c0 <HAL_DMA_Init+0x194>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003392:	01ea      	lsls	r2, r5, #7
 8003394:	d594      	bpl.n	80032c0 <HAL_DMA_Init+0x194>
        hdma->State = HAL_DMA_STATE_READY;
 8003396:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003398:	2240      	movs	r2, #64	; 0x40
 800339a:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800339c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 80033a0:	4618      	mov	r0, r3
}
 80033a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 80033a4:	480f      	ldr	r0, [pc, #60]	; (80033e4 <HAL_DMA_Init+0x2b8>)
 80033a6:	21c6      	movs	r1, #198	; 0xc6
 80033a8:	f7fe ffd0 	bl	800234c <assert_failed>
 80033ac:	e747      	b.n	800323e <HAL_DMA_Init+0x112>
    switch (tmp)
 80033ae:	2a01      	cmp	r2, #1
 80033b0:	d010      	beq.n	80033d4 <HAL_DMA_Init+0x2a8>
 80033b2:	f032 0202 	bics.w	r2, r2, #2
 80033b6:	d183      	bne.n	80032c0 <HAL_DMA_Init+0x194>
 80033b8:	e7eb      	b.n	8003392 <HAL_DMA_Init+0x266>
    switch (tmp)
 80033ba:	2a03      	cmp	r2, #3
 80033bc:	d880      	bhi.n	80032c0 <HAL_DMA_Init+0x194>
 80033be:	a101      	add	r1, pc, #4	; (adr r1, 80033c4 <HAL_DMA_Init+0x298>)
 80033c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80033c4:	08003397 	.word	0x08003397
 80033c8:	08003393 	.word	0x08003393
 80033cc:	08003397 	.word	0x08003397
 80033d0:	080033d5 	.word	0x080033d5
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033d4:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80033d8:	f47f af72 	bne.w	80032c0 <HAL_DMA_Init+0x194>
 80033dc:	e7db      	b.n	8003396 <HAL_DMA_Init+0x26a>
 80033de:	bf00      	nop
 80033e0:	40026010 	.word	0x40026010
 80033e4:	0800c1dc 	.word	0x0800c1dc
 80033e8:	f010803f 	.word	0xf010803f
 80033ec:	aaaaaaab 	.word	0xaaaaaaab
 80033f0:	0800c214 	.word	0x0800c214

080033f4 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033f4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d003      	beq.n	8003404 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033fc:	2380      	movs	r3, #128	; 0x80
 80033fe:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8003400:	2001      	movs	r0, #1
 8003402:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8003404:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8003406:	2305      	movs	r3, #5
 8003408:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800340c:	6813      	ldr	r3, [r2, #0]
 800340e:	f023 0301 	bic.w	r3, r3, #1
 8003412:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003414:	2000      	movs	r0, #0
}
 8003416:	4770      	bx	lr

08003418 <HAL_DMA_IRQHandler>:
{
 8003418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800341c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800341e:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003420:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 8003422:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003424:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8003426:	6834      	ldr	r4, [r6, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003428:	4971      	ldr	r1, [pc, #452]	; (80035f0 <HAL_DMA_IRQHandler+0x1d8>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800342a:	2208      	movs	r2, #8
 800342c:	409a      	lsls	r2, r3
 800342e:	4222      	tst	r2, r4
  uint32_t timeout = SystemCoreClock / 9600U;
 8003430:	680d      	ldr	r5, [r1, #0]
{
 8003432:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003434:	d004      	beq.n	8003440 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003436:	6801      	ldr	r1, [r0, #0]
 8003438:	680f      	ldr	r7, [r1, #0]
 800343a:	0778      	lsls	r0, r7, #29
 800343c:	f100 808a 	bmi.w	8003554 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003440:	2201      	movs	r2, #1
 8003442:	409a      	lsls	r2, r3
 8003444:	4222      	tst	r2, r4
 8003446:	d004      	beq.n	8003452 <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003448:	f8d8 1000 	ldr.w	r1, [r8]
 800344c:	6949      	ldr	r1, [r1, #20]
 800344e:	0609      	lsls	r1, r1, #24
 8003450:	d478      	bmi.n	8003544 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003452:	2204      	movs	r2, #4
 8003454:	409a      	lsls	r2, r3
 8003456:	4222      	tst	r2, r4
 8003458:	d004      	beq.n	8003464 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800345a:	f8d8 1000 	ldr.w	r1, [r8]
 800345e:	6809      	ldr	r1, [r1, #0]
 8003460:	078f      	lsls	r7, r1, #30
 8003462:	d467      	bmi.n	8003534 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003464:	2210      	movs	r2, #16
 8003466:	409a      	lsls	r2, r3
 8003468:	4222      	tst	r2, r4
 800346a:	d004      	beq.n	8003476 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800346c:	f8d8 1000 	ldr.w	r1, [r8]
 8003470:	680f      	ldr	r7, [r1, #0]
 8003472:	0738      	lsls	r0, r7, #28
 8003474:	d449      	bmi.n	800350a <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003476:	2220      	movs	r2, #32
 8003478:	409a      	lsls	r2, r3
 800347a:	4222      	tst	r2, r4
 800347c:	d017      	beq.n	80034ae <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800347e:	f8d8 1000 	ldr.w	r1, [r8]
 8003482:	680c      	ldr	r4, [r1, #0]
 8003484:	06e0      	lsls	r0, r4, #27
 8003486:	d512      	bpl.n	80034ae <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003488:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800348a:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 800348e:	2a05      	cmp	r2, #5
 8003490:	d073      	beq.n	800357a <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003492:	680b      	ldr	r3, [r1, #0]
 8003494:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003498:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800349a:	f000 8090 	beq.w	80035be <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800349e:	0319      	lsls	r1, r3, #12
 80034a0:	f140 809b 	bpl.w	80035da <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 80034a4:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 80034a8:	b10b      	cbz	r3, 80034ae <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 80034aa:	4640      	mov	r0, r8
 80034ac:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034ae:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 80034b2:	b33b      	cbz	r3, 8003504 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034b4:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 80034b8:	07da      	lsls	r2, r3, #31
 80034ba:	d51b      	bpl.n	80034f4 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 80034bc:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034c0:	494c      	ldr	r1, [pc, #304]	; (80035f4 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 80034c2:	2305      	movs	r3, #5
 80034c4:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80034c8:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034ca:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 80034ce:	f023 0301 	bic.w	r3, r3, #1
 80034d2:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034d4:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 80034d6:	e002      	b.n	80034de <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034d8:	6813      	ldr	r3, [r2, #0]
 80034da:	07db      	lsls	r3, r3, #31
 80034dc:	d504      	bpl.n	80034e8 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 80034de:	9b01      	ldr	r3, [sp, #4]
 80034e0:	3301      	adds	r3, #1
 80034e2:	42ab      	cmp	r3, r5
 80034e4:	9301      	str	r3, [sp, #4]
 80034e6:	d9f7      	bls.n	80034d8 <HAL_DMA_IRQHandler+0xc0>
      __HAL_UNLOCK(hdma);
 80034e8:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 80034ea:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 80034ec:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80034f0:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80034f4:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 80034f8:	b123      	cbz	r3, 8003504 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 80034fa:	4640      	mov	r0, r8
}
 80034fc:	b002      	add	sp, #8
 80034fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8003502:	4718      	bx	r3
}
 8003504:	b002      	add	sp, #8
 8003506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800350a:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800350c:	680a      	ldr	r2, [r1, #0]
 800350e:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003512:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003514:	d12a      	bne.n	800356c <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003516:	05d7      	lsls	r7, r2, #23
 8003518:	d403      	bmi.n	8003522 <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800351a:	680a      	ldr	r2, [r1, #0]
 800351c:	f022 0208 	bic.w	r2, r2, #8
 8003520:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8003522:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8003526:	2a00      	cmp	r2, #0
 8003528:	d0a5      	beq.n	8003476 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 800352a:	4640      	mov	r0, r8
 800352c:	4790      	blx	r2
 800352e:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8003532:	e7a0      	b.n	8003476 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003534:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003536:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800353a:	f042 0204 	orr.w	r2, r2, #4
 800353e:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8003542:	e78f      	b.n	8003464 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003544:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003546:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800354a:	f042 0202 	orr.w	r2, r2, #2
 800354e:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8003552:	e77e      	b.n	8003452 <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003554:	680f      	ldr	r7, [r1, #0]
 8003556:	f027 0704 	bic.w	r7, r7, #4
 800355a:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800355c:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800355e:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8003562:	f042 0201 	orr.w	r2, r2, #1
 8003566:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 800356a:	e769      	b.n	8003440 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800356c:	0312      	lsls	r2, r2, #12
 800356e:	d5d8      	bpl.n	8003522 <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003570:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8003574:	2a00      	cmp	r2, #0
 8003576:	d1d8      	bne.n	800352a <HAL_DMA_IRQHandler+0x112>
 8003578:	e77d      	b.n	8003476 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800357a:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800357c:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003580:	f022 0216 	bic.w	r2, r2, #22
 8003584:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003586:	694a      	ldr	r2, [r1, #20]
 8003588:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800358c:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800358e:	b354      	cbz	r4, 80035e6 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003590:	680a      	ldr	r2, [r1, #0]
 8003592:	f022 0208 	bic.w	r2, r2, #8
 8003596:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003598:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 800359a:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 80035a2:	2400      	movs	r4, #0
        hdma->State = HAL_DMA_STATE_READY;
 80035a4:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a6:	60b3      	str	r3, [r6, #8]
        __HAL_UNLOCK(hdma);
 80035a8:	f888 4034 	strb.w	r4, [r8, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80035ac:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80035b0:	2900      	cmp	r1, #0
 80035b2:	d0a7      	beq.n	8003504 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 80035b4:	4640      	mov	r0, r8
}
 80035b6:	b002      	add	sp, #8
 80035b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 80035bc:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035be:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80035c2:	f47f af6f 	bne.w	80034a4 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035c6:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80035c8:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035ca:	f022 0210 	bic.w	r2, r2, #16
 80035ce:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 80035d0:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80035d4:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
 80035d8:	e764      	b.n	80034a4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 80035da:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f47f af63 	bne.w	80034aa <HAL_DMA_IRQHandler+0x92>
 80035e4:	e763      	b.n	80034ae <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035e6:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80035ea:	2a00      	cmp	r2, #0
 80035ec:	d1d0      	bne.n	8003590 <HAL_DMA_IRQHandler+0x178>
 80035ee:	e7d3      	b.n	8003598 <HAL_DMA_IRQHandler+0x180>
 80035f0:	20000030 	.word	0x20000030
 80035f4:	1b4e81b5 	.word	0x1b4e81b5

080035f8 <HAL_DMA_GetState>:
  return hdma->State;
 80035f8:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop

08003600 <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8003600:	b911      	cbnz	r1, 8003608 <HAL_EXTI_RegisterCallback+0x8>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003602:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003604:	4608      	mov	r0, r1
      break;
 8003606:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 8003608:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 800360a:	4770      	bx	lr

0800360c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800360c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
 800360e:	f021 63c0 	bic.w	r3, r1, #100663296	; 0x6000000
 8003612:	f023 031f 	bic.w	r3, r3, #31
{
 8003616:	460c      	mov	r4, r1
 8003618:	4605      	mov	r5, r0
  assert_param(IS_EXTI_LINE(ExtiLine));
 800361a:	b90b      	cbnz	r3, 8003620 <HAL_EXTI_GetHandle+0x14>
 800361c:	018b      	lsls	r3, r1, #6
 800361e:	d408      	bmi.n	8003632 <HAL_EXTI_GetHandle+0x26>
 8003620:	480a      	ldr	r0, [pc, #40]	; (800364c <HAL_EXTI_GetHandle+0x40>)
 8003622:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8003626:	f7fe fe91 	bl	800234c <assert_failed>

  /* Check null pointer */
  if (hexti == NULL)
 800362a:	b165      	cbz	r5, 8003646 <HAL_EXTI_GetHandle+0x3a>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800362c:	602c      	str	r4, [r5, #0]

    return HAL_OK;
 800362e:	2000      	movs	r0, #0
  }
}
 8003630:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_EXTI_LINE(ExtiLine));
 8003632:	f001 031f 	and.w	r3, r1, #31
 8003636:	2b16      	cmp	r3, #22
 8003638:	d9f7      	bls.n	800362a <HAL_EXTI_GetHandle+0x1e>
 800363a:	4804      	ldr	r0, [pc, #16]	; (800364c <HAL_EXTI_GetHandle+0x40>)
 800363c:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8003640:	f7fe fe84 	bl	800234c <assert_failed>
 8003644:	e7f1      	b.n	800362a <HAL_EXTI_GetHandle+0x1e>
    return HAL_ERROR;
 8003646:	2001      	movs	r0, #1
}
 8003648:	bd38      	pop	{r3, r4, r5, pc}
 800364a:	bf00      	nop
 800364c:	0800c21c 	.word	0x0800c21c

08003650 <HAL_EXTI_IRQHandler>:
{
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003650:	6803      	ldr	r3, [r0, #0]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8003652:	4909      	ldr	r1, [pc, #36]	; (8003678 <HAL_EXTI_IRQHandler+0x28>)
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003654:	f003 021f 	and.w	r2, r3, #31
{
 8003658:	b410      	push	{r4}
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800365a:	2301      	movs	r3, #1
  regval = (EXTI->PR & maskline);
 800365c:	694c      	ldr	r4, [r1, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800365e:	4093      	lsls	r3, r2
  if (regval != 0x00u)
 8003660:	421c      	tst	r4, r3
 8003662:	d005      	beq.n	8003670 <HAL_EXTI_IRQHandler+0x20>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003664:	6842      	ldr	r2, [r0, #4]
    EXTI->PR = maskline;
 8003666:	614b      	str	r3, [r1, #20]
    if (hexti->PendingCallback != NULL)
 8003668:	b112      	cbz	r2, 8003670 <HAL_EXTI_IRQHandler+0x20>
    {
      hexti->PendingCallback();
    }
  }
}
 800366a:	f85d 4b04 	ldr.w	r4, [sp], #4
      hexti->PendingCallback();
 800366e:	4710      	bx	r2
}
 8003670:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40013c00 	.word	0x40013c00

0800367c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800367c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003680:	4b9c      	ldr	r3, [pc, #624]	; (80038f4 <HAL_GPIO_Init+0x278>)
 8003682:	4298      	cmp	r0, r3
{
 8003684:	b083      	sub	sp, #12
 8003686:	4605      	mov	r5, r0
 8003688:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800368a:	d017      	beq.n	80036bc <HAL_GPIO_Init+0x40>
 800368c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003690:	4298      	cmp	r0, r3
 8003692:	d013      	beq.n	80036bc <HAL_GPIO_Init+0x40>
 8003694:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003698:	4298      	cmp	r0, r3
 800369a:	d00f      	beq.n	80036bc <HAL_GPIO_Init+0x40>
 800369c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80036a0:	4298      	cmp	r0, r3
 80036a2:	d00b      	beq.n	80036bc <HAL_GPIO_Init+0x40>
 80036a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80036a8:	4298      	cmp	r0, r3
 80036aa:	d007      	beq.n	80036bc <HAL_GPIO_Init+0x40>
 80036ac:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80036b0:	4298      	cmp	r0, r3
 80036b2:	d003      	beq.n	80036bc <HAL_GPIO_Init+0x40>
 80036b4:	4890      	ldr	r0, [pc, #576]	; (80038f8 <HAL_GPIO_Init+0x27c>)
 80036b6:	21ac      	movs	r1, #172	; 0xac
 80036b8:	f7fe fe48 	bl	800234c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	b29a      	uxth	r2, r3
 80036c0:	2a00      	cmp	r2, #0
 80036c2:	f000 80d2 	beq.w	800386a <HAL_GPIO_Init+0x1ee>
 80036c6:	0c1b      	lsrs	r3, r3, #16
 80036c8:	041b      	lsls	r3, r3, #16
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f040 80cd 	bne.w	800386a <HAL_GPIO_Init+0x1ee>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b03      	cmp	r3, #3
 80036d4:	d917      	bls.n	8003706 <HAL_GPIO_Init+0x8a>
 80036d6:	f1a3 0211 	sub.w	r2, r3, #17
 80036da:	2a01      	cmp	r2, #1
 80036dc:	d913      	bls.n	8003706 <HAL_GPIO_Init+0x8a>
 80036de:	4987      	ldr	r1, [pc, #540]	; (80038fc <HAL_GPIO_Init+0x280>)
 80036e0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80036e4:	428a      	cmp	r2, r1
 80036e6:	d00e      	beq.n	8003706 <HAL_GPIO_Init+0x8a>
 80036e8:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 80036ec:	428b      	cmp	r3, r1
 80036ee:	d00a      	beq.n	8003706 <HAL_GPIO_Init+0x8a>
 80036f0:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 80036f4:	428a      	cmp	r2, r1
 80036f6:	d006      	beq.n	8003706 <HAL_GPIO_Init+0x8a>
 80036f8:	4a81      	ldr	r2, [pc, #516]	; (8003900 <HAL_GPIO_Init+0x284>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d003      	beq.n	8003706 <HAL_GPIO_Init+0x8a>
 80036fe:	487e      	ldr	r0, [pc, #504]	; (80038f8 <HAL_GPIO_Init+0x27c>)
 8003700:	21ae      	movs	r1, #174	; 0xae
 8003702:	f7fe fe23 	bl	800234c <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	2b02      	cmp	r3, #2
 800370a:	f200 80e9 	bhi.w	80038e0 <HAL_GPIO_Init+0x264>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800370e:	f8df a208 	ldr.w	sl, [pc, #520]	; 8003918 <HAL_GPIO_Init+0x29c>
{
 8003712:	2400      	movs	r4, #0
 8003714:	e003      	b.n	800371e <HAL_GPIO_Init+0xa2>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003716:	3401      	adds	r4, #1
 8003718:	2c10      	cmp	r4, #16
 800371a:	f000 80a3 	beq.w	8003864 <HAL_GPIO_Init+0x1e8>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800371e:	683b      	ldr	r3, [r7, #0]
    ioposition = 0x01U << position;
 8003720:	2601      	movs	r6, #1
 8003722:	40a6      	lsls	r6, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003724:	ea06 0803 	and.w	r8, r6, r3
    if(iocurrent == ioposition)
 8003728:	ea36 0303 	bics.w	r3, r6, r3
 800372c:	d1f3      	bne.n	8003716 <HAL_GPIO_Init+0x9a>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	f001 0303 	and.w	r3, r1, #3
 8003734:	1e5a      	subs	r2, r3, #1
 8003736:	2a01      	cmp	r2, #1
 8003738:	f240 809c 	bls.w	8003874 <HAL_GPIO_Init+0x1f8>
 800373c:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 8003740:	f04f 0903 	mov.w	r9, #3
 8003744:	fa09 f90b 	lsl.w	r9, r9, fp
 8003748:	ea6f 0909 	mvn.w	r9, r9
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800374c:	2b03      	cmp	r3, #3
 800374e:	d028      	beq.n	80037a2 <HAL_GPIO_Init+0x126>
        temp = GPIOx->PUPDR;
 8003750:	68e8      	ldr	r0, [r5, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003752:	68ba      	ldr	r2, [r7, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003754:	ea00 0009 	and.w	r0, r0, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003758:	fa02 f20b 	lsl.w	r2, r2, fp
 800375c:	4302      	orrs	r2, r0
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800375e:	2b02      	cmp	r3, #2
        GPIOx->PUPDR = temp;
 8003760:	60ea      	str	r2, [r5, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003762:	d11e      	bne.n	80037a2 <HAL_GPIO_Init+0x126>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003764:	693a      	ldr	r2, [r7, #16]
 8003766:	2a0f      	cmp	r2, #15
 8003768:	f240 80a0 	bls.w	80038ac <HAL_GPIO_Init+0x230>
 800376c:	21dc      	movs	r1, #220	; 0xdc
 800376e:	4862      	ldr	r0, [pc, #392]	; (80038f8 <HAL_GPIO_Init+0x27c>)
 8003770:	f7fe fdec 	bl	800234c <assert_failed>
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	f001 0303 	and.w	r3, r1, #3
        temp = GPIOx->AFR[position >> 3U];
 800377c:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8003780:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003784:	f004 0607 	and.w	r6, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 8003788:	f8dc 0020 	ldr.w	r0, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800378c:	00b6      	lsls	r6, r6, #2
 800378e:	f04f 0e0f 	mov.w	lr, #15
 8003792:	fa0e fe06 	lsl.w	lr, lr, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003796:	40b2      	lsls	r2, r6
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003798:	ea20 000e 	bic.w	r0, r0, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800379c:	4302      	orrs	r2, r0
        GPIOx->AFR[position >> 3U] = temp;
 800379e:	f8cc 2020 	str.w	r2, [ip, #32]
      temp = GPIOx->MODER;
 80037a2:	682a      	ldr	r2, [r5, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037a4:	fa03 f30b 	lsl.w	r3, r3, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037a8:	ea02 0909 	and.w	r9, r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037ac:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->MODER = temp;
 80037b0:	602b      	str	r3, [r5, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037b2:	00cb      	lsls	r3, r1, #3
 80037b4:	d5af      	bpl.n	8003716 <HAL_GPIO_Init+0x9a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037b6:	4b53      	ldr	r3, [pc, #332]	; (8003904 <HAL_GPIO_Init+0x288>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037b8:	4e4e      	ldr	r6, [pc, #312]	; (80038f4 <HAL_GPIO_Init+0x278>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ba:	2200      	movs	r2, #0
 80037bc:	9201      	str	r2, [sp, #4]
 80037be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037c4:	645a      	str	r2, [r3, #68]	; 0x44
 80037c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037c8:	f024 0303 	bic.w	r3, r4, #3
 80037cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80037d0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80037d4:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80037d8:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037da:	f004 0203 	and.w	r2, r4, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037de:	9801      	ldr	r0, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80037e0:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037e4:	0092      	lsls	r2, r2, #2
 80037e6:	200f      	movs	r0, #15
 80037e8:	4090      	lsls	r0, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037ea:	42b5      	cmp	r5, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037ec:	ea2c 0000 	bic.w	r0, ip, r0
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037f0:	d00f      	beq.n	8003812 <HAL_GPIO_Init+0x196>
 80037f2:	4555      	cmp	r5, sl
 80037f4:	d06a      	beq.n	80038cc <HAL_GPIO_Init+0x250>
 80037f6:	4e44      	ldr	r6, [pc, #272]	; (8003908 <HAL_GPIO_Init+0x28c>)
 80037f8:	42b5      	cmp	r5, r6
 80037fa:	d06c      	beq.n	80038d6 <HAL_GPIO_Init+0x25a>
 80037fc:	4e43      	ldr	r6, [pc, #268]	; (800390c <HAL_GPIO_Init+0x290>)
 80037fe:	42b5      	cmp	r5, r6
 8003800:	d073      	beq.n	80038ea <HAL_GPIO_Init+0x26e>
 8003802:	4e43      	ldr	r6, [pc, #268]	; (8003910 <HAL_GPIO_Init+0x294>)
 8003804:	42b5      	cmp	r5, r6
 8003806:	bf0c      	ite	eq
 8003808:	2604      	moveq	r6, #4
 800380a:	2607      	movne	r6, #7
 800380c:	fa06 f202 	lsl.w	r2, r6, r2
 8003810:	4310      	orrs	r0, r2
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003812:	4a40      	ldr	r2, [pc, #256]	; (8003914 <HAL_GPIO_Init+0x298>)
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003814:	6098      	str	r0, [r3, #8]
        temp = EXTI->IMR;
 8003816:	6812      	ldr	r2, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003818:	4b3e      	ldr	r3, [pc, #248]	; (8003914 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 800381a:	ea6f 0008 	mvn.w	r0, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800381e:	03ce      	lsls	r6, r1, #15
        temp &= ~((uint32_t)iocurrent);
 8003820:	bf54      	ite	pl
 8003822:	4002      	andpl	r2, r0
          temp |= iocurrent;
 8003824:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR = temp;
 8003828:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800382a:	685a      	ldr	r2, [r3, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800382c:	038b      	lsls	r3, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800382e:	4b39      	ldr	r3, [pc, #228]	; (8003914 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 8003830:	bf54      	ite	pl
 8003832:	4002      	andpl	r2, r0
          temp |= iocurrent;
 8003834:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8003838:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800383a:	689a      	ldr	r2, [r3, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 800383c:	4b35      	ldr	r3, [pc, #212]	; (8003914 <HAL_GPIO_Init+0x298>)
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800383e:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8003840:	bf54      	ite	pl
 8003842:	4002      	andpl	r2, r0
          temp |= iocurrent;
 8003844:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 8003848:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800384a:	68db      	ldr	r3, [r3, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800384c:	028a      	lsls	r2, r1, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 800384e:	f104 0401 	add.w	r4, r4, #1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8003852:	4a30      	ldr	r2, [pc, #192]	; (8003914 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 8003854:	bf54      	ite	pl
 8003856:	4003      	andpl	r3, r0
          temp |= iocurrent;
 8003858:	ea48 0303 	orrmi.w	r3, r8, r3
  for(position = 0U; position < GPIO_NUMBER; position++)
 800385c:	2c10      	cmp	r4, #16
        EXTI->FTSR = temp;
 800385e:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003860:	f47f af5d 	bne.w	800371e <HAL_GPIO_Init+0xa2>
      }
    }
  }
}
 8003864:	b003      	add	sp, #12
 8003866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800386a:	4823      	ldr	r0, [pc, #140]	; (80038f8 <HAL_GPIO_Init+0x27c>)
 800386c:	21ad      	movs	r1, #173	; 0xad
 800386e:	f7fe fd6d 	bl	800234c <assert_failed>
 8003872:	e72d      	b.n	80036d0 <HAL_GPIO_Init+0x54>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	2a03      	cmp	r2, #3
 8003878:	d81f      	bhi.n	80038ba <HAL_GPIO_Init+0x23e>
        temp = GPIOx->OSPEEDR; 
 800387a:	68a8      	ldr	r0, [r5, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800387c:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 8003880:	f04f 0903 	mov.w	r9, #3
 8003884:	fa09 f90b 	lsl.w	r9, r9, fp
 8003888:	ea20 0009 	bic.w	r0, r0, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 800388c:	fa02 f20b 	lsl.w	r2, r2, fp
 8003890:	4302      	orrs	r2, r0
        GPIOx->OSPEEDR = temp;
 8003892:	60aa      	str	r2, [r5, #8]
        temp = GPIOx->OTYPER;
 8003894:	6868      	ldr	r0, [r5, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003896:	f3c1 1200 	ubfx	r2, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800389a:	ea20 0006 	bic.w	r0, r0, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800389e:	4616      	mov	r6, r2
 80038a0:	40a6      	lsls	r6, r4
 80038a2:	4306      	orrs	r6, r0
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038a4:	ea6f 0909 	mvn.w	r9, r9
        GPIOx->OTYPER = temp;
 80038a8:	606e      	str	r6, [r5, #4]
 80038aa:	e74f      	b.n	800374c <HAL_GPIO_Init+0xd0>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80038ac:	f249 70f7 	movw	r0, #38903	; 0x97f7
 80038b0:	40d0      	lsrs	r0, r2
 80038b2:	07c0      	lsls	r0, r0, #31
 80038b4:	f53f af62 	bmi.w	800377c <HAL_GPIO_Init+0x100>
 80038b8:	e758      	b.n	800376c <HAL_GPIO_Init+0xf0>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80038ba:	21c1      	movs	r1, #193	; 0xc1
 80038bc:	480e      	ldr	r0, [pc, #56]	; (80038f8 <HAL_GPIO_Init+0x27c>)
 80038be:	f7fe fd45 	bl	800234c <assert_failed>
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	f001 0303 	and.w	r3, r1, #3
 80038ca:	e7d6      	b.n	800387a <HAL_GPIO_Init+0x1fe>
 80038cc:	2601      	movs	r6, #1
 80038ce:	fa06 f202 	lsl.w	r2, r6, r2
 80038d2:	4310      	orrs	r0, r2
 80038d4:	e79d      	b.n	8003812 <HAL_GPIO_Init+0x196>
 80038d6:	2602      	movs	r6, #2
 80038d8:	fa06 f202 	lsl.w	r2, r6, r2
 80038dc:	4310      	orrs	r0, r2
 80038de:	e798      	b.n	8003812 <HAL_GPIO_Init+0x196>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80038e0:	4805      	ldr	r0, [pc, #20]	; (80038f8 <HAL_GPIO_Init+0x27c>)
 80038e2:	21af      	movs	r1, #175	; 0xaf
 80038e4:	f7fe fd32 	bl	800234c <assert_failed>
 80038e8:	e711      	b.n	800370e <HAL_GPIO_Init+0x92>
 80038ea:	2603      	movs	r6, #3
 80038ec:	fa06 f202 	lsl.w	r2, r6, r2
 80038f0:	4310      	orrs	r0, r2
 80038f2:	e78e      	b.n	8003812 <HAL_GPIO_Init+0x196>
 80038f4:	40020000 	.word	0x40020000
 80038f8:	0800c258 	.word	0x0800c258
 80038fc:	10110000 	.word	0x10110000
 8003900:	10220000 	.word	0x10220000
 8003904:	40023800 	.word	0x40023800
 8003908:	40020800 	.word	0x40020800
 800390c:	40020c00 	.word	0x40020c00
 8003910:	40021000 	.word	0x40021000
 8003914:	40013c00 	.word	0x40013c00
 8003918:	40020400 	.word	0x40020400

0800391c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800391c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t tmp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003920:	4b52      	ldr	r3, [pc, #328]	; (8003a6c <HAL_GPIO_DeInit+0x150>)
 8003922:	4298      	cmp	r0, r3
{
 8003924:	b083      	sub	sp, #12
 8003926:	4604      	mov	r4, r0
 8003928:	460e      	mov	r6, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800392a:	d018      	beq.n	800395e <HAL_GPIO_DeInit+0x42>
 800392c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003930:	4298      	cmp	r0, r3
 8003932:	d014      	beq.n	800395e <HAL_GPIO_DeInit+0x42>
 8003934:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003938:	4298      	cmp	r0, r3
 800393a:	d010      	beq.n	800395e <HAL_GPIO_DeInit+0x42>
 800393c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003940:	4298      	cmp	r0, r3
 8003942:	d00c      	beq.n	800395e <HAL_GPIO_DeInit+0x42>
 8003944:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003948:	4298      	cmp	r0, r3
 800394a:	d008      	beq.n	800395e <HAL_GPIO_DeInit+0x42>
 800394c:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003950:	4298      	cmp	r0, r3
 8003952:	d004      	beq.n	800395e <HAL_GPIO_DeInit+0x42>
 8003954:	4846      	ldr	r0, [pc, #280]	; (8003a70 <HAL_GPIO_DeInit+0x154>)
 8003956:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800395a:	f7fe fcf7 	bl	800234c <assert_failed>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800395e:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8003a6c <HAL_GPIO_DeInit+0x150>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003962:	f8df e120 	ldr.w	lr, [pc, #288]	; 8003a84 <HAL_GPIO_DeInit+0x168>
{
 8003966:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8003968:	f04f 0c01 	mov.w	ip, #1
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800396c:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003970:	f04f 0a03 	mov.w	sl, #3
 8003974:	e002      	b.n	800397c <HAL_GPIO_DeInit+0x60>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003976:	3301      	adds	r3, #1
 8003978:	2b10      	cmp	r3, #16
 800397a:	d068      	beq.n	8003a4e <HAL_GPIO_DeInit+0x132>
    ioposition = 0x01U << position;
 800397c:	fa0c f203 	lsl.w	r2, ip, r3
    if(iocurrent == ioposition)
 8003980:	ea32 0106 	bics.w	r1, r2, r6
    iocurrent = (GPIO_Pin) & ioposition;
 8003984:	ea02 0506 	and.w	r5, r2, r6
    if(iocurrent == ioposition)
 8003988:	d1f5      	bne.n	8003976 <HAL_GPIO_DeInit+0x5a>
      tmp = SYSCFG->EXTICR[position >> 2U];
 800398a:	f023 0003 	bic.w	r0, r3, #3
 800398e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003992:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003996:	f003 0103 	and.w	r1, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 800399a:	6887      	ldr	r7, [r0, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800399c:	0089      	lsls	r1, r1, #2
 800399e:	fa09 f801 	lsl.w	r8, r9, r1
 80039a2:	ea08 0707 	and.w	r7, r8, r7
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80039a6:	455c      	cmp	r4, fp
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80039a8:	9701      	str	r7, [sp, #4]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80039aa:	d053      	beq.n	8003a54 <HAL_GPIO_DeInit+0x138>
 80039ac:	4f31      	ldr	r7, [pc, #196]	; (8003a74 <HAL_GPIO_DeInit+0x158>)
 80039ae:	42bc      	cmp	r4, r7
 80039b0:	d052      	beq.n	8003a58 <HAL_GPIO_DeInit+0x13c>
 80039b2:	4f31      	ldr	r7, [pc, #196]	; (8003a78 <HAL_GPIO_DeInit+0x15c>)
 80039b4:	42bc      	cmp	r4, r7
 80039b6:	d052      	beq.n	8003a5e <HAL_GPIO_DeInit+0x142>
 80039b8:	4f30      	ldr	r7, [pc, #192]	; (8003a7c <HAL_GPIO_DeInit+0x160>)
 80039ba:	42bc      	cmp	r4, r7
 80039bc:	d053      	beq.n	8003a66 <HAL_GPIO_DeInit+0x14a>
 80039be:	4f30      	ldr	r7, [pc, #192]	; (8003a80 <HAL_GPIO_DeInit+0x164>)
 80039c0:	42bc      	cmp	r4, r7
 80039c2:	bf14      	ite	ne
 80039c4:	2707      	movne	r7, #7
 80039c6:	2704      	moveq	r7, #4
 80039c8:	fa07 f101 	lsl.w	r1, r7, r1
 80039cc:	9f01      	ldr	r7, [sp, #4]
 80039ce:	428f      	cmp	r7, r1
 80039d0:	d11b      	bne.n	8003a0a <HAL_GPIO_DeInit+0xee>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80039d2:	f8de 1000 	ldr.w	r1, [lr]
 80039d6:	ea21 0105 	bic.w	r1, r1, r5
 80039da:	f8ce 1000 	str.w	r1, [lr]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80039de:	f8de 1004 	ldr.w	r1, [lr, #4]
 80039e2:	ea21 0105 	bic.w	r1, r1, r5
 80039e6:	f8ce 1004 	str.w	r1, [lr, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80039ea:	f8de 1008 	ldr.w	r1, [lr, #8]
 80039ee:	ea21 0105 	bic.w	r1, r1, r5
 80039f2:	f8ce 1008 	str.w	r1, [lr, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80039f6:	f8de 100c 	ldr.w	r1, [lr, #12]
 80039fa:	ea21 0505 	bic.w	r5, r1, r5
 80039fe:	f8ce 500c 	str.w	r5, [lr, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003a02:	6881      	ldr	r1, [r0, #8]
 8003a04:	ea21 0108 	bic.w	r1, r1, r8
 8003a08:	6081      	str	r1, [r0, #8]
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a0a:	6821      	ldr	r1, [r4, #0]
 8003a0c:	005d      	lsls	r5, r3, #1
 8003a0e:	fa0a f505 	lsl.w	r5, sl, r5

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a12:	08d8      	lsrs	r0, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a14:	ea21 0105 	bic.w	r1, r1, r5
 8003a18:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003a1c:	6021      	str	r1, [r4, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a1e:	f003 0107 	and.w	r1, r3, #7
 8003a22:	6a07      	ldr	r7, [r0, #32]
 8003a24:	0089      	lsls	r1, r1, #2
 8003a26:	fa09 f101 	lsl.w	r1, r9, r1
 8003a2a:	ea27 0101 	bic.w	r1, r7, r1
 8003a2e:	6201      	str	r1, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a30:	68e1      	ldr	r1, [r4, #12]
 8003a32:	ea21 0105 	bic.w	r1, r1, r5
 8003a36:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a38:	6861      	ldr	r1, [r4, #4]
 8003a3a:	ea21 0202 	bic.w	r2, r1, r2
 8003a3e:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a40:	68a2      	ldr	r2, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a42:	3301      	adds	r3, #1
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a44:	ea22 0505 	bic.w	r5, r2, r5
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a48:	2b10      	cmp	r3, #16
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a4a:	60a5      	str	r5, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a4c:	d196      	bne.n	800397c <HAL_GPIO_DeInit+0x60>
    }
  }
}
 8003a4e:	b003      	add	sp, #12
 8003a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a54:	2100      	movs	r1, #0
 8003a56:	e7b9      	b.n	80039cc <HAL_GPIO_DeInit+0xb0>
 8003a58:	fa0c f101 	lsl.w	r1, ip, r1
 8003a5c:	e7b6      	b.n	80039cc <HAL_GPIO_DeInit+0xb0>
 8003a5e:	2702      	movs	r7, #2
 8003a60:	fa07 f101 	lsl.w	r1, r7, r1
 8003a64:	e7b2      	b.n	80039cc <HAL_GPIO_DeInit+0xb0>
 8003a66:	fa0a f101 	lsl.w	r1, sl, r1
 8003a6a:	e7af      	b.n	80039cc <HAL_GPIO_DeInit+0xb0>
 8003a6c:	40020000 	.word	0x40020000
 8003a70:	0800c258 	.word	0x0800c258
 8003a74:	40020400 	.word	0x40020400
 8003a78:	40020800 	.word	0x40020800
 8003a7c:	40020c00 	.word	0x40020c00
 8003a80:	40021000 	.word	0x40021000
 8003a84:	40013c00 	.word	0x40013c00

08003a88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003a8c:	460c      	mov	r4, r1
 8003a8e:	b129      	cbz	r1, 8003a9c <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a90:	692b      	ldr	r3, [r5, #16]
 8003a92:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003a94:	bf14      	ite	ne
 8003a96:	2001      	movne	r0, #1
 8003a98:	2000      	moveq	r0, #0
 8003a9a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003a9c:	4802      	ldr	r0, [pc, #8]	; (8003aa8 <HAL_GPIO_ReadPin+0x20>)
 8003a9e:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8003aa2:	f7fe fc53 	bl	800234c <assert_failed>
 8003aa6:	e7f3      	b.n	8003a90 <HAL_GPIO_ReadPin+0x8>
 8003aa8:	0800c258 	.word	0x0800c258

08003aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	4606      	mov	r6, r0
 8003ab0:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ab2:	460c      	mov	r4, r1
 8003ab4:	b161      	cbz	r1, 8003ad0 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003ab6:	2d01      	cmp	r5, #1
 8003ab8:	d803      	bhi.n	8003ac2 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 8003aba:	b905      	cbnz	r5, 8003abe <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003abc:	0424      	lsls	r4, r4, #16
 8003abe:	61b4      	str	r4, [r6, #24]
  }
}
 8003ac0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003ac2:	4806      	ldr	r0, [pc, #24]	; (8003adc <HAL_GPIO_WritePin+0x30>)
 8003ac4:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8003ac8:	f7fe fc40 	bl	800234c <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003acc:	61b4      	str	r4, [r6, #24]
}
 8003ace:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ad0:	4802      	ldr	r0, [pc, #8]	; (8003adc <HAL_GPIO_WritePin+0x30>)
 8003ad2:	f240 119b 	movw	r1, #411	; 0x19b
 8003ad6:	f7fe fc39 	bl	800234c <assert_failed>
 8003ada:	e7ec      	b.n	8003ab6 <HAL_GPIO_WritePin+0xa>
 8003adc:	0800c258 	.word	0x0800c258

08003ae0 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ae0:	b538      	push	{r3, r4, r5, lr}
 8003ae2:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ae4:	460c      	mov	r4, r1
 8003ae6:	b141      	cbz	r1, 8003afa <HAL_GPIO_TogglePin+0x1a>

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003ae8:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003aea:	ea04 0301 	and.w	r3, r4, r1
 8003aee:	ea24 0401 	bic.w	r4, r4, r1
 8003af2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8003af6:	61ac      	str	r4, [r5, #24]
}
 8003af8:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003afa:	4803      	ldr	r0, [pc, #12]	; (8003b08 <HAL_GPIO_TogglePin+0x28>)
 8003afc:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8003b00:	f7fe fc24 	bl	800234c <assert_failed>
 8003b04:	e7f0      	b.n	8003ae8 <HAL_GPIO_TogglePin+0x8>
 8003b06:	bf00      	nop
 8003b08:	0800c258 	.word	0x0800c258

08003b0c <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b0c:	4a04      	ldr	r2, [pc, #16]	; (8003b20 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003b0e:	6951      	ldr	r1, [r2, #20]
 8003b10:	4201      	tst	r1, r0
 8003b12:	d100      	bne.n	8003b16 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003b14:	4770      	bx	lr
{
 8003b16:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b18:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b1a:	f7fe fd8f 	bl	800263c <HAL_GPIO_EXTI_Callback>
  }
}
 8003b1e:	bd08      	pop	{r3, pc}
 8003b20:	40013c00 	.word	0x40013c00

08003b24 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8003b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b26:	4605      	mov	r5, r0
 8003b28:	460e      	mov	r6, r1
 8003b2a:	4617      	mov	r7, r2
 8003b2c:	1c72      	adds	r2, r6, #1
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b2e:	682c      	ldr	r4, [r5, #0]
 8003b30:	d003      	beq.n	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x16>
 8003b32:	e009      	b.n	8003b48 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x24>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b34:	6963      	ldr	r3, [r4, #20]
 8003b36:	055b      	lsls	r3, r3, #21
 8003b38:	d424      	bmi.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b3a:	6963      	ldr	r3, [r4, #20]
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	f013 0308 	ands.w	r3, r3, #8
 8003b42:	d1f7      	bne.n	8003b34 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x10>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8003b44:	4618      	mov	r0, r3
}
 8003b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b48:	6963      	ldr	r3, [r4, #20]
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	f013 0308 	ands.w	r3, r3, #8
 8003b50:	d0f8      	beq.n	8003b44 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b52:	6963      	ldr	r3, [r4, #20]
 8003b54:	0559      	lsls	r1, r3, #21
 8003b56:	d415      	bmi.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b58:	f7fe fff4 	bl	8002b44 <HAL_GetTick>
 8003b5c:	1bc0      	subs	r0, r0, r7
 8003b5e:	4286      	cmp	r6, r0
 8003b60:	d301      	bcc.n	8003b66 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x42>
 8003b62:	2e00      	cmp	r6, #0
 8003b64:	d1e2      	bne.n	8003b2c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b66:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b68:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b6a:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b6c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b70:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b74:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003b76:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b7a:	f043 0320 	orr.w	r3, r3, #32
 8003b7e:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8003b80:	2001      	movs	r0, #1
}
 8003b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b84:	6823      	ldr	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b86:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b88:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b90:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b92:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b94:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b96:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b98:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b9c:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ba0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003ba2:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ba6:	f043 0304 	orr.w	r3, r3, #4
 8003baa:	642b      	str	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8003bac:	2001      	movs	r0, #1
}
 8003bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8003bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb2:	4605      	mov	r5, r0
 8003bb4:	460e      	mov	r6, r1
 8003bb6:	4617      	mov	r7, r2
 8003bb8:	1c72      	adds	r2, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bba:	682c      	ldr	r4, [r5, #0]
 8003bbc:	d003      	beq.n	8003bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x16>
 8003bbe:	e009      	b.n	8003bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x24>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bc0:	6963      	ldr	r3, [r4, #20]
 8003bc2:	055b      	lsls	r3, r3, #21
 8003bc4:	d424      	bmi.n	8003c10 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bc6:	6963      	ldr	r3, [r4, #20]
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	f013 0302 	ands.w	r3, r3, #2
 8003bce:	d1f7      	bne.n	8003bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x10>
  return HAL_OK;
 8003bd0:	4618      	mov	r0, r3
}
 8003bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bd4:	6963      	ldr	r3, [r4, #20]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	f013 0302 	ands.w	r3, r3, #2
 8003bdc:	d0f8      	beq.n	8003bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bde:	6963      	ldr	r3, [r4, #20]
 8003be0:	0559      	lsls	r1, r3, #21
 8003be2:	d415      	bmi.n	8003c10 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be4:	f7fe ffae 	bl	8002b44 <HAL_GetTick>
 8003be8:	1bc0      	subs	r0, r0, r7
 8003bea:	4286      	cmp	r6, r0
 8003bec:	d301      	bcc.n	8003bf2 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x42>
 8003bee:	2e00      	cmp	r6, #0
 8003bf0:	d1e2      	bne.n	8003bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf2:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bf4:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf6:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bf8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bfc:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c00:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003c02:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c06:	f043 0320 	orr.w	r3, r3, #32
 8003c0a:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8003c0c:	2001      	movs	r0, #1
}
 8003c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c10:	6823      	ldr	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c12:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c14:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c1c:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c1e:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c20:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c22:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c24:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c28:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c2c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003c2e:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c32:	f043 0304 	orr.w	r3, r3, #4
 8003c36:	642b      	str	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8003c38:	2001      	movs	r0, #1
}
 8003c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c3c <I2C_RequestMemoryWrite>:
{
 8003c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c40:	4604      	mov	r4, r0
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c42:	6800      	ldr	r0, [r0, #0]
{
 8003c44:	b082      	sub	sp, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c46:	6807      	ldr	r7, [r0, #0]
{
 8003c48:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003c4a:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c4e:	f447 7780 	orr.w	r7, r7, #256	; 0x100
{
 8003c52:	460d      	mov	r5, r1
 8003c54:	4690      	mov	r8, r2
 8003c56:	469a      	mov	sl, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c58:	6007      	str	r7, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003c5a:	1c72      	adds	r2, r6, #1
 8003c5c:	d111      	bne.n	8003c82 <I2C_RequestMemoryWrite+0x46>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c5e:	6943      	ldr	r3, [r0, #20]
 8003c60:	07db      	lsls	r3, r3, #31
 8003c62:	d5fc      	bpl.n	8003c5e <I2C_RequestMemoryWrite+0x22>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c64:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8003c68:	6105      	str	r5, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c6a:	464a      	mov	r2, r9
 8003c6c:	4631      	mov	r1, r6
 8003c6e:	4620      	mov	r0, r4
 8003c70:	f7ff ff9e 	bl	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8003c74:	4605      	mov	r5, r0
 8003c76:	b180      	cbz	r0, 8003c9a <I2C_RequestMemoryWrite+0x5e>
      return HAL_ERROR;
 8003c78:	2501      	movs	r5, #1
}
 8003c7a:	4628      	mov	r0, r5
 8003c7c:	b002      	add	sp, #8
 8003c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c82:	6943      	ldr	r3, [r0, #20]
 8003c84:	07df      	lsls	r7, r3, #31
 8003c86:	d4ed      	bmi.n	8003c64 <I2C_RequestMemoryWrite+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c88:	f7fe ff5c 	bl	8002b44 <HAL_GetTick>
 8003c8c:	eba0 0009 	sub.w	r0, r0, r9
 8003c90:	4286      	cmp	r6, r0
 8003c92:	d32a      	bcc.n	8003cea <I2C_RequestMemoryWrite+0xae>
 8003c94:	b34e      	cbz	r6, 8003cea <I2C_RequestMemoryWrite+0xae>
 8003c96:	6820      	ldr	r0, [r4, #0]
 8003c98:	e7df      	b.n	8003c5a <I2C_RequestMemoryWrite+0x1e>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	9001      	str	r0, [sp, #4]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	9201      	str	r2, [sp, #4]
 8003ca2:	699a      	ldr	r2, [r3, #24]
 8003ca4:	9201      	str	r2, [sp, #4]
 8003ca6:	9a01      	ldr	r2, [sp, #4]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ca8:	1c72      	adds	r2, r6, #1
 8003caa:	d14d      	bne.n	8003d48 <I2C_RequestMemoryWrite+0x10c>
 8003cac:	695a      	ldr	r2, [r3, #20]
 8003cae:	0617      	lsls	r7, r2, #24
 8003cb0:	d434      	bmi.n	8003d1c <I2C_RequestMemoryWrite+0xe0>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cb2:	695a      	ldr	r2, [r3, #20]
 8003cb4:	0550      	lsls	r0, r2, #21
 8003cb6:	d5f9      	bpl.n	8003cac <I2C_RequestMemoryWrite+0x70>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb8:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cba:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cbe:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cc0:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc2:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cc4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc8:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ccc:	6c23      	ldr	r3, [r4, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cce:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cd2:	f043 0304 	orr.w	r3, r3, #4
 8003cd6:	6423      	str	r3, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cda:	2b04      	cmp	r3, #4
 8003cdc:	d1cc      	bne.n	8003c78 <I2C_RequestMemoryWrite+0x3c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cde:	6822      	ldr	r2, [r4, #0]
 8003ce0:	6813      	ldr	r3, [r2, #0]
 8003ce2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ce6:	6013      	str	r3, [r2, #0]
 8003ce8:	e7c6      	b.n	8003c78 <I2C_RequestMemoryWrite+0x3c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003cea:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003cec:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003cee:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003cf0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003cf4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003cf8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cfa:	6821      	ldr	r1, [r4, #0]
        __HAL_UNLOCK(hi2c);
 8003cfc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d00:	f043 0320 	orr.w	r3, r3, #32
 8003d04:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d06:	680b      	ldr	r3, [r1, #0]
 8003d08:	05d9      	lsls	r1, r3, #23
 8003d0a:	d502      	bpl.n	8003d12 <I2C_RequestMemoryWrite+0xd6>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d10:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003d12:	2503      	movs	r5, #3
}
 8003d14:	4628      	mov	r0, r5
 8003d16:	b002      	add	sp, #8
 8003d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d1c:	f1ba 0f01 	cmp.w	sl, #1
 8003d20:	d106      	bne.n	8003d30 <I2C_RequestMemoryWrite+0xf4>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d22:	fa5f f288 	uxtb.w	r2, r8
}
 8003d26:	4628      	mov	r0, r5
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d28:	611a      	str	r2, [r3, #16]
}
 8003d2a:	b002      	add	sp, #8
 8003d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d30:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8003d34:	611a      	str	r2, [r3, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d36:	1c77      	adds	r7, r6, #1
 8003d38:	d115      	bne.n	8003d66 <I2C_RequestMemoryWrite+0x12a>
 8003d3a:	695a      	ldr	r2, [r3, #20]
 8003d3c:	0610      	lsls	r0, r2, #24
 8003d3e:	d4f0      	bmi.n	8003d22 <I2C_RequestMemoryWrite+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d40:	695a      	ldr	r2, [r3, #20]
 8003d42:	0551      	lsls	r1, r2, #21
 8003d44:	d5f9      	bpl.n	8003d3a <I2C_RequestMemoryWrite+0xfe>
 8003d46:	e7b7      	b.n	8003cb8 <I2C_RequestMemoryWrite+0x7c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d48:	695a      	ldr	r2, [r3, #20]
 8003d4a:	0611      	lsls	r1, r2, #24
 8003d4c:	d4e6      	bmi.n	8003d1c <I2C_RequestMemoryWrite+0xe0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d4e:	695a      	ldr	r2, [r3, #20]
 8003d50:	0551      	lsls	r1, r2, #21
 8003d52:	d4b1      	bmi.n	8003cb8 <I2C_RequestMemoryWrite+0x7c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d54:	f7fe fef6 	bl	8002b44 <HAL_GetTick>
 8003d58:	eba0 0009 	sub.w	r0, r0, r9
 8003d5c:	4286      	cmp	r6, r0
 8003d5e:	d311      	bcc.n	8003d84 <I2C_RequestMemoryWrite+0x148>
 8003d60:	b186      	cbz	r6, 8003d84 <I2C_RequestMemoryWrite+0x148>
 8003d62:	6823      	ldr	r3, [r4, #0]
 8003d64:	e7a0      	b.n	8003ca8 <I2C_RequestMemoryWrite+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	0612      	lsls	r2, r2, #24
 8003d6a:	d4da      	bmi.n	8003d22 <I2C_RequestMemoryWrite+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d6c:	695a      	ldr	r2, [r3, #20]
 8003d6e:	0552      	lsls	r2, r2, #21
 8003d70:	d4a2      	bmi.n	8003cb8 <I2C_RequestMemoryWrite+0x7c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d72:	f7fe fee7 	bl	8002b44 <HAL_GetTick>
 8003d76:	eba0 0009 	sub.w	r0, r0, r9
 8003d7a:	4286      	cmp	r6, r0
 8003d7c:	d302      	bcc.n	8003d84 <I2C_RequestMemoryWrite+0x148>
 8003d7e:	b10e      	cbz	r6, 8003d84 <I2C_RequestMemoryWrite+0x148>
 8003d80:	6823      	ldr	r3, [r4, #0]
 8003d82:	e7d8      	b.n	8003d36 <I2C_RequestMemoryWrite+0xfa>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d84:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d86:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d88:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d8a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d8e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d92:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003d94:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d98:	f043 0320 	orr.w	r3, r3, #32
 8003d9c:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003d9e:	e79b      	b.n	8003cd8 <I2C_RequestMemoryWrite+0x9c>

08003da0 <I2C_RequestMemoryRead>:
{
 8003da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003da4:	4604      	mov	r4, r0
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003da6:	6800      	ldr	r0, [r0, #0]
 8003da8:	6807      	ldr	r7, [r0, #0]
 8003daa:	f447 6780 	orr.w	r7, r7, #1024	; 0x400
 8003dae:	6007      	str	r7, [r0, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003db0:	6805      	ldr	r5, [r0, #0]
{
 8003db2:	b082      	sub	sp, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003db4:	f445 7580 	orr.w	r5, r5, #256	; 0x100
{
 8003db8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003dba:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dbe:	6005      	str	r5, [r0, #0]
{
 8003dc0:	468a      	mov	sl, r1
 8003dc2:	4617      	mov	r7, r2
 8003dc4:	4698      	mov	r8, r3
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003dc6:	1c73      	adds	r3, r6, #1
 8003dc8:	d111      	bne.n	8003dee <I2C_RequestMemoryRead+0x4e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dca:	6943      	ldr	r3, [r0, #20]
 8003dcc:	07dd      	lsls	r5, r3, #31
 8003dce:	d5fc      	bpl.n	8003dca <I2C_RequestMemoryRead+0x2a>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dd0:	f00a 03fe 	and.w	r3, sl, #254	; 0xfe
 8003dd4:	6103      	str	r3, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dd6:	464a      	mov	r2, r9
 8003dd8:	4631      	mov	r1, r6
 8003dda:	4620      	mov	r0, r4
 8003ddc:	f7ff fee8 	bl	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003de0:	fa5f fa8a 	uxtb.w	sl, sl
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003de4:	b178      	cbz	r0, 8003e06 <I2C_RequestMemoryRead+0x66>
    return HAL_ERROR;
 8003de6:	2001      	movs	r0, #1
}
 8003de8:	b002      	add	sp, #8
 8003dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dee:	6943      	ldr	r3, [r0, #20]
 8003df0:	07d9      	lsls	r1, r3, #31
 8003df2:	d4ed      	bmi.n	8003dd0 <I2C_RequestMemoryRead+0x30>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df4:	f7fe fea6 	bl	8002b44 <HAL_GetTick>
 8003df8:	eba0 0009 	sub.w	r0, r0, r9
 8003dfc:	4286      	cmp	r6, r0
 8003dfe:	d32a      	bcc.n	8003e56 <I2C_RequestMemoryRead+0xb6>
 8003e00:	b34e      	cbz	r6, 8003e56 <I2C_RequestMemoryRead+0xb6>
 8003e02:	6820      	ldr	r0, [r4, #0]
 8003e04:	e7df      	b.n	8003dc6 <I2C_RequestMemoryRead+0x26>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e06:	6825      	ldr	r5, [r4, #0]
 8003e08:	9001      	str	r0, [sp, #4]
 8003e0a:	696b      	ldr	r3, [r5, #20]
 8003e0c:	9301      	str	r3, [sp, #4]
 8003e0e:	69ab      	ldr	r3, [r5, #24]
 8003e10:	9301      	str	r3, [sp, #4]
 8003e12:	9b01      	ldr	r3, [sp, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e14:	1c73      	adds	r3, r6, #1
 8003e16:	d171      	bne.n	8003efc <I2C_RequestMemoryRead+0x15c>
 8003e18:	696b      	ldr	r3, [r5, #20]
 8003e1a:	0618      	lsls	r0, r3, #24
 8003e1c:	d433      	bmi.n	8003e86 <I2C_RequestMemoryRead+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e1e:	696b      	ldr	r3, [r5, #20]
 8003e20:	0559      	lsls	r1, r3, #21
 8003e22:	d5f9      	bpl.n	8003e18 <I2C_RequestMemoryRead+0x78>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e24:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e26:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e28:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8003e2c:	6169      	str	r1, [r5, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e34:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e38:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 8003e3a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e3e:	f043 0304 	orr.w	r3, r3, #4
 8003e42:	6423      	str	r3, [r4, #64]	; 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d1cd      	bne.n	8003de6 <I2C_RequestMemoryRead+0x46>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e4a:	6822      	ldr	r2, [r4, #0]
 8003e4c:	6813      	ldr	r3, [r2, #0]
 8003e4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e52:	6013      	str	r3, [r2, #0]
 8003e54:	e7c7      	b.n	8003de6 <I2C_RequestMemoryRead+0x46>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e56:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e58:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e5a:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e60:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e64:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e66:	6821      	ldr	r1, [r4, #0]
        __HAL_UNLOCK(hi2c);
 8003e68:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e6c:	f043 0320 	orr.w	r3, r3, #32
 8003e70:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e72:	680b      	ldr	r3, [r1, #0]
 8003e74:	05d8      	lsls	r0, r3, #23
 8003e76:	d502      	bpl.n	8003e7e <I2C_RequestMemoryRead+0xde>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e7c:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003e7e:	2003      	movs	r0, #3
}
 8003e80:	b002      	add	sp, #8
 8003e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e86:	f1b8 0f01 	cmp.w	r8, #1
 8003e8a:	d10a      	bne.n	8003ea2 <I2C_RequestMemoryRead+0x102>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e8c:	b2ff      	uxtb	r7, r7
 8003e8e:	612f      	str	r7, [r5, #16]
 8003e90:	1c71      	adds	r1, r6, #1
 8003e92:	d142      	bne.n	8003f1a <I2C_RequestMemoryRead+0x17a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e94:	696b      	ldr	r3, [r5, #20]
 8003e96:	061a      	lsls	r2, r3, #24
 8003e98:	d40e      	bmi.n	8003eb8 <I2C_RequestMemoryRead+0x118>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e9a:	696b      	ldr	r3, [r5, #20]
 8003e9c:	055b      	lsls	r3, r3, #21
 8003e9e:	d5f9      	bpl.n	8003e94 <I2C_RequestMemoryRead+0xf4>
 8003ea0:	e7c0      	b.n	8003e24 <I2C_RequestMemoryRead+0x84>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ea2:	0a3b      	lsrs	r3, r7, #8
 8003ea4:	612b      	str	r3, [r5, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ea6:	1c70      	adds	r0, r6, #1
 8003ea8:	d147      	bne.n	8003f3a <I2C_RequestMemoryRead+0x19a>
 8003eaa:	696b      	ldr	r3, [r5, #20]
 8003eac:	0619      	lsls	r1, r3, #24
 8003eae:	d4ed      	bmi.n	8003e8c <I2C_RequestMemoryRead+0xec>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003eb0:	696b      	ldr	r3, [r5, #20]
 8003eb2:	055a      	lsls	r2, r3, #21
 8003eb4:	d5f9      	bpl.n	8003eaa <I2C_RequestMemoryRead+0x10a>
 8003eb6:	e7b5      	b.n	8003e24 <I2C_RequestMemoryRead+0x84>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb8:	682b      	ldr	r3, [r5, #0]
 8003eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ebe:	602b      	str	r3, [r5, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003ec0:	1c71      	adds	r1, r6, #1
 8003ec2:	d10e      	bne.n	8003ee2 <I2C_RequestMemoryRead+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ec4:	696b      	ldr	r3, [r5, #20]
 8003ec6:	07da      	lsls	r2, r3, #31
 8003ec8:	d5fc      	bpl.n	8003ec4 <I2C_RequestMemoryRead+0x124>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003eca:	f04a 0101 	orr.w	r1, sl, #1
 8003ece:	6129      	str	r1, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ed0:	464a      	mov	r2, r9
 8003ed2:	4631      	mov	r1, r6
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	f7ff fe6b 	bl	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
    return HAL_TIMEOUT;
 8003eda:	3800      	subs	r0, #0
 8003edc:	bf18      	it	ne
 8003ede:	2001      	movne	r0, #1
 8003ee0:	e782      	b.n	8003de8 <I2C_RequestMemoryRead+0x48>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ee2:	696b      	ldr	r3, [r5, #20]
 8003ee4:	07db      	lsls	r3, r3, #31
 8003ee6:	d4f0      	bmi.n	8003eca <I2C_RequestMemoryRead+0x12a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee8:	f7fe fe2c 	bl	8002b44 <HAL_GetTick>
 8003eec:	eba0 0009 	sub.w	r0, r0, r9
 8003ef0:	4286      	cmp	r6, r0
 8003ef2:	d3b0      	bcc.n	8003e56 <I2C_RequestMemoryRead+0xb6>
 8003ef4:	2e00      	cmp	r6, #0
 8003ef6:	d0ae      	beq.n	8003e56 <I2C_RequestMemoryRead+0xb6>
 8003ef8:	6825      	ldr	r5, [r4, #0]
 8003efa:	e7e1      	b.n	8003ec0 <I2C_RequestMemoryRead+0x120>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003efc:	696b      	ldr	r3, [r5, #20]
 8003efe:	061a      	lsls	r2, r3, #24
 8003f00:	d4c1      	bmi.n	8003e86 <I2C_RequestMemoryRead+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f02:	696b      	ldr	r3, [r5, #20]
 8003f04:	055a      	lsls	r2, r3, #21
 8003f06:	d48d      	bmi.n	8003e24 <I2C_RequestMemoryRead+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f08:	f7fe fe1c 	bl	8002b44 <HAL_GetTick>
 8003f0c:	eba0 0009 	sub.w	r0, r0, r9
 8003f10:	4286      	cmp	r6, r0
 8003f12:	d322      	bcc.n	8003f5a <I2C_RequestMemoryRead+0x1ba>
 8003f14:	b30e      	cbz	r6, 8003f5a <I2C_RequestMemoryRead+0x1ba>
 8003f16:	6825      	ldr	r5, [r4, #0]
 8003f18:	e77c      	b.n	8003e14 <I2C_RequestMemoryRead+0x74>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f1a:	696b      	ldr	r3, [r5, #20]
 8003f1c:	061f      	lsls	r7, r3, #24
 8003f1e:	d4cb      	bmi.n	8003eb8 <I2C_RequestMemoryRead+0x118>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f20:	696b      	ldr	r3, [r5, #20]
 8003f22:	0558      	lsls	r0, r3, #21
 8003f24:	f53f af7e 	bmi.w	8003e24 <I2C_RequestMemoryRead+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f28:	f7fe fe0c 	bl	8002b44 <HAL_GetTick>
 8003f2c:	eba0 0009 	sub.w	r0, r0, r9
 8003f30:	4286      	cmp	r6, r0
 8003f32:	d312      	bcc.n	8003f5a <I2C_RequestMemoryRead+0x1ba>
 8003f34:	b18e      	cbz	r6, 8003f5a <I2C_RequestMemoryRead+0x1ba>
 8003f36:	6825      	ldr	r5, [r4, #0]
 8003f38:	e7aa      	b.n	8003e90 <I2C_RequestMemoryRead+0xf0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f3a:	696b      	ldr	r3, [r5, #20]
 8003f3c:	061b      	lsls	r3, r3, #24
 8003f3e:	d4a5      	bmi.n	8003e8c <I2C_RequestMemoryRead+0xec>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f40:	696b      	ldr	r3, [r5, #20]
 8003f42:	055b      	lsls	r3, r3, #21
 8003f44:	f53f af6e 	bmi.w	8003e24 <I2C_RequestMemoryRead+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f48:	f7fe fdfc 	bl	8002b44 <HAL_GetTick>
 8003f4c:	eba0 0009 	sub.w	r0, r0, r9
 8003f50:	4286      	cmp	r6, r0
 8003f52:	d302      	bcc.n	8003f5a <I2C_RequestMemoryRead+0x1ba>
 8003f54:	b10e      	cbz	r6, 8003f5a <I2C_RequestMemoryRead+0x1ba>
 8003f56:	6825      	ldr	r5, [r4, #0]
 8003f58:	e7a5      	b.n	8003ea6 <I2C_RequestMemoryRead+0x106>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003f5a:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003f5c:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003f5e:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003f60:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f64:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f68:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003f6a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f6e:	f043 0320 	orr.w	r3, r3, #32
 8003f72:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003f74:	e766      	b.n	8003e44 <I2C_RequestMemoryRead+0xa4>
 8003f76:	bf00      	nop

08003f78 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003f78:	2800      	cmp	r0, #0
 8003f7a:	f000 8135 	beq.w	80041e8 <HAL_I2C_Init+0x270>
{
 8003f7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003f80:	4a9a      	ldr	r2, [pc, #616]	; (80041ec <HAL_I2C_Init+0x274>)
 8003f82:	6803      	ldr	r3, [r0, #0]
 8003f84:	4293      	cmp	r3, r2
 8003f86:	4604      	mov	r4, r0
 8003f88:	d00c      	beq.n	8003fa4 <HAL_I2C_Init+0x2c>
 8003f8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d008      	beq.n	8003fa4 <HAL_I2C_Init+0x2c>
 8003f92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d004      	beq.n	8003fa4 <HAL_I2C_Init+0x2c>
 8003f9a:	4895      	ldr	r0, [pc, #596]	; (80041f0 <HAL_I2C_Init+0x278>)
 8003f9c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003fa0:	f7fe f9d4 	bl	800234c <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003fa4:	6863      	ldr	r3, [r4, #4]
 8003fa6:	4a93      	ldr	r2, [pc, #588]	; (80041f4 <HAL_I2C_Init+0x27c>)
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	4293      	cmp	r3, r2
 8003fac:	f200 8103 	bhi.w	80041b6 <HAL_I2C_Init+0x23e>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003fb0:	68a3      	ldr	r3, [r4, #8]
 8003fb2:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8003fb6:	f040 80d9 	bne.w	800416c <HAL_I2C_Init+0x1f4>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003fba:	68e3      	ldr	r3, [r4, #12]
 8003fbc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fc0:	f023 0303 	bic.w	r3, r3, #3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f040 80de 	bne.w	8004186 <HAL_I2C_Init+0x20e>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003fca:	6923      	ldr	r3, [r4, #16]
 8003fcc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fd4:	d004      	beq.n	8003fe0 <HAL_I2C_Init+0x68>
 8003fd6:	4886      	ldr	r0, [pc, #536]	; (80041f0 <HAL_I2C_Init+0x278>)
 8003fd8:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003fdc:	f7fe f9b6 	bl	800234c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003fe0:	6963      	ldr	r3, [r4, #20]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	f200 80d5 	bhi.w	8004192 <HAL_I2C_Init+0x21a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003fe8:	69a3      	ldr	r3, [r4, #24]
 8003fea:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 8003fee:	f040 80da 	bne.w	80041a6 <HAL_I2C_Init+0x22e>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003ff2:	69e3      	ldr	r3, [r4, #28]
 8003ff4:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8003ff8:	d004      	beq.n	8004004 <HAL_I2C_Init+0x8c>
 8003ffa:	487d      	ldr	r0, [pc, #500]	; (80041f0 <HAL_I2C_Init+0x278>)
 8003ffc:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8004000:	f7fe f9a4 	bl	800234c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004004:	6a23      	ldr	r3, [r4, #32]
 8004006:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800400a:	f040 809d 	bne.w	8004148 <HAL_I2C_Init+0x1d0>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800400e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004012:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 80a2 	beq.w	8004160 <HAL_I2C_Init+0x1e8>
  __HAL_I2C_DISABLE(hi2c);
 800401c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800401e:	2224      	movs	r2, #36	; 0x24
 8004020:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	f022 0201 	bic.w	r2, r2, #1
 800402a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004032:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800403a:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800403c:	f001 feda 	bl	8005df4 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004040:	6865      	ldr	r5, [r4, #4]
 8004042:	4b6d      	ldr	r3, [pc, #436]	; (80041f8 <HAL_I2C_Init+0x280>)
 8004044:	429d      	cmp	r5, r3
 8004046:	d84e      	bhi.n	80040e6 <HAL_I2C_Init+0x16e>
 8004048:	4b6c      	ldr	r3, [pc, #432]	; (80041fc <HAL_I2C_Init+0x284>)
 800404a:	4298      	cmp	r0, r3
 800404c:	f240 80b1 	bls.w	80041b2 <HAL_I2C_Init+0x23a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004050:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8004052:	4b6b      	ldr	r3, [pc, #428]	; (8004200 <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004054:	6851      	ldr	r1, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8004056:	fba3 6300 	umull	r6, r3, r3, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800405a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800405e:	ea41 4193 	orr.w	r1, r1, r3, lsr #18
 8004062:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004064:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 8004066:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004068:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800406c:	3301      	adds	r3, #1
 800406e:	430b      	orrs	r3, r1
 8004070:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004072:	69d1      	ldr	r1, [r2, #28]
 8004074:	3801      	subs	r0, #1
 8004076:	006b      	lsls	r3, r5, #1
 8004078:	fbb0 f3f3 	udiv	r3, r0, r3
 800407c:	f640 70fc 	movw	r0, #4092	; 0xffc
 8004080:	3301      	adds	r3, #1
 8004082:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8004086:	4203      	tst	r3, r0
 8004088:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800408c:	f040 8099 	bne.w	80041c2 <HAL_I2C_Init+0x24a>
 8004090:	2304      	movs	r3, #4
 8004092:	430b      	orrs	r3, r1
 8004094:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004096:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 800409a:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800409c:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800409e:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
 80040a2:	432b      	orrs	r3, r5
 80040a4:	4303      	orrs	r3, r0
 80040a6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040a8:	6890      	ldr	r0, [r2, #8]
 80040aa:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040ac:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040ae:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 80040b2:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 80040b6:	4329      	orrs	r1, r5
 80040b8:	4301      	orrs	r1, r0
 80040ba:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040bc:	68d1      	ldr	r1, [r2, #12]
 80040be:	69a0      	ldr	r0, [r4, #24]
 80040c0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80040c4:	4303      	orrs	r3, r0
 80040c6:	430b      	orrs	r3, r1
 80040c8:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80040ca:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040cc:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 80040ce:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 80040d2:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 80040d4:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d6:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80040d8:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040dc:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040de:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 80040e2:	4618      	mov	r0, r3
}
 80040e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80040e6:	4b47      	ldr	r3, [pc, #284]	; (8004204 <HAL_I2C_Init+0x28c>)
 80040e8:	4298      	cmp	r0, r3
 80040ea:	d962      	bls.n	80041b2 <HAL_I2C_Init+0x23a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040ec:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80040ee:	4944      	ldr	r1, [pc, #272]	; (8004200 <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040f0:	6856      	ldr	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040f2:	4f45      	ldr	r7, [pc, #276]	; (8004208 <HAL_I2C_Init+0x290>)
  freqrange = I2C_FREQRANGE(pclk1);
 80040f4:	fba1 3100 	umull	r3, r1, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040f8:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 80040fc:	ea46 4691 	orr.w	r6, r6, r1, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004100:	f44f 7396 	mov.w	r3, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8004104:	0c89      	lsrs	r1, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004106:	6056      	str	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004108:	fb03 f301 	mul.w	r3, r3, r1
 800410c:	fba7 1303 	umull	r1, r3, r7, r3
 8004110:	6a11      	ldr	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004112:	68a6      	ldr	r6, [r4, #8]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004114:	099b      	lsrs	r3, r3, #6
 8004116:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800411a:	3301      	adds	r3, #1
 800411c:	430b      	orrs	r3, r1
 800411e:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004120:	69d1      	ldr	r1, [r2, #28]
 8004122:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8004126:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800412a:	2e00      	cmp	r6, #0
 800412c:	d14c      	bne.n	80041c8 <HAL_I2C_Init+0x250>
 800412e:	3801      	subs	r0, #1
 8004130:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8004134:	fbb0 f3f3 	udiv	r3, r0, r3
 8004138:	3301      	adds	r3, #1
 800413a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800413e:	2b00      	cmp	r3, #0
 8004140:	d050      	beq.n	80041e4 <HAL_I2C_Init+0x26c>
 8004142:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004146:	e7a4      	b.n	8004092 <HAL_I2C_Init+0x11a>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004148:	4829      	ldr	r0, [pc, #164]	; (80041f0 <HAL_I2C_Init+0x278>)
 800414a:	f240 11c7 	movw	r1, #455	; 0x1c7
 800414e:	f7fe f8fd 	bl	800234c <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004152:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004156:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800415a:	2b00      	cmp	r3, #0
 800415c:	f47f af5e 	bne.w	800401c <HAL_I2C_Init+0xa4>
    hi2c->Lock = HAL_UNLOCKED;
 8004160:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8004164:	4620      	mov	r0, r4
 8004166:	f7fe f809 	bl	800217c <HAL_I2C_MspInit>
 800416a:	e757      	b.n	800401c <HAL_I2C_Init+0xa4>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800416c:	4820      	ldr	r0, [pc, #128]	; (80041f0 <HAL_I2C_Init+0x278>)
 800416e:	f240 11c1 	movw	r1, #449	; 0x1c1
 8004172:	f7fe f8eb 	bl	800234c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004176:	68e3      	ldr	r3, [r4, #12]
 8004178:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800417c:	f023 0303 	bic.w	r3, r3, #3
 8004180:	2b00      	cmp	r3, #0
 8004182:	f43f af22 	beq.w	8003fca <HAL_I2C_Init+0x52>
 8004186:	481a      	ldr	r0, [pc, #104]	; (80041f0 <HAL_I2C_Init+0x278>)
 8004188:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 800418c:	f7fe f8de 	bl	800234c <assert_failed>
 8004190:	e71b      	b.n	8003fca <HAL_I2C_Init+0x52>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004192:	4817      	ldr	r0, [pc, #92]	; (80041f0 <HAL_I2C_Init+0x278>)
 8004194:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8004198:	f7fe f8d8 	bl	800234c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800419c:	69a3      	ldr	r3, [r4, #24]
 800419e:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 80041a2:	f43f af26 	beq.w	8003ff2 <HAL_I2C_Init+0x7a>
 80041a6:	4812      	ldr	r0, [pc, #72]	; (80041f0 <HAL_I2C_Init+0x278>)
 80041a8:	f240 11c5 	movw	r1, #453	; 0x1c5
 80041ac:	f7fe f8ce 	bl	800234c <assert_failed>
 80041b0:	e71f      	b.n	8003ff2 <HAL_I2C_Init+0x7a>
    return HAL_ERROR;
 80041b2:	2001      	movs	r0, #1
}
 80041b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80041b6:	480e      	ldr	r0, [pc, #56]	; (80041f0 <HAL_I2C_Init+0x278>)
 80041b8:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80041bc:	f7fe f8c6 	bl	800234c <assert_failed>
 80041c0:	e6f6      	b.n	8003fb0 <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80041c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c6:	e764      	b.n	8004092 <HAL_I2C_Init+0x11a>
 80041c8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 80041cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80041d0:	3801      	subs	r0, #1
 80041d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80041d6:	3301      	adds	r3, #1
 80041d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041dc:	b113      	cbz	r3, 80041e4 <HAL_I2C_Init+0x26c>
 80041de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041e2:	e756      	b.n	8004092 <HAL_I2C_Init+0x11a>
 80041e4:	2301      	movs	r3, #1
 80041e6:	e754      	b.n	8004092 <HAL_I2C_Init+0x11a>
    return HAL_ERROR;
 80041e8:	2001      	movs	r0, #1
}
 80041ea:	4770      	bx	lr
 80041ec:	40005400 	.word	0x40005400
 80041f0:	0800c294 	.word	0x0800c294
 80041f4:	00061a7f 	.word	0x00061a7f
 80041f8:	000186a0 	.word	0x000186a0
 80041fc:	001e847f 	.word	0x001e847f
 8004200:	431bde83 	.word	0x431bde83
 8004204:	003d08ff 	.word	0x003d08ff
 8004208:	10624dd3 	.word	0x10624dd3

0800420c <HAL_I2C_Master_Transmit>:
{
 800420c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004210:	4604      	mov	r4, r0
 8004212:	b082      	sub	sp, #8
 8004214:	469a      	mov	sl, r3
 8004216:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004218:	4688      	mov	r8, r1
 800421a:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 800421c:	f7fe fc92 	bl	8002b44 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004220:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004224:	2b20      	cmp	r3, #32
 8004226:	d005      	beq.n	8004234 <HAL_I2C_Master_Transmit+0x28>
      return HAL_BUSY;
 8004228:	f04f 0802 	mov.w	r8, #2
}
 800422c:	4640      	mov	r0, r8
 800422e:	b002      	add	sp, #8
 8004230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004234:	4607      	mov	r7, r0
 8004236:	e005      	b.n	8004244 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004238:	f7fe fc84 	bl	8002b44 <HAL_GetTick>
 800423c:	1bc0      	subs	r0, r0, r7
 800423e:	2819      	cmp	r0, #25
 8004240:	f200 80f7 	bhi.w	8004432 <HAL_I2C_Master_Transmit+0x226>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004244:	6823      	ldr	r3, [r4, #0]
 8004246:	699d      	ldr	r5, [r3, #24]
 8004248:	43ed      	mvns	r5, r5
 800424a:	f015 0502 	ands.w	r5, r5, #2
 800424e:	d0f3      	beq.n	8004238 <HAL_I2C_Master_Transmit+0x2c>
    __HAL_LOCK(hi2c);
 8004250:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8004254:	2a01      	cmp	r2, #1
 8004256:	d0e7      	beq.n	8004228 <HAL_I2C_Master_Transmit+0x1c>
 8004258:	2201      	movs	r2, #1
 800425a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	07d2      	lsls	r2, r2, #31
 8004262:	d574      	bpl.n	800434e <HAL_I2C_Master_Transmit+0x142>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004264:	681a      	ldr	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004266:	488c      	ldr	r0, [pc, #560]	; (8004498 <HAL_I2C_Master_Transmit+0x28c>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004268:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800426c:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800426e:	2221      	movs	r2, #33	; 0x21
 8004270:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004274:	2210      	movs	r2, #16
 8004276:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800427a:	2200      	movs	r2, #0
 800427c:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 800427e:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004282:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004284:	62e0      	str	r0, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004286:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8004288:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800428c:	2a08      	cmp	r2, #8
    hi2c->XferSize    = hi2c->XferCount;
 800428e:	8521      	strh	r1, [r4, #40]	; 0x28
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004290:	d006      	beq.n	80042a0 <HAL_I2C_Master_Transmit+0x94>
 8004292:	2a01      	cmp	r2, #1
 8004294:	d004      	beq.n	80042a0 <HAL_I2C_Master_Transmit+0x94>
 8004296:	4282      	cmp	r2, r0
 8004298:	d002      	beq.n	80042a0 <HAL_I2C_Master_Transmit+0x94>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800429a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800429c:	2a12      	cmp	r2, #18
 800429e:	d103      	bne.n	80042a8 <HAL_I2C_Master_Transmit+0x9c>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	1c75      	adds	r5, r6, #1
 80042aa:	d142      	bne.n	8004332 <HAL_I2C_Master_Transmit+0x126>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042ac:	695a      	ldr	r2, [r3, #20]
 80042ae:	07d0      	lsls	r0, r2, #31
 80042b0:	d5fc      	bpl.n	80042ac <HAL_I2C_Master_Transmit+0xa0>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042b2:	6922      	ldr	r2, [r4, #16]
 80042b4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80042b8:	d14e      	bne.n	8004358 <HAL_I2C_Master_Transmit+0x14c>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042ba:	f008 01fe 	and.w	r1, r8, #254	; 0xfe
 80042be:	6119      	str	r1, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042c0:	463a      	mov	r2, r7
 80042c2:	4631      	mov	r1, r6
 80042c4:	4620      	mov	r0, r4
 80042c6:	f7ff fc73 	bl	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 80042ca:	4680      	mov	r8, r0
 80042cc:	2800      	cmp	r0, #0
 80042ce:	d12a      	bne.n	8004326 <HAL_I2C_Master_Transmit+0x11a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d0:	6823      	ldr	r3, [r4, #0]
 80042d2:	9001      	str	r0, [sp, #4]
 80042d4:	695a      	ldr	r2, [r3, #20]
 80042d6:	9201      	str	r2, [sp, #4]
 80042d8:	6999      	ldr	r1, [r3, #24]
    while (hi2c->XferSize > 0U)
 80042da:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042dc:	9101      	str	r1, [sp, #4]
 80042de:	9901      	ldr	r1, [sp, #4]
    while (hi2c->XferSize > 0U)
 80042e0:	2a00      	cmp	r2, #0
 80042e2:	d07a      	beq.n	80043da <HAL_I2C_Master_Transmit+0x1ce>
 80042e4:	1c75      	adds	r5, r6, #1
 80042e6:	f040 8085 	bne.w	80043f4 <HAL_I2C_Master_Transmit+0x1e8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042ea:	695a      	ldr	r2, [r3, #20]
 80042ec:	0610      	lsls	r0, r2, #24
 80042ee:	d446      	bmi.n	800437e <HAL_I2C_Master_Transmit+0x172>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042f0:	695a      	ldr	r2, [r3, #20]
 80042f2:	0551      	lsls	r1, r2, #21
 80042f4:	d5f9      	bpl.n	80042ea <HAL_I2C_Master_Transmit+0xde>
    hi2c->PreviousState       = I2C_STATE_NONE;
 80042f6:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042f8:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 80042fc:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042fe:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8004300:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004302:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004306:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800430a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 800430c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004310:	f043 0304 	orr.w	r3, r3, #4
 8004314:	6423      	str	r3, [r4, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004316:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004318:	2b04      	cmp	r3, #4
 800431a:	d104      	bne.n	8004326 <HAL_I2C_Master_Transmit+0x11a>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800431c:	6822      	ldr	r2, [r4, #0]
 800431e:	6813      	ldr	r3, [r2, #0]
 8004320:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004324:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8004326:	f04f 0801 	mov.w	r8, #1
}
 800432a:	4640      	mov	r0, r8
 800432c:	b002      	add	sp, #8
 800432e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004332:	695a      	ldr	r2, [r3, #20]
 8004334:	07d1      	lsls	r1, r2, #31
 8004336:	d4bc      	bmi.n	80042b2 <HAL_I2C_Master_Transmit+0xa6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004338:	f7fe fc04 	bl	8002b44 <HAL_GetTick>
 800433c:	1bc0      	subs	r0, r0, r7
 800433e:	4286      	cmp	r6, r0
 8004340:	f0c0 8084 	bcc.w	800444c <HAL_I2C_Master_Transmit+0x240>
 8004344:	2e00      	cmp	r6, #0
 8004346:	f000 8081 	beq.w	800444c <HAL_I2C_Master_Transmit+0x240>
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	e7ac      	b.n	80042a8 <HAL_I2C_Master_Transmit+0x9c>
      __HAL_I2C_ENABLE(hi2c);
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	f042 0201 	orr.w	r2, r2, #1
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	e785      	b.n	8004264 <HAL_I2C_Master_Transmit+0x58>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004358:	ea4f 12e8 	mov.w	r2, r8, asr #7
 800435c:	f002 0206 	and.w	r2, r2, #6
 8004360:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004364:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004366:	4631      	mov	r1, r6
 8004368:	463a      	mov	r2, r7
 800436a:	4620      	mov	r0, r4
 800436c:	f7ff fbda 	bl	8003b24 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8004370:	2800      	cmp	r0, #0
 8004372:	d1d8      	bne.n	8004326 <HAL_I2C_Master_Transmit+0x11a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	fa5f f188 	uxtb.w	r1, r8
 800437a:	6119      	str	r1, [r3, #16]
 800437c:	e7a0      	b.n	80042c0 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800437e:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004380:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004384:	4605      	mov	r5, r0
      hi2c->XferSize--;
 8004386:	f10c 31ff 	add.w	r1, ip, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800438a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800438e:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8004390:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004392:	6265      	str	r5, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004394:	3a01      	subs	r2, #1
 8004396:	b292      	uxth	r2, r2
 8004398:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800439a:	695d      	ldr	r5, [r3, #20]
      hi2c->XferSize--;
 800439c:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800439e:	076d      	lsls	r5, r5, #29
      hi2c->XferSize--;
 80043a0:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043a2:	d50c      	bpl.n	80043be <HAL_I2C_Master_Transmit+0x1b2>
 80043a4:	b159      	cbz	r1, 80043be <HAL_I2C_Master_Transmit+0x1b2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043a6:	7842      	ldrb	r2, [r0, #1]
 80043a8:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 80043aa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80043ac:	3a01      	subs	r2, #1
        hi2c->XferSize--;
 80043ae:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->pBuffPtr++;
 80043b2:	3002      	adds	r0, #2
        hi2c->XferCount--;
 80043b4:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 80043b6:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 80043ba:	6260      	str	r0, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80043bc:	8562      	strh	r2, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80043be:	1c75      	adds	r5, r6, #1
 80043c0:	d128      	bne.n	8004414 <HAL_I2C_Master_Transmit+0x208>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043c2:	695a      	ldr	r2, [r3, #20]
 80043c4:	0750      	lsls	r0, r2, #29
 80043c6:	d405      	bmi.n	80043d4 <HAL_I2C_Master_Transmit+0x1c8>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043c8:	695a      	ldr	r2, [r3, #20]
 80043ca:	0551      	lsls	r1, r2, #21
 80043cc:	d493      	bmi.n	80042f6 <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043ce:	695a      	ldr	r2, [r3, #20]
 80043d0:	0750      	lsls	r0, r2, #29
 80043d2:	d5f9      	bpl.n	80043c8 <HAL_I2C_Master_Transmit+0x1bc>
    while (hi2c->XferSize > 0U)
 80043d4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80043d6:	2a00      	cmp	r2, #0
 80043d8:	d184      	bne.n	80042e4 <HAL_I2C_Master_Transmit+0xd8>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043da:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043dc:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80043de:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043e4:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80043e6:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80043ea:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ee:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 80043f2:	e71b      	b.n	800422c <HAL_I2C_Master_Transmit+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	0612      	lsls	r2, r2, #24
 80043f8:	d4c1      	bmi.n	800437e <HAL_I2C_Master_Transmit+0x172>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80043fa:	695a      	ldr	r2, [r3, #20]
 80043fc:	0552      	lsls	r2, r2, #21
 80043fe:	f53f af7a 	bmi.w	80042f6 <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004402:	f7fe fb9f 	bl	8002b44 <HAL_GetTick>
 8004406:	1bc0      	subs	r0, r0, r7
 8004408:	4286      	cmp	r6, r0
 800440a:	d337      	bcc.n	800447c <HAL_I2C_Master_Transmit+0x270>
 800440c:	2e00      	cmp	r6, #0
 800440e:	d035      	beq.n	800447c <HAL_I2C_Master_Transmit+0x270>
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	e767      	b.n	80042e4 <HAL_I2C_Master_Transmit+0xd8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004414:	695a      	ldr	r2, [r3, #20]
 8004416:	0752      	lsls	r2, r2, #29
 8004418:	d4dc      	bmi.n	80043d4 <HAL_I2C_Master_Transmit+0x1c8>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800441a:	695a      	ldr	r2, [r3, #20]
 800441c:	0552      	lsls	r2, r2, #21
 800441e:	f53f af6a 	bmi.w	80042f6 <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004422:	f7fe fb8f 	bl	8002b44 <HAL_GetTick>
 8004426:	1bc0      	subs	r0, r0, r7
 8004428:	4286      	cmp	r6, r0
 800442a:	d327      	bcc.n	800447c <HAL_I2C_Master_Transmit+0x270>
 800442c:	b336      	cbz	r6, 800447c <HAL_I2C_Master_Transmit+0x270>
 800442e:	6823      	ldr	r3, [r4, #0]
 8004430:	e7c5      	b.n	80043be <HAL_I2C_Master_Transmit+0x1b2>
        hi2c->State             = HAL_I2C_STATE_READY;
 8004432:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004434:	6325      	str	r5, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004436:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800443a:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800443e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004440:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004444:	f043 0320 	orr.w	r3, r3, #32
 8004448:	6423      	str	r3, [r4, #64]	; 0x40
 800444a:	e6ed      	b.n	8004228 <HAL_I2C_Master_Transmit+0x1c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800444c:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800444e:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004450:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004452:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004456:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800445a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800445c:	6821      	ldr	r1, [r4, #0]
        __HAL_UNLOCK(hi2c);
 800445e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004462:	f043 0320 	orr.w	r3, r3, #32
 8004466:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004468:	680b      	ldr	r3, [r1, #0]
 800446a:	05de      	lsls	r6, r3, #23
 800446c:	f57f af5b 	bpl.w	8004326 <HAL_I2C_Master_Transmit+0x11a>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004470:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004474:	6423      	str	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8004476:	f04f 0801 	mov.w	r8, #1
 800447a:	e6d7      	b.n	800422c <HAL_I2C_Master_Transmit+0x20>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800447c:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800447e:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004480:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004482:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004486:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800448a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800448c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004490:	f043 0320 	orr.w	r3, r3, #32
 8004494:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8004496:	e73e      	b.n	8004316 <HAL_I2C_Master_Transmit+0x10a>
 8004498:	ffff0000 	.word	0xffff0000

0800449c <HAL_I2C_Mem_Write>:
{
 800449c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a0:	b083      	sub	sp, #12
 80044a2:	461f      	mov	r7, r3
 80044a4:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 80044a8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80044aa:	4604      	mov	r4, r0
 80044ac:	4688      	mov	r8, r1
 80044ae:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 80044b0:	f7fe fb48 	bl	8002b44 <HAL_GetTick>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80044b4:	2f01      	cmp	r7, #1
  uint32_t tickstart = HAL_GetTick();
 80044b6:	4605      	mov	r5, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80044b8:	d001      	beq.n	80044be <HAL_I2C_Mem_Write+0x22>
 80044ba:	2f10      	cmp	r7, #16
 80044bc:	d165      	bne.n	800458a <HAL_I2C_Mem_Write+0xee>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80044be:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80044c2:	2b20      	cmp	r3, #32
 80044c4:	d00b      	beq.n	80044de <HAL_I2C_Mem_Write+0x42>
      return HAL_BUSY;
 80044c6:	f04f 0802 	mov.w	r8, #2
}
 80044ca:	4640      	mov	r0, r8
 80044cc:	b003      	add	sp, #12
 80044ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044d2:	f7fe fb37 	bl	8002b44 <HAL_GetTick>
 80044d6:	1b40      	subs	r0, r0, r5
 80044d8:	2819      	cmp	r0, #25
 80044da:	f200 80ae 	bhi.w	800463a <HAL_I2C_Mem_Write+0x19e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044de:	6823      	ldr	r3, [r4, #0]
 80044e0:	6998      	ldr	r0, [r3, #24]
 80044e2:	43c0      	mvns	r0, r0
 80044e4:	f010 0b02 	ands.w	fp, r0, #2
 80044e8:	d0f3      	beq.n	80044d2 <HAL_I2C_Mem_Write+0x36>
    __HAL_LOCK(hi2c);
 80044ea:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 80044ee:	2a01      	cmp	r2, #1
 80044f0:	d0e9      	beq.n	80044c6 <HAL_I2C_Mem_Write+0x2a>
 80044f2:	2201      	movs	r2, #1
 80044f4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	07d2      	lsls	r2, r2, #31
 80044fc:	d577      	bpl.n	80045ee <HAL_I2C_Mem_Write+0x152>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044fe:	681a      	ldr	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004500:	4863      	ldr	r0, [pc, #396]	; (8004690 <HAL_I2C_Mem_Write+0x1f4>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004502:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004506:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004508:	2321      	movs	r3, #33	; 0x21
 800450a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800450e:	2240      	movs	r2, #64	; 0x40
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004510:	2300      	movs	r3, #0
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004512:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004516:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8004518:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800451c:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8004520:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004522:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004524:	4641      	mov	r1, r8
 8004526:	e9cd 6500 	strd	r6, r5, [sp]
 800452a:	463b      	mov	r3, r7
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800452c:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800452e:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 8004530:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004534:	4620      	mov	r0, r4
 8004536:	f7ff fb81 	bl	8003c3c <I2C_RequestMemoryWrite>
 800453a:	4680      	mov	r8, r0
 800453c:	b9f8      	cbnz	r0, 800457e <HAL_I2C_Mem_Write+0xe2>
    while (hi2c->XferSize > 0U)
 800453e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 80a3 	beq.w	800468c <HAL_I2C_Mem_Write+0x1f0>
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	1c71      	adds	r1, r6, #1
 800454a:	d15b      	bne.n	8004604 <HAL_I2C_Mem_Write+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	0612      	lsls	r2, r2, #24
 8004550:	d421      	bmi.n	8004596 <HAL_I2C_Mem_Write+0xfa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004552:	695a      	ldr	r2, [r3, #20]
 8004554:	0557      	lsls	r7, r2, #21
 8004556:	d5f9      	bpl.n	800454c <HAL_I2C_Mem_Write+0xb0>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8004558:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800455a:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 800455e:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004560:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8004562:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004564:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004568:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800456c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 800456e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004572:	f043 0304 	orr.w	r3, r3, #4
 8004576:	6423      	str	r3, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004578:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800457a:	2b04      	cmp	r3, #4
 800457c:	d03c      	beq.n	80045f8 <HAL_I2C_Mem_Write+0x15c>
      return HAL_ERROR;
 800457e:	f04f 0801 	mov.w	r8, #1
}
 8004582:	4640      	mov	r0, r8
 8004584:	b003      	add	sp, #12
 8004586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800458a:	4842      	ldr	r0, [pc, #264]	; (8004694 <HAL_I2C_Mem_Write+0x1f8>)
 800458c:	f640 11b9 	movw	r1, #2489	; 0x9b9
 8004590:	f7fd fedc 	bl	800234c <assert_failed>
 8004594:	e793      	b.n	80044be <HAL_I2C_Mem_Write+0x22>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004596:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004598:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800459c:	4607      	mov	r7, r0
      hi2c->XferSize--;
 800459e:	f10c 31ff 	add.w	r1, ip, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045a2:	f817 2b01 	ldrb.w	r2, [r7], #1
 80045a6:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 80045a8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80045aa:	6267      	str	r7, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80045ac:	3a01      	subs	r2, #1
 80045ae:	b292      	uxth	r2, r2
 80045b0:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045b2:	695f      	ldr	r7, [r3, #20]
      hi2c->XferSize--;
 80045b4:	b28a      	uxth	r2, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045b6:	0779      	lsls	r1, r7, #29
      hi2c->XferSize--;
 80045b8:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045ba:	d515      	bpl.n	80045e8 <HAL_I2C_Mem_Write+0x14c>
 80045bc:	b942      	cbnz	r2, 80045d0 <HAL_I2C_Mem_Write+0x134>
 80045be:	1c77      	adds	r7, r6, #1
 80045c0:	d156      	bne.n	8004670 <HAL_I2C_Mem_Write+0x1d4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045c2:	695a      	ldr	r2, [r3, #20]
 80045c4:	0750      	lsls	r0, r2, #29
 80045c6:	d446      	bmi.n	8004656 <HAL_I2C_Mem_Write+0x1ba>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045c8:	695a      	ldr	r2, [r3, #20]
 80045ca:	0551      	lsls	r1, r2, #21
 80045cc:	d5f9      	bpl.n	80045c2 <HAL_I2C_Mem_Write+0x126>
 80045ce:	e7c3      	b.n	8004558 <HAL_I2C_Mem_Write+0xbc>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045d0:	7842      	ldrb	r2, [r0, #1]
 80045d2:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 80045d4:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80045d6:	f1ac 0202 	sub.w	r2, ip, #2
        hi2c->XferCount--;
 80045da:	3901      	subs	r1, #1
        hi2c->XferSize--;
 80045dc:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 80045de:	3002      	adds	r0, #2
        hi2c->XferCount--;
 80045e0:	b289      	uxth	r1, r1
        hi2c->XferSize--;
 80045e2:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 80045e4:	6260      	str	r0, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80045e6:	8561      	strh	r1, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80045e8:	2a00      	cmp	r2, #0
 80045ea:	d1ad      	bne.n	8004548 <HAL_I2C_Mem_Write+0xac>
 80045ec:	e7e7      	b.n	80045be <HAL_I2C_Mem_Write+0x122>
      __HAL_I2C_ENABLE(hi2c);
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]
 80045f6:	e782      	b.n	80044fe <HAL_I2C_Mem_Write+0x62>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f8:	6822      	ldr	r2, [r4, #0]
 80045fa:	6813      	ldr	r3, [r2, #0]
 80045fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	e7bc      	b.n	800457e <HAL_I2C_Mem_Write+0xe2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004604:	695a      	ldr	r2, [r3, #20]
 8004606:	0610      	lsls	r0, r2, #24
 8004608:	d4c5      	bmi.n	8004596 <HAL_I2C_Mem_Write+0xfa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800460a:	695a      	ldr	r2, [r3, #20]
 800460c:	0550      	lsls	r0, r2, #21
 800460e:	d4a3      	bmi.n	8004558 <HAL_I2C_Mem_Write+0xbc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004610:	f7fe fa98 	bl	8002b44 <HAL_GetTick>
 8004614:	1b40      	subs	r0, r0, r5
 8004616:	4286      	cmp	r6, r0
 8004618:	d301      	bcc.n	800461e <HAL_I2C_Mem_Write+0x182>
 800461a:	2e00      	cmp	r6, #0
 800461c:	d193      	bne.n	8004546 <HAL_I2C_Mem_Write+0xaa>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800461e:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8004620:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004622:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004624:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004628:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800462c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800462e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004632:	f043 0320 	orr.w	r3, r3, #32
 8004636:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8004638:	e79e      	b.n	8004578 <HAL_I2C_Mem_Write+0xdc>
        hi2c->State             = HAL_I2C_STATE_READY;
 800463a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800463c:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004640:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004644:	f884 b03e 	strb.w	fp, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004648:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800464a:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800464e:	f043 0320 	orr.w	r3, r3, #32
 8004652:	6423      	str	r3, [r4, #64]	; 0x40
 8004654:	e737      	b.n	80044c6 <HAL_I2C_Mem_Write+0x2a>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004656:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004658:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800465a:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004660:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004662:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8004666:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800466a:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 800466e:	e72c      	b.n	80044ca <HAL_I2C_Mem_Write+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004670:	695a      	ldr	r2, [r3, #20]
 8004672:	0752      	lsls	r2, r2, #29
 8004674:	d4ef      	bmi.n	8004656 <HAL_I2C_Mem_Write+0x1ba>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004676:	695a      	ldr	r2, [r3, #20]
 8004678:	0552      	lsls	r2, r2, #21
 800467a:	f53f af6d 	bmi.w	8004558 <HAL_I2C_Mem_Write+0xbc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800467e:	f7fe fa61 	bl	8002b44 <HAL_GetTick>
 8004682:	1b40      	subs	r0, r0, r5
 8004684:	4286      	cmp	r6, r0
 8004686:	d3ca      	bcc.n	800461e <HAL_I2C_Mem_Write+0x182>
 8004688:	2e00      	cmp	r6, #0
 800468a:	d0c8      	beq.n	800461e <HAL_I2C_Mem_Write+0x182>
 800468c:	6823      	ldr	r3, [r4, #0]
 800468e:	e796      	b.n	80045be <HAL_I2C_Mem_Write+0x122>
 8004690:	ffff0000 	.word	0xffff0000
 8004694:	0800c294 	.word	0x0800c294

08004698 <HAL_I2C_Mem_Read>:
{
 8004698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800469c:	b087      	sub	sp, #28
 800469e:	4698      	mov	r8, r3
 80046a0:	f8bd b044 	ldrh.w	fp, [sp, #68]	; 0x44
 80046a4:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80046a6:	4604      	mov	r4, r0
 80046a8:	4689      	mov	r9, r1
 80046aa:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 80046ac:	f7fe fa4a 	bl	8002b44 <HAL_GetTick>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80046b0:	f1b8 0f01 	cmp.w	r8, #1
  uint32_t tickstart = HAL_GetTick();
 80046b4:	4607      	mov	r7, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80046b6:	d002      	beq.n	80046be <HAL_I2C_Mem_Read+0x26>
 80046b8:	f1b8 0f10 	cmp.w	r8, #16
 80046bc:	d154      	bne.n	8004768 <HAL_I2C_Mem_Read+0xd0>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80046be:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80046c2:	2b20      	cmp	r3, #32
 80046c4:	d00a      	beq.n	80046dc <HAL_I2C_Mem_Read+0x44>
      return HAL_BUSY;
 80046c6:	2502      	movs	r5, #2
}
 80046c8:	4628      	mov	r0, r5
 80046ca:	b007      	add	sp, #28
 80046cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d0:	f7fe fa38 	bl	8002b44 <HAL_GetTick>
 80046d4:	1bc0      	subs	r0, r0, r7
 80046d6:	2819      	cmp	r0, #25
 80046d8:	f200 80cf 	bhi.w	800487a <HAL_I2C_Mem_Read+0x1e2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	699d      	ldr	r5, [r3, #24]
 80046e0:	43ed      	mvns	r5, r5
 80046e2:	f015 0502 	ands.w	r5, r5, #2
 80046e6:	d0f3      	beq.n	80046d0 <HAL_I2C_Mem_Read+0x38>
    __HAL_LOCK(hi2c);
 80046e8:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 80046ec:	2a01      	cmp	r2, #1
 80046ee:	d0ea      	beq.n	80046c6 <HAL_I2C_Mem_Read+0x2e>
 80046f0:	2201      	movs	r2, #1
 80046f2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	07d1      	lsls	r1, r2, #31
 80046fa:	d53b      	bpl.n	8004774 <HAL_I2C_Mem_Read+0xdc>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046fc:	681a      	ldr	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046fe:	48a3      	ldr	r0, [pc, #652]	; (800498c <HAL_I2C_Mem_Read+0x2f4>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004700:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004704:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004706:	2322      	movs	r3, #34	; 0x22
 8004708:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800470c:	2240      	movs	r2, #64	; 0x40
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800470e:	2300      	movs	r3, #0
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004710:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004714:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8004716:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800471a:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 800471c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800471e:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004720:	4652      	mov	r2, sl
 8004722:	e9cd 6700 	strd	r6, r7, [sp]
 8004726:	4643      	mov	r3, r8
    hi2c->XferSize    = hi2c->XferCount;
 8004728:	8525      	strh	r5, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800472a:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800472c:	4649      	mov	r1, r9
 800472e:	4620      	mov	r0, r4
 8004730:	f7ff fb36 	bl	8003da0 <I2C_RequestMemoryRead>
 8004734:	4605      	mov	r5, r0
 8004736:	2800      	cmp	r0, #0
 8004738:	f040 80ac 	bne.w	8004894 <HAL_I2C_Mem_Read+0x1fc>
    if (hi2c->XferSize == 0U)
 800473c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800473e:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 8004740:	b9ea      	cbnz	r2, 800477e <HAL_I2C_Mem_Read+0xe6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004742:	9002      	str	r0, [sp, #8]
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	9202      	str	r2, [sp, #8]
 8004748:	699a      	ldr	r2, [r3, #24]
 800474a:	9202      	str	r2, [sp, #8]
 800474c:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004754:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004756:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004758:	2220      	movs	r2, #32
 800475a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 800475e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004762:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8004766:	e7af      	b.n	80046c8 <HAL_I2C_Mem_Read+0x30>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004768:	4889      	ldr	r0, [pc, #548]	; (8004990 <HAL_I2C_Mem_Read+0x2f8>)
 800476a:	f640 2134 	movw	r1, #2612	; 0xa34
 800476e:	f7fd fded 	bl	800234c <assert_failed>
 8004772:	e7a4      	b.n	80046be <HAL_I2C_Mem_Read+0x26>
      __HAL_I2C_ENABLE(hi2c);
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e7be      	b.n	80046fc <HAL_I2C_Mem_Read+0x64>
    else if (hi2c->XferSize == 1U)
 800477e:	2a01      	cmp	r2, #1
 8004780:	f000 810c 	beq.w	800499c <HAL_I2C_Mem_Read+0x304>
    else if (hi2c->XferSize == 2U)
 8004784:	2a02      	cmp	r2, #2
 8004786:	f000 809b 	beq.w	80048c0 <HAL_I2C_Mem_Read+0x228>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800478a:	9005      	str	r0, [sp, #20]
 800478c:	6959      	ldr	r1, [r3, #20]
 800478e:	9105      	str	r1, [sp, #20]
 8004790:	6999      	ldr	r1, [r3, #24]
 8004792:	9105      	str	r1, [sp, #20]
 8004794:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 8004796:	2a03      	cmp	r2, #3
 8004798:	d849      	bhi.n	800482e <HAL_I2C_Mem_Read+0x196>
        if (hi2c->XferSize == 1U)
 800479a:	2a01      	cmp	r2, #1
 800479c:	f000 80c9 	beq.w	8004932 <HAL_I2C_Mem_Read+0x29a>
        else if (hi2c->XferSize == 2U)
 80047a0:	2a02      	cmp	r2, #2
 80047a2:	f000 8087 	beq.w	80048b4 <HAL_I2C_Mem_Read+0x21c>
 80047a6:	1c71      	adds	r1, r6, #1
 80047a8:	f040 8099 	bne.w	80048de <HAL_I2C_Mem_Read+0x246>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047ac:	695a      	ldr	r2, [r3, #20]
 80047ae:	0752      	lsls	r2, r2, #29
 80047b0:	d5fc      	bpl.n	80047ac <HAL_I2C_Mem_Read+0x114>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b2:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ba:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 80047c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80047c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80047c4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 80047ca:	3101      	adds	r1, #1
          hi2c->XferSize--;
 80047cc:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80047ce:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80047d0:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80047d2:	8522      	strh	r2, [r4, #40]	; 0x28
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 80047d4:	1c71      	adds	r1, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047d6:	6823      	ldr	r3, [r4, #0]
 80047d8:	f040 808d 	bne.w	80048f6 <HAL_I2C_Mem_Read+0x25e>
 80047dc:	695a      	ldr	r2, [r3, #20]
 80047de:	0752      	lsls	r2, r2, #29
 80047e0:	d5fc      	bpl.n	80047dc <HAL_I2C_Mem_Read+0x144>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e2:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047e4:	6a61      	ldr	r1, [r4, #36]	; 0x24
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047ea:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 80047f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80047f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80047f4:	8d21      	ldrh	r1, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047f6:	6822      	ldr	r2, [r4, #0]
          hi2c->XferCount--;
 80047f8:	3b01      	subs	r3, #1
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fe:	6912      	ldr	r2, [r2, #16]
          hi2c->pBuffPtr++;
 8004800:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 8004804:	1e4b      	subs	r3, r1, #1
          hi2c->pBuffPtr++;
 8004806:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800480a:	8523      	strh	r3, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800480c:	7042      	strb	r2, [r0, #1]
          hi2c->XferSize--;
 800480e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004810:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8004812:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004814:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8004816:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8004818:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 800481a:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800481c:	3101      	adds	r1, #1
          hi2c->XferSize--;
 800481e:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004820:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8004822:	6261      	str	r1, [r4, #36]	; 0x24
    while (hi2c->XferSize > 0U)
 8004824:	2a00      	cmp	r2, #0
 8004826:	d096      	beq.n	8004756 <HAL_I2C_Mem_Read+0xbe>
      if (hi2c->XferSize <= 3U)
 8004828:	2a03      	cmp	r2, #3
 800482a:	6823      	ldr	r3, [r4, #0]
 800482c:	d9b5      	bls.n	800479a <HAL_I2C_Mem_Read+0x102>
 800482e:	b956      	cbnz	r6, 8004846 <HAL_I2C_Mem_Read+0x1ae>
 8004830:	e0a1      	b.n	8004976 <HAL_I2C_Mem_Read+0x2de>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004832:	695a      	ldr	r2, [r3, #20]
 8004834:	06d0      	lsls	r0, r2, #27
 8004836:	f100 808e 	bmi.w	8004956 <HAL_I2C_Mem_Read+0x2be>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800483a:	f7fe f983 	bl	8002b44 <HAL_GetTick>
 800483e:	1bc0      	subs	r0, r0, r7
 8004840:	4286      	cmp	r6, r0
 8004842:	d364      	bcc.n	800490e <HAL_I2C_Mem_Read+0x276>
 8004844:	6823      	ldr	r3, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004846:	695a      	ldr	r2, [r3, #20]
 8004848:	0652      	lsls	r2, r2, #25
 800484a:	d5f2      	bpl.n	8004832 <HAL_I2C_Mem_Read+0x19a>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800484c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 8004852:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004854:	6820      	ldr	r0, [r4, #0]
        hi2c->XferSize--;
 8004856:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8004858:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800485a:	3b01      	subs	r3, #1
 800485c:	b29b      	uxth	r3, r3
 800485e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004860:	6943      	ldr	r3, [r0, #20]
        hi2c->XferSize--;
 8004862:	3a01      	subs	r2, #1
 8004864:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 8004866:	f101 0c01 	add.w	ip, r1, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800486a:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 800486c:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 800486e:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004872:	d5d7      	bpl.n	8004824 <HAL_I2C_Mem_Read+0x18c>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004874:	6903      	ldr	r3, [r0, #16]
 8004876:	704b      	strb	r3, [r1, #1]
 8004878:	e7c9      	b.n	800480e <HAL_I2C_Mem_Read+0x176>
        hi2c->State             = HAL_I2C_STATE_READY;
 800487a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800487c:	6325      	str	r5, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800487e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004882:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004886:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004888:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800488c:	f043 0320 	orr.w	r3, r3, #32
 8004890:	6423      	str	r3, [r4, #64]	; 0x40
 8004892:	e718      	b.n	80046c6 <HAL_I2C_Mem_Read+0x2e>
      return HAL_ERROR;
 8004894:	2501      	movs	r5, #1
}
 8004896:	4628      	mov	r0, r5
 8004898:	b007      	add	sp, #28
 800489a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800489e:	695a      	ldr	r2, [r3, #20]
 80048a0:	0750      	lsls	r0, r2, #29
 80048a2:	d49e      	bmi.n	80047e2 <HAL_I2C_Mem_Read+0x14a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048a4:	f7fe f94e 	bl	8002b44 <HAL_GetTick>
 80048a8:	1bc0      	subs	r0, r0, r7
 80048aa:	4286      	cmp	r6, r0
 80048ac:	d32f      	bcc.n	800490e <HAL_I2C_Mem_Read+0x276>
 80048ae:	2e00      	cmp	r6, #0
 80048b0:	d02d      	beq.n	800490e <HAL_I2C_Mem_Read+0x276>
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	1c71      	adds	r1, r6, #1
 80048b6:	d1f2      	bne.n	800489e <HAL_I2C_Mem_Read+0x206>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048b8:	695a      	ldr	r2, [r3, #20]
 80048ba:	0752      	lsls	r2, r2, #29
 80048bc:	d5fc      	bpl.n	80048b8 <HAL_I2C_Mem_Read+0x220>
 80048be:	e790      	b.n	80047e2 <HAL_I2C_Mem_Read+0x14a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048c0:	6819      	ldr	r1, [r3, #0]
 80048c2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80048c6:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048c8:	6819      	ldr	r1, [r3, #0]
 80048ca:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80048ce:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d0:	9004      	str	r0, [sp, #16]
 80048d2:	6959      	ldr	r1, [r3, #20]
 80048d4:	9104      	str	r1, [sp, #16]
 80048d6:	6999      	ldr	r1, [r3, #24]
 80048d8:	9104      	str	r1, [sp, #16]
 80048da:	9904      	ldr	r1, [sp, #16]
 80048dc:	e75b      	b.n	8004796 <HAL_I2C_Mem_Read+0xfe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048de:	695a      	ldr	r2, [r3, #20]
 80048e0:	0750      	lsls	r0, r2, #29
 80048e2:	f53f af66 	bmi.w	80047b2 <HAL_I2C_Mem_Read+0x11a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e6:	f7fe f92d 	bl	8002b44 <HAL_GetTick>
 80048ea:	1bc0      	subs	r0, r0, r7
 80048ec:	4286      	cmp	r6, r0
 80048ee:	d30e      	bcc.n	800490e <HAL_I2C_Mem_Read+0x276>
 80048f0:	b16e      	cbz	r6, 800490e <HAL_I2C_Mem_Read+0x276>
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	e757      	b.n	80047a6 <HAL_I2C_Mem_Read+0x10e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048f6:	695a      	ldr	r2, [r3, #20]
 80048f8:	0750      	lsls	r0, r2, #29
 80048fa:	f53f af72 	bmi.w	80047e2 <HAL_I2C_Mem_Read+0x14a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048fe:	f7fe f921 	bl	8002b44 <HAL_GetTick>
 8004902:	1bc0      	subs	r0, r0, r7
 8004904:	4286      	cmp	r6, r0
 8004906:	d302      	bcc.n	800490e <HAL_I2C_Mem_Read+0x276>
 8004908:	2e00      	cmp	r6, #0
 800490a:	f47f af63 	bne.w	80047d4 <HAL_I2C_Mem_Read+0x13c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800490e:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8004910:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004912:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004914:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004918:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800491c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800491e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8004922:	2501      	movs	r5, #1
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004924:	f043 0320 	orr.w	r3, r3, #32
}
 8004928:	4628      	mov	r0, r5
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800492a:	6423      	str	r3, [r4, #64]	; 0x40
}
 800492c:	b007      	add	sp, #28
 800492e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004932:	b94e      	cbnz	r6, 8004948 <HAL_I2C_Mem_Read+0x2b0>
 8004934:	e02e      	b.n	8004994 <HAL_I2C_Mem_Read+0x2fc>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004936:	695a      	ldr	r2, [r3, #20]
 8004938:	06d2      	lsls	r2, r2, #27
 800493a:	d40c      	bmi.n	8004956 <HAL_I2C_Mem_Read+0x2be>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493c:	f7fe f902 	bl	8002b44 <HAL_GetTick>
 8004940:	1bc0      	subs	r0, r0, r7
 8004942:	4286      	cmp	r6, r0
 8004944:	d3e3      	bcc.n	800490e <HAL_I2C_Mem_Read+0x276>
 8004946:	6823      	ldr	r3, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004948:	695a      	ldr	r2, [r3, #20]
 800494a:	0651      	lsls	r1, r2, #25
 800494c:	d5f3      	bpl.n	8004936 <HAL_I2C_Mem_Read+0x29e>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800494e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8004954:	e75b      	b.n	800480e <HAL_I2C_Mem_Read+0x176>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004956:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004958:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 800495c:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800495e:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004960:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004962:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004966:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800496a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800496c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004970:	6423      	str	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 8004972:	2501      	movs	r5, #1
 8004974:	e6a8      	b.n	80046c8 <HAL_I2C_Mem_Read+0x30>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004976:	695a      	ldr	r2, [r3, #20]
 8004978:	0652      	lsls	r2, r2, #25
 800497a:	f53f af67 	bmi.w	800484c <HAL_I2C_Mem_Read+0x1b4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800497e:	695a      	ldr	r2, [r3, #20]
 8004980:	06d1      	lsls	r1, r2, #27
 8004982:	d4e8      	bmi.n	8004956 <HAL_I2C_Mem_Read+0x2be>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004984:	f7fe f8de 	bl	8002b44 <HAL_GetTick>
 8004988:	e7c1      	b.n	800490e <HAL_I2C_Mem_Read+0x276>
 800498a:	bf00      	nop
 800498c:	ffff0000 	.word	0xffff0000
 8004990:	0800c294 	.word	0x0800c294
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004994:	695a      	ldr	r2, [r3, #20]
 8004996:	0650      	lsls	r0, r2, #25
 8004998:	d5f1      	bpl.n	800497e <HAL_I2C_Mem_Read+0x2e6>
 800499a:	e7d8      	b.n	800494e <HAL_I2C_Mem_Read+0x2b6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499c:	6819      	ldr	r1, [r3, #0]
 800499e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80049a2:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049a4:	9003      	str	r0, [sp, #12]
 80049a6:	6959      	ldr	r1, [r3, #20]
 80049a8:	9103      	str	r1, [sp, #12]
 80049aa:	6999      	ldr	r1, [r3, #24]
 80049ac:	9103      	str	r1, [sp, #12]
 80049ae:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b0:	6819      	ldr	r1, [r3, #0]
 80049b2:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80049b6:	6019      	str	r1, [r3, #0]
 80049b8:	e6ed      	b.n	8004796 <HAL_I2C_Mem_Read+0xfe>
 80049ba:	bf00      	nop

080049bc <HAL_I2C_MasterTxCpltCallback>:
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop

080049c0 <HAL_I2C_MasterRxCpltCallback>:
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop

080049c4 <HAL_I2C_SlaveTxCpltCallback>:
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop

080049c8 <HAL_I2C_SlaveRxCpltCallback>:
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop

080049cc <HAL_I2C_AddrCallback>:
}
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop

080049d0 <HAL_I2C_ListenCpltCallback>:
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop

080049d4 <HAL_I2C_MemTxCpltCallback>:
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop

080049d8 <I2C_MemoryTransmit_TXE_BTF>:
{
 80049d8:	b538      	push	{r3, r4, r5, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049da:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 80049de:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80049e0:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 80049e2:	b959      	cbnz	r1, 80049fc <I2C_MemoryTransmit_TXE_BTF+0x24>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80049e4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80049e6:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80049e8:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80049ea:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80049ec:	d032      	beq.n	8004a54 <I2C_MemoryTransmit_TXE_BTF+0x7c>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80049ee:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80049f2:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 80049f4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80049f6:	3201      	adds	r2, #1
 80049f8:	6502      	str	r2, [r0, #80]	; 0x50
}
 80049fa:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 80049fc:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80049fe:	2901      	cmp	r1, #1
 8004a00:	d020      	beq.n	8004a44 <I2C_MemoryTransmit_TXE_BTF+0x6c>
  else if (hi2c->EventCount == 2U)
 8004a02:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004a04:	2902      	cmp	r1, #2
 8004a06:	d1f8      	bne.n	80049fa <I2C_MemoryTransmit_TXE_BTF+0x22>
 8004a08:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004a0a:	2a22      	cmp	r2, #34	; 0x22
 8004a0c:	d02c      	beq.n	8004a68 <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a0e:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8004a10:	b289      	uxth	r1, r1
 8004a12:	bb29      	cbnz	r1, 8004a60 <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a14:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8004a16:	b289      	uxth	r1, r1
 8004a18:	2900      	cmp	r1, #0
 8004a1a:	d1ee      	bne.n	80049fa <I2C_MemoryTransmit_TXE_BTF+0x22>
 8004a1c:	2a21      	cmp	r2, #33	; 0x21
 8004a1e:	d1ec      	bne.n	80049fa <I2C_MemoryTransmit_TXE_BTF+0x22>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a20:	6802      	ldr	r2, [r0, #0]
 8004a22:	6854      	ldr	r4, [r2, #4]
 8004a24:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8004a28:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a2a:	6814      	ldr	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8004a2c:	2520      	movs	r5, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a2e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8004a32:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a34:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a36:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a3a:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004a3e:	f7ff ffc9 	bl	80049d4 <HAL_I2C_MemTxCpltCallback>
}
 8004a42:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a44:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8004a46:	6801      	ldr	r1, [r0, #0]
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8004a4c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004a4e:	3201      	adds	r2, #1
 8004a50:	6502      	str	r2, [r0, #80]	; 0x50
}
 8004a52:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8004a58:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004a5a:	3202      	adds	r2, #2
 8004a5c:	6502      	str	r2, [r0, #80]	; 0x50
}
 8004a5e:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a60:	2a21      	cmp	r2, #33	; 0x21
 8004a62:	d007      	beq.n	8004a74 <I2C_MemoryTransmit_TXE_BTF+0x9c>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 8004a66:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004a68:	6802      	ldr	r2, [r0, #0]
 8004a6a:	6813      	ldr	r3, [r2, #0]
 8004a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a70:	6013      	str	r3, [r2, #0]
}
 8004a72:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a74:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004a76:	6802      	ldr	r2, [r0, #0]
 8004a78:	f811 0b01 	ldrb.w	r0, [r1], #1
 8004a7c:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8004a7e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004a80:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004a82:	3a01      	subs	r2, #1
 8004a84:	b292      	uxth	r2, r2
 8004a86:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004a88:	bd38      	pop	{r3, r4, r5, pc}
 8004a8a:	bf00      	nop

08004a8c <HAL_I2C_MemRxCpltCallback>:
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop

08004a90 <HAL_I2C_ErrorCallback>:
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop

08004a94 <HAL_I2C_AbortCpltCallback>:
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop

08004a98 <I2C_DMAAbort>:
{
 8004a98:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a9a:	4b3a      	ldr	r3, [pc, #232]	; (8004b84 <I2C_DMAAbort+0xec>)
 8004a9c:	4a3a      	ldr	r2, [pc, #232]	; (8004b88 <I2C_DMAAbort+0xf0>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004aa0:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004aa2:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004aa4:	08db      	lsrs	r3, r3, #3
 8004aa6:	fba2 2303 	umull	r2, r3, r2, r3
  __IO uint32_t count = 0U;
 8004aaa:	2200      	movs	r2, #0
 8004aac:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004aae:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ab0:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8004ab4:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ab6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004aba:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004abe:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ac0:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ac2:	e005      	b.n	8004ad0 <I2C_DMAAbort+0x38>
    count--;
 8004ac4:	9b01      	ldr	r3, [sp, #4]
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004aca:	6813      	ldr	r3, [r2, #0]
 8004acc:	059b      	lsls	r3, r3, #22
 8004ace:	d506      	bpl.n	8004ade <I2C_DMAAbort+0x46>
    if (count == 0U)
 8004ad0:	9b01      	ldr	r3, [sp, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1f6      	bne.n	8004ac4 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ad6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004ad8:	f043 0320 	orr.w	r3, r3, #32
 8004adc:	6403      	str	r3, [r0, #64]	; 0x40
  if (hi2c->hdmarx != NULL)
 8004ade:	e9d0 430d 	ldrd	r4, r3, [r0, #52]	; 0x34
  if (hi2c->hdmatx != NULL)
 8004ae2:	b344      	cbz	r4, 8004b36 <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004ae4:	2500      	movs	r5, #0
 8004ae6:	63e5      	str	r5, [r4, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 8004ae8:	b1f3      	cbz	r3, 8004b28 <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aea:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004aec:	63dd      	str	r5, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aee:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 8004af2:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 8004af4:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004af6:	6525      	str	r5, [r4, #80]	; 0x50
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004af8:	2400      	movs	r4, #0
 8004afa:	651c      	str	r4, [r3, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8004afc:	6813      	ldr	r3, [r2, #0]
 8004afe:	f023 0301 	bic.w	r3, r3, #1
 8004b02:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004b04:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004b08:	2b60      	cmp	r3, #96	; 0x60
 8004b0a:	d029      	beq.n	8004b60 <I2C_DMAAbort+0xc8>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b0c:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8004b10:	2928      	cmp	r1, #40	; 0x28
 8004b12:	d018      	beq.n	8004b46 <I2C_DMAAbort+0xae>
      hi2c->State = HAL_I2C_STATE_READY;
 8004b14:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b16:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8004b18:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b1c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004b20:	f7ff ffb6 	bl	8004a90 <HAL_I2C_ErrorCallback>
}
 8004b24:	b002      	add	sp, #8
 8004b26:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b28:	6815      	ldr	r5, [r2, #0]
 8004b2a:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8004b2e:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8004b30:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004b32:	6523      	str	r3, [r4, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 8004b34:	e7e2      	b.n	8004afc <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8004b36:	b1f3      	cbz	r3, 8004b76 <I2C_DMAAbort+0xde>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b38:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004b3a:	63dc      	str	r4, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b3c:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8004b40:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8004b42:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8004b44:	e7d8      	b.n	8004af8 <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8004b46:	6813      	ldr	r3, [r2, #0]
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b4e:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b50:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b56:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b58:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b5a:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8004b5e:	e7df      	b.n	8004b20 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b60:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8004b62:	2220      	movs	r2, #32
 8004b64:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004b68:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004b6c:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004b6e:	f7ff ff91 	bl	8004a94 <HAL_I2C_AbortCpltCallback>
}
 8004b72:	b002      	add	sp, #8
 8004b74:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b76:	6814      	ldr	r4, [r2, #0]
 8004b78:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8004b7c:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8004b7e:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8004b80:	e7bc      	b.n	8004afc <I2C_DMAAbort+0x64>
 8004b82:	bf00      	nop
 8004b84:	20000030 	.word	0x20000030
 8004b88:	14f8b589 	.word	0x14f8b589

08004b8c <I2C_ITError>:
{
 8004b8c:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b8e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004b92:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004b96:	2b10      	cmp	r3, #16
{
 8004b98:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b9a:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004b9c:	d039      	beq.n	8004c12 <I2C_ITError+0x86>
 8004b9e:	b2d9      	uxtb	r1, r3
 8004ba0:	2940      	cmp	r1, #64	; 0x40
 8004ba2:	d036      	beq.n	8004c12 <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ba4:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8004ba8:	2928      	cmp	r1, #40	; 0x28
 8004baa:	d03d      	beq.n	8004c28 <I2C_ITError+0x9c>
 8004bac:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004bae:	6859      	ldr	r1, [r3, #4]
 8004bb0:	0508      	lsls	r0, r1, #20
 8004bb2:	d407      	bmi.n	8004bc4 <I2C_ITError+0x38>
 8004bb4:	2a60      	cmp	r2, #96	; 0x60
 8004bb6:	d005      	beq.n	8004bc4 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8004bb8:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bba:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8004bbc:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bc0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004bce:	d134      	bne.n	8004c3a <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004bd0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8004bd4:	2960      	cmp	r1, #96	; 0x60
 8004bd6:	d075      	beq.n	8004cc4 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004bd8:	695a      	ldr	r2, [r3, #20]
 8004bda:	0650      	lsls	r0, r2, #25
 8004bdc:	d505      	bpl.n	8004bea <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bde:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8004be4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004be6:	3301      	adds	r3, #1
 8004be8:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8004bea:	4620      	mov	r0, r4
 8004bec:	f7ff ff50 	bl	8004a90 <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8004bf0:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004bf2:	0719      	lsls	r1, r3, #28
 8004bf4:	d004      	beq.n	8004c00 <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bf6:	6822      	ldr	r2, [r4, #0]
 8004bf8:	6853      	ldr	r3, [r2, #4]
 8004bfa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004bfe:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8004c00:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004c04:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004c06:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8004c08:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004c0a:	d501      	bpl.n	8004c10 <I2C_ITError+0x84>
 8004c0c:	2b28      	cmp	r3, #40	; 0x28
 8004c0e:	d02f      	beq.n	8004c70 <I2C_ITError+0xe4>
}
 8004c10:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c12:	2a22      	cmp	r2, #34	; 0x22
 8004c14:	d1c6      	bne.n	8004ba4 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c1e:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	0512      	lsls	r2, r2, #20
 8004c24:	d5c8      	bpl.n	8004bb8 <I2C_ITError+0x2c>
 8004c26:	e7cd      	b.n	8004bc4 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	6323      	str	r3, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c2c:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c2e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004c38:	d0ca      	beq.n	8004bd0 <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c3a:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004c3c:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c42:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004c44:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d01e      	beq.n	8004c8a <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c4c:	4b28      	ldr	r3, [pc, #160]	; (8004cf0 <I2C_ITError+0x164>)
 8004c4e:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c50:	f7fe fbd0 	bl	80033f4 <HAL_DMA_Abort_IT>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	d0cb      	beq.n	8004bf0 <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 8004c58:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c5a:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8004c5c:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004c5e:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8004c60:	f023 0301 	bic.w	r3, r3, #1
 8004c64:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004c66:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c6a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004c6c:	4798      	blx	r3
 8004c6e:	e7bf      	b.n	8004bf0 <I2C_ITError+0x64>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004c70:	4b20      	ldr	r3, [pc, #128]	; (8004cf4 <I2C_ITError+0x168>)
 8004c72:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c74:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c76:	2300      	movs	r3, #0
 8004c78:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c7a:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c7c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c80:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c84:	f7ff fea4 	bl	80049d0 <HAL_I2C_ListenCpltCallback>
}
 8004c88:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c8a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004c8c:	4b18      	ldr	r3, [pc, #96]	; (8004cf0 <I2C_ITError+0x164>)
 8004c8e:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c90:	f7fe fbb0 	bl	80033f4 <HAL_DMA_Abort_IT>
 8004c94:	2800      	cmp	r0, #0
 8004c96:	d0ab      	beq.n	8004bf0 <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c98:	6823      	ldr	r3, [r4, #0]
 8004c9a:	695a      	ldr	r2, [r3, #20]
 8004c9c:	0651      	lsls	r1, r2, #25
 8004c9e:	d506      	bpl.n	8004cae <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ca0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8004ca6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004ca8:	6823      	ldr	r3, [r4, #0]
 8004caa:	3201      	adds	r2, #1
 8004cac:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8004cae:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004cb0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8004cb2:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8004cb6:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8004cb8:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004cba:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004cbe:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004cc0:	4798      	blx	r3
 8004cc2:	e795      	b.n	8004bf0 <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 8004cc4:	2120      	movs	r1, #32
 8004cc6:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cca:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ccc:	695a      	ldr	r2, [r3, #20]
 8004cce:	0652      	lsls	r2, r2, #25
 8004cd0:	d506      	bpl.n	8004ce0 <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cd2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8004cd8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004cda:	6823      	ldr	r3, [r4, #0]
 8004cdc:	3201      	adds	r2, #1
 8004cde:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	f022 0201 	bic.w	r2, r2, #1
 8004ce6:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004ce8:	4620      	mov	r0, r4
 8004cea:	f7ff fed3 	bl	8004a94 <HAL_I2C_AbortCpltCallback>
 8004cee:	e77f      	b.n	8004bf0 <I2C_ITError+0x64>
 8004cf0:	08004a99 	.word	0x08004a99
 8004cf4:	ffff0000 	.word	0xffff0000

08004cf8 <HAL_I2C_EV_IRQHandler>:
{
 8004cf8:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004cfa:	6803      	ldr	r3, [r0, #0]
{
 8004cfc:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004cfe:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d02:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d06:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004d0a:	2910      	cmp	r1, #16
{
 8004d0c:	b08c      	sub	sp, #48	; 0x30
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d0e:	b2cd      	uxtb	r5, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004d10:	d021      	beq.n	8004d56 <HAL_I2C_EV_IRQHandler+0x5e>
 8004d12:	2d40      	cmp	r5, #64	; 0x40
 8004d14:	d01f      	beq.n	8004d56 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d16:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004d18:	b2d2      	uxtb	r2, r2
 8004d1a:	2900      	cmp	r1, #0
 8004d1c:	f000 8093 	beq.w	8004e46 <HAL_I2C_EV_IRQHandler+0x14e>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d20:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8004d22:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d24:	f011 0f02 	tst.w	r1, #2
 8004d28:	f3c1 0640 	ubfx	r6, r1, #1, #1
 8004d2c:	d056      	beq.n	8004ddc <HAL_I2C_EV_IRQHandler+0xe4>
 8004d2e:	0586      	lsls	r6, r0, #22
 8004d30:	d556      	bpl.n	8004de0 <HAL_I2C_EV_IRQHandler+0xe8>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d32:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004d34:	b102      	cbz	r2, 8004d38 <HAL_I2C_EV_IRQHandler+0x40>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004d36:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d38:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8004d3c:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8004d40:	2a28      	cmp	r2, #40	; 0x28
 8004d42:	f000 8217 	beq.w	8005174 <HAL_I2C_EV_IRQHandler+0x47c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d46:	f06f 0102 	mvn.w	r1, #2
    __HAL_UNLOCK(hi2c);
 8004d4a:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d4c:	6159      	str	r1, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8004d4e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8004d52:	b00c      	add	sp, #48	; 0x30
 8004d54:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004d56:	6999      	ldr	r1, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d58:	695a      	ldr	r2, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004d5a:	f012 0f01 	tst.w	r2, #1
 8004d5e:	d11a      	bne.n	8004d96 <HAL_I2C_EV_IRQHandler+0x9e>
 8004d60:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 8004d64:	d0f5      	beq.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 8004d66:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8004d6a:	d0f2      	beq.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d6c:	0716      	lsls	r6, r2, #28
 8004d6e:	d56d      	bpl.n	8004e4c <HAL_I2C_EV_IRQHandler+0x154>
 8004d70:	0586      	lsls	r6, r0, #22
 8004d72:	f140 8083 	bpl.w	8004e7c <HAL_I2C_EV_IRQHandler+0x184>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004d76:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004d78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d7a:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004d7c:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004d7e:	2900      	cmp	r1, #0
 8004d80:	f000 81df 	beq.w	8005142 <HAL_I2C_EV_IRQHandler+0x44a>
 8004d84:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8004d86:	2a00      	cmp	r2, #0
 8004d88:	f000 81db 	beq.w	8005142 <HAL_I2C_EV_IRQHandler+0x44a>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d8c:	685a      	ldr	r2, [r3, #4]
 8004d8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d92:	605a      	str	r2, [r3, #4]
 8004d94:	e7dd      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d96:	0586      	lsls	r6, r0, #22
 8004d98:	d56e      	bpl.n	8004e78 <HAL_I2C_EV_IRQHandler+0x180>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004d9a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004d9c:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8004da0:	f000 81e5 	beq.w	800516e <HAL_I2C_EV_IRQHandler+0x476>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004da4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004da6:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004daa:	bf04      	itt	eq
 8004dac:	2208      	moveq	r2, #8
 8004dae:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004db0:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004db4:	2a40      	cmp	r2, #64	; 0x40
 8004db6:	f000 81d3 	beq.w	8005160 <HAL_I2C_EV_IRQHandler+0x468>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dba:	6922      	ldr	r2, [r4, #16]
 8004dbc:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8004dc0:	f000 81ae 	beq.w	8005120 <HAL_I2C_EV_IRQHandler+0x428>
      if (hi2c->EventCount == 0U)
 8004dc4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004dc6:	2a00      	cmp	r2, #0
 8004dc8:	f040 81e8 	bne.w	800519c <HAL_I2C_EV_IRQHandler+0x4a4>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004dcc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004dce:	11d2      	asrs	r2, r2, #7
 8004dd0:	f002 0206 	and.w	r2, r2, #6
 8004dd4:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004dd8:	611a      	str	r2, [r3, #16]
 8004dda:	e7ba      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ddc:	06cd      	lsls	r5, r1, #27
 8004dde:	d47c      	bmi.n	8004eda <HAL_I2C_EV_IRQHandler+0x1e2>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004de0:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8004de4:	2a21      	cmp	r2, #33	; 0x21
 8004de6:	f000 80f5 	beq.w	8004fd4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004dea:	064a      	lsls	r2, r1, #25
 8004dec:	f140 8132 	bpl.w	8005054 <HAL_I2C_EV_IRQHandler+0x35c>
 8004df0:	0546      	lsls	r6, r0, #21
 8004df2:	f140 812f 	bpl.w	8005054 <HAL_I2C_EV_IRQHandler+0x35c>
 8004df6:	074d      	lsls	r5, r1, #29
 8004df8:	f100 812f 	bmi.w	800505a <HAL_I2C_EV_IRQHandler+0x362>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004dfc:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8004e00:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004e02:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e04:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8004e06:	2a00      	cmp	r2, #0
 8004e08:	d0a3      	beq.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8004e10:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004e12:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e1a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004e1c:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e1e:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8004e20:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d195      	bne.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 8004e26:	292a      	cmp	r1, #42	; 0x2a
 8004e28:	d193      	bne.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e2a:	6822      	ldr	r2, [r4, #0]
 8004e2c:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e2e:	2522      	movs	r5, #34	; 0x22
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e34:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e36:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e38:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e3a:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e3c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e40:	f7ff fdc2 	bl	80049c8 <HAL_I2C_SlaveRxCpltCallback>
 8004e44:	e785      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004e46:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004e48:	6959      	ldr	r1, [r3, #20]
 8004e4a:	e76b      	b.n	8004d24 <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e4c:	0796      	lsls	r6, r2, #30
 8004e4e:	d515      	bpl.n	8004e7c <HAL_I2C_EV_IRQHandler+0x184>
 8004e50:	0586      	lsls	r6, r0, #22
 8004e52:	d513      	bpl.n	8004e7c <HAL_I2C_EV_IRQHandler+0x184>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004e54:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004e58:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004e5a:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e5c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8004e60:	2922      	cmp	r1, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004e62:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e64:	f000 81ae 	beq.w	80051c4 <HAL_I2C_EV_IRQHandler+0x4cc>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e68:	2200      	movs	r2, #0
 8004e6a:	9209      	str	r2, [sp, #36]	; 0x24
 8004e6c:	695a      	ldr	r2, [r3, #20]
 8004e6e:	9209      	str	r2, [sp, #36]	; 0x24
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	9309      	str	r3, [sp, #36]	; 0x24
 8004e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e76:	e76c      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e78:	0716      	lsls	r6, r2, #28
 8004e7a:	d5e7      	bpl.n	8004e4c <HAL_I2C_EV_IRQHandler+0x154>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004e7c:	f011 0f04 	tst.w	r1, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004e80:	6859      	ldr	r1, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004e82:	f000 80f3 	beq.w	800506c <HAL_I2C_EV_IRQHandler+0x374>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004e86:	050e      	lsls	r6, r1, #20
 8004e88:	f53f af63 	bmi.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e8c:	0611      	lsls	r1, r2, #24
 8004e8e:	f140 8113 	bpl.w	80050b8 <HAL_I2C_EV_IRQHandler+0x3c0>
 8004e92:	0546      	lsls	r6, r0, #21
 8004e94:	f140 8110 	bpl.w	80050b8 <HAL_I2C_EV_IRQHandler+0x3c0>
 8004e98:	0751      	lsls	r1, r2, #29
 8004e9a:	f100 8110 	bmi.w	80050be <HAL_I2C_EV_IRQHandler+0x3c6>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e9e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004ea2:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ea4:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004ea8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004eaa:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004eac:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	f040 8235 	bne.w	800531e <HAL_I2C_EV_IRQHandler+0x626>
 8004eb4:	2a21      	cmp	r2, #33	; 0x21
 8004eb6:	f000 8325 	beq.w	8005504 <HAL_I2C_EV_IRQHandler+0x80c>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004eba:	2940      	cmp	r1, #64	; 0x40
 8004ebc:	f47f af49 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004ec0:	2a22      	cmp	r2, #34	; 0x22
 8004ec2:	f47f af46 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount == 0U)
 8004ec6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004ec8:	b292      	uxth	r2, r2
 8004eca:	2a00      	cmp	r2, #0
 8004ecc:	f040 82a4 	bne.w	8005418 <HAL_I2C_EV_IRQHandler+0x720>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ed0:	685a      	ldr	r2, [r3, #4]
 8004ed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ed6:	605a      	str	r2, [r3, #4]
 8004ed8:	e73b      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004eda:	0585      	lsls	r5, r0, #22
 8004edc:	d580      	bpl.n	8004de0 <HAL_I2C_EV_IRQHandler+0xe8>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ede:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ee8:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004eea:	960b      	str	r6, [sp, #44]	; 0x2c
 8004eec:	695a      	ldr	r2, [r3, #20]
 8004eee:	920b      	str	r2, [sp, #44]	; 0x2c
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	f042 0201 	orr.w	r2, r2, #1
 8004ef6:	601a      	str	r2, [r3, #0]
 8004ef8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f00:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f02:	685a      	ldr	r2, [r3, #4]
 8004f04:	0510      	lsls	r0, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f06:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f08:	d521      	bpl.n	8004f4e <HAL_I2C_EV_IRQHandler+0x256>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004f0a:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8004f0e:	2a22      	cmp	r2, #34	; 0x22
 8004f10:	f000 8175 	beq.w	80051fe <HAL_I2C_EV_IRQHandler+0x506>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004f14:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004f16:	6802      	ldr	r2, [r0, #0]
 8004f18:	6852      	ldr	r2, [r2, #4]
 8004f1a:	b292      	uxth	r2, r2
 8004f1c:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8004f1e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004f20:	b292      	uxth	r2, r2
 8004f22:	b11a      	cbz	r2, 8004f2c <HAL_I2C_EV_IRQHandler+0x234>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f24:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004f26:	f042 0204 	orr.w	r2, r2, #4
 8004f2a:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f32:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f34:	f7fe fb60 	bl	80035f8 <HAL_DMA_GetState>
 8004f38:	2801      	cmp	r0, #1
 8004f3a:	d008      	beq.n	8004f4e <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f3c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004f3e:	4ba0      	ldr	r3, [pc, #640]	; (80051c0 <HAL_I2C_EV_IRQHandler+0x4c8>)
 8004f40:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f42:	f7fe fa57 	bl	80033f4 <HAL_DMA_Abort_IT>
 8004f46:	b110      	cbz	r0, 8004f4e <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f48:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004f4a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004f4c:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8004f4e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	b313      	cbz	r3, 8004f9a <HAL_I2C_EV_IRQHandler+0x2a2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f54:	6823      	ldr	r3, [r4, #0]
 8004f56:	695a      	ldr	r2, [r3, #20]
 8004f58:	0751      	lsls	r1, r2, #29
 8004f5a:	d50a      	bpl.n	8004f72 <HAL_I2C_EV_IRQHandler+0x27a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004f5e:	691b      	ldr	r3, [r3, #16]
 8004f60:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004f62:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004f64:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004f66:	6823      	ldr	r3, [r4, #0]
      hi2c->XferCount--;
 8004f68:	3a01      	subs	r2, #1
 8004f6a:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8004f6c:	3101      	adds	r1, #1
      hi2c->XferCount--;
 8004f6e:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004f70:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f72:	695a      	ldr	r2, [r3, #20]
 8004f74:	0652      	lsls	r2, r2, #25
 8004f76:	d509      	bpl.n	8004f8c <HAL_I2C_EV_IRQHandler+0x294>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f78:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004f7e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004f80:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004f82:	3b01      	subs	r3, #1
 8004f84:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8004f86:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8004f88:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004f8a:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 8004f8c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	b11b      	cbz	r3, 8004f9a <HAL_I2C_EV_IRQHandler+0x2a2>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f94:	f043 0304 	orr.w	r3, r3, #4
 8004f98:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f040 80d9 	bne.w	8005154 <HAL_I2C_EV_IRQHandler+0x45c>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004fa2:	2d2a      	cmp	r5, #42	; 0x2a
 8004fa4:	f000 814c 	beq.w	8005240 <HAL_I2C_EV_IRQHandler+0x548>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004fa8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004fac:	2b28      	cmp	r3, #40	; 0x28
 8004fae:	f000 814f 	beq.w	8005250 <HAL_I2C_EV_IRQHandler+0x558>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004fb2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fb4:	2b22      	cmp	r3, #34	; 0x22
 8004fb6:	d002      	beq.n	8004fbe <HAL_I2C_EV_IRQHandler+0x2c6>
 8004fb8:	2d22      	cmp	r5, #34	; 0x22
 8004fba:	f47f aeca 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004fbe:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004fc0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8004fc2:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fc4:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8004fc6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fca:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fce:	f7ff fcfb 	bl	80049c8 <HAL_I2C_SlaveRxCpltCallback>
 8004fd2:	e6be      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004fd4:	060e      	lsls	r6, r1, #24
 8004fd6:	d528      	bpl.n	800502a <HAL_I2C_EV_IRQHandler+0x332>
 8004fd8:	0545      	lsls	r5, r0, #21
 8004fda:	d526      	bpl.n	800502a <HAL_I2C_EV_IRQHandler+0x332>
 8004fdc:	074e      	lsls	r6, r1, #29
 8004fde:	d427      	bmi.n	8005030 <HAL_I2C_EV_IRQHandler+0x338>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fe0:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8004fe4:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004fe6:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fe8:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8004fea:	2900      	cmp	r1, #0
 8004fec:	f43f aeb1 	beq.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ff0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004ff2:	f815 1b01 	ldrb.w	r1, [r5], #1
 8004ff6:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8004ff8:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004ffa:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004ffc:	3901      	subs	r1, #1
 8004ffe:	b289      	uxth	r1, r1
 8005000:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005002:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8005004:	b289      	uxth	r1, r1
 8005006:	2900      	cmp	r1, #0
 8005008:	f47f aea3 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 800500c:	2829      	cmp	r0, #41	; 0x29
 800500e:	f47f aea0 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005012:	6859      	ldr	r1, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005014:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005016:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800501a:	6059      	str	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800501c:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800501e:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005020:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005024:	f7ff fcce 	bl	80049c4 <HAL_I2C_SlaveTxCpltCallback>
 8005028:	e693      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800502a:	074d      	lsls	r5, r1, #29
 800502c:	f57f ae91 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 8005030:	0581      	lsls	r1, r0, #22
 8005032:	f57f ae8e 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 8005036:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005038:	b292      	uxth	r2, r2
 800503a:	2a00      	cmp	r2, #0
 800503c:	f43f ae89 	beq.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005040:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005042:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005046:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8005048:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 800504a:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800504c:	3b01      	subs	r3, #1
 800504e:	b29b      	uxth	r3, r3
 8005050:	8563      	strh	r3, [r4, #42]	; 0x2a
 8005052:	e67e      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005054:	0749      	lsls	r1, r1, #29
 8005056:	f57f ae7c 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 800505a:	0582      	lsls	r2, r0, #22
 800505c:	f57f ae79 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 8005060:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005062:	b292      	uxth	r2, r2
 8005064:	2a00      	cmp	r2, #0
 8005066:	f43f ae74 	beq.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 800506a:	e01a      	b.n	80050a2 <HAL_I2C_EV_IRQHandler+0x3aa>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800506c:	050d      	lsls	r5, r1, #20
 800506e:	f53f ae70 	bmi.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005072:	0651      	lsls	r1, r2, #25
 8005074:	d42f      	bmi.n	80050d6 <HAL_I2C_EV_IRQHandler+0x3de>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005076:	0751      	lsls	r1, r2, #29
 8005078:	f57f ae6b 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 800507c:	0582      	lsls	r2, r0, #22
 800507e:	f57f ae68 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005082:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8005084:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005086:	b292      	uxth	r2, r2
 8005088:	2a04      	cmp	r2, #4
 800508a:	f000 8139 	beq.w	8005300 <HAL_I2C_EV_IRQHandler+0x608>
  else if (hi2c->XferCount == 3U)
 800508e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005090:	b292      	uxth	r2, r2
 8005092:	2a03      	cmp	r2, #3
 8005094:	f000 8155 	beq.w	8005342 <HAL_I2C_EV_IRQHandler+0x64a>
  else if (hi2c->XferCount == 2U)
 8005098:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800509a:	b292      	uxth	r2, r2
 800509c:	2a02      	cmp	r2, #2
 800509e:	f000 8181 	beq.w	80053a4 <HAL_I2C_EV_IRQHandler+0x6ac>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050a2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80050a4:	691b      	ldr	r3, [r3, #16]
 80050a6:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80050a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80050aa:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80050ac:	3b01      	subs	r3, #1
 80050ae:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80050b0:	3201      	adds	r2, #1
    hi2c->XferCount--;
 80050b2:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80050b4:	6262      	str	r2, [r4, #36]	; 0x24
      }
 80050b6:	e64c      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050b8:	0752      	lsls	r2, r2, #29
 80050ba:	f57f ae4a 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 80050be:	0586      	lsls	r6, r0, #22
 80050c0:	f57f ae47 	bpl.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 80050c4:	2d10      	cmp	r5, #16
 80050c6:	f000 80f7 	beq.w	80052b8 <HAL_I2C_EV_IRQHandler+0x5c0>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80050ca:	4620      	mov	r0, r4
}
 80050cc:	b00c      	add	sp, #48	; 0x30
 80050ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80050d2:	f7ff bc81 	b.w	80049d8 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80050d6:	0546      	lsls	r6, r0, #21
 80050d8:	d5cd      	bpl.n	8005076 <HAL_I2C_EV_IRQHandler+0x37e>
 80050da:	0755      	lsls	r5, r2, #29
 80050dc:	f3c2 0180 	ubfx	r1, r2, #2, #1
 80050e0:	d4cc      	bmi.n	800507c <HAL_I2C_EV_IRQHandler+0x384>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80050e2:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80050e6:	2a22      	cmp	r2, #34	; 0x22
 80050e8:	f47f ae33 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    tmp = hi2c->XferCount;
 80050ec:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80050ee:	b292      	uxth	r2, r2
    if (tmp > 3U)
 80050f0:	2a03      	cmp	r2, #3
 80050f2:	f240 8197 	bls.w	8005424 <HAL_I2C_EV_IRQHandler+0x72c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 80050fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 80050fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8005100:	3b01      	subs	r3, #1
 8005102:	b29b      	uxth	r3, r3
 8005104:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8005106:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005108:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 800510a:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 800510c:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 800510e:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8005110:	f47f ae1f 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005114:	6822      	ldr	r2, [r4, #0]
 8005116:	6853      	ldr	r3, [r2, #4]
 8005118:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800511c:	6053      	str	r3, [r2, #4]
 800511e:	e618      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005120:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8005124:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005126:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005128:	bf16      	itet	ne
 800512a:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800512e:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005132:	b2d2      	uxtbne	r2, r2
 8005134:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005136:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8005138:	b11a      	cbz	r2, 8005142 <HAL_I2C_EV_IRQHandler+0x44a>
 800513a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800513c:	2a00      	cmp	r2, #0
 800513e:	f47f ae25 	bne.w	8004d8c <HAL_I2C_EV_IRQHandler+0x94>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005142:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005144:	2a00      	cmp	r2, #0
 8005146:	f43f ae04 	beq.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 800514a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800514c:	2a00      	cmp	r2, #0
 800514e:	f47f ae1d 	bne.w	8004d8c <HAL_I2C_EV_IRQHandler+0x94>
 8005152:	e5fe      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    I2C_ITError(hi2c);
 8005154:	4620      	mov	r0, r4
}
 8005156:	b00c      	add	sp, #48	; 0x30
 8005158:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 800515c:	f7ff bd16 	b.w	8004b8c <I2C_ITError>
    if (hi2c->EventCount == 0U)
 8005160:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8005162:	bb3a      	cbnz	r2, 80051b4 <HAL_I2C_EV_IRQHandler+0x4bc>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005164:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005166:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800516a:	611a      	str	r2, [r3, #16]
 800516c:	e5f1      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800516e:	2201      	movs	r2, #1
 8005170:	62e2      	str	r2, [r4, #44]	; 0x2c
 8005172:	e61d      	b.n	8004db0 <HAL_I2C_EV_IRQHandler+0xb8>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005174:	685a      	ldr	r2, [r3, #4]
 8005176:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800517a:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800517c:	062e      	lsls	r6, r5, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800517e:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_UNLOCK(hi2c);
 8005182:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005186:	bf54      	ite	pl
 8005188:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800518a:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 800518c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005190:	f001 0101 	and.w	r1, r1, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005194:	4620      	mov	r0, r4
 8005196:	f7ff fc19 	bl	80049cc <HAL_I2C_AddrCallback>
 800519a:	e5da      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->EventCount == 1U)
 800519c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800519e:	2a01      	cmp	r2, #1
 80051a0:	f47f add7 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80051a4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80051a6:	11d2      	asrs	r2, r2, #7
 80051a8:	f002 0206 	and.w	r2, r2, #6
 80051ac:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 80051b0:	611a      	str	r2, [r3, #16]
 80051b2:	e5ce      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80051b4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	611a      	str	r2, [r3, #16]
 80051be:	e5c8      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 80051c0:	08004a99 	.word	0x08004a99
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80051c4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80051c6:	b911      	cbnz	r1, 80051ce <HAL_I2C_EV_IRQHandler+0x4d6>
 80051c8:	2a40      	cmp	r2, #64	; 0x40
 80051ca:	f000 80a1 	beq.w	8005310 <HAL_I2C_EV_IRQHandler+0x618>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80051ce:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80051d0:	b922      	cbnz	r2, 80051dc <HAL_I2C_EV_IRQHandler+0x4e4>
 80051d2:	6921      	ldr	r1, [r4, #16]
 80051d4:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 80051d8:	f000 80a5 	beq.w	8005326 <HAL_I2C_EV_IRQHandler+0x62e>
      if (hi2c->XferCount == 0U)
 80051dc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80051de:	b292      	uxth	r2, r2
 80051e0:	2a00      	cmp	r2, #0
 80051e2:	d142      	bne.n	800526a <HAL_I2C_EV_IRQHandler+0x572>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051e4:	9202      	str	r2, [sp, #8]
 80051e6:	695a      	ldr	r2, [r3, #20]
 80051e8:	9202      	str	r2, [sp, #8]
 80051ea:	699a      	ldr	r2, [r3, #24]
 80051ec:	9202      	str	r2, [sp, #8]
 80051ee:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051f6:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	6523      	str	r3, [r4, #80]	; 0x50
 80051fc:	e5a9      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80051fe:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005200:	6802      	ldr	r2, [r0, #0]
 8005202:	6852      	ldr	r2, [r2, #4]
 8005204:	b292      	uxth	r2, r2
 8005206:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8005208:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800520a:	b292      	uxth	r2, r2
 800520c:	b11a      	cbz	r2, 8005216 <HAL_I2C_EV_IRQHandler+0x51e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800520e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005210:	f042 0204 	orr.w	r2, r2, #4
 8005214:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005216:	685a      	ldr	r2, [r3, #4]
 8005218:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800521c:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800521e:	f7fe f9eb 	bl	80035f8 <HAL_DMA_GetState>
 8005222:	2801      	cmp	r0, #1
 8005224:	f43f ae93 	beq.w	8004f4e <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005228:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800522a:	4ba9      	ldr	r3, [pc, #676]	; (80054d0 <HAL_I2C_EV_IRQHandler+0x7d8>)
 800522c:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800522e:	f7fe f8e1 	bl	80033f4 <HAL_DMA_Abort_IT>
 8005232:	2800      	cmp	r0, #0
 8005234:	f43f ae8b 	beq.w	8004f4e <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005238:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800523a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800523c:	4798      	blx	r3
 800523e:	e686      	b.n	8004f4e <HAL_I2C_EV_IRQHandler+0x256>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005240:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 8005242:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005244:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005246:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800524a:	f7ff fbbd 	bl	80049c8 <HAL_I2C_SlaveRxCpltCallback>
 800524e:	e6ab      	b.n	8004fa8 <HAL_I2C_EV_IRQHandler+0x2b0>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005250:	4ba0      	ldr	r3, [pc, #640]	; (80054d4 <HAL_I2C_EV_IRQHandler+0x7dc>)
 8005252:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8005254:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8005256:	2300      	movs	r3, #0
 8005258:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 800525a:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 800525c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005260:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005264:	f7ff fbb4 	bl	80049d0 <HAL_I2C_ListenCpltCallback>
 8005268:	e573      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->XferCount == 1U)
 800526a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800526c:	b292      	uxth	r2, r2
 800526e:	2a01      	cmp	r2, #1
 8005270:	d076      	beq.n	8005360 <HAL_I2C_EV_IRQHandler+0x668>
      else if (hi2c->XferCount == 2U)
 8005272:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005274:	b292      	uxth	r2, r2
 8005276:	2a02      	cmp	r2, #2
 8005278:	f000 810c 	beq.w	8005494 <HAL_I2C_EV_IRQHandler+0x79c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005282:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	0511      	lsls	r1, r2, #20
 8005288:	d50e      	bpl.n	80052a8 <HAL_I2C_EV_IRQHandler+0x5b0>
 800528a:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800528e:	d007      	beq.n	80052a0 <HAL_I2C_EV_IRQHandler+0x5a8>
 8005290:	3801      	subs	r0, #1
 8005292:	281f      	cmp	r0, #31
 8005294:	d808      	bhi.n	80052a8 <HAL_I2C_EV_IRQHandler+0x5b0>
 8005296:	4a90      	ldr	r2, [pc, #576]	; (80054d8 <HAL_I2C_EV_IRQHandler+0x7e0>)
 8005298:	fa22 f000 	lsr.w	r0, r2, r0
 800529c:	07c2      	lsls	r2, r0, #31
 800529e:	d503      	bpl.n	80052a8 <HAL_I2C_EV_IRQHandler+0x5b0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80052a6:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052a8:	2200      	movs	r2, #0
 80052aa:	9208      	str	r2, [sp, #32]
 80052ac:	695a      	ldr	r2, [r3, #20]
 80052ae:	9208      	str	r2, [sp, #32]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	9308      	str	r3, [sp, #32]
 80052b4:	9b08      	ldr	r3, [sp, #32]
 80052b6:	e79f      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x500>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80052ba:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80052be:	2a21      	cmp	r2, #33	; 0x21
 80052c0:	f47f ad47 	bne.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount != 0U)
 80052c4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80052c6:	b292      	uxth	r2, r2
 80052c8:	2a00      	cmp	r2, #0
 80052ca:	f47f aeb9 	bne.w	8005040 <HAL_I2C_EV_IRQHandler+0x348>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80052ce:	2908      	cmp	r1, #8
 80052d0:	f000 8160 	beq.w	8005594 <HAL_I2C_EV_IRQHandler+0x89c>
 80052d4:	2920      	cmp	r1, #32
 80052d6:	f000 815d 	beq.w	8005594 <HAL_I2C_EV_IRQHandler+0x89c>
 80052da:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80052de:	f000 8159 	beq.w	8005594 <HAL_I2C_EV_IRQHandler+0x89c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052e2:	6859      	ldr	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80052e4:	2611      	movs	r6, #17
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052e6:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
        hi2c->State = HAL_I2C_STATE_READY;
 80052ea:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052ec:	6059      	str	r1, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80052ee:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80052f0:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052f2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80052f6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80052fa:	f7ff fb5f 	bl	80049bc <HAL_I2C_MasterTxCpltCallback>
 80052fe:	e528      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005300:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005302:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005308:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800530a:	691b      	ldr	r3, [r3, #16]
 800530c:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 800530e:	e6cb      	b.n	80050a8 <HAL_I2C_EV_IRQHandler+0x3b0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005310:	9100      	str	r1, [sp, #0]
 8005312:	695a      	ldr	r2, [r3, #20]
 8005314:	9200      	str	r2, [sp, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	9b00      	ldr	r3, [sp, #0]
 800531c:	e519      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800531e:	2a21      	cmp	r2, #33	; 0x21
 8005320:	f43f add1 	beq.w	8004ec6 <HAL_I2C_EV_IRQHandler+0x1ce>
 8005324:	e5c9      	b.n	8004eba <HAL_I2C_EV_IRQHandler+0x1c2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005326:	9201      	str	r2, [sp, #4]
 8005328:	695a      	ldr	r2, [r3, #20]
 800532a:	9201      	str	r2, [sp, #4]
 800532c:	699a      	ldr	r2, [r3, #24]
 800532e:	9201      	str	r2, [sp, #4]
 8005330:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005338:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800533a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800533c:	3301      	adds	r3, #1
 800533e:	6523      	str	r3, [r4, #80]	; 0x50
 8005340:	e507      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005342:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005344:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005346:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800534a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800534c:	f43f aea9 	beq.w	80050a2 <HAL_I2C_EV_IRQHandler+0x3aa>
 8005350:	2902      	cmp	r1, #2
 8005352:	f43f aea6 	beq.w	80050a2 <HAL_I2C_EV_IRQHandler+0x3aa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800535c:	601a      	str	r2, [r3, #0]
 800535e:	e6a0      	b.n	80050a2 <HAL_I2C_EV_IRQHandler+0x3aa>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005360:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8005364:	f000 8102 	beq.w	800556c <HAL_I2C_EV_IRQHandler+0x874>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005368:	2808      	cmp	r0, #8
 800536a:	f000 80bb 	beq.w	80054e4 <HAL_I2C_EV_IRQHandler+0x7ec>
 800536e:	2820      	cmp	r0, #32
 8005370:	f000 80b8 	beq.w	80054e4 <HAL_I2C_EV_IRQHandler+0x7ec>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005374:	2d12      	cmp	r5, #18
 8005376:	f000 8150 	beq.w	800561a <HAL_I2C_EV_IRQHandler+0x922>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800537a:	2810      	cmp	r0, #16
 800537c:	f200 8150 	bhi.w	8005620 <HAL_I2C_EV_IRQHandler+0x928>
 8005380:	4a56      	ldr	r2, [pc, #344]	; (80054dc <HAL_I2C_EV_IRQHandler+0x7e4>)
 8005382:	fa22 f000 	lsr.w	r0, r2, r0
 8005386:	07c1      	lsls	r1, r0, #31
 8005388:	f140 814a 	bpl.w	8005620 <HAL_I2C_EV_IRQHandler+0x928>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005392:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005394:	2200      	movs	r2, #0
 8005396:	9205      	str	r2, [sp, #20]
 8005398:	695a      	ldr	r2, [r3, #20]
 800539a:	9205      	str	r2, [sp, #20]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	9305      	str	r3, [sp, #20]
 80053a0:	9b05      	ldr	r3, [sp, #20]
 80053a2:	e729      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80053a4:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053a6:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80053a8:	f000 80c3 	beq.w	8005532 <HAL_I2C_EV_IRQHandler+0x83a>
 80053ac:	2910      	cmp	r1, #16
 80053ae:	f000 80c0 	beq.w	8005532 <HAL_I2C_EV_IRQHandler+0x83a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80053b2:	2904      	cmp	r1, #4
 80053b4:	f000 8122 	beq.w	80055fc <HAL_I2C_EV_IRQHandler+0x904>
 80053b8:	2902      	cmp	r1, #2
 80053ba:	f000 811f 	beq.w	80055fc <HAL_I2C_EV_IRQHandler+0x904>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053c2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80053ca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80053cc:	6a62      	ldr	r2, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ce:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 80053d0:	3b01      	subs	r3, #1
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053d6:	690b      	ldr	r3, [r1, #16]
    hi2c->pBuffPtr++;
 80053d8:	1c51      	adds	r1, r2, #1
 80053da:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053dc:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 80053de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053e0:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 80053e2:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80053e4:	3b01      	subs	r3, #1
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053ea:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 80053ec:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->State = HAL_I2C_STATE_READY;
 80053f2:	2020      	movs	r0, #32
    hi2c->pBuffPtr++;
 80053f4:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053f6:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80053f8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053fc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8005400:	2b40      	cmp	r3, #64	; 0x40
 8005402:	f000 80db 	beq.w	80055bc <HAL_I2C_EV_IRQHandler+0x8c4>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005406:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005408:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800540a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800540e:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005410:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005412:	f7ff fad5 	bl	80049c0 <HAL_I2C_MasterRxCpltCallback>
 8005416:	e49c      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005418:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 800541c:	2a40      	cmp	r2, #64	; 0x40
 800541e:	f47f ae0f 	bne.w	8005040 <HAL_I2C_EV_IRQHandler+0x348>
 8005422:	e652      	b.n	80050ca <HAL_I2C_EV_IRQHandler+0x3d2>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005424:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005426:	2802      	cmp	r0, #2
 8005428:	f43f ac93 	beq.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 800542c:	2a01      	cmp	r2, #1
 800542e:	f63f ac90 	bhi.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005432:	4a2b      	ldr	r2, [pc, #172]	; (80054e0 <HAL_I2C_EV_IRQHandler+0x7e8>)
  __IO uint32_t count = 0U;
 8005434:	910a      	str	r1, [sp, #40]	; 0x28
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005436:	6812      	ldr	r2, [r2, #0]
 8005438:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800543c:	fbb2 f2f1 	udiv	r2, r2, r1
 8005440:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005444:	920a      	str	r2, [sp, #40]	; 0x28
 8005446:	e004      	b.n	8005452 <HAL_I2C_EV_IRQHandler+0x75a>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 800544e:	f000 80ec 	beq.w	800562a <HAL_I2C_EV_IRQHandler+0x932>
    count--;
 8005452:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005454:	3a01      	subs	r2, #1
 8005456:	920a      	str	r2, [sp, #40]	; 0x28
    if (count == 0U)
 8005458:	990a      	ldr	r1, [sp, #40]	; 0x28
 800545a:	2900      	cmp	r1, #0
 800545c:	d1f4      	bne.n	8005448 <HAL_I2C_EV_IRQHandler+0x750>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800545e:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005460:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005462:	f042 0220 	orr.w	r2, r2, #32
 8005466:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800546e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8005474:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8005476:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8005478:	3b01      	subs	r3, #1
 800547a:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 800547c:	3201      	adds	r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 800547e:	2020      	movs	r0, #32
        hi2c->XferCount--;
 8005480:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8005482:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8005484:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 8005488:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800548a:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800548e:	f7ff faff 	bl	8004a90 <HAL_I2C_ErrorCallback>
 8005492:	e45e      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005494:	2810      	cmp	r0, #16
 8005496:	f240 809a 	bls.w	80055ce <HAL_I2C_EV_IRQHandler+0x8d6>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054a0:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054a8:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	0516      	lsls	r6, r2, #20
 80054ae:	d507      	bpl.n	80054c0 <HAL_I2C_EV_IRQHandler+0x7c8>
 80054b0:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80054b4:	f040 8098 	bne.w	80055e8 <HAL_I2C_EV_IRQHandler+0x8f0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80054b8:	685a      	ldr	r2, [r3, #4]
 80054ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80054be:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c0:	2200      	movs	r2, #0
 80054c2:	9207      	str	r2, [sp, #28]
 80054c4:	695a      	ldr	r2, [r3, #20]
 80054c6:	9207      	str	r2, [sp, #28]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	9307      	str	r3, [sp, #28]
 80054cc:	9b07      	ldr	r3, [sp, #28]
 80054ce:	e693      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x500>
 80054d0:	08004a99 	.word	0x08004a99
 80054d4:	ffff0000 	.word	0xffff0000
 80054d8:	80008081 	.word	0x80008081
 80054dc:	00010014 	.word	0x00010014
 80054e0:	20000030 	.word	0x20000030
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e4:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054e6:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ec:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054ee:	9106      	str	r1, [sp, #24]
 80054f0:	695a      	ldr	r2, [r3, #20]
 80054f2:	9206      	str	r2, [sp, #24]
 80054f4:	699a      	ldr	r2, [r3, #24]
 80054f6:	9206      	str	r2, [sp, #24]
 80054f8:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005500:	601a      	str	r2, [r3, #0]
 8005502:	e679      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005504:	2d08      	cmp	r5, #8
 8005506:	d018      	beq.n	800553a <HAL_I2C_EV_IRQHandler+0x842>
 8005508:	2d20      	cmp	r5, #32
 800550a:	d016      	beq.n	800553a <HAL_I2C_EV_IRQHandler+0x842>
 800550c:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8005510:	d013      	beq.n	800553a <HAL_I2C_EV_IRQHandler+0x842>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005512:	685a      	ldr	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005514:	2611      	movs	r6, #17
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005516:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800551a:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 800551c:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800551e:	605a      	str	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005520:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005522:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005524:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005528:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800552c:	f7ff fa46 	bl	80049bc <HAL_I2C_MasterTxCpltCallback>
 8005530:	e40f      	b.n	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005532:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	e744      	b.n	80053c4 <HAL_I2C_EV_IRQHandler+0x6cc>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005540:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005542:	6819      	ldr	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005544:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8005546:	2020      	movs	r0, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005548:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800554c:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800554e:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005550:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005554:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005558:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800555c:	2b40      	cmp	r3, #64	; 0x40
        HAL_I2C_MemTxCpltCallback(hi2c);
 800555e:	4620      	mov	r0, r4
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005560:	f47f aecb 	bne.w	80052fa <HAL_I2C_EV_IRQHandler+0x602>
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005564:	f7ff fa36 	bl	80049d4 <HAL_I2C_MemTxCpltCallback>
 8005568:	f7ff bbf3 	b.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005572:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800557a:	d043      	beq.n	8005604 <HAL_I2C_EV_IRQHandler+0x90c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800557c:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800557e:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005580:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005584:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005586:	9103      	str	r1, [sp, #12]
 8005588:	695a      	ldr	r2, [r3, #20]
 800558a:	9203      	str	r2, [sp, #12]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	9303      	str	r3, [sp, #12]
 8005590:	9b03      	ldr	r3, [sp, #12]
 8005592:	e631      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x500>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800559a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800559c:	681a      	ldr	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800559e:	2100      	movs	r1, #0
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
        hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	2520      	movs	r5, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a6:	601a      	str	r2, [r3, #0]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80055a8:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 80055aa:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80055ac:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055b0:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80055b4:	f7ff fa02 	bl	80049bc <HAL_I2C_MasterTxCpltCallback>
 80055b8:	f7ff bbcb 	b.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055bc:	2300      	movs	r3, #0
 80055be:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 80055c2:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 80055c4:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80055c6:	f7ff fa61 	bl	8004a8c <HAL_I2C_MemRxCpltCallback>
 80055ca:	f7ff bbc2 	b.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80055ce:	4a28      	ldr	r2, [pc, #160]	; (8005670 <HAL_I2C_EV_IRQHandler+0x978>)
 80055d0:	40c2      	lsrs	r2, r0
 80055d2:	07d2      	lsls	r2, r2, #31
 80055d4:	f57f af61 	bpl.w	800549a <HAL_I2C_EV_IRQHandler+0x7a2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055de:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	0515      	lsls	r5, r2, #20
 80055e4:	f57f af6c 	bpl.w	80054c0 <HAL_I2C_EV_IRQHandler+0x7c8>
 80055e8:	3801      	subs	r0, #1
 80055ea:	281f      	cmp	r0, #31
 80055ec:	f63f af68 	bhi.w	80054c0 <HAL_I2C_EV_IRQHandler+0x7c8>
 80055f0:	4a20      	ldr	r2, [pc, #128]	; (8005674 <HAL_I2C_EV_IRQHandler+0x97c>)
 80055f2:	40c2      	lsrs	r2, r0
 80055f4:	07d0      	lsls	r0, r2, #31
 80055f6:	f57f af63 	bpl.w	80054c0 <HAL_I2C_EV_IRQHandler+0x7c8>
 80055fa:	e75d      	b.n	80054b8 <HAL_I2C_EV_IRQHandler+0x7c0>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	e6df      	b.n	80053c4 <HAL_I2C_EV_IRQHandler+0x6cc>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005604:	9204      	str	r2, [sp, #16]
 8005606:	695a      	ldr	r2, [r3, #20]
 8005608:	9204      	str	r2, [sp, #16]
 800560a:	699a      	ldr	r2, [r3, #24]
 800560c:	9204      	str	r2, [sp, #16]
 800560e:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005616:	601a      	str	r2, [r3, #0]
 8005618:	e5ee      	b.n	80051f8 <HAL_I2C_EV_IRQHandler+0x500>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800561a:	2801      	cmp	r0, #1
 800561c:	f47f af62 	bne.w	80054e4 <HAL_I2C_EV_IRQHandler+0x7ec>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005626:	601a      	str	r2, [r3, #0]
 8005628:	e6b4      	b.n	8005394 <HAL_I2C_EV_IRQHandler+0x69c>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800562a:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800562c:	6a60      	ldr	r0, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800562e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005632:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005634:	6859      	ldr	r1, [r3, #4]
 8005636:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800563a:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8005640:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8005642:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8005644:	3b01      	subs	r3, #1
 8005646:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 8005648:	2020      	movs	r0, #32
        hi2c->XferCount--;
 800564a:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800564c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005650:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 8005654:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005656:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 8005658:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800565a:	f47f aed5 	bne.w	8005408 <HAL_I2C_EV_IRQHandler+0x710>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800565e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005662:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 8005664:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005666:	f7ff fa11 	bl	8004a8c <HAL_I2C_MemRxCpltCallback>
 800566a:	f7ff bb72 	b.w	8004d52 <HAL_I2C_EV_IRQHandler+0x5a>
 800566e:	bf00      	nop
 8005670:	00010014 	.word	0x00010014
 8005674:	80008081 	.word	0x80008081

08005678 <HAL_I2C_GetState>:
  return hi2c->State;
 8005678:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop

08005680 <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 8005680:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8005682:	4770      	bx	lr

08005684 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005684:	2800      	cmp	r0, #0
 8005686:	f000 8263 	beq.w	8005b50 <HAL_RCC_OscConfig+0x4cc>
{
 800568a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800568e:	6803      	ldr	r3, [r0, #0]
 8005690:	2b0f      	cmp	r3, #15
{
 8005692:	b082      	sub	sp, #8
 8005694:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005696:	f200 8137 	bhi.w	8005908 <HAL_RCC_OscConfig+0x284>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800569a:	07dd      	lsls	r5, r3, #31
 800569c:	d537      	bpl.n	800570e <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800569e:	6863      	ldr	r3, [r4, #4]
 80056a0:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 80056a4:	d003      	beq.n	80056ae <HAL_RCC_OscConfig+0x2a>
 80056a6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056aa:	f040 81a4 	bne.w	80059f6 <HAL_RCC_OscConfig+0x372>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056ae:	4ab6      	ldr	r2, [pc, #728]	; (8005988 <HAL_RCC_OscConfig+0x304>)
 80056b0:	6893      	ldr	r3, [r2, #8]
 80056b2:	f003 030c 	and.w	r3, r3, #12
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	f000 8180 	beq.w	80059bc <HAL_RCC_OscConfig+0x338>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056bc:	6893      	ldr	r3, [r2, #8]
 80056be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056c2:	2b08      	cmp	r3, #8
 80056c4:	f000 8176 	beq.w	80059b4 <HAL_RCC_OscConfig+0x330>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056c8:	6863      	ldr	r3, [r4, #4]
 80056ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056ce:	f000 817f 	beq.w	80059d0 <HAL_RCC_OscConfig+0x34c>
 80056d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056d6:	f000 8207 	beq.w	8005ae8 <HAL_RCC_OscConfig+0x464>
 80056da:	4dab      	ldr	r5, [pc, #684]	; (8005988 <HAL_RCC_OscConfig+0x304>)
 80056dc:	682a      	ldr	r2, [r5, #0]
 80056de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80056e2:	602a      	str	r2, [r5, #0]
 80056e4:	682a      	ldr	r2, [r5, #0]
 80056e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80056ea:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f040 8174 	bne.w	80059da <HAL_RCC_OscConfig+0x356>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f2:	f7fd fa27 	bl	8002b44 <HAL_GetTick>
 80056f6:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056f8:	e005      	b.n	8005706 <HAL_RCC_OscConfig+0x82>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056fa:	f7fd fa23 	bl	8002b44 <HAL_GetTick>
 80056fe:	1b80      	subs	r0, r0, r6
 8005700:	2864      	cmp	r0, #100	; 0x64
 8005702:	f200 819a 	bhi.w	8005a3a <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005706:	682b      	ldr	r3, [r5, #0]
 8005708:	039b      	lsls	r3, r3, #14
 800570a:	d4f6      	bmi.n	80056fa <HAL_RCC_OscConfig+0x76>
 800570c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800570e:	079f      	lsls	r7, r3, #30
 8005710:	d530      	bpl.n	8005774 <HAL_RCC_OscConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005712:	68e3      	ldr	r3, [r4, #12]
 8005714:	2b01      	cmp	r3, #1
 8005716:	f200 810c 	bhi.w	8005932 <HAL_RCC_OscConfig+0x2ae>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800571a:	6923      	ldr	r3, [r4, #16]
 800571c:	2b1f      	cmp	r3, #31
 800571e:	f200 8111 	bhi.w	8005944 <HAL_RCC_OscConfig+0x2c0>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005722:	4b99      	ldr	r3, [pc, #612]	; (8005988 <HAL_RCC_OscConfig+0x304>)
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	f012 0f0c 	tst.w	r2, #12
 800572a:	f000 80f7 	beq.w	800591c <HAL_RCC_OscConfig+0x298>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800572e:	689a      	ldr	r2, [r3, #8]
 8005730:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005734:	2a08      	cmp	r2, #8
 8005736:	f000 80ed 	beq.w	8005914 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800573a:	68e3      	ldr	r3, [r4, #12]
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8198 	beq.w	8005a72 <HAL_RCC_OscConfig+0x3ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005742:	4b92      	ldr	r3, [pc, #584]	; (800598c <HAL_RCC_OscConfig+0x308>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005744:	4e90      	ldr	r6, [pc, #576]	; (8005988 <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_HSI_ENABLE();
 8005746:	2201      	movs	r2, #1
 8005748:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800574a:	f7fd f9fb 	bl	8002b44 <HAL_GetTick>
 800574e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005750:	e005      	b.n	800575e <HAL_RCC_OscConfig+0xda>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005752:	f7fd f9f7 	bl	8002b44 <HAL_GetTick>
 8005756:	1b40      	subs	r0, r0, r5
 8005758:	2802      	cmp	r0, #2
 800575a:	f200 816e 	bhi.w	8005a3a <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800575e:	6833      	ldr	r3, [r6, #0]
 8005760:	0798      	lsls	r0, r3, #30
 8005762:	d5f6      	bpl.n	8005752 <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005764:	6833      	ldr	r3, [r6, #0]
 8005766:	6922      	ldr	r2, [r4, #16]
 8005768:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800576c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005770:	6033      	str	r3, [r6, #0]
 8005772:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005774:	071a      	lsls	r2, r3, #28
 8005776:	f100 80af 	bmi.w	80058d8 <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800577a:	075d      	lsls	r5, r3, #29
 800577c:	d544      	bpl.n	8005808 <HAL_RCC_OscConfig+0x184>
  {
    FlagStatus       pwrclkchanged = RESET;

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800577e:	68a3      	ldr	r3, [r4, #8]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d906      	bls.n	8005792 <HAL_RCC_OscConfig+0x10e>
 8005784:	2b05      	cmp	r3, #5
 8005786:	d004      	beq.n	8005792 <HAL_RCC_OscConfig+0x10e>
 8005788:	4881      	ldr	r0, [pc, #516]	; (8005990 <HAL_RCC_OscConfig+0x30c>)
 800578a:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800578e:	f7fc fddd 	bl	800234c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005792:	4a7d      	ldr	r2, [pc, #500]	; (8005988 <HAL_RCC_OscConfig+0x304>)
 8005794:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005796:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800579a:	f040 80f2 	bne.w	8005982 <HAL_RCC_OscConfig+0x2fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800579e:	9301      	str	r3, [sp, #4]
 80057a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80057a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057a6:	6413      	str	r3, [r2, #64]	; 0x40
 80057a8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80057aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ae:	9301      	str	r3, [sp, #4]
 80057b0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80057b2:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057b4:	4e77      	ldr	r6, [pc, #476]	; (8005994 <HAL_RCC_OscConfig+0x310>)
 80057b6:	6833      	ldr	r3, [r6, #0]
 80057b8:	05d8      	lsls	r0, r3, #23
 80057ba:	f140 812e 	bpl.w	8005a1a <HAL_RCC_OscConfig+0x396>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057be:	68a3      	ldr	r3, [r4, #8]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	f000 813e 	beq.w	8005a42 <HAL_RCC_OscConfig+0x3be>
 80057c6:	2b05      	cmp	r3, #5
 80057c8:	f000 81c4 	beq.w	8005b54 <HAL_RCC_OscConfig+0x4d0>
 80057cc:	4e6e      	ldr	r6, [pc, #440]	; (8005988 <HAL_RCC_OscConfig+0x304>)
 80057ce:	6f32      	ldr	r2, [r6, #112]	; 0x70
 80057d0:	f022 0201 	bic.w	r2, r2, #1
 80057d4:	6732      	str	r2, [r6, #112]	; 0x70
 80057d6:	6f32      	ldr	r2, [r6, #112]	; 0x70
 80057d8:	f022 0204 	bic.w	r2, r2, #4
 80057dc:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057de:	2b00      	cmp	r3, #0
 80057e0:	f040 8134 	bne.w	8005a4c <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057e4:	f7fd f9ae 	bl	8002b44 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057e8:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80057ec:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057ee:	e005      	b.n	80057fc <HAL_RCC_OscConfig+0x178>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057f0:	f7fd f9a8 	bl	8002b44 <HAL_GetTick>
 80057f4:	1bc0      	subs	r0, r0, r7
 80057f6:	4540      	cmp	r0, r8
 80057f8:	f200 811f 	bhi.w	8005a3a <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057fc:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80057fe:	079b      	lsls	r3, r3, #30
 8005800:	d4f6      	bmi.n	80057f0 <HAL_RCC_OscConfig+0x16c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005802:	2d00      	cmp	r5, #0
 8005804:	f040 817a 	bne.w	8005afc <HAL_RCC_OscConfig+0x478>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005808:	69a0      	ldr	r0, [r4, #24]
 800580a:	2802      	cmp	r0, #2
 800580c:	f200 80c8 	bhi.w	80059a0 <HAL_RCC_OscConfig+0x31c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005810:	2800      	cmp	r0, #0
 8005812:	d05d      	beq.n	80058d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005814:	4d5c      	ldr	r5, [pc, #368]	; (8005988 <HAL_RCC_OscConfig+0x304>)
 8005816:	68ab      	ldr	r3, [r5, #8]
 8005818:	f003 030c 	and.w	r3, r3, #12
 800581c:	2b08      	cmp	r3, #8
 800581e:	f000 8139 	beq.w	8005a94 <HAL_RCC_OscConfig+0x410>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005822:	2802      	cmp	r0, #2
 8005824:	f040 8182 	bne.w	8005b2c <HAL_RCC_OscConfig+0x4a8>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005828:	69e3      	ldr	r3, [r4, #28]
 800582a:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800582e:	d004      	beq.n	800583a <HAL_RCC_OscConfig+0x1b6>
 8005830:	4857      	ldr	r0, [pc, #348]	; (8005990 <HAL_RCC_OscConfig+0x30c>)
 8005832:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8005836:	f7fc fd89 	bl	800234c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800583a:	6a23      	ldr	r3, [r4, #32]
 800583c:	2b3f      	cmp	r3, #63	; 0x3f
 800583e:	f200 816f 	bhi.w	8005b20 <HAL_RCC_OscConfig+0x49c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005842:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005844:	3b32      	subs	r3, #50	; 0x32
 8005846:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800584a:	f200 8163 	bhi.w	8005b14 <HAL_RCC_OscConfig+0x490>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800584e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005850:	2b08      	cmp	r3, #8
 8005852:	f200 8159 	bhi.w	8005b08 <HAL_RCC_OscConfig+0x484>
 8005856:	f44f 72aa 	mov.w	r2, #340	; 0x154
 800585a:	fa22 f303 	lsr.w	r3, r2, r3
 800585e:	07d8      	lsls	r0, r3, #31
 8005860:	f140 8152 	bpl.w	8005b08 <HAL_RCC_OscConfig+0x484>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005864:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005866:	3b02      	subs	r3, #2
 8005868:	2b0d      	cmp	r3, #13
 800586a:	f200 817d 	bhi.w	8005b68 <HAL_RCC_OscConfig+0x4e4>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800586e:	4b4a      	ldr	r3, [pc, #296]	; (8005998 <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005870:	4e45      	ldr	r6, [pc, #276]	; (8005988 <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_PLL_DISABLE();
 8005872:	2200      	movs	r2, #0
 8005874:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005876:	f7fd f965 	bl	8002b44 <HAL_GetTick>
 800587a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800587c:	e005      	b.n	800588a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800587e:	f7fd f961 	bl	8002b44 <HAL_GetTick>
 8005882:	1b40      	subs	r0, r0, r5
 8005884:	2802      	cmp	r0, #2
 8005886:	f200 80d8 	bhi.w	8005a3a <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800588a:	6833      	ldr	r3, [r6, #0]
 800588c:	0199      	lsls	r1, r3, #6
 800588e:	d4f6      	bmi.n	800587e <HAL_RCC_OscConfig+0x1fa>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005890:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 8005894:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8005898:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800589a:	432b      	orrs	r3, r5
 800589c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80058a0:	0852      	lsrs	r2, r2, #1
 80058a2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80058a6:	3a01      	subs	r2, #1
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80058a8:	493b      	ldr	r1, [pc, #236]	; (8005998 <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058aa:	4d37      	ldr	r5, [pc, #220]	; (8005988 <HAL_RCC_OscConfig+0x304>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80058b0:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058b2:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 80058b4:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 80058b6:	f7fd f945 	bl	8002b44 <HAL_GetTick>
 80058ba:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058bc:	e005      	b.n	80058ca <HAL_RCC_OscConfig+0x246>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058be:	f7fd f941 	bl	8002b44 <HAL_GetTick>
 80058c2:	1b00      	subs	r0, r0, r4
 80058c4:	2802      	cmp	r0, #2
 80058c6:	f200 80b8 	bhi.w	8005a3a <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ca:	682b      	ldr	r3, [r5, #0]
 80058cc:	019a      	lsls	r2, r3, #6
 80058ce:	d5f6      	bpl.n	80058be <HAL_RCC_OscConfig+0x23a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80058d0:	2000      	movs	r0, #0
}
 80058d2:	b002      	add	sp, #8
 80058d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80058d8:	6963      	ldr	r3, [r4, #20]
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d848      	bhi.n	8005970 <HAL_RCC_OscConfig+0x2ec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d036      	beq.n	8005950 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_LSI_ENABLE();
 80058e2:	4b2e      	ldr	r3, [pc, #184]	; (800599c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058e4:	4e28      	ldr	r6, [pc, #160]	; (8005988 <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_ENABLE();
 80058e6:	2201      	movs	r2, #1
 80058e8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80058ea:	f7fd f92b 	bl	8002b44 <HAL_GetTick>
 80058ee:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058f0:	e005      	b.n	80058fe <HAL_RCC_OscConfig+0x27a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058f2:	f7fd f927 	bl	8002b44 <HAL_GetTick>
 80058f6:	1b40      	subs	r0, r0, r5
 80058f8:	2802      	cmp	r0, #2
 80058fa:	f200 809e 	bhi.w	8005a3a <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058fe:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8005900:	079b      	lsls	r3, r3, #30
 8005902:	d5f6      	bpl.n	80058f2 <HAL_RCC_OscConfig+0x26e>
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	e738      	b.n	800577a <HAL_RCC_OscConfig+0xf6>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005908:	4821      	ldr	r0, [pc, #132]	; (8005990 <HAL_RCC_OscConfig+0x30c>)
 800590a:	21e8      	movs	r1, #232	; 0xe8
 800590c:	f7fc fd1e 	bl	800234c <assert_failed>
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	e6c2      	b.n	800569a <HAL_RCC_OscConfig+0x16>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	025e      	lsls	r6, r3, #9
 8005918:	f53f af0f 	bmi.w	800573a <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800591c:	4b1a      	ldr	r3, [pc, #104]	; (8005988 <HAL_RCC_OscConfig+0x304>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	079d      	lsls	r5, r3, #30
 8005922:	d56d      	bpl.n	8005a00 <HAL_RCC_OscConfig+0x37c>
 8005924:	68e3      	ldr	r3, [r4, #12]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d06a      	beq.n	8005a00 <HAL_RCC_OscConfig+0x37c>
        return HAL_ERROR;
 800592a:	2001      	movs	r0, #1
}
 800592c:	b002      	add	sp, #8
 800592e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005932:	4817      	ldr	r0, [pc, #92]	; (8005990 <HAL_RCC_OscConfig+0x30c>)
 8005934:	f240 111f 	movw	r1, #287	; 0x11f
 8005938:	f7fc fd08 	bl	800234c <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800593c:	6923      	ldr	r3, [r4, #16]
 800593e:	2b1f      	cmp	r3, #31
 8005940:	f67f aeef 	bls.w	8005722 <HAL_RCC_OscConfig+0x9e>
 8005944:	4812      	ldr	r0, [pc, #72]	; (8005990 <HAL_RCC_OscConfig+0x30c>)
 8005946:	f44f 7190 	mov.w	r1, #288	; 0x120
 800594a:	f7fc fcff 	bl	800234c <assert_failed>
 800594e:	e6e8      	b.n	8005722 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_LSI_DISABLE();
 8005950:	4a12      	ldr	r2, [pc, #72]	; (800599c <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005952:	4e0d      	ldr	r6, [pc, #52]	; (8005988 <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_DISABLE();
 8005954:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8005956:	f7fd f8f5 	bl	8002b44 <HAL_GetTick>
 800595a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800595c:	e004      	b.n	8005968 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800595e:	f7fd f8f1 	bl	8002b44 <HAL_GetTick>
 8005962:	1b40      	subs	r0, r0, r5
 8005964:	2802      	cmp	r0, #2
 8005966:	d868      	bhi.n	8005a3a <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005968:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800596a:	079f      	lsls	r7, r3, #30
 800596c:	d4f7      	bmi.n	800595e <HAL_RCC_OscConfig+0x2da>
 800596e:	e7c9      	b.n	8005904 <HAL_RCC_OscConfig+0x280>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005970:	4807      	ldr	r0, [pc, #28]	; (8005990 <HAL_RCC_OscConfig+0x30c>)
 8005972:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8005976:	f7fc fce9 	bl	800234c <assert_failed>
 800597a:	6963      	ldr	r3, [r4, #20]
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800597c:	2b00      	cmp	r3, #0
 800597e:	d0e7      	beq.n	8005950 <HAL_RCC_OscConfig+0x2cc>
 8005980:	e7af      	b.n	80058e2 <HAL_RCC_OscConfig+0x25e>
    FlagStatus       pwrclkchanged = RESET;
 8005982:	2500      	movs	r5, #0
 8005984:	e716      	b.n	80057b4 <HAL_RCC_OscConfig+0x130>
 8005986:	bf00      	nop
 8005988:	40023800 	.word	0x40023800
 800598c:	42470000 	.word	0x42470000
 8005990:	0800c2cc 	.word	0x0800c2cc
 8005994:	40007000 	.word	0x40007000
 8005998:	42470060 	.word	0x42470060
 800599c:	42470e80 	.word	0x42470e80
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80059a0:	4874      	ldr	r0, [pc, #464]	; (8005b74 <HAL_RCC_OscConfig+0x4f0>)
 80059a2:	f240 11cf 	movw	r1, #463	; 0x1cf
 80059a6:	f7fc fcd1 	bl	800234c <assert_failed>
 80059aa:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059ac:	2800      	cmp	r0, #0
 80059ae:	f47f af31 	bne.w	8005814 <HAL_RCC_OscConfig+0x190>
 80059b2:	e78d      	b.n	80058d0 <HAL_RCC_OscConfig+0x24c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059b4:	6853      	ldr	r3, [r2, #4]
 80059b6:	0258      	lsls	r0, r3, #9
 80059b8:	f57f ae86 	bpl.w	80056c8 <HAL_RCC_OscConfig+0x44>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059bc:	4b6e      	ldr	r3, [pc, #440]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	0399      	lsls	r1, r3, #14
 80059c2:	f57f aea3 	bpl.w	800570c <HAL_RCC_OscConfig+0x88>
 80059c6:	6863      	ldr	r3, [r4, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f47f ae9f 	bne.w	800570c <HAL_RCC_OscConfig+0x88>
 80059ce:	e7ac      	b.n	800592a <HAL_RCC_OscConfig+0x2a6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059d0:	4a69      	ldr	r2, [pc, #420]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
 80059d2:	6813      	ldr	r3, [r2, #0]
 80059d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059d8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80059da:	f7fd f8b3 	bl	8002b44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059de:	4e66      	ldr	r6, [pc, #408]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
        tickstart = HAL_GetTick();
 80059e0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059e2:	e004      	b.n	80059ee <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059e4:	f7fd f8ae 	bl	8002b44 <HAL_GetTick>
 80059e8:	1b40      	subs	r0, r0, r5
 80059ea:	2864      	cmp	r0, #100	; 0x64
 80059ec:	d825      	bhi.n	8005a3a <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059ee:	6833      	ldr	r3, [r6, #0]
 80059f0:	039a      	lsls	r2, r3, #14
 80059f2:	d5f7      	bpl.n	80059e4 <HAL_RCC_OscConfig+0x360>
 80059f4:	e68a      	b.n	800570c <HAL_RCC_OscConfig+0x88>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80059f6:	485f      	ldr	r0, [pc, #380]	; (8005b74 <HAL_RCC_OscConfig+0x4f0>)
 80059f8:	21ed      	movs	r1, #237	; 0xed
 80059fa:	f7fc fca7 	bl	800234c <assert_failed>
 80059fe:	e656      	b.n	80056ae <HAL_RCC_OscConfig+0x2a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a00:	4a5d      	ldr	r2, [pc, #372]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
 8005a02:	6921      	ldr	r1, [r4, #16]
 8005a04:	6813      	ldr	r3, [r2, #0]
 8005a06:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005a0a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005a0e:	6013      	str	r3, [r2, #0]
 8005a10:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a12:	071a      	lsls	r2, r3, #28
 8005a14:	f57f aeb1 	bpl.w	800577a <HAL_RCC_OscConfig+0xf6>
 8005a18:	e75e      	b.n	80058d8 <HAL_RCC_OscConfig+0x254>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a1a:	6833      	ldr	r3, [r6, #0]
 8005a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a20:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005a22:	f7fd f88f 	bl	8002b44 <HAL_GetTick>
 8005a26:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a28:	6833      	ldr	r3, [r6, #0]
 8005a2a:	05d9      	lsls	r1, r3, #23
 8005a2c:	f53f aec7 	bmi.w	80057be <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a30:	f7fd f888 	bl	8002b44 <HAL_GetTick>
 8005a34:	1bc0      	subs	r0, r0, r7
 8005a36:	2802      	cmp	r0, #2
 8005a38:	d9f6      	bls.n	8005a28 <HAL_RCC_OscConfig+0x3a4>
            return HAL_TIMEOUT;
 8005a3a:	2003      	movs	r0, #3
}
 8005a3c:	b002      	add	sp, #8
 8005a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a42:	4a4d      	ldr	r2, [pc, #308]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
 8005a44:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8005a46:	f043 0301 	orr.w	r3, r3, #1
 8005a4a:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8005a4c:	f7fd f87a 	bl	8002b44 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a50:	4f49      	ldr	r7, [pc, #292]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
      tickstart = HAL_GetTick();
 8005a52:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a54:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a58:	e004      	b.n	8005a64 <HAL_RCC_OscConfig+0x3e0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a5a:	f7fd f873 	bl	8002b44 <HAL_GetTick>
 8005a5e:	1b80      	subs	r0, r0, r6
 8005a60:	4540      	cmp	r0, r8
 8005a62:	d8ea      	bhi.n	8005a3a <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a66:	079a      	lsls	r2, r3, #30
 8005a68:	d5f7      	bpl.n	8005a5a <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8005a6a:	2d00      	cmp	r5, #0
 8005a6c:	f43f aecc 	beq.w	8005808 <HAL_RCC_OscConfig+0x184>
 8005a70:	e044      	b.n	8005afc <HAL_RCC_OscConfig+0x478>
        __HAL_RCC_HSI_DISABLE();
 8005a72:	4a42      	ldr	r2, [pc, #264]	; (8005b7c <HAL_RCC_OscConfig+0x4f8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a74:	4e40      	ldr	r6, [pc, #256]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
        __HAL_RCC_HSI_DISABLE();
 8005a76:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005a78:	f7fd f864 	bl	8002b44 <HAL_GetTick>
 8005a7c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a7e:	e004      	b.n	8005a8a <HAL_RCC_OscConfig+0x406>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a80:	f7fd f860 	bl	8002b44 <HAL_GetTick>
 8005a84:	1b40      	subs	r0, r0, r5
 8005a86:	2802      	cmp	r0, #2
 8005a88:	d8d7      	bhi.n	8005a3a <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a8a:	6833      	ldr	r3, [r6, #0]
 8005a8c:	0799      	lsls	r1, r3, #30
 8005a8e:	d4f7      	bmi.n	8005a80 <HAL_RCC_OscConfig+0x3fc>
 8005a90:	6823      	ldr	r3, [r4, #0]
 8005a92:	e66f      	b.n	8005774 <HAL_RCC_OscConfig+0xf0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a94:	2801      	cmp	r0, #1
 8005a96:	f43f af1c 	beq.w	80058d2 <HAL_RCC_OscConfig+0x24e>
        pll_config = RCC->PLLCFGR;
 8005a9a:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a9c:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a9e:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aa2:	4291      	cmp	r1, r2
 8005aa4:	f47f af41 	bne.w	800592a <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aa8:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005aaa:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aae:	4291      	cmp	r1, r2
 8005ab0:	f47f af3b 	bne.w	800592a <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ab4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005ab6:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8005aba:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005abc:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8005ac0:	f47f af33 	bne.w	800592a <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ac4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005ac6:	0852      	lsrs	r2, r2, #1
 8005ac8:	3a01      	subs	r2, #1
 8005aca:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ace:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8005ad2:	f47f af2a 	bne.w	800592a <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ad6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005ad8:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005adc:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8005ae0:	bf14      	ite	ne
 8005ae2:	2001      	movne	r0, #1
 8005ae4:	2000      	moveq	r0, #0
 8005ae6:	e6f4      	b.n	80058d2 <HAL_RCC_OscConfig+0x24e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ae8:	4b23      	ldr	r3, [pc, #140]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005af0:	601a      	str	r2, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005af8:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005afa:	e76e      	b.n	80059da <HAL_RCC_OscConfig+0x356>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005afc:	4a1e      	ldr	r2, [pc, #120]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
 8005afe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005b00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b04:	6413      	str	r3, [r2, #64]	; 0x40
 8005b06:	e67f      	b.n	8005808 <HAL_RCC_OscConfig+0x184>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005b08:	481a      	ldr	r0, [pc, #104]	; (8005b74 <HAL_RCC_OscConfig+0x4f0>)
 8005b0a:	f240 11db 	movw	r1, #475	; 0x1db
 8005b0e:	f7fc fc1d 	bl	800234c <assert_failed>
 8005b12:	e6a7      	b.n	8005864 <HAL_RCC_OscConfig+0x1e0>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005b14:	4817      	ldr	r0, [pc, #92]	; (8005b74 <HAL_RCC_OscConfig+0x4f0>)
 8005b16:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8005b1a:	f7fc fc17 	bl	800234c <assert_failed>
 8005b1e:	e696      	b.n	800584e <HAL_RCC_OscConfig+0x1ca>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005b20:	4814      	ldr	r0, [pc, #80]	; (8005b74 <HAL_RCC_OscConfig+0x4f0>)
 8005b22:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005b26:	f7fc fc11 	bl	800234c <assert_failed>
 8005b2a:	e68a      	b.n	8005842 <HAL_RCC_OscConfig+0x1be>
        __HAL_RCC_PLL_DISABLE();
 8005b2c:	4b14      	ldr	r3, [pc, #80]	; (8005b80 <HAL_RCC_OscConfig+0x4fc>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005b32:	f7fd f807 	bl	8002b44 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b36:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8005b38:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b3a:	e005      	b.n	8005b48 <HAL_RCC_OscConfig+0x4c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b3c:	f7fd f802 	bl	8002b44 <HAL_GetTick>
 8005b40:	1b40      	subs	r0, r0, r5
 8005b42:	2802      	cmp	r0, #2
 8005b44:	f63f af79 	bhi.w	8005a3a <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	019b      	lsls	r3, r3, #6
 8005b4c:	d4f6      	bmi.n	8005b3c <HAL_RCC_OscConfig+0x4b8>
 8005b4e:	e6bf      	b.n	80058d0 <HAL_RCC_OscConfig+0x24c>
    return HAL_ERROR;
 8005b50:	2001      	movs	r0, #1
}
 8005b52:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b54:	4b08      	ldr	r3, [pc, #32]	; (8005b78 <HAL_RCC_OscConfig+0x4f4>)
 8005b56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b58:	f042 0204 	orr.w	r2, r2, #4
 8005b5c:	671a      	str	r2, [r3, #112]	; 0x70
 8005b5e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b60:	f042 0201 	orr.w	r2, r2, #1
 8005b64:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b66:	e771      	b.n	8005a4c <HAL_RCC_OscConfig+0x3c8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005b68:	4802      	ldr	r0, [pc, #8]	; (8005b74 <HAL_RCC_OscConfig+0x4f0>)
 8005b6a:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8005b6e:	f7fc fbed 	bl	800234c <assert_failed>
 8005b72:	e67c      	b.n	800586e <HAL_RCC_OscConfig+0x1ea>
 8005b74:	0800c2cc 	.word	0x0800c2cc
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	42470000 	.word	0x42470000
 8005b80:	42470060 	.word	0x42470060

08005b84 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b84:	4917      	ldr	r1, [pc, #92]	; (8005be4 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8005b86:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b88:	688b      	ldr	r3, [r1, #8]
 8005b8a:	f003 030c 	and.w	r3, r3, #12
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d01b      	beq.n	8005bca <HAL_RCC_GetSysClockFreq+0x46>
 8005b92:	2b08      	cmp	r3, #8
 8005b94:	d117      	bne.n	8005bc6 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b96:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b98:	684b      	ldr	r3, [r1, #4]
 8005b9a:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b9e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ba2:	d114      	bne.n	8005bce <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ba4:	6849      	ldr	r1, [r1, #4]
 8005ba6:	4810      	ldr	r0, [pc, #64]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x64>)
 8005ba8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8005bac:	fba1 0100 	umull	r0, r1, r1, r0
 8005bb0:	f7fa fb66 	bl	8000280 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005bb4:	4b0b      	ldr	r3, [pc, #44]	; (8005be4 <HAL_RCC_GetSysClockFreq+0x60>)
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8005bbc:	3301      	adds	r3, #1
 8005bbe:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8005bc0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005bc4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8005bc6:	4808      	ldr	r0, [pc, #32]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8005bc8:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bca:	4808      	ldr	r0, [pc, #32]	; (8005bec <HAL_RCC_GetSysClockFreq+0x68>)
}
 8005bcc:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bce:	684b      	ldr	r3, [r1, #4]
 8005bd0:	4806      	ldr	r0, [pc, #24]	; (8005bec <HAL_RCC_GetSysClockFreq+0x68>)
 8005bd2:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8005bd6:	fba3 0100 	umull	r0, r1, r3, r0
 8005bda:	2300      	movs	r3, #0
 8005bdc:	f7fa fb50 	bl	8000280 <__aeabi_uldivmod>
 8005be0:	e7e8      	b.n	8005bb4 <HAL_RCC_GetSysClockFreq+0x30>
 8005be2:	bf00      	nop
 8005be4:	40023800 	.word	0x40023800
 8005be8:	00f42400 	.word	0x00f42400
 8005bec:	017d7840 	.word	0x017d7840

08005bf0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	f000 80f2 	beq.w	8005dda <HAL_RCC_ClockConfig+0x1ea>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005bf6:	6803      	ldr	r3, [r0, #0]
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	2b0e      	cmp	r3, #14
{
 8005bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c00:	460d      	mov	r5, r1
 8005c02:	4604      	mov	r4, r0
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005c04:	f200 80d0 	bhi.w	8005da8 <HAL_RCC_ClockConfig+0x1b8>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005c08:	2d07      	cmp	r5, #7
 8005c0a:	f200 80c2 	bhi.w	8005d92 <HAL_RCC_ClockConfig+0x1a2>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c0e:	4a74      	ldr	r2, [pc, #464]	; (8005de0 <HAL_RCC_ClockConfig+0x1f0>)
 8005c10:	6813      	ldr	r3, [r2, #0]
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	42ab      	cmp	r3, r5
 8005c18:	d36a      	bcc.n	8005cf0 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	0798      	lsls	r0, r3, #30
 8005c1e:	d52c      	bpl.n	8005c7a <HAL_RCC_ClockConfig+0x8a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c20:	0759      	lsls	r1, r3, #29
 8005c22:	d504      	bpl.n	8005c2e <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c24:	496f      	ldr	r1, [pc, #444]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005c26:	688a      	ldr	r2, [r1, #8]
 8005c28:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8005c2c:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c2e:	071a      	lsls	r2, r3, #28
 8005c30:	d504      	bpl.n	8005c3c <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c32:	496c      	ldr	r1, [pc, #432]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005c34:	688a      	ldr	r2, [r1, #8]
 8005c36:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8005c3a:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005c3c:	68a1      	ldr	r1, [r4, #8]
 8005c3e:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 8005c42:	d014      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x7e>
 8005c44:	f021 0220 	bic.w	r2, r1, #32
 8005c48:	2a90      	cmp	r2, #144	; 0x90
 8005c4a:	d010      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x7e>
 8005c4c:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 8005c50:	2aa0      	cmp	r2, #160	; 0xa0
 8005c52:	d00c      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x7e>
 8005c54:	f021 0210 	bic.w	r2, r1, #16
 8005c58:	2ac0      	cmp	r2, #192	; 0xc0
 8005c5a:	d008      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x7e>
 8005c5c:	29f0      	cmp	r1, #240	; 0xf0
 8005c5e:	d006      	beq.n	8005c6e <HAL_RCC_ClockConfig+0x7e>
 8005c60:	f44f 7120 	mov.w	r1, #640	; 0x280
 8005c64:	4860      	ldr	r0, [pc, #384]	; (8005de8 <HAL_RCC_ClockConfig+0x1f8>)
 8005c66:	f7fc fb71 	bl	800234c <assert_failed>
 8005c6a:	68a1      	ldr	r1, [r4, #8]
 8005c6c:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c6e:	485d      	ldr	r0, [pc, #372]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005c70:	6882      	ldr	r2, [r0, #8]
 8005c72:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005c76:	430a      	orrs	r2, r1
 8005c78:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c7a:	07df      	lsls	r7, r3, #31
 8005c7c:	d527      	bpl.n	8005cce <HAL_RCC_ClockConfig+0xde>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005c7e:	6863      	ldr	r3, [r4, #4]
 8005c80:	2b03      	cmp	r3, #3
 8005c82:	f200 80a1 	bhi.w	8005dc8 <HAL_RCC_ClockConfig+0x1d8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	f000 8098 	beq.w	8005dbc <HAL_RCC_ClockConfig+0x1cc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c8c:	1e9a      	subs	r2, r3, #2
 8005c8e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c90:	4a54      	ldr	r2, [pc, #336]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005c92:	6812      	ldr	r2, [r2, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c94:	f240 808e 	bls.w	8005db4 <HAL_RCC_ClockConfig+0x1c4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c98:	0791      	lsls	r1, r2, #30
 8005c9a:	d525      	bpl.n	8005ce8 <HAL_RCC_ClockConfig+0xf8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c9c:	4e51      	ldr	r6, [pc, #324]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005c9e:	68b2      	ldr	r2, [r6, #8]
 8005ca0:	f022 0203 	bic.w	r2, r2, #3
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005ca8:	f7fc ff4c 	bl	8002b44 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cac:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005cb0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb2:	e005      	b.n	8005cc0 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cb4:	f7fc ff46 	bl	8002b44 <HAL_GetTick>
 8005cb8:	1bc0      	subs	r0, r0, r7
 8005cba:	4540      	cmp	r0, r8
 8005cbc:	f200 808b 	bhi.w	8005dd6 <HAL_RCC_ClockConfig+0x1e6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc0:	68b3      	ldr	r3, [r6, #8]
 8005cc2:	6862      	ldr	r2, [r4, #4]
 8005cc4:	f003 030c 	and.w	r3, r3, #12
 8005cc8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005ccc:	d1f2      	bne.n	8005cb4 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cce:	4a44      	ldr	r2, [pc, #272]	; (8005de0 <HAL_RCC_ClockConfig+0x1f0>)
 8005cd0:	6813      	ldr	r3, [r2, #0]
 8005cd2:	f003 0307 	and.w	r3, r3, #7
 8005cd6:	42ab      	cmp	r3, r5
 8005cd8:	d915      	bls.n	8005d06 <HAL_RCC_ClockConfig+0x116>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cda:	b2eb      	uxtb	r3, r5
 8005cdc:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cde:	6813      	ldr	r3, [r2, #0]
 8005ce0:	f003 0307 	and.w	r3, r3, #7
 8005ce4:	42ab      	cmp	r3, r5
 8005ce6:	d00e      	beq.n	8005d06 <HAL_RCC_ClockConfig+0x116>
      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cf0:	b2eb      	uxtb	r3, r5
 8005cf2:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf4:	6813      	ldr	r3, [r2, #0]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	42ab      	cmp	r3, r5
 8005cfc:	d1f4      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0xf8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	0798      	lsls	r0, r3, #30
 8005d02:	d48d      	bmi.n	8005c20 <HAL_RCC_ClockConfig+0x30>
 8005d04:	e7b9      	b.n	8005c7a <HAL_RCC_ClockConfig+0x8a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	075a      	lsls	r2, r3, #29
 8005d0a:	d518      	bpl.n	8005d3e <HAL_RCC_ClockConfig+0x14e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005d0c:	68e1      	ldr	r1, [r4, #12]
 8005d0e:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8005d12:	d00e      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x142>
 8005d14:	f421 6200 	bic.w	r2, r1, #2048	; 0x800
 8005d18:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8005d1c:	d009      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x142>
 8005d1e:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 8005d22:	d006      	beq.n	8005d32 <HAL_RCC_ClockConfig+0x142>
 8005d24:	f240 21c5 	movw	r1, #709	; 0x2c5
 8005d28:	482f      	ldr	r0, [pc, #188]	; (8005de8 <HAL_RCC_ClockConfig+0x1f8>)
 8005d2a:	f7fc fb0f 	bl	800234c <assert_failed>
 8005d2e:	68e1      	ldr	r1, [r4, #12]
 8005d30:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d32:	482c      	ldr	r0, [pc, #176]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005d34:	6882      	ldr	r2, [r0, #8]
 8005d36:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d3e:	071b      	lsls	r3, r3, #28
 8005d40:	d518      	bpl.n	8005d74 <HAL_RCC_ClockConfig+0x184>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005d42:	6922      	ldr	r2, [r4, #16]
 8005d44:	f432 5380 	bics.w	r3, r2, #4096	; 0x1000
 8005d48:	d00d      	beq.n	8005d66 <HAL_RCC_ClockConfig+0x176>
 8005d4a:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8005d4e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005d52:	d008      	beq.n	8005d66 <HAL_RCC_ClockConfig+0x176>
 8005d54:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8005d58:	d005      	beq.n	8005d66 <HAL_RCC_ClockConfig+0x176>
 8005d5a:	4823      	ldr	r0, [pc, #140]	; (8005de8 <HAL_RCC_ClockConfig+0x1f8>)
 8005d5c:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8005d60:	f7fc faf4 	bl	800234c <assert_failed>
 8005d64:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d66:	491f      	ldr	r1, [pc, #124]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005d68:	688b      	ldr	r3, [r1, #8]
 8005d6a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005d6e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005d72:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d74:	f7ff ff06 	bl	8005b84 <HAL_RCC_GetSysClockFreq>
 8005d78:	4b1a      	ldr	r3, [pc, #104]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005d7a:	4c1c      	ldr	r4, [pc, #112]	; (8005dec <HAL_RCC_ClockConfig+0x1fc>)
 8005d7c:	689a      	ldr	r2, [r3, #8]
 8005d7e:	491c      	ldr	r1, [pc, #112]	; (8005df0 <HAL_RCC_ClockConfig+0x200>)
 8005d80:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d86:	5ca2      	ldrb	r2, [r4, r2]
 8005d88:	40d0      	lsrs	r0, r2
 8005d8a:	6008      	str	r0, [r1, #0]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005d92:	4815      	ldr	r0, [pc, #84]	; (8005de8 <HAL_RCC_ClockConfig+0x1f8>)
 8005d94:	f240 215d 	movw	r1, #605	; 0x25d
 8005d98:	f7fc fad8 	bl	800234c <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d9c:	4b10      	ldr	r3, [pc, #64]	; (8005de0 <HAL_RCC_ClockConfig+0x1f0>)
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d9e:	b2ed      	uxtb	r5, r5
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005da0:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005da2:	701d      	strb	r5, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	e79f      	b.n	8005ce8 <HAL_RCC_ClockConfig+0xf8>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005da8:	480f      	ldr	r0, [pc, #60]	; (8005de8 <HAL_RCC_ClockConfig+0x1f8>)
 8005daa:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8005dae:	f7fc facd 	bl	800234c <assert_failed>
 8005db2:	e729      	b.n	8005c08 <HAL_RCC_ClockConfig+0x18>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005db4:	0190      	lsls	r0, r2, #6
 8005db6:	f53f af71 	bmi.w	8005c9c <HAL_RCC_ClockConfig+0xac>
 8005dba:	e795      	b.n	8005ce8 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dbc:	4a09      	ldr	r2, [pc, #36]	; (8005de4 <HAL_RCC_ClockConfig+0x1f4>)
 8005dbe:	6812      	ldr	r2, [r2, #0]
 8005dc0:	0396      	lsls	r6, r2, #14
 8005dc2:	f53f af6b 	bmi.w	8005c9c <HAL_RCC_ClockConfig+0xac>
 8005dc6:	e78f      	b.n	8005ce8 <HAL_RCC_ClockConfig+0xf8>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005dc8:	4807      	ldr	r0, [pc, #28]	; (8005de8 <HAL_RCC_ClockConfig+0x1f8>)
 8005dca:	f240 2187 	movw	r1, #647	; 0x287
 8005dce:	f7fc fabd 	bl	800234c <assert_failed>
 8005dd2:	6863      	ldr	r3, [r4, #4]
 8005dd4:	e757      	b.n	8005c86 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e787      	b.n	8005cea <HAL_RCC_ClockConfig+0xfa>
    return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	4770      	bx	lr
 8005de0:	40023c00 	.word	0x40023c00
 8005de4:	40023800 	.word	0x40023800
 8005de8:	0800c2cc 	.word	0x0800c2cc
 8005dec:	0800c150 	.word	0x0800c150
 8005df0:	20000030 	.word	0x20000030

08005df4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005df4:	4b04      	ldr	r3, [pc, #16]	; (8005e08 <HAL_RCC_GetPCLK1Freq+0x14>)
 8005df6:	4a05      	ldr	r2, [pc, #20]	; (8005e0c <HAL_RCC_GetPCLK1Freq+0x18>)
 8005df8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005dfa:	4905      	ldr	r1, [pc, #20]	; (8005e10 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005dfc:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8005e00:	6808      	ldr	r0, [r1, #0]
 8005e02:	5cd3      	ldrb	r3, [r2, r3]
}
 8005e04:	40d8      	lsrs	r0, r3
 8005e06:	4770      	bx	lr
 8005e08:	40023800 	.word	0x40023800
 8005e0c:	0800c160 	.word	0x0800c160
 8005e10:	20000030 	.word	0x20000030

08005e14 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005e14:	4b0e      	ldr	r3, [pc, #56]	; (8005e50 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005e16:	220f      	movs	r2, #15
 8005e18:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005e1a:	689a      	ldr	r2, [r3, #8]
 8005e1c:	f002 0203 	and.w	r2, r2, #3
 8005e20:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005e22:	689a      	ldr	r2, [r3, #8]
 8005e24:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8005e28:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8005e30:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	08db      	lsrs	r3, r3, #3
{
 8005e36:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005e38:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005e3c:	4c05      	ldr	r4, [pc, #20]	; (8005e54 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005e3e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005e40:	6823      	ldr	r3, [r4, #0]
}
 8005e42:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005e46:	f003 0307 	and.w	r3, r3, #7
 8005e4a:	600b      	str	r3, [r1, #0]
}
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	40023800 	.word	0x40023800
 8005e54:	40023c00 	.word	0x40023c00

08005e58 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8005e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e5c:	b082      	sub	sp, #8
 8005e5e:	4698      	mov	r8, r3
 8005e60:	4616      	mov	r6, r2
 8005e62:	460c      	mov	r4, r1
 8005e64:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e66:	f7fc fe6d 	bl	8002b44 <HAL_GetTick>
 8005e6a:	44b0      	add	r8, r6
 8005e6c:	eba8 0500 	sub.w	r5, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005e70:	f7fc fe68 	bl	8002b44 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e74:	4b27      	ldr	r3, [pc, #156]	; (8005f14 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005e7c:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8005e80:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e82:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e84:	1c73      	adds	r3, r6, #1
 8005e86:	6839      	ldr	r1, [r7, #0]
 8005e88:	d107      	bne.n	8005e9a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
 8005e8a:	688b      	ldr	r3, [r1, #8]
 8005e8c:	ea34 0303 	bics.w	r3, r4, r3
 8005e90:	d0fb      	beq.n	8005e8a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 8005e92:	2000      	movs	r0, #0
}
 8005e94:	b002      	add	sp, #8
 8005e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e9a:	688b      	ldr	r3, [r1, #8]
 8005e9c:	ea34 0303 	bics.w	r3, r4, r3
 8005ea0:	d1f7      	bne.n	8005e92 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ea2:	f7fc fe4f 	bl	8002b44 <HAL_GetTick>
 8005ea6:	eba0 0308 	sub.w	r3, r0, r8
 8005eaa:	42ab      	cmp	r3, r5
 8005eac:	d208      	bcs.n	8005ec0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
      if(count == 0U)
 8005eae:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005eb0:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8005eb2:	2a00      	cmp	r2, #0
      count--;
 8005eb4:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005eb8:	bf08      	it	eq
 8005eba:	2500      	moveq	r5, #0
      count--;
 8005ebc:	9301      	str	r3, [sp, #4]
 8005ebe:	e7e1      	b.n	8005e84 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec0:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ec4:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec6:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ece:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ed0:	d014      	beq.n	8005efc <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ed2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ed4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005ed8:	d007      	beq.n	8005eea <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8005eda:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005edc:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005ede:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8005ee2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8005ee6:	2003      	movs	r0, #3
 8005ee8:	e7d4      	b.n	8005e94 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
          SPI_RESET_CRC(hspi);
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ef0:	601a      	str	r2, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ef8:	601a      	str	r2, [r3, #0]
 8005efa:	e7ee      	b.n	8005eda <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005f02:	d002      	beq.n	8005f0a <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f04:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005f08:	d1e3      	bne.n	8005ed2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	e7de      	b.n	8005ed2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
 8005f14:	20000030 	.word	0x20000030

08005f18 <HAL_SPI_MspInit>:
}
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop

08005f1c <HAL_SPI_Init>:
  if (hspi == NULL)
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	f000 80ec 	beq.w	80060fa <HAL_SPI_Init+0x1de>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005f22:	6803      	ldr	r3, [r0, #0]
 8005f24:	4a7d      	ldr	r2, [pc, #500]	; (800611c <HAL_SPI_Init+0x200>)
 8005f26:	4293      	cmp	r3, r2
{
 8005f28:	b570      	push	{r4, r5, r6, lr}
 8005f2a:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005f2c:	d014      	beq.n	8005f58 <HAL_SPI_Init+0x3c>
 8005f2e:	f5a2 4278 	sub.w	r2, r2, #63488	; 0xf800
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d010      	beq.n	8005f58 <HAL_SPI_Init+0x3c>
 8005f36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d00c      	beq.n	8005f58 <HAL_SPI_Init+0x3c>
 8005f3e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d008      	beq.n	8005f58 <HAL_SPI_Init+0x3c>
 8005f46:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d004      	beq.n	8005f58 <HAL_SPI_Init+0x3c>
 8005f4e:	4874      	ldr	r0, [pc, #464]	; (8006120 <HAL_SPI_Init+0x204>)
 8005f50:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8005f54:	f7fc f9fa 	bl	800234c <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005f58:	6863      	ldr	r3, [r4, #4]
 8005f5a:	b13b      	cbz	r3, 8005f6c <HAL_SPI_Init+0x50>
 8005f5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f60:	d004      	beq.n	8005f6c <HAL_SPI_Init+0x50>
 8005f62:	486f      	ldr	r0, [pc, #444]	; (8006120 <HAL_SPI_Init+0x204>)
 8005f64:	f240 1143 	movw	r1, #323	; 0x143
 8005f68:	f7fc f9f0 	bl	800234c <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005f6c:	68a3      	ldr	r3, [r4, #8]
 8005f6e:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8005f72:	f040 809a 	bne.w	80060aa <HAL_SPI_Init+0x18e>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005f76:	68e3      	ldr	r3, [r4, #12]
 8005f78:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8005f7c:	f040 80a3 	bne.w	80060c6 <HAL_SPI_Init+0x1aa>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005f80:	69a3      	ldr	r3, [r4, #24]
 8005f82:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8005f86:	d003      	beq.n	8005f90 <HAL_SPI_Init+0x74>
 8005f88:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005f8c:	f040 80aa 	bne.w	80060e4 <HAL_SPI_Init+0x1c8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005f90:	69e3      	ldr	r3, [r4, #28]
 8005f92:	f033 0318 	bics.w	r3, r3, #24
 8005f96:	d006      	beq.n	8005fa6 <HAL_SPI_Init+0x8a>
 8005f98:	2b20      	cmp	r3, #32
 8005f9a:	d004      	beq.n	8005fa6 <HAL_SPI_Init+0x8a>
 8005f9c:	4860      	ldr	r0, [pc, #384]	; (8006120 <HAL_SPI_Init+0x204>)
 8005f9e:	f240 1147 	movw	r1, #327	; 0x147
 8005fa2:	f7fc f9d3 	bl	800234c <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8005fa6:	6a23      	ldr	r3, [r4, #32]
 8005fa8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8005fac:	d004      	beq.n	8005fb8 <HAL_SPI_Init+0x9c>
 8005fae:	485c      	ldr	r0, [pc, #368]	; (8006120 <HAL_SPI_Init+0x204>)
 8005fb0:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8005fb4:	f7fc f9ca 	bl	800234c <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8005fb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d15c      	bne.n	8006078 <HAL_SPI_Init+0x15c>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8005fbe:	6923      	ldr	r3, [r4, #16]
 8005fc0:	f033 0302 	bics.w	r3, r3, #2
 8005fc4:	d004      	beq.n	8005fd0 <HAL_SPI_Init+0xb4>
 8005fc6:	4856      	ldr	r0, [pc, #344]	; (8006120 <HAL_SPI_Init+0x204>)
 8005fc8:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8005fcc:	f7fc f9be 	bl	800234c <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8005fd0:	6963      	ldr	r3, [r4, #20]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d904      	bls.n	8005fe0 <HAL_SPI_Init+0xc4>
 8005fd6:	4852      	ldr	r0, [pc, #328]	; (8006120 <HAL_SPI_Init+0x204>)
 8005fd8:	f240 114d 	movw	r1, #333	; 0x14d
 8005fdc:	f7fc f9b6 	bl	800234c <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fe0:	6863      	ldr	r3, [r4, #4]
 8005fe2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fe6:	f000 808a 	beq.w	80060fe <HAL_SPI_Init+0x1e2>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fea:	2300      	movs	r3, #0
 8005fec:	61e3      	str	r3, [r4, #28]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fee:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ff2:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ff4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ff8:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ffa:	2a00      	cmp	r2, #0
 8005ffc:	d069      	beq.n	80060d2 <HAL_SPI_Init+0x1b6>
 8005ffe:	4619      	mov	r1, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006000:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8006004:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 8006008:	f405 4504 	and.w	r5, r5, #33792	; 0x8400
 800600c:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8006010:	432b      	orrs	r3, r5
 8006012:	f400 6500 	and.w	r5, r0, #2048	; 0x800
 8006016:	6960      	ldr	r0, [r4, #20]
  __HAL_SPI_DISABLE(hspi);
 8006018:	6826      	ldr	r6, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800601a:	432b      	orrs	r3, r5
 800601c:	f002 0502 	and.w	r5, r2, #2
 8006020:	69a2      	ldr	r2, [r4, #24]
 8006022:	432b      	orrs	r3, r5
 8006024:	f000 0001 	and.w	r0, r0, #1
 8006028:	69e5      	ldr	r5, [r4, #28]
 800602a:	4303      	orrs	r3, r0
 800602c:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8006030:	4303      	orrs	r3, r0
 8006032:	f005 0538 	and.w	r5, r5, #56	; 0x38
 8006036:	6a20      	ldr	r0, [r4, #32]
 8006038:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 800603a:	2502      	movs	r5, #2
 800603c:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006040:	f000 0080 	and.w	r0, r0, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006044:	6a65      	ldr	r5, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006046:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006048:	0c12      	lsrs	r2, r2, #16
  __HAL_SPI_DISABLE(hspi);
 800604a:	6830      	ldr	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800604c:	f005 0510 	and.w	r5, r5, #16
 8006050:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006054:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006056:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 8006058:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 800605c:	6030      	str	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800605e:	6033      	str	r3, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006060:	6072      	str	r2, [r6, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006062:	69f3      	ldr	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006064:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006066:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 800606a:	2101      	movs	r1, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800606c:	61f3      	str	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800606e:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006070:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  return HAL_OK;
 8006074:	4610      	mov	r0, r2
}
 8006076:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8006078:	2b10      	cmp	r3, #16
 800607a:	d007      	beq.n	800608c <HAL_SPI_Init+0x170>
 800607c:	4828      	ldr	r0, [pc, #160]	; (8006120 <HAL_SPI_Init+0x204>)
 800607e:	f240 1149 	movw	r1, #329	; 0x149
 8006082:	f7fc f963 	bl	800234c <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006088:	2b00      	cmp	r3, #0
 800608a:	d098      	beq.n	8005fbe <HAL_SPI_Init+0xa2>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800608c:	69e3      	ldr	r3, [r4, #28]
 800608e:	f033 0318 	bics.w	r3, r3, #24
 8006092:	d006      	beq.n	80060a2 <HAL_SPI_Init+0x186>
 8006094:	2b20      	cmp	r3, #32
 8006096:	d004      	beq.n	80060a2 <HAL_SPI_Init+0x186>
 8006098:	4821      	ldr	r0, [pc, #132]	; (8006120 <HAL_SPI_Init+0x204>)
 800609a:	f240 115b 	movw	r1, #347	; 0x15b
 800609e:	f7fc f955 	bl	800234c <assert_failed>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80060a2:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060a4:	e9c4 3304 	strd	r3, r3, [r4, #16]
 80060a8:	e7a1      	b.n	8005fee <HAL_SPI_Init+0xd2>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80060aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060ae:	f43f af62 	beq.w	8005f76 <HAL_SPI_Init+0x5a>
 80060b2:	481b      	ldr	r0, [pc, #108]	; (8006120 <HAL_SPI_Init+0x204>)
 80060b4:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80060b8:	f7fc f948 	bl	800234c <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80060bc:	68e3      	ldr	r3, [r4, #12]
 80060be:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80060c2:	f43f af5d 	beq.w	8005f80 <HAL_SPI_Init+0x64>
 80060c6:	4816      	ldr	r0, [pc, #88]	; (8006120 <HAL_SPI_Init+0x204>)
 80060c8:	f240 1145 	movw	r1, #325	; 0x145
 80060cc:	f7fc f93e 	bl	800234c <assert_failed>
 80060d0:	e756      	b.n	8005f80 <HAL_SPI_Init+0x64>
    hspi->Lock = HAL_UNLOCKED;
 80060d2:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80060d6:	4620      	mov	r0, r4
 80060d8:	f7ff ff1e 	bl	8005f18 <HAL_SPI_MspInit>
 80060dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80060de:	f403 5100 	and.w	r1, r3, #8192	; 0x2000
 80060e2:	e78d      	b.n	8006000 <HAL_SPI_Init+0xe4>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 80060e4:	480e      	ldr	r0, [pc, #56]	; (8006120 <HAL_SPI_Init+0x204>)
 80060e6:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80060ea:	f7fc f92f 	bl	800234c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80060ee:	69e3      	ldr	r3, [r4, #28]
 80060f0:	f033 0318 	bics.w	r3, r3, #24
 80060f4:	f43f af57 	beq.w	8005fa6 <HAL_SPI_Init+0x8a>
 80060f8:	e74e      	b.n	8005f98 <HAL_SPI_Init+0x7c>
    return HAL_ERROR;
 80060fa:	2001      	movs	r0, #1
}
 80060fc:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80060fe:	69e3      	ldr	r3, [r4, #28]
 8006100:	f033 0318 	bics.w	r3, r3, #24
 8006104:	f43f af73 	beq.w	8005fee <HAL_SPI_Init+0xd2>
 8006108:	2b20      	cmp	r3, #32
 800610a:	f43f af70 	beq.w	8005fee <HAL_SPI_Init+0xd2>
 800610e:	4804      	ldr	r0, [pc, #16]	; (8006120 <HAL_SPI_Init+0x204>)
 8006110:	f240 1151 	movw	r1, #337	; 0x151
 8006114:	f7fc f91a 	bl	800234c <assert_failed>
 8006118:	e769      	b.n	8005fee <HAL_SPI_Init+0xd2>
 800611a:	bf00      	nop
 800611c:	40013000 	.word	0x40013000
 8006120:	0800c304 	.word	0x0800c304

08006124 <HAL_SPI_TransmitReceive>:
{
 8006124:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006128:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800612a:	6880      	ldr	r0, [r0, #8]
{
 800612c:	b083      	sub	sp, #12
 800612e:	4688      	mov	r8, r1
 8006130:	4691      	mov	r9, r2
 8006132:	461f      	mov	r7, r3
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006134:	2800      	cmp	r0, #0
 8006136:	f040 80a8 	bne.w	800628a <HAL_SPI_TransmitReceive+0x166>
  __HAL_LOCK(hspi);
 800613a:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 800613e:	2801      	cmp	r0, #1
 8006140:	f000 80ad 	beq.w	800629e <HAL_SPI_TransmitReceive+0x17a>
 8006144:	2301      	movs	r3, #1
 8006146:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800614a:	f7fc fcfb 	bl	8002b44 <HAL_GetTick>
  tmp_state           = hspi->State;
 800614e:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 8006152:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006154:	2e01      	cmp	r6, #1
  tickstart = HAL_GetTick();
 8006156:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8006158:	b2f2      	uxtb	r2, r6
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800615a:	d011      	beq.n	8006180 <HAL_SPI_TransmitReceive+0x5c>
 800615c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006160:	d009      	beq.n	8006176 <HAL_SPI_TransmitReceive+0x52>
    errorcode = HAL_BUSY;
 8006162:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8006164:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8006166:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8006168:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800616c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8006170:	b003      	add	sp, #12
 8006172:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006176:	68a1      	ldr	r1, [r4, #8]
 8006178:	2900      	cmp	r1, #0
 800617a:	d1f2      	bne.n	8006162 <HAL_SPI_TransmitReceive+0x3e>
 800617c:	2a04      	cmp	r2, #4
 800617e:	d1f0      	bne.n	8006162 <HAL_SPI_TransmitReceive+0x3e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006180:	f1b8 0f00 	cmp.w	r8, #0
 8006184:	f000 808f 	beq.w	80062a6 <HAL_SPI_TransmitReceive+0x182>
 8006188:	f1b9 0f00 	cmp.w	r9, #0
 800618c:	f000 808b 	beq.w	80062a6 <HAL_SPI_TransmitReceive+0x182>
 8006190:	2f00      	cmp	r7, #0
 8006192:	f000 8088 	beq.w	80062a6 <HAL_SPI_TransmitReceive+0x182>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006196:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800619a:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800619c:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80061a0:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80061a2:	bf1c      	itt	ne
 80061a4:	2205      	movne	r2, #5
 80061a6:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061aa:	2200      	movs	r2, #0
 80061ac:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 80061ae:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80061b0:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061b2:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 80061b4:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 80061b6:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061ba:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80061bc:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80061c0:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061c2:	d403      	bmi.n	80061cc <HAL_SPI_TransmitReceive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 80061c4:	6802      	ldr	r2, [r0, #0]
 80061c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061ca:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80061cc:	68e2      	ldr	r2, [r4, #12]
 80061ce:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80061d2:	f000 80b6 	beq.w	8006342 <HAL_SPI_TransmitReceive+0x21e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f000 80a8 	beq.w	800632c <HAL_SPI_TransmitReceive+0x208>
 80061dc:	2f01      	cmp	r7, #1
 80061de:	f000 80a5 	beq.w	800632c <HAL_SPI_TransmitReceive+0x208>
 80061e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061e4:	3301      	adds	r3, #1
        txallowed = 1U;
 80061e6:	f04f 0601 	mov.w	r6, #1
 80061ea:	d028      	beq.n	800623e <HAL_SPI_TransmitReceive+0x11a>
 80061ec:	e05d      	b.n	80062aa <HAL_SPI_TransmitReceive+0x186>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061ee:	6822      	ldr	r2, [r4, #0]
 80061f0:	6893      	ldr	r3, [r2, #8]
 80061f2:	0798      	lsls	r0, r3, #30
 80061f4:	d50f      	bpl.n	8006216 <HAL_SPI_TransmitReceive+0xf2>
 80061f6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	b163      	cbz	r3, 8006216 <HAL_SPI_TransmitReceive+0xf2>
 80061fc:	b15e      	cbz	r6, 8006216 <HAL_SPI_TransmitReceive+0xf2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80061fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8006204:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8006206:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006208:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 800620a:	3b01      	subs	r3, #1
 800620c:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800620e:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8006210:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8006212:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8006214:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006216:	6893      	ldr	r3, [r2, #8]
 8006218:	f013 0301 	ands.w	r3, r3, #1
 800621c:	d00d      	beq.n	800623a <HAL_SPI_TransmitReceive+0x116>
 800621e:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8006220:	b289      	uxth	r1, r1
 8006222:	b151      	cbz	r1, 800623a <HAL_SPI_TransmitReceive+0x116>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006224:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006226:	68d2      	ldr	r2, [r2, #12]
 8006228:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 800622a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800622c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800622e:	3a01      	subs	r2, #1
 8006230:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8006232:	3101      	adds	r1, #1
        txallowed = 1U;
 8006234:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8006236:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8006238:	63a1      	str	r1, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800623a:	f7fc fc83 	bl	8002b44 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800623e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006240:	b29b      	uxth	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1d3      	bne.n	80061ee <HAL_SPI_TransmitReceive+0xca>
 8006246:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006248:	b29b      	uxth	r3, r3
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1cf      	bne.n	80061ee <HAL_SPI_TransmitReceive+0xca>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800624e:	4b7e      	ldr	r3, [pc, #504]	; (8006448 <HAL_SPI_TransmitReceive+0x324>)
 8006250:	4a7e      	ldr	r2, [pc, #504]	; (800644c <HAL_SPI_TransmitReceive+0x328>)
 8006252:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006254:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006256:	fba2 2303 	umull	r2, r3, r2, r3
 800625a:	0d5b      	lsrs	r3, r3, #21
 800625c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006260:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006264:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006268:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800626a:	d150      	bne.n	800630e <HAL_SPI_TransmitReceive+0x1ea>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800626c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800626e:	462b      	mov	r3, r5
 8006270:	2180      	movs	r1, #128	; 0x80
 8006272:	4620      	mov	r0, r4
 8006274:	f7ff fdf0 	bl	8005e58 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8006278:	2800      	cmp	r0, #0
 800627a:	d04b      	beq.n	8006314 <HAL_SPI_TransmitReceive+0x1f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800627c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800627e:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006280:	4313      	orrs	r3, r2
 8006282:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006284:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006286:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 8006288:	e76c      	b.n	8006164 <HAL_SPI_TransmitReceive+0x40>
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800628a:	4871      	ldr	r0, [pc, #452]	; (8006450 <HAL_SPI_TransmitReceive+0x32c>)
 800628c:	f240 417e 	movw	r1, #1150	; 0x47e
 8006290:	f7fc f85c 	bl	800234c <assert_failed>
  __HAL_LOCK(hspi);
 8006294:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 8006298:	2801      	cmp	r0, #1
 800629a:	f47f af53 	bne.w	8006144 <HAL_SPI_TransmitReceive+0x20>
 800629e:	2002      	movs	r0, #2
}
 80062a0:	b003      	add	sp, #12
 80062a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 80062a6:	2001      	movs	r0, #1
 80062a8:	e75c      	b.n	8006164 <HAL_SPI_TransmitReceive+0x40>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062aa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	b91b      	cbnz	r3, 80062b8 <HAL_SPI_TransmitReceive+0x194>
 80062b0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d0ca      	beq.n	800624e <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062b8:	6822      	ldr	r2, [r4, #0]
 80062ba:	6893      	ldr	r3, [r2, #8]
 80062bc:	0799      	lsls	r1, r3, #30
 80062be:	d50f      	bpl.n	80062e0 <HAL_SPI_TransmitReceive+0x1bc>
 80062c0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	b163      	cbz	r3, 80062e0 <HAL_SPI_TransmitReceive+0x1bc>
 80062c6:	b15e      	cbz	r6, 80062e0 <HAL_SPI_TransmitReceive+0x1bc>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 80062ce:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80062d0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80062d2:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 80062d4:	3b01      	subs	r3, #1
 80062d6:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 80062d8:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 80062da:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80062dc:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 80062de:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062e0:	6893      	ldr	r3, [r2, #8]
 80062e2:	f013 0301 	ands.w	r3, r3, #1
 80062e6:	d003      	beq.n	80062f0 <HAL_SPI_TransmitReceive+0x1cc>
 80062e8:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80062ea:	b289      	uxth	r1, r1
 80062ec:	2900      	cmp	r1, #0
 80062ee:	d167      	bne.n	80063c0 <HAL_SPI_TransmitReceive+0x29c>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80062f0:	f7fc fc28 	bl	8002b44 <HAL_GetTick>
 80062f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062f6:	1b40      	subs	r0, r0, r5
 80062f8:	4298      	cmp	r0, r3
 80062fa:	d3d6      	bcc.n	80062aa <HAL_SPI_TransmitReceive+0x186>
        errorcode = HAL_TIMEOUT;
 80062fc:	2003      	movs	r0, #3
 80062fe:	e731      	b.n	8006164 <HAL_SPI_TransmitReceive+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8006300:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006302:	6822      	ldr	r2, [r4, #0]
      count--;
 8006304:	3b01      	subs	r3, #1
 8006306:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006308:	6893      	ldr	r3, [r2, #8]
 800630a:	061b      	lsls	r3, r3, #24
 800630c:	d502      	bpl.n	8006314 <HAL_SPI_TransmitReceive+0x1f0>
      if (count == 0U)
 800630e:	9b01      	ldr	r3, [sp, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1f5      	bne.n	8006300 <HAL_SPI_TransmitReceive+0x1dc>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006314:	68a0      	ldr	r0, [r4, #8]
 8006316:	2800      	cmp	r0, #0
 8006318:	f040 8093 	bne.w	8006442 <HAL_SPI_TransmitReceive+0x31e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800631c:	6823      	ldr	r3, [r4, #0]
 800631e:	9000      	str	r0, [sp, #0]
 8006320:	68da      	ldr	r2, [r3, #12]
 8006322:	9200      	str	r2, [sp, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	9b00      	ldr	r3, [sp, #0]
 800632a:	e71b      	b.n	8006164 <HAL_SPI_TransmitReceive+0x40>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800632c:	f898 3000 	ldrb.w	r3, [r8]
 8006330:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 8006332:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006334:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8006336:	3b01      	subs	r3, #1
 8006338:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800633a:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800633c:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800633e:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8006340:	e74f      	b.n	80061e2 <HAL_SPI_TransmitReceive+0xbe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006342:	2b00      	cmp	r3, #0
 8006344:	d148      	bne.n	80063d8 <HAL_SPI_TransmitReceive+0x2b4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006346:	4641      	mov	r1, r8
 8006348:	f831 3b02 	ldrh.w	r3, [r1], #2
 800634c:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 800634e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006350:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8006352:	3b01      	subs	r3, #1
 8006354:	b29b      	uxth	r3, r3
 8006356:	86e3      	strh	r3, [r4, #54]	; 0x36
 8006358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800635a:	3301      	adds	r3, #1
{
 800635c:	f04f 0601 	mov.w	r6, #1
 8006360:	d025      	beq.n	80063ae <HAL_SPI_TransmitReceive+0x28a>
 8006362:	e03c      	b.n	80063de <HAL_SPI_TransmitReceive+0x2ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006364:	6822      	ldr	r2, [r4, #0]
 8006366:	6893      	ldr	r3, [r2, #8]
 8006368:	079b      	lsls	r3, r3, #30
 800636a:	d50d      	bpl.n	8006388 <HAL_SPI_TransmitReceive+0x264>
 800636c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800636e:	b29b      	uxth	r3, r3
 8006370:	b153      	cbz	r3, 8006388 <HAL_SPI_TransmitReceive+0x264>
 8006372:	b14e      	cbz	r6, 8006388 <HAL_SPI_TransmitReceive+0x264>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006374:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006376:	f831 3b02 	ldrh.w	r3, [r1], #2
 800637a:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 800637c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800637e:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8006380:	3b01      	subs	r3, #1
 8006382:	b29b      	uxth	r3, r3
 8006384:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8006386:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006388:	6893      	ldr	r3, [r2, #8]
 800638a:	f013 0301 	ands.w	r3, r3, #1
 800638e:	d00c      	beq.n	80063aa <HAL_SPI_TransmitReceive+0x286>
 8006390:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8006392:	b289      	uxth	r1, r1
 8006394:	b149      	cbz	r1, 80063aa <HAL_SPI_TransmitReceive+0x286>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006396:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006398:	68d2      	ldr	r2, [r2, #12]
 800639a:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 800639e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063a0:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80063a2:	3a01      	subs	r2, #1
 80063a4:	b292      	uxth	r2, r2
        txallowed = 1U;
 80063a6:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80063a8:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80063aa:	f7fc fbcb 	bl	8002b44 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063ae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1d6      	bne.n	8006364 <HAL_SPI_TransmitReceive+0x240>
 80063b6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1d2      	bne.n	8006364 <HAL_SPI_TransmitReceive+0x240>
 80063be:	e746      	b.n	800624e <HAL_SPI_TransmitReceive+0x12a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80063c0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80063c2:	68d2      	ldr	r2, [r2, #12]
 80063c4:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 80063c6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80063c8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80063ca:	3a01      	subs	r2, #1
 80063cc:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 80063ce:	3101      	adds	r1, #1
        txallowed = 1U;
 80063d0:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80063d2:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80063d4:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 1U;
 80063d6:	e78b      	b.n	80062f0 <HAL_SPI_TransmitReceive+0x1cc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063d8:	2f01      	cmp	r7, #1
 80063da:	d1bd      	bne.n	8006358 <HAL_SPI_TransmitReceive+0x234>
 80063dc:	e7b3      	b.n	8006346 <HAL_SPI_TransmitReceive+0x222>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063de:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	b923      	cbnz	r3, 80063ee <HAL_SPI_TransmitReceive+0x2ca>
 80063e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f43f af30 	beq.w	800624e <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063ee:	6822      	ldr	r2, [r4, #0]
 80063f0:	6893      	ldr	r3, [r2, #8]
 80063f2:	079f      	lsls	r7, r3, #30
 80063f4:	d50d      	bpl.n	8006412 <HAL_SPI_TransmitReceive+0x2ee>
 80063f6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	b153      	cbz	r3, 8006412 <HAL_SPI_TransmitReceive+0x2ee>
 80063fc:	b14e      	cbz	r6, 8006412 <HAL_SPI_TransmitReceive+0x2ee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006400:	f831 3b02 	ldrh.w	r3, [r1], #2
 8006404:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8006406:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006408:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800640a:	3b01      	subs	r3, #1
 800640c:	b29b      	uxth	r3, r3
 800640e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8006410:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006412:	6893      	ldr	r3, [r2, #8]
 8006414:	f013 0301 	ands.w	r3, r3, #1
 8006418:	d00c      	beq.n	8006434 <HAL_SPI_TransmitReceive+0x310>
 800641a:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800641c:	b289      	uxth	r1, r1
 800641e:	b149      	cbz	r1, 8006434 <HAL_SPI_TransmitReceive+0x310>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006420:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006422:	68d2      	ldr	r2, [r2, #12]
 8006424:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8006428:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800642a:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800642c:	3a01      	subs	r2, #1
 800642e:	b292      	uxth	r2, r2
        txallowed = 1U;
 8006430:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8006432:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006434:	f7fc fb86 	bl	8002b44 <HAL_GetTick>
 8006438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800643a:	1b40      	subs	r0, r0, r5
 800643c:	4298      	cmp	r0, r3
 800643e:	d3ce      	bcc.n	80063de <HAL_SPI_TransmitReceive+0x2ba>
 8006440:	e75c      	b.n	80062fc <HAL_SPI_TransmitReceive+0x1d8>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006442:	2000      	movs	r0, #0
 8006444:	e68e      	b.n	8006164 <HAL_SPI_TransmitReceive+0x40>
 8006446:	bf00      	nop
 8006448:	20000030 	.word	0x20000030
 800644c:	165e9f81 	.word	0x165e9f81
 8006450:	0800c304 	.word	0x0800c304

08006454 <HAL_SPI_GetState>:
  return hspi->State;
 8006454:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop

0800645c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800645c:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800645e:	688a      	ldr	r2, [r1, #8]
{
 8006460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006464:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006466:	f023 0301 	bic.w	r3, r3, #1
 800646a:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 800646c:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800646e:	4822      	ldr	r0, [pc, #136]	; (80064f8 <TIM_OC1_SetConfig+0x9c>)
  tmpcr2 =  TIMx->CR2;
 8006470:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 8006474:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= OC_Config->OCMode;
 8006476:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC1P;
 8006478:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800647c:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006480:	4284      	cmp	r4, r0
{
 8006482:	460f      	mov	r7, r1
  tmpccer |= OC_Config->OCPolarity;
 8006484:	ea45 0502 	orr.w	r5, r5, r2
  tmpccmrx |= OC_Config->OCMode;
 8006488:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800648c:	d007      	beq.n	800649e <TIM_OC1_SetConfig+0x42>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800648e:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8006490:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006494:	61a6      	str	r6, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8006496:	6363      	str	r3, [r4, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006498:	6225      	str	r5, [r4, #32]
}
 800649a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800649e:	68ca      	ldr	r2, [r1, #12]
 80064a0:	f032 0308 	bics.w	r3, r2, #8
 80064a4:	d114      	bne.n	80064d0 <TIM_OC1_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80064a6:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 80064a8:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 80064ac:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80064ae:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 80064b2:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80064b6:	d119      	bne.n	80064ec <TIM_OC1_SetConfig+0x90>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80064be:	d10e      	bne.n	80064de <TIM_OC1_SetConfig+0x82>
    tmpcr2 |= OC_Config->OCNIdleState;
 80064c0:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064c2:	f428 7840 	bic.w	r8, r8, #768	; 0x300
 80064c6:	ea48 0802 	orr.w	r8, r8, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 80064ca:	ea48 0803 	orr.w	r8, r8, r3
 80064ce:	e7de      	b.n	800648e <TIM_OC1_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80064d0:	480a      	ldr	r0, [pc, #40]	; (80064fc <TIM_OC1_SetConfig+0xa0>)
 80064d2:	f641 2108 	movw	r1, #6664	; 0x1a08
 80064d6:	f7fb ff39 	bl	800234c <assert_failed>
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	e7e3      	b.n	80064a6 <TIM_OC1_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80064de:	4807      	ldr	r0, [pc, #28]	; (80064fc <TIM_OC1_SetConfig+0xa0>)
 80064e0:	f641 2116 	movw	r1, #6678	; 0x1a16
 80064e4:	f7fb ff32 	bl	800234c <assert_failed>
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	e7e9      	b.n	80064c0 <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80064ec:	4803      	ldr	r0, [pc, #12]	; (80064fc <TIM_OC1_SetConfig+0xa0>)
 80064ee:	f641 2115 	movw	r1, #6677	; 0x1a15
 80064f2:	f7fb ff2b 	bl	800234c <assert_failed>
 80064f6:	e7df      	b.n	80064b8 <TIM_OC1_SetConfig+0x5c>
 80064f8:	40010000 	.word	0x40010000
 80064fc:	0800c33c 	.word	0x0800c33c

08006500 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006500:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006502:	688a      	ldr	r2, [r1, #8]
{
 8006504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006508:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800650a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800650e:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 8006510:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006512:	4823      	ldr	r0, [pc, #140]	; (80065a0 <TIM_OC3_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 8006514:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 8006518:	69e6      	ldr	r6, [r4, #28]
  tmpccmrx |= OC_Config->OCMode;
 800651a:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC3P;
 800651c:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006520:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006524:	4284      	cmp	r4, r0
{
 8006526:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006528:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800652c:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006530:	d007      	beq.n	8006542 <TIM_OC3_SetConfig+0x42>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006532:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8006534:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006538:	61e6      	str	r6, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800653a:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800653c:	6225      	str	r5, [r4, #32]
}
 800653e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006542:	68ca      	ldr	r2, [r1, #12]
 8006544:	f032 0308 	bics.w	r3, r2, #8
 8006548:	d115      	bne.n	8006576 <TIM_OC3_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800654a:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 800654c:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006550:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006554:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 8006558:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800655c:	d119      	bne.n	8006592 <TIM_OC3_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8006564:	d10e      	bne.n	8006584 <TIM_OC3_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006566:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006568:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
 800656c:	ea48 1802 	orr.w	r8, r8, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006570:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
 8006574:	e7dd      	b.n	8006532 <TIM_OC3_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006576:	480b      	ldr	r0, [pc, #44]	; (80065a4 <TIM_OC3_SetConfig+0xa4>)
 8006578:	f641 219e 	movw	r1, #6814	; 0x1a9e
 800657c:	f7fb fee6 	bl	800234c <assert_failed>
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	e7e2      	b.n	800654a <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006584:	4807      	ldr	r0, [pc, #28]	; (80065a4 <TIM_OC3_SetConfig+0xa4>)
 8006586:	f641 21ac 	movw	r1, #6828	; 0x1aac
 800658a:	f7fb fedf 	bl	800234c <assert_failed>
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	e7e9      	b.n	8006566 <TIM_OC3_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006592:	4804      	ldr	r0, [pc, #16]	; (80065a4 <TIM_OC3_SetConfig+0xa4>)
 8006594:	f641 21ab 	movw	r1, #6827	; 0x1aab
 8006598:	f7fb fed8 	bl	800234c <assert_failed>
 800659c:	e7df      	b.n	800655e <TIM_OC3_SetConfig+0x5e>
 800659e:	bf00      	nop
 80065a0:	40010000 	.word	0x40010000
 80065a4:	0800c33c 	.word	0x0800c33c

080065a8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80065a8:	2800      	cmp	r0, #0
 80065aa:	f000 80cd 	beq.w	8006748 <HAL_TIM_Base_Init+0x1a0>
{
 80065ae:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80065b0:	4a66      	ldr	r2, [pc, #408]	; (800674c <HAL_TIM_Base_Init+0x1a4>)
 80065b2:	6803      	ldr	r3, [r0, #0]
 80065b4:	4293      	cmp	r3, r2
 80065b6:	4604      	mov	r4, r0
 80065b8:	d01f      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065be:	d01c      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065c0:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d018      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d014      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d010      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065d8:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80065dc:	4293      	cmp	r3, r2
 80065de:	d00c      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d008      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d004      	beq.n	80065fa <HAL_TIM_Base_Init+0x52>
 80065f0:	4857      	ldr	r0, [pc, #348]	; (8006750 <HAL_TIM_Base_Init+0x1a8>)
 80065f2:	f240 1113 	movw	r1, #275	; 0x113
 80065f6:	f7fb fea9 	bl	800234c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80065fa:	68a3      	ldr	r3, [r4, #8]
 80065fc:	f033 0210 	bics.w	r2, r3, #16
 8006600:	d00a      	beq.n	8006618 <HAL_TIM_Base_Init+0x70>
 8006602:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006606:	2a20      	cmp	r2, #32
 8006608:	d006      	beq.n	8006618 <HAL_TIM_Base_Init+0x70>
 800660a:	2b40      	cmp	r3, #64	; 0x40
 800660c:	d004      	beq.n	8006618 <HAL_TIM_Base_Init+0x70>
 800660e:	4850      	ldr	r0, [pc, #320]	; (8006750 <HAL_TIM_Base_Init+0x1a8>)
 8006610:	f44f 718a 	mov.w	r1, #276	; 0x114
 8006614:	f7fb fe9a 	bl	800234c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006618:	6923      	ldr	r3, [r4, #16]
 800661a:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800661e:	d003      	beq.n	8006628 <HAL_TIM_Base_Init+0x80>
 8006620:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006624:	f040 8085 	bne.w	8006732 <HAL_TIM_Base_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006628:	69a3      	ldr	r3, [r4, #24]
 800662a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800662e:	d132      	bne.n	8006696 <HAL_TIM_Base_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006630:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006634:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006638:	2b00      	cmp	r3, #0
 800663a:	d037      	beq.n	80066ac <HAL_TIM_Base_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800663c:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800663e:	4943      	ldr	r1, [pc, #268]	; (800674c <HAL_TIM_Base_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006640:	2302      	movs	r3, #2
 8006642:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006646:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8006648:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800664a:	d05e      	beq.n	800670a <HAL_TIM_Base_Init+0x162>
 800664c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006650:	d032      	beq.n	80066b8 <HAL_TIM_Base_Init+0x110>
 8006652:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8006656:	428a      	cmp	r2, r1
 8006658:	d02e      	beq.n	80066b8 <HAL_TIM_Base_Init+0x110>
 800665a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800665e:	428a      	cmp	r2, r1
 8006660:	d02a      	beq.n	80066b8 <HAL_TIM_Base_Init+0x110>
 8006662:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006666:	428a      	cmp	r2, r1
 8006668:	d026      	beq.n	80066b8 <HAL_TIM_Base_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800666a:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800666e:	428a      	cmp	r2, r1
 8006670:	d026      	beq.n	80066c0 <HAL_TIM_Base_Init+0x118>
 8006672:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006676:	428a      	cmp	r2, r1
 8006678:	d022      	beq.n	80066c0 <HAL_TIM_Base_Init+0x118>
 800667a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800667e:	428a      	cmp	r2, r1
 8006680:	d01e      	beq.n	80066c0 <HAL_TIM_Base_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006682:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006684:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8006686:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006688:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800668c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800668e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006690:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006692:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006694:	e021      	b.n	80066da <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006696:	482e      	ldr	r0, [pc, #184]	; (8006750 <HAL_TIM_Base_Init+0x1a8>)
 8006698:	f44f 718b 	mov.w	r1, #278	; 0x116
 800669c:	f7fb fe56 	bl	800234c <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 80066a0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80066a4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1c7      	bne.n	800663c <HAL_TIM_Base_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 80066ac:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80066b0:	4620      	mov	r0, r4
 80066b2:	f7fc f839 	bl	8002728 <HAL_TIM_Base_MspInit>
 80066b6:	e7c1      	b.n	800663c <HAL_TIM_Base_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 80066b8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80066be:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066c0:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066c2:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066c4:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80066c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066ca:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066d0:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80066d2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80066d4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066d6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80066d8:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80066da:	2301      	movs	r3, #1
 80066dc:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066de:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066e2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80066e6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80066ea:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80066ee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066fa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80066fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8006702:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006706:	2000      	movs	r0, #0
}
 8006708:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 800670a:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800670c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800670e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006714:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8006716:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800671a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800671c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006720:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8006722:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006724:	68e3      	ldr	r3, [r4, #12]
 8006726:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006728:	6863      	ldr	r3, [r4, #4]
 800672a:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800672c:	6963      	ldr	r3, [r4, #20]
 800672e:	6313      	str	r3, [r2, #48]	; 0x30
 8006730:	e7d3      	b.n	80066da <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006732:	4807      	ldr	r0, [pc, #28]	; (8006750 <HAL_TIM_Base_Init+0x1a8>)
 8006734:	f240 1115 	movw	r1, #277	; 0x115
 8006738:	f7fb fe08 	bl	800234c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800673c:	69a3      	ldr	r3, [r4, #24]
 800673e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8006742:	f43f af75 	beq.w	8006630 <HAL_TIM_Base_Init+0x88>
 8006746:	e7a6      	b.n	8006696 <HAL_TIM_Base_Init+0xee>
    return HAL_ERROR;
 8006748:	2001      	movs	r0, #1
}
 800674a:	4770      	bx	lr
 800674c:	40010000 	.word	0x40010000
 8006750:	0800c33c 	.word	0x0800c33c

08006754 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006754:	4a2a      	ldr	r2, [pc, #168]	; (8006800 <HAL_TIM_Base_Start_IT+0xac>)
 8006756:	6803      	ldr	r3, [r0, #0]
 8006758:	4293      	cmp	r3, r2
{
 800675a:	b510      	push	{r4, lr}
 800675c:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800675e:	d01f      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 8006760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006764:	d01c      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 8006766:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800676a:	4293      	cmp	r3, r2
 800676c:	d018      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 800676e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006772:	4293      	cmp	r3, r2
 8006774:	d014      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 8006776:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800677a:	4293      	cmp	r3, r2
 800677c:	d010      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 800677e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006782:	4293      	cmp	r3, r2
 8006784:	d00c      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 8006786:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800678a:	4293      	cmp	r3, r2
 800678c:	d008      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 800678e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006792:	4293      	cmp	r3, r2
 8006794:	d004      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x4c>
 8006796:	481b      	ldr	r0, [pc, #108]	; (8006804 <HAL_TIM_Base_Start_IT+0xb0>)
 8006798:	f240 11cf 	movw	r1, #463	; 0x1cf
 800679c:	f7fb fdd6 	bl	800234c <assert_failed>
  if (htim->State != HAL_TIM_STATE_READY)
 80067a0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d127      	bne.n	80067f8 <HAL_TIM_Base_Start_IT+0xa4>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067a8:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067aa:	4915      	ldr	r1, [pc, #84]	; (8006800 <HAL_TIM_Base_Start_IT+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 80067ac:	2202      	movs	r2, #2
 80067ae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067b2:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b4:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067b6:	f042 0201 	orr.w	r2, r2, #1
 80067ba:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067bc:	d011      	beq.n	80067e2 <HAL_TIM_Base_Start_IT+0x8e>
 80067be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067c2:	d00e      	beq.n	80067e2 <HAL_TIM_Base_Start_IT+0x8e>
 80067c4:	4a10      	ldr	r2, [pc, #64]	; (8006808 <HAL_TIM_Base_Start_IT+0xb4>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d00b      	beq.n	80067e2 <HAL_TIM_Base_Start_IT+0x8e>
 80067ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d007      	beq.n	80067e2 <HAL_TIM_Base_Start_IT+0x8e>
 80067d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d003      	beq.n	80067e2 <HAL_TIM_Base_Start_IT+0x8e>
 80067da:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80067de:	4293      	cmp	r3, r2
 80067e0:	d104      	bne.n	80067ec <HAL_TIM_Base_Start_IT+0x98>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067e2:	689a      	ldr	r2, [r3, #8]
 80067e4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067e8:	2a06      	cmp	r2, #6
 80067ea:	d007      	beq.n	80067fc <HAL_TIM_Base_Start_IT+0xa8>
    __HAL_TIM_ENABLE(htim);
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80067f4:	2000      	movs	r0, #0
}
 80067f6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80067f8:	2001      	movs	r0, #1
}
 80067fa:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80067fc:	2000      	movs	r0, #0
}
 80067fe:	bd10      	pop	{r4, pc}
 8006800:	40010000 	.word	0x40010000
 8006804:	0800c33c 	.word	0x0800c33c
 8006808:	40000400 	.word	0x40000400

0800680c <HAL_TIM_PWM_MspInit>:
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop

08006810 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8006810:	2800      	cmp	r0, #0
 8006812:	f000 80cd 	beq.w	80069b0 <HAL_TIM_PWM_Init+0x1a0>
{
 8006816:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006818:	4a66      	ldr	r2, [pc, #408]	; (80069b4 <HAL_TIM_PWM_Init+0x1a4>)
 800681a:	6803      	ldr	r3, [r0, #0]
 800681c:	4293      	cmp	r3, r2
 800681e:	4604      	mov	r4, r0
 8006820:	d01f      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006826:	d01c      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006828:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800682c:	4293      	cmp	r3, r2
 800682e:	d018      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006830:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006834:	4293      	cmp	r3, r2
 8006836:	d014      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006838:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800683c:	4293      	cmp	r3, r2
 800683e:	d010      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006840:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006844:	4293      	cmp	r3, r2
 8006846:	d00c      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006848:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800684c:	4293      	cmp	r3, r2
 800684e:	d008      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006850:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006854:	4293      	cmp	r3, r2
 8006856:	d004      	beq.n	8006862 <HAL_TIM_PWM_Init+0x52>
 8006858:	4857      	ldr	r0, [pc, #348]	; (80069b8 <HAL_TIM_PWM_Init+0x1a8>)
 800685a:	f240 510e 	movw	r1, #1294	; 0x50e
 800685e:	f7fb fd75 	bl	800234c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006862:	68a3      	ldr	r3, [r4, #8]
 8006864:	f033 0210 	bics.w	r2, r3, #16
 8006868:	d00a      	beq.n	8006880 <HAL_TIM_PWM_Init+0x70>
 800686a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800686e:	2a20      	cmp	r2, #32
 8006870:	d006      	beq.n	8006880 <HAL_TIM_PWM_Init+0x70>
 8006872:	2b40      	cmp	r3, #64	; 0x40
 8006874:	d004      	beq.n	8006880 <HAL_TIM_PWM_Init+0x70>
 8006876:	4850      	ldr	r0, [pc, #320]	; (80069b8 <HAL_TIM_PWM_Init+0x1a8>)
 8006878:	f240 510f 	movw	r1, #1295	; 0x50f
 800687c:	f7fb fd66 	bl	800234c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006880:	6923      	ldr	r3, [r4, #16]
 8006882:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8006886:	d003      	beq.n	8006890 <HAL_TIM_PWM_Init+0x80>
 8006888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800688c:	f040 8085 	bne.w	800699a <HAL_TIM_PWM_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006890:	69a3      	ldr	r3, [r4, #24]
 8006892:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8006896:	d132      	bne.n	80068fe <HAL_TIM_PWM_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006898:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800689c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d037      	beq.n	8006914 <HAL_TIM_PWM_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068a4:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068a6:	4943      	ldr	r1, [pc, #268]	; (80069b4 <HAL_TIM_PWM_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80068a8:	2302      	movs	r3, #2
 80068aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068ae:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80068b0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068b2:	d05e      	beq.n	8006972 <HAL_TIM_PWM_Init+0x162>
 80068b4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80068b8:	d032      	beq.n	8006920 <HAL_TIM_PWM_Init+0x110>
 80068ba:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80068be:	428a      	cmp	r2, r1
 80068c0:	d02e      	beq.n	8006920 <HAL_TIM_PWM_Init+0x110>
 80068c2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80068c6:	428a      	cmp	r2, r1
 80068c8:	d02a      	beq.n	8006920 <HAL_TIM_PWM_Init+0x110>
 80068ca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80068ce:	428a      	cmp	r2, r1
 80068d0:	d026      	beq.n	8006920 <HAL_TIM_PWM_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068d2:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 80068d6:	428a      	cmp	r2, r1
 80068d8:	d026      	beq.n	8006928 <HAL_TIM_PWM_Init+0x118>
 80068da:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80068de:	428a      	cmp	r2, r1
 80068e0:	d022      	beq.n	8006928 <HAL_TIM_PWM_Init+0x118>
 80068e2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80068e6:	428a      	cmp	r2, r1
 80068e8:	d01e      	beq.n	8006928 <HAL_TIM_PWM_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068ea:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068ec:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80068ee:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068f4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80068f6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068f8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80068fa:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068fc:	e021      	b.n	8006942 <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80068fe:	482e      	ldr	r0, [pc, #184]	; (80069b8 <HAL_TIM_PWM_Init+0x1a8>)
 8006900:	f240 5111 	movw	r1, #1297	; 0x511
 8006904:	f7fb fd22 	bl	800234c <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006908:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800690c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1c7      	bne.n	80068a4 <HAL_TIM_PWM_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 8006914:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006918:	4620      	mov	r0, r4
 800691a:	f7ff ff77 	bl	800680c <HAL_TIM_PWM_MspInit>
 800691e:	e7c1      	b.n	80068a4 <HAL_TIM_PWM_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 8006920:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006926:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006928:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800692a:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800692c:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800692e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006932:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006934:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006938:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800693a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800693c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800693e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006940:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006942:	2301      	movs	r3, #1
 8006944:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006946:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800694a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800694e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006952:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8006956:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800695a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800695e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006962:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8006966:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800696a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800696e:	2000      	movs	r0, #0
}
 8006970:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8006972:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006974:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006976:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800697c:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800697e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006982:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006984:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006988:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800698a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800698c:	68e3      	ldr	r3, [r4, #12]
 800698e:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006990:	6863      	ldr	r3, [r4, #4]
 8006992:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006994:	6963      	ldr	r3, [r4, #20]
 8006996:	6313      	str	r3, [r2, #48]	; 0x30
 8006998:	e7d3      	b.n	8006942 <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800699a:	4807      	ldr	r0, [pc, #28]	; (80069b8 <HAL_TIM_PWM_Init+0x1a8>)
 800699c:	f44f 61a2 	mov.w	r1, #1296	; 0x510
 80069a0:	f7fb fcd4 	bl	800234c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80069a4:	69a3      	ldr	r3, [r4, #24]
 80069a6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80069aa:	f43f af75 	beq.w	8006898 <HAL_TIM_PWM_Init+0x88>
 80069ae:	e7a6      	b.n	80068fe <HAL_TIM_PWM_Init+0xee>
    return HAL_ERROR;
 80069b0:	2001      	movs	r0, #1
}
 80069b2:	4770      	bx	lr
 80069b4:	40010000 	.word	0x40010000
 80069b8:	0800c33c 	.word	0x0800c33c

080069bc <HAL_TIM_PWM_Start>:
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80069bc:	4a79      	ldr	r2, [pc, #484]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
 80069be:	6803      	ldr	r3, [r0, #0]
 80069c0:	4293      	cmp	r3, r2
{
 80069c2:	b570      	push	{r4, r5, r6, lr}
 80069c4:	4605      	mov	r5, r0
 80069c6:	460c      	mov	r4, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80069c8:	d067      	beq.n	8006a9a <HAL_TIM_PWM_Start+0xde>
 80069ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069ce:	d064      	beq.n	8006a9a <HAL_TIM_PWM_Start+0xde>
 80069d0:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d060      	beq.n	8006a9a <HAL_TIM_PWM_Start+0xde>
 80069d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80069dc:	4293      	cmp	r3, r2
 80069de:	d05c      	beq.n	8006a9a <HAL_TIM_PWM_Start+0xde>
 80069e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d058      	beq.n	8006a9a <HAL_TIM_PWM_Start+0xde>
 80069e8:	4a6f      	ldr	r2, [pc, #444]	; (8006ba8 <HAL_TIM_PWM_Start+0x1ec>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d066      	beq.n	8006abc <HAL_TIM_PWM_Start+0x100>
 80069ee:	4a6f      	ldr	r2, [pc, #444]	; (8006bac <HAL_TIM_PWM_Start+0x1f0>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d003      	beq.n	80069fc <HAL_TIM_PWM_Start+0x40>
 80069f4:	4a6e      	ldr	r2, [pc, #440]	; (8006bb0 <HAL_TIM_PWM_Start+0x1f4>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	f040 80b5 	bne.w	8006b66 <HAL_TIM_PWM_Start+0x1aa>
 80069fc:	2c00      	cmp	r4, #0
 80069fe:	d05f      	beq.n	8006ac0 <HAL_TIM_PWM_Start+0x104>
 8006a00:	486c      	ldr	r0, [pc, #432]	; (8006bb4 <HAL_TIM_PWM_Start+0x1f8>)
 8006a02:	f240 5194 	movw	r1, #1428	; 0x594
 8006a06:	f7fb fca1 	bl	800234c <assert_failed>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a0a:	2c04      	cmp	r4, #4
 8006a0c:	f000 80b7 	beq.w	8006b7e <HAL_TIM_PWM_Start+0x1c2>
 8006a10:	2c08      	cmp	r4, #8
 8006a12:	f000 8083 	beq.w	8006b1c <HAL_TIM_PWM_Start+0x160>
 8006a16:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d17c      	bne.n	8006b18 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a1e:	682b      	ldr	r3, [r5, #0]
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006a20:	4a60      	ldr	r2, [pc, #384]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a22:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006a24:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a26:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a28:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006a2c:	d154      	bne.n	8006ad8 <HAL_TIM_PWM_Start+0x11c>
  assert_param(IS_TIM_CHANNELS(Channel));
 8006a2e:	f034 0304 	bics.w	r3, r4, #4
 8006a32:	d004      	beq.n	8006a3e <HAL_TIM_PWM_Start+0x82>
 8006a34:	2b08      	cmp	r3, #8
 8006a36:	d002      	beq.n	8006a3e <HAL_TIM_PWM_Start+0x82>
 8006a38:	2c3c      	cmp	r4, #60	; 0x3c
 8006a3a:	f040 80ad 	bne.w	8006b98 <HAL_TIM_PWM_Start+0x1dc>
 8006a3e:	682b      	ldr	r3, [r5, #0]

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a40:	6a30      	ldr	r0, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a42:	4d58      	ldr	r5, [pc, #352]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a44:	2201      	movs	r2, #1
 8006a46:	f004 041f 	and.w	r4, r4, #31
 8006a4a:	fa02 f404 	lsl.w	r4, r2, r4
  TIMx->CCER &= ~tmp;
 8006a4e:	ea20 0004 	bic.w	r0, r0, r4
 8006a52:	6230      	str	r0, [r6, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a54:	6a32      	ldr	r2, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a56:	42ab      	cmp	r3, r5
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a58:	ea44 0402 	orr.w	r4, r4, r2
 8006a5c:	6234      	str	r4, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a5e:	d076      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x192>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a64:	d00e      	beq.n	8006a84 <HAL_TIM_PWM_Start+0xc8>
 8006a66:	4a54      	ldr	r2, [pc, #336]	; (8006bb8 <HAL_TIM_PWM_Start+0x1fc>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d00b      	beq.n	8006a84 <HAL_TIM_PWM_Start+0xc8>
 8006a6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d007      	beq.n	8006a84 <HAL_TIM_PWM_Start+0xc8>
 8006a74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d003      	beq.n	8006a84 <HAL_TIM_PWM_Start+0xc8>
 8006a7c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d104      	bne.n	8006a8e <HAL_TIM_PWM_Start+0xd2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a84:	689a      	ldr	r2, [r3, #8]
 8006a86:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a8a:	2a06      	cmp	r2, #6
 8006a8c:	d069      	beq.n	8006b62 <HAL_TIM_PWM_Start+0x1a6>
    __HAL_TIM_ENABLE(htim);
 8006a8e:	681a      	ldr	r2, [r3, #0]
 8006a90:	f042 0201 	orr.w	r2, r2, #1
 8006a94:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006a96:	2000      	movs	r0, #0
}
 8006a98:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006a9a:	b18c      	cbz	r4, 8006ac0 <HAL_TIM_PWM_Start+0x104>
 8006a9c:	2c04      	cmp	r4, #4
 8006a9e:	d06e      	beq.n	8006b7e <HAL_TIM_PWM_Start+0x1c2>
 8006aa0:	2c08      	cmp	r4, #8
 8006aa2:	d03b      	beq.n	8006b1c <HAL_TIM_PWM_Start+0x160>
 8006aa4:	2c0c      	cmp	r4, #12
 8006aa6:	d0b6      	beq.n	8006a16 <HAL_TIM_PWM_Start+0x5a>
 8006aa8:	4a3f      	ldr	r2, [pc, #252]	; (8006ba8 <HAL_TIM_PWM_Start+0x1ec>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d0a8      	beq.n	8006a00 <HAL_TIM_PWM_Start+0x44>
 8006aae:	4a3f      	ldr	r2, [pc, #252]	; (8006bac <HAL_TIM_PWM_Start+0x1f0>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d0a5      	beq.n	8006a00 <HAL_TIM_PWM_Start+0x44>
 8006ab4:	4a3e      	ldr	r2, [pc, #248]	; (8006bb0 <HAL_TIM_PWM_Start+0x1f4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d0a0      	beq.n	80069fc <HAL_TIM_PWM_Start+0x40>
 8006aba:	e7a1      	b.n	8006a00 <HAL_TIM_PWM_Start+0x44>
 8006abc:	2900      	cmp	r1, #0
 8006abe:	d15b      	bne.n	8006b78 <HAL_TIM_PWM_Start+0x1bc>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ac0:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d127      	bne.n	8006b18 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ac8:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006aca:	4a36      	ldr	r2, [pc, #216]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006acc:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006ace:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ad0:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ad2:	f885 103e 	strb.w	r1, [r5, #62]	; 0x3e
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006ad6:	d0b3      	beq.n	8006a40 <HAL_TIM_PWM_Start+0x84>
 8006ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006adc:	d0a7      	beq.n	8006a2e <HAL_TIM_PWM_Start+0x72>
 8006ade:	4a36      	ldr	r2, [pc, #216]	; (8006bb8 <HAL_TIM_PWM_Start+0x1fc>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d0a4      	beq.n	8006a2e <HAL_TIM_PWM_Start+0x72>
 8006ae4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d0a0      	beq.n	8006a2e <HAL_TIM_PWM_Start+0x72>
 8006aec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d09c      	beq.n	8006a2e <HAL_TIM_PWM_Start+0x72>
 8006af4:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d098      	beq.n	8006a2e <HAL_TIM_PWM_Start+0x72>
 8006afc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d094      	beq.n	8006a2e <HAL_TIM_PWM_Start+0x72>
 8006b04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d090      	beq.n	8006a2e <HAL_TIM_PWM_Start+0x72>
 8006b0c:	4829      	ldr	r0, [pc, #164]	; (8006bb4 <HAL_TIM_PWM_Start+0x1f8>)
 8006b0e:	f641 41d2 	movw	r1, #7378	; 0x1cd2
 8006b12:	f7fb fc1b 	bl	800234c <assert_failed>
 8006b16:	e78a      	b.n	8006a2e <HAL_TIM_PWM_Start+0x72>
    return HAL_ERROR;
 8006b18:	2001      	movs	r0, #1
}
 8006b1a:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b1c:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d1f9      	bne.n	8006b18 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b24:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b26:	4a1f      	ldr	r2, [pc, #124]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b28:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b2a:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b2c:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b2e:	f885 1040 	strb.w	r1, [r5, #64]	; 0x40
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b32:	d1d1      	bne.n	8006ad8 <HAL_TIM_PWM_Start+0x11c>
  TIMx->CCER &= ~tmp;
 8006b34:	4a1b      	ldr	r2, [pc, #108]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b36:	2301      	movs	r3, #1
  TIMx->CCER &= ~tmp;
 8006b38:	6a10      	ldr	r0, [r2, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b3a:	f004 041f 	and.w	r4, r4, #31
 8006b3e:	fa03 f404 	lsl.w	r4, r3, r4
  TIMx->CCER &= ~tmp;
 8006b42:	ea20 0004 	bic.w	r0, r0, r4
 8006b46:	6210      	str	r0, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b48:	6a13      	ldr	r3, [r2, #32]
 8006b4a:	431c      	orrs	r4, r3
 8006b4c:	6214      	str	r4, [r2, #32]
    __HAL_TIM_MOE_ENABLE(htim);
 8006b4e:	4b15      	ldr	r3, [pc, #84]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
 8006b50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b56:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b58:	689a      	ldr	r2, [r3, #8]
 8006b5a:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b5e:	2a06      	cmp	r2, #6
 8006b60:	d195      	bne.n	8006a8e <HAL_TIM_PWM_Start+0xd2>
  return HAL_OK;
 8006b62:	2000      	movs	r0, #0
}
 8006b64:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006b66:	4813      	ldr	r0, [pc, #76]	; (8006bb4 <HAL_TIM_PWM_Start+0x1f8>)
 8006b68:	f240 5194 	movw	r1, #1428	; 0x594
 8006b6c:	f7fb fbee 	bl	800234c <assert_failed>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b70:	2c00      	cmp	r4, #0
 8006b72:	f47f af4a 	bne.w	8006a0a <HAL_TIM_PWM_Start+0x4e>
 8006b76:	e7a3      	b.n	8006ac0 <HAL_TIM_PWM_Start+0x104>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006b78:	2904      	cmp	r1, #4
 8006b7a:	f47f af41 	bne.w	8006a00 <HAL_TIM_PWM_Start+0x44>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b7e:	f895 303f 	ldrb.w	r3, [r5, #63]	; 0x3f
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d1c8      	bne.n	8006b18 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b86:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b88:	4a06      	ldr	r2, [pc, #24]	; (8006ba4 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b8a:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b8c:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b8e:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b90:	f885 103f 	strb.w	r1, [r5, #63]	; 0x3f
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b94:	d1a0      	bne.n	8006ad8 <HAL_TIM_PWM_Start+0x11c>
 8006b96:	e7cd      	b.n	8006b34 <HAL_TIM_PWM_Start+0x178>
  assert_param(IS_TIM_CHANNELS(Channel));
 8006b98:	4806      	ldr	r0, [pc, #24]	; (8006bb4 <HAL_TIM_PWM_Start+0x1f8>)
 8006b9a:	f641 41d3 	movw	r1, #7379	; 0x1cd3
 8006b9e:	f7fb fbd5 	bl	800234c <assert_failed>
 8006ba2:	e74c      	b.n	8006a3e <HAL_TIM_PWM_Start+0x82>
 8006ba4:	40010000 	.word	0x40010000
 8006ba8:	40014000 	.word	0x40014000
 8006bac:	40014400 	.word	0x40014400
 8006bb0:	40014800 	.word	0x40014800
 8006bb4:	0800c33c 	.word	0x0800c33c
 8006bb8:	40000400 	.word	0x40000400

08006bbc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8006bbc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	f000 8177 	beq.w	8006eb4 <HAL_TIM_ConfigClockSource+0x2f8>
  htim->State = HAL_TIM_STATE_BUSY;
 8006bc6:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8006bc8:	2201      	movs	r2, #1
{
 8006bca:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8006bcc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006bd0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006bd4:	680b      	ldr	r3, [r1, #0]
 8006bd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bda:	4604      	mov	r4, r0
 8006bdc:	460d      	mov	r5, r1
 8006bde:	f000 8124 	beq.w	8006e2a <HAL_TIM_ConfigClockSource+0x26e>
 8006be2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006be6:	f000 8153 	beq.w	8006e90 <HAL_TIM_ConfigClockSource+0x2d4>
 8006bea:	f033 0230 	bics.w	r2, r3, #48	; 0x30
 8006bee:	f040 8157 	bne.w	8006ea0 <HAL_TIM_ConfigClockSource+0x2e4>
  tmpsmcr = htim->Instance->SMCR;
 8006bf2:	6822      	ldr	r2, [r4, #0]
 8006bf4:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bf6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8006bfa:	f021 0177 	bic.w	r1, r1, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8006bfe:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8006c00:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006c02:	f000 81a1 	beq.w	8006f48 <HAL_TIM_ConfigClockSource+0x38c>
 8006c06:	d87e      	bhi.n	8006d06 <HAL_TIM_ConfigClockSource+0x14a>
 8006c08:	2b40      	cmp	r3, #64	; 0x40
 8006c0a:	f000 8159 	beq.w	8006ec0 <HAL_TIM_ConfigClockSource+0x304>
 8006c0e:	d94c      	bls.n	8006caa <HAL_TIM_ConfigClockSource+0xee>
 8006c10:	2b50      	cmp	r3, #80	; 0x50
 8006c12:	d143      	bne.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006c14:	4ba8      	ldr	r3, [pc, #672]	; (8006eb8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d017      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0x8e>
 8006c1a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006c1e:	d014      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0x8e>
 8006c20:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d010      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0x8e>
 8006c28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d00c      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0x8e>
 8006c30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d008      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0x8e>
 8006c38:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d004      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0x8e>
 8006c40:	489e      	ldr	r0, [pc, #632]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006c42:	f241 4161 	movw	r1, #5217	; 0x1461
 8006c46:	f7fb fb81 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006c4a:	686b      	ldr	r3, [r5, #4]
 8006c4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c50:	d009      	beq.n	8006c66 <HAL_TIM_ConfigClockSource+0xaa>
 8006c52:	f033 0202 	bics.w	r2, r3, #2
 8006c56:	d006      	beq.n	8006c66 <HAL_TIM_ConfigClockSource+0xaa>
 8006c58:	2b0a      	cmp	r3, #10
 8006c5a:	d004      	beq.n	8006c66 <HAL_TIM_ConfigClockSource+0xaa>
 8006c5c:	4897      	ldr	r0, [pc, #604]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006c5e:	f241 4164 	movw	r1, #5220	; 0x1464
 8006c62:	f7fb fb73 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006c66:	68ee      	ldr	r6, [r5, #12]
 8006c68:	2e0f      	cmp	r6, #15
 8006c6a:	f200 81ce 	bhi.w	800700a <HAL_TIM_ConfigClockSource+0x44e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8006c72:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c74:	6a1d      	ldr	r5, [r3, #32]
 8006c76:	f025 0501 	bic.w	r5, r5, #1
 8006c7a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c7c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c7e:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c82:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c86:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8006c8a:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8006c8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c8e:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8006c90:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c96:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8006c9a:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8006c9c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8006c9e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006ca0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006ca4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8006ca8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8006caa:	2b20      	cmp	r3, #32
 8006cac:	d002      	beq.n	8006cb4 <HAL_TIM_ConfigClockSource+0xf8>
 8006cae:	d926      	bls.n	8006cfe <HAL_TIM_ConfigClockSource+0x142>
 8006cb0:	2b30      	cmp	r3, #48	; 0x30
 8006cb2:	d1f3      	bne.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
        assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006cb4:	4980      	ldr	r1, [pc, #512]	; (8006eb8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006cb6:	428a      	cmp	r2, r1
 8006cb8:	d019      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0x132>
 8006cba:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006cbe:	d016      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0x132>
 8006cc0:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8006cc4:	428a      	cmp	r2, r1
 8006cc6:	d012      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0x132>
 8006cc8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006ccc:	428a      	cmp	r2, r1
 8006cce:	d00e      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0x132>
 8006cd0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006cd4:	428a      	cmp	r2, r1
 8006cd6:	d00a      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0x132>
 8006cd8:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8006cdc:	428a      	cmp	r2, r1
 8006cde:	d006      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0x132>
 8006ce0:	4876      	ldr	r0, [pc, #472]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006ce2:	f241 4194 	movw	r1, #5268	; 0x1494
 8006ce6:	f7fb fb31 	bl	800234c <assert_failed>
 8006cea:	682b      	ldr	r3, [r5, #0]
 8006cec:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006cee:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cf0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cf4:	430b      	orrs	r3, r1
 8006cf6:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8006cfa:	6093      	str	r3, [r2, #8]
}
 8006cfc:	e7ce      	b.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 8006cfe:	f033 0110 	bics.w	r1, r3, #16
 8006d02:	d1cb      	bne.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006d04:	e7d6      	b.n	8006cb4 <HAL_TIM_ConfigClockSource+0xf8>
 8006d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d0a:	f000 8095 	beq.w	8006e38 <HAL_TIM_ConfigClockSource+0x27c>
 8006d0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d12:	d141      	bne.n	8006d98 <HAL_TIM_ConfigClockSource+0x1dc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006d14:	4b68      	ldr	r3, [pc, #416]	; (8006eb8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d013      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x186>
 8006d1a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006d1e:	d010      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x186>
 8006d20:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d00c      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x186>
 8006d28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d008      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x186>
 8006d30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d004      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0x186>
 8006d38:	4860      	ldr	r0, [pc, #384]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006d3a:	f241 414d 	movw	r1, #5197	; 0x144d
 8006d3e:	f7fb fb05 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006d42:	68ab      	ldr	r3, [r5, #8]
 8006d44:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8006d48:	d004      	beq.n	8006d54 <HAL_TIM_ConfigClockSource+0x198>
 8006d4a:	485c      	ldr	r0, [pc, #368]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006d4c:	f241 4150 	movw	r1, #5200	; 0x1450
 8006d50:	f7fb fafc 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006d54:	686b      	ldr	r3, [r5, #4]
 8006d56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d5a:	d009      	beq.n	8006d70 <HAL_TIM_ConfigClockSource+0x1b4>
 8006d5c:	f033 0202 	bics.w	r2, r3, #2
 8006d60:	d006      	beq.n	8006d70 <HAL_TIM_ConfigClockSource+0x1b4>
 8006d62:	2b0a      	cmp	r3, #10
 8006d64:	d004      	beq.n	8006d70 <HAL_TIM_ConfigClockSource+0x1b4>
 8006d66:	4855      	ldr	r0, [pc, #340]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006d68:	f241 4151 	movw	r1, #5201	; 0x1451
 8006d6c:	f7fb faee 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006d70:	68e8      	ldr	r0, [r5, #12]
 8006d72:	280f      	cmp	r0, #15
 8006d74:	f200 813b 	bhi.w	8006fee <HAL_TIM_ConfigClockSource+0x432>
      TIM_ETR_SetConfig(htim->Instance,
 8006d78:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006d7a:	68ab      	ldr	r3, [r5, #8]
 8006d7c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d7e:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d80:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8006d84:	432b      	orrs	r3, r5
 8006d86:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d88:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 8006d8c:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d8e:	6893      	ldr	r3, [r2, #8]
 8006d90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d94:	6093      	str	r3, [r2, #8]
      break;
 8006d96:	e781      	b.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 8006d98:	2b70      	cmp	r3, #112	; 0x70
 8006d9a:	f47f af7f 	bne.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006d9e:	4b46      	ldr	r3, [pc, #280]	; (8006eb8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d017      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0x218>
 8006da4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006da8:	d014      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0x218>
 8006daa:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d010      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0x218>
 8006db2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d00c      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0x218>
 8006dba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d008      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0x218>
 8006dc2:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d004      	beq.n	8006dd4 <HAL_TIM_ConfigClockSource+0x218>
 8006dca:	483c      	ldr	r0, [pc, #240]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006dcc:	f241 4135 	movw	r1, #5173	; 0x1435
 8006dd0:	f7fb fabc 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006dd4:	68ab      	ldr	r3, [r5, #8]
 8006dd6:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8006dda:	d004      	beq.n	8006de6 <HAL_TIM_ConfigClockSource+0x22a>
 8006ddc:	4837      	ldr	r0, [pc, #220]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006dde:	f241 4138 	movw	r1, #5176	; 0x1438
 8006de2:	f7fb fab3 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006de6:	686b      	ldr	r3, [r5, #4]
 8006de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dec:	d009      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0x246>
 8006dee:	f033 0202 	bics.w	r2, r3, #2
 8006df2:	d006      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0x246>
 8006df4:	2b0a      	cmp	r3, #10
 8006df6:	d004      	beq.n	8006e02 <HAL_TIM_ConfigClockSource+0x246>
 8006df8:	4830      	ldr	r0, [pc, #192]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006dfa:	f241 4139 	movw	r1, #5177	; 0x1439
 8006dfe:	f7fb faa5 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006e02:	68e8      	ldr	r0, [r5, #12]
 8006e04:	280f      	cmp	r0, #15
 8006e06:	f200 80eb 	bhi.w	8006fe0 <HAL_TIM_ConfigClockSource+0x424>
      TIM_ETR_SetConfig(htim->Instance,
 8006e0a:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006e0c:	68ab      	ldr	r3, [r5, #8]
 8006e0e:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e10:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e12:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8006e16:	432b      	orrs	r3, r5
 8006e18:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e1a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 8006e1e:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006e20:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e22:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8006e26:	6093      	str	r3, [r2, #8]
      break;
 8006e28:	e738      	b.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8006e2a:	6802      	ldr	r2, [r0, #0]
 8006e2c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8006e36:	6093      	str	r3, [r2, #8]
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006e38:	4b1f      	ldr	r3, [pc, #124]	; (8006eb8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	f43f af2e 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e40:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006e44:	f43f af2a 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e48:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	f43f af25 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e56:	429a      	cmp	r2, r3
 8006e58:	f43f af20 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e60:	429a      	cmp	r2, r3
 8006e62:	f43f af1b 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e66:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	f43f af16 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e74:	429a      	cmp	r2, r3
 8006e76:	f43f af11 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	f43f af0c 	beq.w	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
 8006e84:	480d      	ldr	r0, [pc, #52]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006e86:	f241 412e 	movw	r1, #5166	; 0x142e
 8006e8a:	f7fb fa5f 	bl	800234c <assert_failed>
 8006e8e:	e705      	b.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8006e90:	6802      	ldr	r2, [r0, #0]
 8006e92:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e94:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e98:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8006e9c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006e9e:	e739      	b.n	8006d14 <HAL_TIM_ConfigClockSource+0x158>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006ea0:	2a40      	cmp	r2, #64	; 0x40
 8006ea2:	f43f aea6 	beq.w	8006bf2 <HAL_TIM_ConfigClockSource+0x36>
 8006ea6:	4805      	ldr	r0, [pc, #20]	; (8006ebc <HAL_TIM_ConfigClockSource+0x300>)
 8006ea8:	f241 4122 	movw	r1, #5154	; 0x1422
 8006eac:	f7fb fa4e 	bl	800234c <assert_failed>
 8006eb0:	682b      	ldr	r3, [r5, #0]
 8006eb2:	e69e      	b.n	8006bf2 <HAL_TIM_ConfigClockSource+0x36>
  __HAL_LOCK(htim);
 8006eb4:	2002      	movs	r0, #2
}
 8006eb6:	4770      	bx	lr
 8006eb8:	40010000 	.word	0x40010000
 8006ebc:	0800c33c 	.word	0x0800c33c
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006ec0:	4b55      	ldr	r3, [pc, #340]	; (8007018 <HAL_TIM_ConfigClockSource+0x45c>)
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d017      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0x33a>
 8006ec6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006eca:	d014      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0x33a>
 8006ecc:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d010      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0x33a>
 8006ed4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d00c      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0x33a>
 8006edc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d008      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0x33a>
 8006ee4:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d004      	beq.n	8006ef6 <HAL_TIM_ConfigClockSource+0x33a>
 8006eec:	484b      	ldr	r0, [pc, #300]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006eee:	f241 4181 	movw	r1, #5249	; 0x1481
 8006ef2:	f7fb fa2b 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006ef6:	686b      	ldr	r3, [r5, #4]
 8006ef8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006efc:	d009      	beq.n	8006f12 <HAL_TIM_ConfigClockSource+0x356>
 8006efe:	f033 0202 	bics.w	r2, r3, #2
 8006f02:	d006      	beq.n	8006f12 <HAL_TIM_ConfigClockSource+0x356>
 8006f04:	2b0a      	cmp	r3, #10
 8006f06:	d004      	beq.n	8006f12 <HAL_TIM_ConfigClockSource+0x356>
 8006f08:	4844      	ldr	r0, [pc, #272]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006f0a:	f241 4184 	movw	r1, #5252	; 0x1484
 8006f0e:	f7fb fa1d 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006f12:	68ee      	ldr	r6, [r5, #12]
 8006f14:	2e0f      	cmp	r6, #15
 8006f16:	d871      	bhi.n	8006ffc <HAL_TIM_ConfigClockSource+0x440>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f18:	6823      	ldr	r3, [r4, #0]
 8006f1a:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8006f1c:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f1e:	6a1d      	ldr	r5, [r3, #32]
 8006f20:	f025 0501 	bic.w	r5, r5, #1
 8006f24:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f26:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f28:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f2c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f30:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8006f34:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8006f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f38:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8006f3a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f3c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f40:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8006f44:	609a      	str	r2, [r3, #8]
}
 8006f46:	e6a9      	b.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006f48:	4b33      	ldr	r3, [pc, #204]	; (8007018 <HAL_TIM_ConfigClockSource+0x45c>)
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d017      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x3c2>
 8006f4e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006f52:	d014      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x3c2>
 8006f54:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d010      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x3c2>
 8006f5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d00c      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x3c2>
 8006f64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d008      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x3c2>
 8006f6c:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d004      	beq.n	8006f7e <HAL_TIM_ConfigClockSource+0x3c2>
 8006f74:	4829      	ldr	r0, [pc, #164]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006f76:	f241 4171 	movw	r1, #5233	; 0x1471
 8006f7a:	f7fb f9e7 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006f7e:	686b      	ldr	r3, [r5, #4]
 8006f80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f84:	d009      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x3de>
 8006f86:	f033 0202 	bics.w	r2, r3, #2
 8006f8a:	d006      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x3de>
 8006f8c:	2b0a      	cmp	r3, #10
 8006f8e:	d004      	beq.n	8006f9a <HAL_TIM_ConfigClockSource+0x3de>
 8006f90:	4822      	ldr	r0, [pc, #136]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006f92:	f241 4174 	movw	r1, #5236	; 0x1474
 8006f96:	f7fb f9d9 	bl	800234c <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006f9a:	68ee      	ldr	r6, [r5, #12]
 8006f9c:	2e0f      	cmp	r6, #15
 8006f9e:	d818      	bhi.n	8006fd2 <HAL_TIM_ConfigClockSource+0x416>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fa0:	6823      	ldr	r3, [r4, #0]
 8006fa2:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fa4:	6a18      	ldr	r0, [r3, #32]
 8006fa6:	f020 0010 	bic.w	r0, r0, #16
 8006faa:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fac:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8006fae:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fb0:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fb4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fb8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fbc:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8006fc0:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fc2:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8006fc4:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fc6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fca:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8006fce:	609a      	str	r2, [r3, #8]
}
 8006fd0:	e664      	b.n	8006c9c <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006fd2:	4812      	ldr	r0, [pc, #72]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006fd4:	f241 4175 	movw	r1, #5237	; 0x1475
 8006fd8:	f7fb f9b8 	bl	800234c <assert_failed>
 8006fdc:	68ee      	ldr	r6, [r5, #12]
 8006fde:	e7df      	b.n	8006fa0 <HAL_TIM_ConfigClockSource+0x3e4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006fe0:	480e      	ldr	r0, [pc, #56]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006fe2:	f241 413a 	movw	r1, #5178	; 0x143a
 8006fe6:	f7fb f9b1 	bl	800234c <assert_failed>
 8006fea:	68e8      	ldr	r0, [r5, #12]
 8006fec:	e70d      	b.n	8006e0a <HAL_TIM_ConfigClockSource+0x24e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006fee:	480b      	ldr	r0, [pc, #44]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006ff0:	f241 4152 	movw	r1, #5202	; 0x1452
 8006ff4:	f7fb f9aa 	bl	800234c <assert_failed>
 8006ff8:	68e8      	ldr	r0, [r5, #12]
 8006ffa:	e6bd      	b.n	8006d78 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006ffc:	4807      	ldr	r0, [pc, #28]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 8006ffe:	f241 4185 	movw	r1, #5253	; 0x1485
 8007002:	f7fb f9a3 	bl	800234c <assert_failed>
 8007006:	68ee      	ldr	r6, [r5, #12]
 8007008:	e786      	b.n	8006f18 <HAL_TIM_ConfigClockSource+0x35c>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800700a:	4804      	ldr	r0, [pc, #16]	; (800701c <HAL_TIM_ConfigClockSource+0x460>)
 800700c:	f241 4165 	movw	r1, #5221	; 0x1465
 8007010:	f7fb f99c 	bl	800234c <assert_failed>
 8007014:	68ee      	ldr	r6, [r5, #12]
 8007016:	e62a      	b.n	8006c6e <HAL_TIM_ConfigClockSource+0xb2>
 8007018:	40010000 	.word	0x40010000
 800701c:	0800c33c 	.word	0x0800c33c

08007020 <HAL_TIM_OC_DelayElapsedCallback>:
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop

08007024 <HAL_TIM_IC_CaptureCallback>:
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop

08007028 <HAL_TIM_PWM_PulseFinishedCallback>:
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop

0800702c <HAL_TIM_TriggerCallback>:
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop

08007030 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007030:	6803      	ldr	r3, [r0, #0]
 8007032:	691a      	ldr	r2, [r3, #16]
 8007034:	0791      	lsls	r1, r2, #30
{
 8007036:	b510      	push	{r4, lr}
 8007038:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800703a:	d502      	bpl.n	8007042 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800703c:	68da      	ldr	r2, [r3, #12]
 800703e:	0792      	lsls	r2, r2, #30
 8007040:	d45f      	bmi.n	8007102 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007042:	691a      	ldr	r2, [r3, #16]
 8007044:	0750      	lsls	r0, r2, #29
 8007046:	d502      	bpl.n	800704e <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007048:	68da      	ldr	r2, [r3, #12]
 800704a:	0751      	lsls	r1, r2, #29
 800704c:	d446      	bmi.n	80070dc <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800704e:	691a      	ldr	r2, [r3, #16]
 8007050:	0712      	lsls	r2, r2, #28
 8007052:	d502      	bpl.n	800705a <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007054:	68da      	ldr	r2, [r3, #12]
 8007056:	0710      	lsls	r0, r2, #28
 8007058:	d42e      	bmi.n	80070b8 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800705a:	691a      	ldr	r2, [r3, #16]
 800705c:	06d2      	lsls	r2, r2, #27
 800705e:	d502      	bpl.n	8007066 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007060:	68da      	ldr	r2, [r3, #12]
 8007062:	06d0      	lsls	r0, r2, #27
 8007064:	d418      	bmi.n	8007098 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007066:	691a      	ldr	r2, [r3, #16]
 8007068:	07d1      	lsls	r1, r2, #31
 800706a:	d502      	bpl.n	8007072 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	07d2      	lsls	r2, r2, #31
 8007070:	d45d      	bmi.n	800712e <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007072:	691a      	ldr	r2, [r3, #16]
 8007074:	0610      	lsls	r0, r2, #24
 8007076:	d502      	bpl.n	800707e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007078:	68da      	ldr	r2, [r3, #12]
 800707a:	0611      	lsls	r1, r2, #24
 800707c:	d45f      	bmi.n	800713e <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800707e:	691a      	ldr	r2, [r3, #16]
 8007080:	0652      	lsls	r2, r2, #25
 8007082:	d502      	bpl.n	800708a <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007084:	68da      	ldr	r2, [r3, #12]
 8007086:	0650      	lsls	r0, r2, #25
 8007088:	d461      	bmi.n	800714e <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800708a:	691a      	ldr	r2, [r3, #16]
 800708c:	0691      	lsls	r1, r2, #26
 800708e:	d502      	bpl.n	8007096 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007090:	68da      	ldr	r2, [r3, #12]
 8007092:	0692      	lsls	r2, r2, #26
 8007094:	d443      	bmi.n	800711e <HAL_TIM_IRQHandler+0xee>
}
 8007096:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007098:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800709c:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800709e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070a0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070a2:	69db      	ldr	r3, [r3, #28]
 80070a4:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80070a8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070aa:	d064      	beq.n	8007176 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80070ac:	f7ff ffba 	bl	8007024 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070b0:	2200      	movs	r2, #0
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	7722      	strb	r2, [r4, #28]
 80070b6:	e7d6      	b.n	8007066 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070b8:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070bc:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070be:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070c0:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070c2:	69db      	ldr	r3, [r3, #28]
 80070c4:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80070c6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070c8:	d152      	bne.n	8007170 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ca:	f7ff ffa9 	bl	8007020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070ce:	4620      	mov	r0, r4
 80070d0:	f7ff ffaa 	bl	8007028 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070d4:	2200      	movs	r2, #0
 80070d6:	6823      	ldr	r3, [r4, #0]
 80070d8:	7722      	strb	r2, [r4, #28]
 80070da:	e7be      	b.n	800705a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070dc:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070e0:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80070e2:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070e4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070e6:	699b      	ldr	r3, [r3, #24]
 80070e8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80070ec:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070ee:	d13c      	bne.n	800716a <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070f0:	f7ff ff96 	bl	8007020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070f4:	4620      	mov	r0, r4
 80070f6:	f7ff ff97 	bl	8007028 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070fa:	2200      	movs	r2, #0
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	7722      	strb	r2, [r4, #28]
 8007100:	e7a5      	b.n	800704e <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007102:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007106:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007108:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800710a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	079b      	lsls	r3, r3, #30
 8007110:	d025      	beq.n	800715e <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8007112:	f7ff ff87 	bl	8007024 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007116:	2200      	movs	r2, #0
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	7722      	strb	r2, [r4, #28]
 800711c:	e791      	b.n	8007042 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800711e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8007122:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007124:	611a      	str	r2, [r3, #16]
}
 8007126:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800712a:	f000 bac9 	b.w	80076c0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800712e:	f06f 0201 	mvn.w	r2, #1
 8007132:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007134:	4620      	mov	r0, r4
 8007136:	f7fb fa79 	bl	800262c <HAL_TIM_PeriodElapsedCallback>
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	e799      	b.n	8007072 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800713e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007142:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007144:	4620      	mov	r0, r4
 8007146:	f000 fabd 	bl	80076c4 <HAL_TIMEx_BreakCallback>
 800714a:	6823      	ldr	r3, [r4, #0]
 800714c:	e797      	b.n	800707e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800714e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007152:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007154:	4620      	mov	r0, r4
 8007156:	f7ff ff69 	bl	800702c <HAL_TIM_TriggerCallback>
 800715a:	6823      	ldr	r3, [r4, #0]
 800715c:	e795      	b.n	800708a <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800715e:	f7ff ff5f 	bl	8007020 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007162:	4620      	mov	r0, r4
 8007164:	f7ff ff60 	bl	8007028 <HAL_TIM_PWM_PulseFinishedCallback>
 8007168:	e7d5      	b.n	8007116 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 800716a:	f7ff ff5b 	bl	8007024 <HAL_TIM_IC_CaptureCallback>
 800716e:	e7c4      	b.n	80070fa <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8007170:	f7ff ff58 	bl	8007024 <HAL_TIM_IC_CaptureCallback>
 8007174:	e7ae      	b.n	80070d4 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007176:	f7ff ff53 	bl	8007020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800717a:	4620      	mov	r0, r4
 800717c:	f7ff ff54 	bl	8007028 <HAL_TIM_PWM_PulseFinishedCallback>
 8007180:	e796      	b.n	80070b0 <HAL_TIM_IRQHandler+0x80>
 8007182:	bf00      	nop

08007184 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007184:	6a03      	ldr	r3, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007186:	688a      	ldr	r2, [r1, #8]
{
 8007188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800718c:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800718e:	f023 0310 	bic.w	r3, r3, #16
 8007192:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 8007194:	6a25      	ldr	r5, [r4, #32]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007196:	4823      	ldr	r0, [pc, #140]	; (8007224 <TIM_OC2_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 8007198:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800719c:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800719e:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC2P;
 80071a0:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071a4:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071a8:	4284      	cmp	r4, r0
{
 80071aa:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80071ac:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071b0:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071b4:	d007      	beq.n	80071c6 <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 80071b6:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 80071b8:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 80071bc:	61a6      	str	r6, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80071be:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80071c0:	6225      	str	r5, [r4, #32]
}
 80071c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80071c6:	68ca      	ldr	r2, [r1, #12]
 80071c8:	f032 0308 	bics.w	r3, r2, #8
 80071cc:	d115      	bne.n	80071fa <TIM_OC2_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80071ce:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 80071d0:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80071d4:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80071d8:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 80071dc:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80071e0:	d119      	bne.n	8007216 <TIM_OC2_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80071e8:	d10e      	bne.n	8007208 <TIM_OC2_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071ea:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071ec:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
 80071f0:	ea48 0882 	orr.w	r8, r8, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071f4:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
 80071f8:	e7dd      	b.n	80071b6 <TIM_OC2_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80071fa:	480b      	ldr	r0, [pc, #44]	; (8007228 <TIM_OC2_SetConfig+0xa4>)
 80071fc:	f641 2153 	movw	r1, #6739	; 0x1a53
 8007200:	f7fb f8a4 	bl	800234c <assert_failed>
 8007204:	68fa      	ldr	r2, [r7, #12]
 8007206:	e7e2      	b.n	80071ce <TIM_OC2_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007208:	4807      	ldr	r0, [pc, #28]	; (8007228 <TIM_OC2_SetConfig+0xa4>)
 800720a:	f641 2162 	movw	r1, #6754	; 0x1a62
 800720e:	f7fb f89d 	bl	800234c <assert_failed>
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	e7e9      	b.n	80071ea <TIM_OC2_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007216:	4804      	ldr	r0, [pc, #16]	; (8007228 <TIM_OC2_SetConfig+0xa4>)
 8007218:	f641 2161 	movw	r1, #6753	; 0x1a61
 800721c:	f7fb f896 	bl	800234c <assert_failed>
 8007220:	e7df      	b.n	80071e2 <TIM_OC2_SetConfig+0x5e>
 8007222:	bf00      	nop
 8007224:	40010000 	.word	0x40010000
 8007228:	0800c33c 	.word	0x0800c33c

0800722c <HAL_TIM_PWM_ConfigChannel>:
{
 800722c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_CHANNELS(Channel));
 8007230:	f032 030c 	bics.w	r3, r2, #12
{
 8007234:	4616      	mov	r6, r2
 8007236:	4605      	mov	r5, r0
 8007238:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800723a:	d002      	beq.n	8007242 <HAL_TIM_PWM_ConfigChannel+0x16>
 800723c:	2a3c      	cmp	r2, #60	; 0x3c
 800723e:	f040 80fb 	bne.w	8007438 <HAL_TIM_PWM_ConfigChannel+0x20c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8007242:	6823      	ldr	r3, [r4, #0]
 8007244:	f023 0310 	bic.w	r3, r3, #16
 8007248:	2b60      	cmp	r3, #96	; 0x60
 800724a:	d004      	beq.n	8007256 <HAL_TIM_PWM_ConfigChannel+0x2a>
 800724c:	48a3      	ldr	r0, [pc, #652]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800724e:	f241 0118 	movw	r1, #4120	; 0x1018
 8007252:	f7fb f87b 	bl	800234c <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8007256:	68a3      	ldr	r3, [r4, #8]
 8007258:	f033 0302 	bics.w	r3, r3, #2
 800725c:	d004      	beq.n	8007268 <HAL_TIM_PWM_ConfigChannel+0x3c>
 800725e:	489f      	ldr	r0, [pc, #636]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8007260:	f241 0119 	movw	r1, #4121	; 0x1019
 8007264:	f7fb f872 	bl	800234c <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8007268:	6923      	ldr	r3, [r4, #16]
 800726a:	f033 0304 	bics.w	r3, r3, #4
 800726e:	d004      	beq.n	800727a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8007270:	489a      	ldr	r0, [pc, #616]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8007272:	f241 011a 	movw	r1, #4122	; 0x101a
 8007276:	f7fb f869 	bl	800234c <assert_failed>
  __HAL_LOCK(htim);
 800727a:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800727e:	2b01      	cmp	r3, #1
 8007280:	f000 80e0 	beq.w	8007444 <HAL_TIM_PWM_ConfigChannel+0x218>
 8007284:	2301      	movs	r3, #1
 8007286:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 800728a:	2e0c      	cmp	r6, #12
 800728c:	d83f      	bhi.n	800730e <HAL_TIM_PWM_ConfigChannel+0xe2>
 800728e:	e8df f006 	tbb	[pc, r6]
 8007292:	3e44      	.short	0x3e44
 8007294:	3e7a3e3e 	.word	0x3e7a3e3e
 8007298:	3ea93e3e 	.word	0x3ea93e3e
 800729c:	3e3e      	.short	0x3e3e
 800729e:	07          	.byte	0x07
 800729f:	00          	.byte	0x00
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80072a0:	682b      	ldr	r3, [r5, #0]
 80072a2:	f8df 9240 	ldr.w	r9, [pc, #576]	; 80074e4 <HAL_TIM_PWM_ConfigChannel+0x2b8>
 80072a6:	454b      	cmp	r3, r9
 80072a8:	f000 80cf 	beq.w	800744a <HAL_TIM_PWM_ConfigChannel+0x21e>
 80072ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072b0:	d007      	beq.n	80072c2 <HAL_TIM_PWM_ConfigChannel+0x96>
 80072b2:	4a8b      	ldr	r2, [pc, #556]	; (80074e0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d004      	beq.n	80072c2 <HAL_TIM_PWM_ConfigChannel+0x96>
 80072b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80072bc:	4293      	cmp	r3, r2
 80072be:	f040 80e1 	bne.w	8007484 <HAL_TIM_PWM_ConfigChannel+0x258>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072c2:	6a1a      	ldr	r2, [r3, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072c4:	68a0      	ldr	r0, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072c6:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80072cc:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80072ce:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80072d0:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80072d4:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80072d6:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072da:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072de:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072e2:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072e6:	461a      	mov	r2, r3
  TIMx->CCR4 = OC_Config->Pulse;
 80072e8:	6861      	ldr	r1, [r4, #4]
  TIMx->CR2 = tmpcr2;
 80072ea:	f8c3 8004 	str.w	r8, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80072ee:	61de      	str	r6, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80072f0:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80072f2:	621f      	str	r7, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072f4:	69d1      	ldr	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072f6:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072f8:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80072fc:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80072fe:	69d1      	ldr	r1, [r2, #28]
 8007300:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8007304:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007306:	69d3      	ldr	r3, [r2, #28]
 8007308:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800730c:	61d3      	str	r3, [r2, #28]
  __HAL_UNLOCK(htim);
 800730e:	2300      	movs	r3, #0
 8007310:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return HAL_OK;
 8007314:	4618      	mov	r0, r3
}
 8007316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800731a:	6828      	ldr	r0, [r5, #0]
 800731c:	4b71      	ldr	r3, [pc, #452]	; (80074e4 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800731e:	4298      	cmp	r0, r3
 8007320:	d020      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007322:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007326:	d01d      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007328:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800732c:	4298      	cmp	r0, r3
 800732e:	d019      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007330:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007334:	4298      	cmp	r0, r3
 8007336:	d015      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007338:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800733c:	4298      	cmp	r0, r3
 800733e:	d011      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007340:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8007344:	4298      	cmp	r0, r3
 8007346:	d00d      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007348:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800734c:	4298      	cmp	r0, r3
 800734e:	d009      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007350:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007354:	4298      	cmp	r0, r3
 8007356:	d005      	beq.n	8007364 <HAL_TIM_PWM_ConfigChannel+0x138>
 8007358:	4860      	ldr	r0, [pc, #384]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800735a:	f241 0124 	movw	r1, #4132	; 0x1024
 800735e:	f7fa fff5 	bl	800234c <assert_failed>
 8007362:	6828      	ldr	r0, [r5, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007364:	4621      	mov	r1, r4
 8007366:	f7ff f879 	bl	800645c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800736a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800736c:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800736e:	6999      	ldr	r1, [r3, #24]
 8007370:	f041 0108 	orr.w	r1, r1, #8
 8007374:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007376:	6999      	ldr	r1, [r3, #24]
 8007378:	f021 0104 	bic.w	r1, r1, #4
 800737c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800737e:	699a      	ldr	r2, [r3, #24]
 8007380:	4302      	orrs	r2, r0
 8007382:	619a      	str	r2, [r3, #24]
      break;
 8007384:	e7c3      	b.n	800730e <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007386:	6828      	ldr	r0, [r5, #0]
 8007388:	4b56      	ldr	r3, [pc, #344]	; (80074e4 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800738a:	4298      	cmp	r0, r3
 800738c:	d018      	beq.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 800738e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007392:	d015      	beq.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 8007394:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8007398:	4298      	cmp	r0, r3
 800739a:	d011      	beq.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 800739c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073a0:	4298      	cmp	r0, r3
 80073a2:	d00d      	beq.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 80073a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073a8:	4298      	cmp	r0, r3
 80073aa:	d009      	beq.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 80073ac:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 80073b0:	4298      	cmp	r0, r3
 80073b2:	d005      	beq.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 80073b4:	4849      	ldr	r0, [pc, #292]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80073b6:	f241 0135 	movw	r1, #4149	; 0x1035
 80073ba:	f7fa ffc7 	bl	800234c <assert_failed>
 80073be:	6828      	ldr	r0, [r5, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073c0:	4621      	mov	r1, r4
 80073c2:	f7ff fedf 	bl	8007184 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073c6:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073c8:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073ca:	6999      	ldr	r1, [r3, #24]
 80073cc:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80073d0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073d2:	6999      	ldr	r1, [r3, #24]
 80073d4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80073d8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073da:	699a      	ldr	r2, [r3, #24]
 80073dc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80073e0:	619a      	str	r2, [r3, #24]
      break;
 80073e2:	e794      	b.n	800730e <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80073e4:	6828      	ldr	r0, [r5, #0]
 80073e6:	4b3f      	ldr	r3, [pc, #252]	; (80074e4 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 80073e8:	4298      	cmp	r0, r3
 80073ea:	d014      	beq.n	8007416 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 80073ec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80073f0:	d011      	beq.n	8007416 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 80073f2:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 80073f6:	4298      	cmp	r0, r3
 80073f8:	d00d      	beq.n	8007416 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 80073fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073fe:	4298      	cmp	r0, r3
 8007400:	d009      	beq.n	8007416 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8007402:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007406:	4298      	cmp	r0, r3
 8007408:	d005      	beq.n	8007416 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 800740a:	4834      	ldr	r0, [pc, #208]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800740c:	f241 0146 	movw	r1, #4166	; 0x1046
 8007410:	f7fa ff9c 	bl	800234c <assert_failed>
 8007414:	6828      	ldr	r0, [r5, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007416:	4621      	mov	r1, r4
 8007418:	f7ff f872 	bl	8006500 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800741c:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800741e:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007420:	69d9      	ldr	r1, [r3, #28]
 8007422:	f041 0108 	orr.w	r1, r1, #8
 8007426:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007428:	69d9      	ldr	r1, [r3, #28]
 800742a:	f021 0104 	bic.w	r1, r1, #4
 800742e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007430:	69da      	ldr	r2, [r3, #28]
 8007432:	4302      	orrs	r2, r0
 8007434:	61da      	str	r2, [r3, #28]
      break;
 8007436:	e76a      	b.n	800730e <HAL_TIM_PWM_ConfigChannel+0xe2>
  assert_param(IS_TIM_CHANNELS(Channel));
 8007438:	4828      	ldr	r0, [pc, #160]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800743a:	f241 0117 	movw	r1, #4119	; 0x1017
 800743e:	f7fa ff85 	bl	800234c <assert_failed>
 8007442:	e6fe      	b.n	8007242 <HAL_TIM_PWM_ConfigChannel+0x16>
  __HAL_LOCK(htim);
 8007444:	2002      	movs	r0, #2
}
 8007446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800744a:	6a1a      	ldr	r2, [r3, #32]
 800744c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007450:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8007452:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007454:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8007458:	69de      	ldr	r6, [r3, #28]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800745a:	68a2      	ldr	r2, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800745c:	6823      	ldr	r3, [r4, #0]
  tmpccer &= ~TIM_CCER_CC4P;
 800745e:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007462:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007466:	ea47 3702 	orr.w	r7, r7, r2, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800746a:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800746e:	6961      	ldr	r1, [r4, #20]
 8007470:	f431 7380 	bics.w	r3, r1, #256	; 0x100
 8007474:	d129      	bne.n	80074ca <HAL_TIM_PWM_ConfigChannel+0x29e>
 8007476:	4a1b      	ldr	r2, [pc, #108]	; (80074e4 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007478:	4b1a      	ldr	r3, [pc, #104]	; (80074e4 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 &= ~TIM_CR2_OIS4;
 800747a:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800747e:	ea48 1881 	orr.w	r8, r8, r1, lsl #6
 8007482:	e731      	b.n	80072e8 <HAL_TIM_PWM_ConfigChannel+0xbc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8007484:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007488:	4293      	cmp	r3, r2
 800748a:	f43f af1a 	beq.w	80072c2 <HAL_TIM_PWM_ConfigChannel+0x96>
 800748e:	4813      	ldr	r0, [pc, #76]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8007490:	f241 0157 	movw	r1, #4183	; 0x1057
 8007494:	f7fa ff5a 	bl	800234c <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007498:	682b      	ldr	r3, [r5, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800749a:	68a0      	ldr	r0, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800749c:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800749e:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80074a4:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80074a6:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80074a8:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80074ac:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80074ae:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074b2:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074b6:	454b      	cmp	r3, r9
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074b8:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074bc:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074c0:	bf18      	it	ne
 80074c2:	461a      	movne	r2, r3
 80074c4:	f47f af10 	bne.w	80072e8 <HAL_TIM_PWM_ConfigChannel+0xbc>
 80074c8:	e7d1      	b.n	800746e <HAL_TIM_PWM_ConfigChannel+0x242>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80074ca:	f641 21ea 	movw	r1, #6890	; 0x1aea
 80074ce:	4803      	ldr	r0, [pc, #12]	; (80074dc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80074d0:	f7fa ff3c 	bl	800234c <assert_failed>
 80074d4:	6961      	ldr	r1, [r4, #20]
 80074d6:	682a      	ldr	r2, [r5, #0]
 80074d8:	e7ce      	b.n	8007478 <HAL_TIM_PWM_ConfigChannel+0x24c>
 80074da:	bf00      	nop
 80074dc:	0800c33c 	.word	0x0800c33c
 80074e0:	40000400 	.word	0x40000400
 80074e4:	40010000 	.word	0x40010000

080074e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074e8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80074ea:	4a32      	ldr	r2, [pc, #200]	; (80075b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80074ec:	6803      	ldr	r3, [r0, #0]
 80074ee:	4293      	cmp	r3, r2
{
 80074f0:	4604      	mov	r4, r0
 80074f2:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80074f4:	d013      	beq.n	800751e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 80074f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074fa:	d010      	beq.n	800751e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 80074fc:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8007500:	4293      	cmp	r3, r2
 8007502:	d00c      	beq.n	800751e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8007504:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007508:	4293      	cmp	r3, r2
 800750a:	d008      	beq.n	800751e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 800750c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007510:	4293      	cmp	r3, r2
 8007512:	d004      	beq.n	800751e <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8007514:	4828      	ldr	r0, [pc, #160]	; (80075b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007516:	f240 7177 	movw	r1, #1911	; 0x777
 800751a:	f7fa ff17 	bl	800234c <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800751e:	682b      	ldr	r3, [r5, #0]
 8007520:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8007524:	d006      	beq.n	8007534 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007526:	2b40      	cmp	r3, #64	; 0x40
 8007528:	d004      	beq.n	8007534 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800752a:	4823      	ldr	r0, [pc, #140]	; (80075b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800752c:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 8007530:	f7fa ff0c 	bl	800234c <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007534:	686b      	ldr	r3, [r5, #4]
 8007536:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800753a:	d12f      	bne.n	800759c <HAL_TIMEx_MasterConfigSynchronization+0xb4>

  /* Check input state */
  __HAL_LOCK(htim);
 800753c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8007540:	2b01      	cmp	r3, #1
 8007542:	d034      	beq.n	80075ae <HAL_TIMEx_MasterConfigSynchronization+0xc6>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007544:	6823      	ldr	r3, [r4, #0]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007546:	481b      	ldr	r0, [pc, #108]	; (80075b4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007548:	2202      	movs	r2, #2
 800754a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800754e:	685a      	ldr	r2, [r3, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007550:	6829      	ldr	r1, [r5, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8007552:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007556:	430a      	orrs	r2, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007558:	4283      	cmp	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 800755a:	6899      	ldr	r1, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 800755c:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800755e:	d011      	beq.n	8007584 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007564:	d00e      	beq.n	8007584 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007566:	4a15      	ldr	r2, [pc, #84]	; (80075bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d00b      	beq.n	8007584 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800756c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007570:	4293      	cmp	r3, r2
 8007572:	d007      	beq.n	8007584 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007574:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007578:	4293      	cmp	r3, r2
 800757a:	d003      	beq.n	8007584 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800757c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8007580:	4293      	cmp	r3, r2
 8007582:	d104      	bne.n	800758e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007584:	686a      	ldr	r2, [r5, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007586:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800758a:	4311      	orrs	r1, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800758c:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800758e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8007590:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007592:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007596:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 800759a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800759c:	4806      	ldr	r0, [pc, #24]	; (80075b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800759e:	f240 7179 	movw	r1, #1913	; 0x779
 80075a2:	f7fa fed3 	bl	800234c <assert_failed>
  __HAL_LOCK(htim);
 80075a6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	d1ca      	bne.n	8007544 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 80075ae:	2002      	movs	r0, #2
}
 80075b0:	bd38      	pop	{r3, r4, r5, pc}
 80075b2:	bf00      	nop
 80075b4:	40010000 	.word	0x40010000
 80075b8:	0800c374 	.word	0x0800c374
 80075bc:	40000400 	.word	0x40000400

080075c0 <HAL_TIMEx_ConfigBreakDeadTime>:
{
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80075c0:	4b3d      	ldr	r3, [pc, #244]	; (80076b8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80075c2:	6802      	ldr	r2, [r0, #0]
 80075c4:	429a      	cmp	r2, r3
{
 80075c6:	b570      	push	{r4, r5, r6, lr}
 80075c8:	4604      	mov	r4, r0
 80075ca:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80075cc:	d004      	beq.n	80075d8 <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 80075ce:	483b      	ldr	r0, [pc, #236]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80075d0:	f240 71b4 	movw	r1, #1972	; 0x7b4
 80075d4:	f7fa feba 	bl	800234c <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80075d8:	682b      	ldr	r3, [r5, #0]
 80075da:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80075de:	d159      	bne.n	8007694 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80075e0:	686b      	ldr	r3, [r5, #4]
 80075e2:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80075e6:	d14f      	bne.n	8007688 <HAL_TIMEx_ConfigBreakDeadTime+0xc8>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 80075e8:	68ab      	ldr	r3, [r5, #8]
 80075ea:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80075ee:	d004      	beq.n	80075fa <HAL_TIMEx_ConfigBreakDeadTime+0x3a>
 80075f0:	4832      	ldr	r0, [pc, #200]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80075f2:	f240 71b7 	movw	r1, #1975	; 0x7b7
 80075f6:	f7fa fea9 	bl	800234c <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 80075fa:	68eb      	ldr	r3, [r5, #12]
 80075fc:	2bff      	cmp	r3, #255	; 0xff
 80075fe:	d834      	bhi.n	800766a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007600:	692b      	ldr	r3, [r5, #16]
 8007602:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8007606:	d139      	bne.n	800767c <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007608:	696b      	ldr	r3, [r5, #20]
 800760a:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800760e:	d004      	beq.n	800761a <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8007610:	482a      	ldr	r0, [pc, #168]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8007612:	f240 71ba 	movw	r1, #1978	; 0x7ba
 8007616:	f7fa fe99 	bl	800234c <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800761a:	69eb      	ldr	r3, [r5, #28]
 800761c:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8007620:	d13e      	bne.n	80076a0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>

  /* Check input state */
  __HAL_LOCK(htim);
 8007622:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8007626:	2b01      	cmp	r3, #1
 8007628:	d043      	beq.n	80076b2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800762a:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800762e:	e9d5 2100 	ldrd	r2, r1, [r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007632:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007636:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007638:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800763c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800763e:	e9d5 6004 	ldrd	r6, r0, [r5, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007642:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007646:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007648:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800764c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800764e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007652:	69e9      	ldr	r1, [r5, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007654:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007656:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007658:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800765c:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 800765e:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8007660:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8007662:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

  return HAL_OK;
 8007666:	4608      	mov	r0, r1
}
 8007668:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800766a:	4814      	ldr	r0, [pc, #80]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800766c:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 8007670:	f7fa fe6c 	bl	800234c <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007674:	692b      	ldr	r3, [r5, #16]
 8007676:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800767a:	d0c5      	beq.n	8007608 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800767c:	480f      	ldr	r0, [pc, #60]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800767e:	f240 71b9 	movw	r1, #1977	; 0x7b9
 8007682:	f7fa fe63 	bl	800234c <assert_failed>
 8007686:	e7bf      	b.n	8007608 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8007688:	480c      	ldr	r0, [pc, #48]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800768a:	f240 71b6 	movw	r1, #1974	; 0x7b6
 800768e:	f7fa fe5d 	bl	800234c <assert_failed>
 8007692:	e7a9      	b.n	80075e8 <HAL_TIMEx_ConfigBreakDeadTime+0x28>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007694:	4809      	ldr	r0, [pc, #36]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8007696:	f240 71b5 	movw	r1, #1973	; 0x7b5
 800769a:	f7fa fe57 	bl	800234c <assert_failed>
 800769e:	e79f      	b.n	80075e0 <HAL_TIMEx_ConfigBreakDeadTime+0x20>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 80076a0:	4806      	ldr	r0, [pc, #24]	; (80076bc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80076a2:	f240 71bb 	movw	r1, #1979	; 0x7bb
 80076a6:	f7fa fe51 	bl	800234c <assert_failed>
  __HAL_LOCK(htim);
 80076aa:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d1bb      	bne.n	800762a <HAL_TIMEx_ConfigBreakDeadTime+0x6a>
 80076b2:	2002      	movs	r0, #2
}
 80076b4:	bd70      	pop	{r4, r5, r6, pc}
 80076b6:	bf00      	nop
 80076b8:	40010000 	.word	0x40010000
 80076bc:	0800c374 	.word	0x0800c374

080076c0 <HAL_TIMEx_CommutCallback>:
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop

080076c4 <HAL_TIMEx_BreakCallback>:
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop

080076c8 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 80076c8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
  hci_disconnection_complete_event(rp0->Status,
 80076ca:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80076ce:	78c2      	ldrb	r2, [r0, #3]
 80076d0:	7800      	ldrb	r0, [r0, #0]
 80076d2:	f7fa f8c5 	bl	8001860 <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
}
 80076d6:	2000      	movs	r0, #0
 80076d8:	bd08      	pop	{r3, pc}
 80076da:	bf00      	nop

080076dc <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 80076dc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
  hci_encryption_change_event(rp0->Status,
 80076de:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80076e2:	78c2      	ldrb	r2, [r0, #3]
 80076e4:	7800      	ldrb	r0, [r0, #0]
 80076e6:	f000 faf1 	bl	8007ccc <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
}
 80076ea:	2000      	movs	r0, #0
 80076ec:	bd08      	pop	{r3, pc}
 80076ee:	bf00      	nop

080076f0 <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 80076f0:	b500      	push	{lr}
 80076f2:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
  hci_read_remote_version_information_complete_event(rp0->Status,
 80076f4:	88c3      	ldrh	r3, [r0, #6]
 80076f6:	9300      	str	r3, [sp, #0]
 80076f8:	8883      	ldrh	r3, [r0, #4]
 80076fa:	78c2      	ldrb	r2, [r0, #3]
 80076fc:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007700:	7800      	ldrb	r0, [r0, #0]
 8007702:	f000 fae5 	bl	8007cd0 <hci_read_remote_version_information_complete_event>
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
}
 8007706:	2000      	movs	r0, #0
 8007708:	b003      	add	sp, #12
 800770a:	f85d fb04 	ldr.w	pc, [sp], #4
 800770e:	bf00      	nop

08007710 <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 8007710:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
  hci_hardware_error_event(rp0->Hardware_Code);
 8007712:	7800      	ldrb	r0, [r0, #0]
 8007714:	f000 fade 	bl	8007cd4 <hci_hardware_error_event>

  return status;
}
 8007718:	2000      	movs	r0, #0
 800771a:	bd08      	pop	{r3, pc}

0800771c <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 800771c:	b530      	push	{r4, r5, lr}
 800771e:	4602      	mov	r2, r0
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007720:	7800      	ldrb	r0, [r0, #0]
{
 8007722:	b0a1      	sub	sp, #132	; 0x84
 8007724:	4669      	mov	r1, sp
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007726:	b148      	cbz	r0, 800773c <hci_number_of_completed_packets_event_process+0x20>
 8007728:	3201      	adds	r2, #1
 800772a:	eb01 0580 	add.w	r5, r1, r0, lsl #2
 800772e:	460b      	mov	r3, r1
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 8007730:	f852 4b04 	ldr.w	r4, [r2], #4
 8007734:	f843 4b04 	str.w	r4, [r3], #4
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007738:	429d      	cmp	r5, r3
 800773a:	d1f9      	bne.n	8007730 <hci_number_of_completed_packets_event_process+0x14>
    size += 2;
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
    size += 2;
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 800773c:	f000 facc 	bl	8007cd8 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
}
 8007740:	2000      	movs	r0, #0
 8007742:	b021      	add	sp, #132	; 0x84
 8007744:	bd30      	pop	{r4, r5, pc}
 8007746:	bf00      	nop

08007748 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 8007748:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
  hci_data_buffer_overflow_event(rp0->Link_Type);
 800774a:	7800      	ldrb	r0, [r0, #0]
 800774c:	f000 fac6 	bl	8007cdc <hci_data_buffer_overflow_event>

  return status;
}
 8007750:	2000      	movs	r0, #0
 8007752:	bd08      	pop	{r3, pc}

08007754 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 8007754:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
  hci_encryption_key_refresh_complete_event(rp0->Status,
 8007756:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 800775a:	7800      	ldrb	r0, [r0, #0]
 800775c:	f000 fac0 	bl	8007ce0 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
}
 8007760:	2000      	movs	r0, #0
 8007762:	bd08      	pop	{r3, pc}

08007764 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 8007764:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
  aci_blue_initialized_event(rp0->Reason_Code);
 8007766:	7800      	ldrb	r0, [r0, #0]
 8007768:	f000 fb14 	bl	8007d94 <aci_blue_initialized_event>

  return status;
}
 800776c:	2000      	movs	r0, #0
 800776e:	bd08      	pop	{r3, pc}

08007770 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 8007770:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
  aci_blue_events_lost_event(rp0->Lost_Events);
 8007772:	f000 fb11 	bl	8007d98 <aci_blue_events_lost_event>

  return status;
}
 8007776:	2000      	movs	r0, #0
 8007778:	bd08      	pop	{r3, pc}
 800777a:	bf00      	nop

0800777c <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 800777c:	b570      	push	{r4, r5, r6, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
  aci_blue_crash_info_event(rp0->Crash_Type,
 800777e:	4603      	mov	r3, r0
{
 8007780:	b088      	sub	sp, #32
 8007782:	4601      	mov	r1, r0
  aci_blue_crash_info_event(rp0->Crash_Type,
 8007784:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8007788:	f813 0b26 	ldrb.w	r0, [r3], #38
 800778c:	f8d1 2021 	ldr.w	r2, [r1, #33]	; 0x21
 8007790:	f8d1 601d 	ldr.w	r6, [r1, #29]
 8007794:	9307      	str	r3, [sp, #28]
 8007796:	f8d1 5019 	ldr.w	r5, [r1, #25]
 800779a:	9406      	str	r4, [sp, #24]
 800779c:	f8d1 4015 	ldr.w	r4, [r1, #21]
 80077a0:	9205      	str	r2, [sp, #20]
 80077a2:	f8d1 2011 	ldr.w	r2, [r1, #17]
 80077a6:	9604      	str	r6, [sp, #16]
 80077a8:	f8d1 300d 	ldr.w	r3, [r1, #13]
 80077ac:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80077b0:	e9cd 3200 	strd	r3, r2, [sp]
 80077b4:	f8d1 3009 	ldr.w	r3, [r1, #9]
 80077b8:	f8d1 2005 	ldr.w	r2, [r1, #5]
 80077bc:	f8d1 1001 	ldr.w	r1, [r1, #1]
 80077c0:	f000 faec 	bl	8007d9c <aci_blue_crash_info_event>
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);

  return status;
}
 80077c4:	2000      	movs	r0, #0
 80077c6:	b008      	add	sp, #32
 80077c8:	bd70      	pop	{r4, r5, r6, pc}
 80077ca:	bf00      	nop

080077cc <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 80077cc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 80077ce:	f8d0 2002 	ldr.w	r2, [r0, #2]
 80077d2:	7841      	ldrb	r1, [r0, #1]
 80077d4:	7800      	ldrb	r0, [r0, #0]
 80077d6:	f000 fae3 	bl	8007da0 <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
}
 80077da:	2000      	movs	r0, #0
 80077dc:	bd08      	pop	{r3, pc}
 80077de:	bf00      	nop

080077e0 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 80077e0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
  aci_hal_scan_req_report_event(rp0->RSSI,
 80077e2:	1c82      	adds	r2, r0, #2
 80077e4:	7841      	ldrb	r1, [r0, #1]
 80077e6:	f990 0000 	ldrsb.w	r0, [r0]
 80077ea:	f000 fadb 	bl	8007da4 <aci_hal_scan_req_report_event>
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);

  return status;
}
 80077ee:	2000      	movs	r0, #0
 80077f0:	bd08      	pop	{r3, pc}
 80077f2:	bf00      	nop

080077f4 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 80077f4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 80077f6:	1c82      	adds	r2, r0, #2
 80077f8:	7841      	ldrb	r1, [r0, #1]
 80077fa:	7800      	ldrb	r0, [r0, #0]
 80077fc:	f000 fad4 	bl	8007da8 <aci_hal_fw_error_event>
                         rp0->Data_Length,
                         rp0->Data);

  return status;
}
 8007800:	2000      	movs	r0, #0
 8007802:	bd08      	pop	{r3, pc}

08007804 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 8007804:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_limited_discoverable_event();
 8007806:	f000 fa7f 	bl	8007d08 <aci_gap_limited_discoverable_event>

  return status;
}
 800780a:	2000      	movs	r0, #0
 800780c:	bd08      	pop	{r3, pc}
 800780e:	bf00      	nop

08007810 <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 8007810:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 8007812:	78c2      	ldrb	r2, [r0, #3]
 8007814:	7881      	ldrb	r1, [r0, #2]
 8007816:	8800      	ldrh	r0, [r0, #0]
 8007818:	f000 fa78 	bl	8007d0c <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
}
 800781c:	2000      	movs	r0, #0
 800781e:	bd08      	pop	{r3, pc}

08007820 <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 8007820:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 8007822:	8800      	ldrh	r0, [r0, #0]
 8007824:	f000 fa74 	bl	8007d10 <aci_gap_pass_key_req_event>

  return status;
}
 8007828:	2000      	movs	r0, #0
 800782a:	bd08      	pop	{r3, pc}

0800782c <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 800782c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 800782e:	8800      	ldrh	r0, [r0, #0]
 8007830:	f000 fa70 	bl	8007d14 <aci_gap_authorization_req_event>

  return status;
}
 8007834:	2000      	movs	r0, #0
 8007836:	bd08      	pop	{r3, pc}

08007838 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 8007838:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_slave_security_initiated_event();
 800783a:	f000 fa6d 	bl	8007d18 <aci_gap_slave_security_initiated_event>

  return status;
}
 800783e:	2000      	movs	r0, #0
 8007840:	bd08      	pop	{r3, pc}
 8007842:	bf00      	nop

08007844 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 8007844:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_bond_lost_event();
 8007846:	f000 fa69 	bl	8007d1c <aci_gap_bond_lost_event>

  return status;
}
 800784a:	2000      	movs	r0, #0
 800784c:	bd08      	pop	{r3, pc}
 800784e:	bf00      	nop

08007850 <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 8007850:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 8007852:	1cc3      	adds	r3, r0, #3
 8007854:	7882      	ldrb	r2, [r0, #2]
 8007856:	7841      	ldrb	r1, [r0, #1]
 8007858:	7800      	ldrb	r0, [r0, #0]
 800785a:	f000 fa61 	bl	8007d20 <aci_gap_proc_complete_event>
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);

  return status;
}
 800785e:	2000      	movs	r0, #0
 8007860:	bd08      	pop	{r3, pc}
 8007862:	bf00      	nop

08007864 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 8007864:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 8007866:	8800      	ldrh	r0, [r0, #0]
 8007868:	f000 fa5c 	bl	8007d24 <aci_gap_addr_not_resolved_event>

  return status;
}
 800786c:	2000      	movs	r0, #0
 800786e:	bd08      	pop	{r3, pc}

08007870 <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 8007870:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 8007872:	f8d0 1002 	ldr.w	r1, [r0, #2]
 8007876:	8800      	ldrh	r0, [r0, #0]
 8007878:	f000 fa56 	bl	8007d28 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
}
 800787c:	2000      	movs	r0, #0
 800787e:	bd08      	pop	{r3, pc}

08007880 <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 8007880:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 8007882:	7881      	ldrb	r1, [r0, #2]
 8007884:	8800      	ldrh	r0, [r0, #0]
 8007886:	f000 fa51 	bl	8007d2c <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
}
 800788a:	2000      	movs	r0, #0
 800788c:	bd08      	pop	{r3, pc}
 800788e:	bf00      	nop

08007890 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 8007890:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 8007892:	8841      	ldrh	r1, [r0, #2]
 8007894:	8800      	ldrh	r0, [r0, #0]
 8007896:	f000 fa75 	bl	8007d84 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
}
 800789a:	2000      	movs	r0, #0
 800789c:	bd08      	pop	{r3, pc}
 800789e:	bf00      	nop

080078a0 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 80078a0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 80078a2:	1cc2      	adds	r2, r0, #3
 80078a4:	7881      	ldrb	r1, [r0, #2]
 80078a6:	8800      	ldrh	r0, [r0, #0]
 80078a8:	f000 fa6e 	bl	8007d88 <aci_l2cap_proc_timeout_event>
                               rp0->Data_Length,
                               rp0->Data);

  return status;
}
 80078ac:	2000      	movs	r0, #0
 80078ae:	bd08      	pop	{r3, pc}

080078b0 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 80078b0:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 80078b2:	f8b0 100b 	ldrh.w	r1, [r0, #11]
 80078b6:	f8b0 2009 	ldrh.w	r2, [r0, #9]
 80078ba:	f8b0 3007 	ldrh.w	r3, [r0, #7]
{
 80078be:	b085      	sub	sp, #20
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 80078c0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80078c4:	9300      	str	r3, [sp, #0]
 80078c6:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 80078ca:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 80078ce:	7881      	ldrb	r1, [r0, #2]
 80078d0:	8800      	ldrh	r0, [r0, #0]
 80078d2:	f000 fa5b 	bl	8007d8c <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
}
 80078d6:	2000      	movs	r0, #0
 80078d8:	b005      	add	sp, #20
 80078da:	f85d fb04 	ldr.w	pc, [sp], #4
 80078de:	bf00      	nop

080078e0 <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 80078e0:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 80078e2:	4602      	mov	r2, r0
{
 80078e4:	b083      	sub	sp, #12
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 80078e6:	7943      	ldrb	r3, [r0, #5]
{
 80078e8:	4601      	mov	r1, r0
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 80078ea:	f832 0b06 	ldrh.w	r0, [r2], #6
 80078ee:	9200      	str	r2, [sp, #0]
 80078f0:	f8b1 2003 	ldrh.w	r2, [r1, #3]
 80078f4:	7889      	ldrb	r1, [r1, #2]
 80078f6:	f000 fa4b 	bl	8007d90 <aci_l2cap_command_reject_event>
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);

  return status;
}
 80078fa:	2000      	movs	r0, #0
 80078fc:	b003      	add	sp, #12
 80078fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8007902:	bf00      	nop

08007904 <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 8007904:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8007906:	4602      	mov	r2, r0
{
 8007908:	b083      	sub	sp, #12
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800790a:	88c3      	ldrh	r3, [r0, #6]
{
 800790c:	4601      	mov	r1, r0
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800790e:	f832 0b08 	ldrh.w	r0, [r2], #8
 8007912:	9200      	str	r2, [sp, #0]
 8007914:	888a      	ldrh	r2, [r1, #4]
 8007916:	8849      	ldrh	r1, [r1, #2]
 8007918:	f7f9 ffd8 	bl	80018cc <aci_gatt_attribute_modified_event>
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);

  return status;
}
 800791c:	2000      	movs	r0, #0
 800791e:	b003      	add	sp, #12
 8007920:	f85d fb04 	ldr.w	pc, [sp], #4

08007924 <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 8007924:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 8007926:	8800      	ldrh	r0, [r0, #0]
 8007928:	f000 fa02 	bl	8007d30 <aci_gatt_proc_timeout_event>

  return status;
}
 800792c:	2000      	movs	r0, #0
 800792e:	bd08      	pop	{r3, pc}

08007930 <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 8007930:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 8007932:	8841      	ldrh	r1, [r0, #2]
 8007934:	8800      	ldrh	r0, [r0, #0]
 8007936:	f000 f9fd 	bl	8007d34 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
}
 800793a:	2000      	movs	r0, #0
 800793c:	bd08      	pop	{r3, pc}
 800793e:	bf00      	nop

08007940 <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 8007940:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8007942:	1d03      	adds	r3, r0, #4
 8007944:	78c2      	ldrb	r2, [r0, #3]
 8007946:	7881      	ldrb	r1, [r0, #2]
 8007948:	8800      	ldrh	r0, [r0, #0]
 800794a:	f000 f9f5 	bl	8007d38 <aci_att_find_info_resp_event>
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);

  return status;
}
 800794e:	2000      	movs	r0, #0
 8007950:	bd08      	pop	{r3, pc}
 8007952:	bf00      	nop

08007954 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 8007954:	b570      	push	{r4, r5, r6, lr}
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8007956:	7881      	ldrb	r1, [r0, #2]
{
 8007958:	b0a0      	sub	sp, #128	; 0x80
 800795a:	466a      	mov	r2, sp
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800795c:	b149      	cbz	r1, 8007972 <aci_att_find_by_type_value_resp_event_process+0x1e>
 800795e:	eb02 0681 	add.w	r6, r2, r1, lsl #2
 8007962:	4613      	mov	r3, r2
 8007964:	1cc4      	adds	r4, r0, #3
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 8007966:	f854 5b04 	ldr.w	r5, [r4], #4
 800796a:	f843 5b04 	str.w	r5, [r3], #4
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 800796e:	429e      	cmp	r6, r3
 8007970:	d1f9      	bne.n	8007966 <aci_att_find_by_type_value_resp_event_process+0x12>
    size += 2;
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
    size += 2;
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 8007972:	8800      	ldrh	r0, [r0, #0]
 8007974:	f000 f9e2 	bl	8007d3c <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
}
 8007978:	2000      	movs	r0, #0
 800797a:	b020      	add	sp, #128	; 0x80
 800797c:	bd70      	pop	{r4, r5, r6, pc}
 800797e:	bf00      	nop

08007980 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 8007980:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8007982:	1d03      	adds	r3, r0, #4
 8007984:	78c2      	ldrb	r2, [r0, #3]
 8007986:	7881      	ldrb	r1, [r0, #2]
 8007988:	8800      	ldrh	r0, [r0, #0]
 800798a:	f000 f9d9 	bl	8007d40 <aci_att_read_by_type_resp_event>
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);

  return status;
}
 800798e:	2000      	movs	r0, #0
 8007990:	bd08      	pop	{r3, pc}
 8007992:	bf00      	nop

08007994 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 8007994:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
  aci_att_read_resp_event(rp0->Connection_Handle,
 8007996:	1cc2      	adds	r2, r0, #3
 8007998:	7881      	ldrb	r1, [r0, #2]
 800799a:	8800      	ldrh	r0, [r0, #0]
 800799c:	f000 f9d2 	bl	8007d44 <aci_att_read_resp_event>
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);

  return status;
}
 80079a0:	2000      	movs	r0, #0
 80079a2:	bd08      	pop	{r3, pc}

080079a4 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 80079a4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 80079a6:	1cc2      	adds	r2, r0, #3
 80079a8:	7881      	ldrb	r1, [r0, #2]
 80079aa:	8800      	ldrh	r0, [r0, #0]
 80079ac:	f000 f9cc 	bl	8007d48 <aci_att_read_blob_resp_event>
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);

  return status;
}
 80079b0:	2000      	movs	r0, #0
 80079b2:	bd08      	pop	{r3, pc}

080079b4 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 80079b4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 80079b6:	1cc2      	adds	r2, r0, #3
 80079b8:	7881      	ldrb	r1, [r0, #2]
 80079ba:	8800      	ldrh	r0, [r0, #0]
 80079bc:	f000 f9c6 	bl	8007d4c <aci_att_read_multiple_resp_event>
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);

  return status;
}
 80079c0:	2000      	movs	r0, #0
 80079c2:	bd08      	pop	{r3, pc}

080079c4 <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 80079c4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 80079c6:	1d03      	adds	r3, r0, #4
 80079c8:	78c2      	ldrb	r2, [r0, #3]
 80079ca:	7881      	ldrb	r1, [r0, #2]
 80079cc:	8800      	ldrh	r0, [r0, #0]
 80079ce:	f000 f9bf 	bl	8007d50 <aci_att_read_by_group_type_resp_event>
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);

  return status;
}
 80079d2:	2000      	movs	r0, #0
 80079d4:	bd08      	pop	{r3, pc}
 80079d6:	bf00      	nop

080079d8 <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 80079d8:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 80079da:	4602      	mov	r2, r0
{
 80079dc:	b083      	sub	sp, #12
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 80079de:	7983      	ldrb	r3, [r0, #6]
{
 80079e0:	4601      	mov	r1, r0
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 80079e2:	f832 0b07 	ldrh.w	r0, [r2], #7
 80079e6:	9200      	str	r2, [sp, #0]
 80079e8:	888a      	ldrh	r2, [r1, #4]
 80079ea:	8849      	ldrh	r1, [r1, #2]
 80079ec:	f000 f9b2 	bl	8007d54 <aci_att_prepare_write_resp_event>
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);

  return status;
}
 80079f0:	2000      	movs	r0, #0
 80079f2:	b003      	add	sp, #12
 80079f4:	f85d fb04 	ldr.w	pc, [sp], #4

080079f8 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 80079f8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 80079fa:	8800      	ldrh	r0, [r0, #0]
 80079fc:	f000 f9ac 	bl	8007d58 <aci_att_exec_write_resp_event>

  return status;
}
 8007a00:	2000      	movs	r0, #0
 8007a02:	bd08      	pop	{r3, pc}

08007a04 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 8007a04:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
  aci_gatt_indication_event(rp0->Connection_Handle,
 8007a06:	1d43      	adds	r3, r0, #5
 8007a08:	7902      	ldrb	r2, [r0, #4]
 8007a0a:	8841      	ldrh	r1, [r0, #2]
 8007a0c:	8800      	ldrh	r0, [r0, #0]
 8007a0e:	f000 f9a5 	bl	8007d5c <aci_gatt_indication_event>
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);

  return status;
}
 8007a12:	2000      	movs	r0, #0
 8007a14:	bd08      	pop	{r3, pc}
 8007a16:	bf00      	nop

08007a18 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 8007a18:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
  aci_gatt_notification_event(rp0->Connection_Handle,
 8007a1a:	1d43      	adds	r3, r0, #5
 8007a1c:	7902      	ldrb	r2, [r0, #4]
 8007a1e:	8841      	ldrh	r1, [r0, #2]
 8007a20:	8800      	ldrh	r0, [r0, #0]
 8007a22:	f7f9 ff51 	bl	80018c8 <aci_gatt_notification_event>
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);

  return status;
}
 8007a26:	2000      	movs	r0, #0
 8007a28:	bd08      	pop	{r3, pc}
 8007a2a:	bf00      	nop

08007a2c <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 8007a2c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 8007a2e:	7881      	ldrb	r1, [r0, #2]
 8007a30:	8800      	ldrh	r0, [r0, #0]
 8007a32:	f000 f995 	bl	8007d60 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
}
 8007a36:	2000      	movs	r0, #0
 8007a38:	bd08      	pop	{r3, pc}
 8007a3a:	bf00      	nop

08007a3c <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 8007a3c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 8007a3e:	7943      	ldrb	r3, [r0, #5]
 8007a40:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8007a44:	7881      	ldrb	r1, [r0, #2]
 8007a46:	8800      	ldrh	r0, [r0, #0]
 8007a48:	f000 f98c 	bl	8007d64 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
}
 8007a4c:	2000      	movs	r0, #0
 8007a4e:	bd08      	pop	{r3, pc}

08007a50 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 8007a50:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8007a52:	1d43      	adds	r3, r0, #5
 8007a54:	7902      	ldrb	r2, [r0, #4]
 8007a56:	8841      	ldrh	r1, [r0, #2]
 8007a58:	8800      	ldrh	r0, [r0, #0]
 8007a5a:	f000 f985 	bl	8007d68 <aci_gatt_disc_read_char_by_uuid_resp_event>
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);

  return status;
}
 8007a5e:	2000      	movs	r0, #0
 8007a60:	bd08      	pop	{r3, pc}
 8007a62:	bf00      	nop

08007a64 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 8007a64:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 8007a66:	1d43      	adds	r3, r0, #5
 8007a68:	7902      	ldrb	r2, [r0, #4]
 8007a6a:	8841      	ldrh	r1, [r0, #2]
 8007a6c:	8800      	ldrh	r0, [r0, #0]
 8007a6e:	f000 f97d 	bl	8007d6c <aci_gatt_write_permit_req_event>
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);

  return status;
}
 8007a72:	2000      	movs	r0, #0
 8007a74:	bd08      	pop	{r3, pc}
 8007a76:	bf00      	nop

08007a78 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 8007a78:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 8007a7a:	8882      	ldrh	r2, [r0, #4]
 8007a7c:	8841      	ldrh	r1, [r0, #2]
 8007a7e:	8800      	ldrh	r0, [r0, #0]
 8007a80:	f000 f976 	bl	8007d70 <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
}
 8007a84:	2000      	movs	r0, #0
 8007a86:	bd08      	pop	{r3, pc}

08007a88 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 8007a88:	b530      	push	{r4, r5, lr}
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007a8a:	7885      	ldrb	r5, [r0, #2]
{
 8007a8c:	b0a1      	sub	sp, #132	; 0x84
 8007a8e:	4604      	mov	r4, r0
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007a90:	466b      	mov	r3, sp
 8007a92:	b12d      	cbz	r5, 8007aa0 <aci_gatt_read_multi_permit_req_event_process+0x18>
 8007a94:	4618      	mov	r0, r3
 8007a96:	006a      	lsls	r2, r5, #1
 8007a98:	1ce1      	adds	r1, r4, #3
 8007a9a:	f003 f9a5 	bl	800ade8 <memcpy>
 8007a9e:	4603      	mov	r3, r0
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
    size += 2;
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 8007aa0:	8820      	ldrh	r0, [r4, #0]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	4629      	mov	r1, r5
 8007aa6:	f000 f965 	bl	8007d74 <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
}
 8007aaa:	2000      	movs	r0, #0
 8007aac:	b021      	add	sp, #132	; 0x84
 8007aae:	bd30      	pop	{r4, r5, pc}

08007ab0 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 8007ab0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 8007ab2:	8841      	ldrh	r1, [r0, #2]
 8007ab4:	8800      	ldrh	r0, [r0, #0]
 8007ab6:	f000 f95f 	bl	8007d78 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
}
 8007aba:	2000      	movs	r0, #0
 8007abc:	bd08      	pop	{r3, pc}
 8007abe:	bf00      	nop

08007ac0 <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 8007ac0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 8007ac2:	8800      	ldrh	r0, [r0, #0]
 8007ac4:	f000 f95a 	bl	8007d7c <aci_gatt_server_confirmation_event>

  return status;
}
 8007ac8:	2000      	movs	r0, #0
 8007aca:	bd08      	pop	{r3, pc}

08007acc <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 8007acc:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8007ace:	4602      	mov	r2, r0
{
 8007ad0:	b083      	sub	sp, #12
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8007ad2:	7983      	ldrb	r3, [r0, #6]
{
 8007ad4:	4601      	mov	r1, r0
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8007ad6:	f832 0b07 	ldrh.w	r0, [r2], #7
 8007ada:	9200      	str	r2, [sp, #0]
 8007adc:	888a      	ldrh	r2, [r1, #4]
 8007ade:	8849      	ldrh	r1, [r1, #2]
 8007ae0:	f000 f94e 	bl	8007d80 <aci_gatt_prepare_write_permit_req_event>
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);

  return status;
}
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	b003      	add	sp, #12
 8007ae8:	f85d fb04 	ldr.w	pc, [sp], #4

08007aec <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 8007aec:	b530      	push	{r4, r5, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
  hci_le_connection_complete_event(rp0->Status,
 8007aee:	7c45      	ldrb	r5, [r0, #17]
 8007af0:	f8b0 400f 	ldrh.w	r4, [r0, #15]
 8007af4:	f8b0 100d 	ldrh.w	r1, [r0, #13]
 8007af8:	f8b0 200b 	ldrh.w	r2, [r0, #11]
{
 8007afc:	b087      	sub	sp, #28
  hci_le_connection_complete_event(rp0->Status,
 8007afe:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8007b02:	e9cd 2101 	strd	r2, r1, [sp, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 8007b06:	1d43      	adds	r3, r0, #5
  hci_le_connection_complete_event(rp0->Status,
 8007b08:	9300      	str	r3, [sp, #0]
 8007b0a:	7903      	ldrb	r3, [r0, #4]
 8007b0c:	78c2      	ldrb	r2, [r0, #3]
 8007b0e:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007b12:	7800      	ldrb	r0, [r0, #0]
 8007b14:	f7f9 fe66 	bl	80017e4 <hci_le_connection_complete_event>
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
}
 8007b18:	2000      	movs	r0, #0
 8007b1a:	b007      	add	sp, #28
 8007b1c:	bd30      	pop	{r4, r5, pc}
 8007b1e:	bf00      	nop

08007b20 <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 8007b20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007b24:	f890 e000 	ldrb.w	lr, [r0]
{
 8007b28:	b09f      	sub	sp, #124	; 0x7c
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007b2a:	f1be 0f00 	cmp.w	lr, #0
 8007b2e:	d02c      	beq.n	8007b8a <hci_le_advertising_report_event_process+0x6a>
 8007b30:	f100 010a 	add.w	r1, r0, #10
 8007b34:	f04f 0c0b 	mov.w	ip, #11
 8007b38:	fb1c 1c0e 	smlabb	ip, ip, lr, r1
 8007b3c:	f10d 0302 	add.w	r3, sp, #2
  uint8_t size = 1;
 8007b40:	2201      	movs	r2, #1
    size += 1;
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
    size += 6;
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8007b42:	f811 5c01 	ldrb.w	r5, [r1, #-1]
    size += 1;
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 8007b46:	f8c3 100a 	str.w	r1, [r3, #10]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007b4a:	460c      	mov	r4, r1
    size += rp0->Advertising_Report[i].Length_Data;
 8007b4c:	f105 0609 	add.w	r6, r5, #9
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007b50:	f854 7d07 	ldr.w	r7, [r4, #-7]!
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8007b54:	719d      	strb	r5, [r3, #6]
    size += rp0->Advertising_Report[i].Length_Data;
 8007b56:	4432      	add	r2, r6
 8007b58:	b2d2      	uxtb	r2, r2
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8007b5a:	f811 6c09 	ldrb.w	r6, [r1, #-9]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007b5e:	f8b4 8004 	ldrh.w	r8, [r4, #4]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8007b62:	f811 4c08 	ldrb.w	r4, [r1, #-8]
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 8007b66:	f810 9002 	ldrb.w	r9, [r0, r2]
 8007b6a:	f883 900e 	strb.w	r9, [r3, #14]
 8007b6e:	310b      	adds	r1, #11
    size += 1;
 8007b70:	3201      	adds	r2, #1
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007b72:	4561      	cmp	r1, ip
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007b74:	f8a3 8004 	strh.w	r8, [r3, #4]
 8007b78:	601f      	str	r7, [r3, #0]
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8007b7a:	f803 6c02 	strb.w	r6, [r3, #-2]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8007b7e:	f803 4c01 	strb.w	r4, [r3, #-1]
    size += 1;
 8007b82:	b2d2      	uxtb	r2, r2
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007b84:	f103 0314 	add.w	r3, r3, #20
 8007b88:	d1db      	bne.n	8007b42 <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 8007b8a:	4670      	mov	r0, lr
 8007b8c:	4669      	mov	r1, sp
 8007b8e:	f000 f8a9 	bl	8007ce4 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
}
 8007b92:	2000      	movs	r0, #0
 8007b94:	b01f      	add	sp, #124	; 0x7c
 8007b96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b9a:	bf00      	nop

08007b9c <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 8007b9c:	b500      	push	{lr}
 8007b9e:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
  hci_le_connection_update_complete_event(rp0->Status,
 8007ba0:	f8b0 3007 	ldrh.w	r3, [r0, #7]
 8007ba4:	9300      	str	r3, [sp, #0]
 8007ba6:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 8007baa:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8007bae:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007bb2:	7800      	ldrb	r0, [r0, #0]
 8007bb4:	f000 f898 	bl	8007ce8 <hci_le_connection_update_complete_event>
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
}
 8007bb8:	2000      	movs	r0, #0
 8007bba:	b003      	add	sp, #12
 8007bbc:	f85d fb04 	ldr.w	pc, [sp], #4

08007bc0 <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 8007bc0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 8007bc2:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007bc6:	1cc2      	adds	r2, r0, #3
 8007bc8:	7800      	ldrb	r0, [r0, #0]
 8007bca:	f000 f88f 	bl	8007cec <hci_le_read_remote_used_features_complete_event>
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);

  return status;
}
 8007bce:	2000      	movs	r0, #0
 8007bd0:	bd08      	pop	{r3, pc}
 8007bd2:	bf00      	nop

08007bd4 <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 8007bd4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
                                     rp0->Random_Number,
 8007bd6:	4601      	mov	r1, r0
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 8007bd8:	8942      	ldrh	r2, [r0, #10]
 8007bda:	f831 0b02 	ldrh.w	r0, [r1], #2
 8007bde:	f000 f887 	bl	8007cf0 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
}
 8007be2:	2000      	movs	r0, #0
 8007be4:	bd08      	pop	{r3, pc}
 8007be6:	bf00      	nop

08007be8 <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 8007be8:	b500      	push	{lr}
 8007bea:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
  hci_le_data_length_change_event(rp0->Connection_Handle,
 8007bec:	8903      	ldrh	r3, [r0, #8]
 8007bee:	9300      	str	r3, [sp, #0]
 8007bf0:	88c3      	ldrh	r3, [r0, #6]
 8007bf2:	8882      	ldrh	r2, [r0, #4]
 8007bf4:	8841      	ldrh	r1, [r0, #2]
 8007bf6:	8800      	ldrh	r0, [r0, #0]
 8007bf8:	f000 f87c 	bl	8007cf4 <hci_le_data_length_change_event>
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
}
 8007bfc:	2000      	movs	r0, #0
 8007bfe:	b003      	add	sp, #12
 8007c00:	f85d fb04 	ldr.w	pc, [sp], #4

08007c04 <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 8007c04:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
                                                   rp0->Local_P256_Public_Key);
 8007c06:	4601      	mov	r1, r0
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 8007c08:	f811 0b01 	ldrb.w	r0, [r1], #1
 8007c0c:	f000 f874 	bl	8007cf8 <hci_le_read_local_p256_public_key_complete_event>

  return status;
}
 8007c10:	2000      	movs	r0, #0
 8007c12:	bd08      	pop	{r3, pc}

08007c14 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 8007c14:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
  hci_le_generate_dhkey_complete_event(rp0->Status,
                                       rp0->DHKey);
 8007c16:	4601      	mov	r1, r0
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8007c18:	f811 0b01 	ldrb.w	r0, [r1], #1
 8007c1c:	f000 f86e 	bl	8007cfc <hci_le_generate_dhkey_complete_event>

  return status;
}
 8007c20:	2000      	movs	r0, #0
 8007c22:	bd08      	pop	{r3, pc}

08007c24 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 8007c24:	b530      	push	{r4, r5, lr}
 8007c26:	b089      	sub	sp, #36	; 0x24
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007c28:	7f42      	ldrb	r2, [r0, #29]
 8007c2a:	f8b0 5019 	ldrh.w	r5, [r0, #25]
 8007c2e:	f8b0 4017 	ldrh.w	r4, [r0, #23]
 8007c32:	f8b0 301b 	ldrh.w	r3, [r0, #27]
 8007c36:	9206      	str	r2, [sp, #24]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
                                            rp0->Local_Resolvable_Private_Address,
                                            rp0->Peer_Resolvable_Private_Address,
 8007c38:	f100 0111 	add.w	r1, r0, #17
                                            rp0->Local_Resolvable_Private_Address,
 8007c3c:	f100 020b 	add.w	r2, r0, #11
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007c40:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8007c44:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8007c48:	9305      	str	r3, [sp, #20]
                                            rp0->Peer_Address,
 8007c4a:	1d43      	adds	r3, r0, #5
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007c4c:	9300      	str	r3, [sp, #0]
 8007c4e:	7903      	ldrb	r3, [r0, #4]
 8007c50:	78c2      	ldrb	r2, [r0, #3]
 8007c52:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007c56:	7800      	ldrb	r0, [r0, #0]
 8007c58:	f000 f852 	bl	8007d00 <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
}
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	b009      	add	sp, #36	; 0x24
 8007c60:	bd30      	pop	{r4, r5, pc}
 8007c62:	bf00      	nop

08007c64 <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 8007c64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c68:	4603      	mov	r3, r0
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007c6a:	7800      	ldrb	r0, [r0, #0]
{
 8007c6c:	b0a1      	sub	sp, #132	; 0x84
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007c6e:	b328      	cbz	r0, 8007cbc <hci_le_direct_advertising_report_event_process+0x58>
 8007c70:	3303      	adds	r3, #3
 8007c72:	eb03 1900 	add.w	r9, r3, r0, lsl #4
 8007c76:	f10d 0209 	add.w	r2, sp, #9
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
    size += 6;
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007c7a:	4619      	mov	r1, r3
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8007c7c:	f813 cc02 	ldrb.w	ip, [r3, #-2]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007c80:	f851 ef07 	ldr.w	lr, [r1, #7]!
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8007c84:	f813 7c01 	ldrb.w	r7, [r3, #-1]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8007c88:	681e      	ldr	r6, [r3, #0]
 8007c8a:	889d      	ldrh	r5, [r3, #4]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8007c8c:	799c      	ldrb	r4, [r3, #6]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007c8e:	f8b1 8004 	ldrh.w	r8, [r1, #4]
    size += 6;
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 8007c92:	7b59      	ldrb	r1, [r3, #13]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007c94:	f8a2 8004 	strh.w	r8, [r2, #4]
 8007c98:	3310      	adds	r3, #16
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007c9a:	454b      	cmp	r3, r9
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007c9c:	f8c2 e000 	str.w	lr, [r2]
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8007ca0:	f802 cc09 	strb.w	ip, [r2, #-9]
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8007ca4:	f802 7c08 	strb.w	r7, [r2, #-8]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8007ca8:	f842 6c07 	str.w	r6, [r2, #-7]
 8007cac:	f822 5c03 	strh.w	r5, [r2, #-3]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8007cb0:	f802 4c01 	strb.w	r4, [r2, #-1]
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 8007cb4:	7191      	strb	r1, [r2, #6]
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007cb6:	f102 0210 	add.w	r2, r2, #16
 8007cba:	d1de      	bne.n	8007c7a <hci_le_direct_advertising_report_event_process+0x16>
    size += 1;
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 8007cbc:	4669      	mov	r1, sp
 8007cbe:	f000 f821 	bl	8007d04 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
}
 8007cc2:	2000      	movs	r0, #0
 8007cc4:	b021      	add	sp, #132	; 0x84
 8007cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cca:	bf00      	nop

08007ccc <hci_encryption_change_event>:
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop

08007cd0 <hci_read_remote_version_information_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop

08007cd4 <hci_hardware_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop

08007cd8 <hci_number_of_completed_packets_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop

08007cdc <hci_data_buffer_overflow_event>:
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop

08007ce0 <hci_encryption_key_refresh_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop

08007ce4 <hci_le_advertising_report_event>:
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop

08007ce8 <hci_le_connection_update_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop

08007cec <hci_le_read_remote_used_features_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop

08007cf0 <hci_le_long_term_key_request_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop

08007cf4 <hci_le_data_length_change_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 8007cf4:	4770      	bx	lr
 8007cf6:	bf00      	nop

08007cf8 <hci_le_read_local_p256_public_key_complete_event>:
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop

08007cfc <hci_le_generate_dhkey_complete_event>:
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop

08007d00 <hci_le_enhanced_connection_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop

08007d04 <hci_le_direct_advertising_report_event>:
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop

08007d08 <aci_gap_limited_discoverable_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 8007d08:	4770      	bx	lr
 8007d0a:	bf00      	nop

08007d0c <aci_gap_pairing_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop

08007d10 <aci_gap_pass_key_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop

08007d14 <aci_gap_authorization_req_event>:
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop

08007d18 <aci_gap_slave_security_initiated_event>:
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop

08007d1c <aci_gap_bond_lost_event>:
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop

08007d20 <aci_gap_proc_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop

08007d24 <aci_gap_addr_not_resolved_event>:
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop

08007d28 <aci_gap_numeric_comparison_value_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop

08007d2c <aci_gap_keypress_notification_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop

08007d30 <aci_gatt_proc_timeout_event>:
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop

08007d34 <aci_att_exchange_mtu_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop

08007d38 <aci_att_find_info_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop

08007d3c <aci_att_find_by_type_value_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8007d3c:	4770      	bx	lr
 8007d3e:	bf00      	nop

08007d40 <aci_att_read_by_type_resp_event>:
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop

08007d44 <aci_att_read_resp_event>:
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop

08007d48 <aci_att_read_blob_resp_event>:
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop

08007d4c <aci_att_read_multiple_resp_event>:
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop

08007d50 <aci_att_read_by_group_type_resp_event>:
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop

08007d54 <aci_att_prepare_write_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop

08007d58 <aci_att_exec_write_resp_event>:
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop

08007d5c <aci_gatt_indication_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8007d5c:	4770      	bx	lr
 8007d5e:	bf00      	nop

08007d60 <aci_gatt_proc_complete_event>:
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop

08007d64 <aci_gatt_error_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop

08007d68 <aci_gatt_disc_read_char_by_uuid_resp_event>:
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop

08007d6c <aci_gatt_write_permit_req_event>:
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop

08007d70 <aci_gatt_read_permit_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_permit_req_event\r\n");
}
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop

08007d74 <aci_gatt_read_multi_permit_req_event>:
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop

08007d78 <aci_gatt_tx_pool_available_event>:
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop

08007d7c <aci_gatt_server_confirmation_event>:
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop

08007d80 <aci_gatt_prepare_write_permit_req_event>:
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop

08007d84 <aci_l2cap_connection_update_resp_event>:
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop

08007d88 <aci_l2cap_proc_timeout_event>:
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop

08007d8c <aci_l2cap_connection_update_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop

08007d90 <aci_l2cap_command_reject_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop

08007d94 <aci_blue_initialized_event>:
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop

08007d98 <aci_blue_events_lost_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop

08007d9c <aci_blue_crash_info_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop

08007da0 <aci_hal_end_of_radio_activity_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop

08007da4 <aci_hal_scan_req_report_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop

08007da8 <aci_hal_fw_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop

08007dac <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8007dac:	b510      	push	{r4, lr}
 8007dae:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8007db0:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x03;
  rq.ocf = 0x003;
  rq.rparam = &status;
 8007db2:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 8007db6:	2301      	movs	r3, #1
  rq.ogf = 0x03;
 8007db8:	f04f 1403 	mov.w	r4, #196611	; 0x30003
  if (hci_send_req(&rq, FALSE) < 0)
 8007dbc:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007dbe:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 8007dc2:	e9cd 2306 	strd	r2, r3, [sp, #24]
  tBleStatus status = 0;
 8007dc6:	f88d 1007 	strb.w	r1, [sp, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007dca:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x03;
 8007dcc:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8007dce:	f000 faff 	bl	80083d0 <hci_send_req>
 8007dd2:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007dd4:	bfac      	ite	ge
 8007dd6:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8007dda:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007ddc:	b008      	add	sp, #32
 8007dde:	bd10      	pop	{r4, pc}

08007de0 <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 8007de0:	b510      	push	{r4, lr}
 8007de2:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8007de4:	f10d 0403 	add.w	r4, sp, #3
 8007de8:	2200      	movs	r2, #0
  uint8_t index_input = 0;
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8007dea:	ab07      	add	r3, sp, #28
  tBleStatus status = 0;
 8007dec:	7022      	strb	r2, [r4, #0]
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8007dee:	7018      	strb	r0, [r3, #0]
  index_input += 1;
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 8007df0:	b1d1      	cbz	r1, 8007e28 <hci_le_set_scan_response_data+0x48>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 8007df2:	680a      	ldr	r2, [r1, #0]
 8007df4:	6848      	ldr	r0, [r1, #4]
 8007df6:	f8cd 201d 	str.w	r2, [sp, #29]
 8007dfa:	f8cd 0021 	str.w	r0, [sp, #33]	; 0x21
 8007dfe:	688a      	ldr	r2, [r1, #8]
 8007e00:	68c8      	ldr	r0, [r1, #12]
 8007e02:	f8cd 2025 	str.w	r2, [sp, #37]	; 0x25
 8007e06:	f8cd 0029 	str.w	r0, [sp, #41]	; 0x29
 8007e0a:	690a      	ldr	r2, [r1, #16]
 8007e0c:	6948      	ldr	r0, [r1, #20]
 8007e0e:	f8cd 202d 	str.w	r2, [sp, #45]	; 0x2d
 8007e12:	f8cd 0031 	str.w	r0, [sp, #49]	; 0x31
 8007e16:	698a      	ldr	r2, [r1, #24]
 8007e18:	8b88      	ldrh	r0, [r1, #28]
 8007e1a:	7f89      	ldrb	r1, [r1, #30]
 8007e1c:	f8cd 2035 	str.w	r2, [sp, #53]	; 0x35
 8007e20:	f8ad 0039 	strh.w	r0, [sp, #57]	; 0x39
 8007e24:	f88d 103b 	strb.w	r1, [sp, #59]	; 0x3b
  }
  index_input += 31;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8007e28:	4809      	ldr	r0, [pc, #36]	; (8007e50 <hci_le_set_scan_response_data+0x70>)
  rq.ocf = 0x009;
  rq.cparam = cmd_buffer;
 8007e2a:	9303      	str	r3, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e2c:	2100      	movs	r1, #0
  rq.clen = index_input;
 8007e2e:	2220      	movs	r2, #32
  rq.ogf = 0x08;
 8007e30:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 8007e32:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8007e34:	a801      	add	r0, sp, #4
  rq.rparam = &status;
 8007e36:	9405      	str	r4, [sp, #20]
  rq.clen = index_input;
 8007e38:	9204      	str	r2, [sp, #16]
  rq.rlen = 1;
 8007e3a:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e3c:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8007e3e:	f000 fac7 	bl	80083d0 <hci_send_req>
 8007e42:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007e44:	bfac      	ite	ge
 8007e46:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 8007e48:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007e4a:	b048      	add	sp, #288	; 0x120
 8007e4c:	bd10      	pop	{r4, pc}
 8007e4e:	bf00      	nop
 8007e50:	00090008 	.word	0x00090008

08007e54 <hci_le_rand>:
  }
  BLUENRG_memcpy((void *) Encrypted_Data, (const void *) resp.Encrypted_Data, 16);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_rand(uint8_t Random_Number[8])
{
 8007e54:	b510      	push	{r4, lr}
 8007e56:	b08a      	sub	sp, #40	; 0x28
  struct hci_request rq;
  hci_le_rand_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007e58:	ab01      	add	r3, sp, #4
 8007e5a:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8007e5c:	4a0f      	ldr	r2, [pc, #60]	; (8007e9c <hci_le_rand+0x48>)
  rq.ocf = 0x018;
  rq.rparam = &resp;
 8007e5e:	9308      	str	r3, [sp, #32]
{
 8007e60:	4604      	mov	r4, r0
  rq.rlen = sizeof(resp);
 8007e62:	2309      	movs	r3, #9
  if (hci_send_req(&rq, FALSE) < 0)
 8007e64:	a804      	add	r0, sp, #16
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007e66:	e9cd 1101 	strd	r1, r1, [sp, #4]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e6a:	e9cd 1105 	strd	r1, r1, [sp, #20]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007e6e:	f88d 100c 	strb.w	r1, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e72:	9107      	str	r1, [sp, #28]
  rq.ogf = 0x08;
 8007e74:	9204      	str	r2, [sp, #16]
  rq.rlen = sizeof(resp);
 8007e76:	9309      	str	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 8007e78:	f000 faaa 	bl	80083d0 <hci_send_req>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	db0a      	blt.n	8007e96 <hci_le_rand+0x42>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8007e80:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8007e84:	b928      	cbnz	r0, 8007e92 <hci_le_rand+0x3e>
    return resp.Status;
  }
  BLUENRG_memcpy((void *) Random_Number, (const void *) resp.Random_Number, 8);
 8007e86:	f8dd 2005 	ldr.w	r2, [sp, #5]
 8007e8a:	f8dd 3009 	ldr.w	r3, [sp, #9]
 8007e8e:	6022      	str	r2, [r4, #0]
 8007e90:	6063      	str	r3, [r4, #4]
  return BLE_STATUS_SUCCESS;
}
 8007e92:	b00a      	add	sp, #40	; 0x28
 8007e94:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8007e96:	20ff      	movs	r0, #255	; 0xff
}
 8007e98:	b00a      	add	sp, #40	; 0x28
 8007e9a:	bd10      	pop	{r4, pc}
 8007e9c:	00180008 	.word	0x00180008

08007ea0 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 8007ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea4:	b0cb      	sub	sp, #300	; 0x12c
 8007ea6:	4696      	mov	lr, r2
 8007ea8:	f89d 5154 	ldrb.w	r5, [sp, #340]	; 0x154
 8007eac:	f89d 615c 	ldrb.w	r6, [sp, #348]	; 0x15c
 8007eb0:	f8bd 4168 	ldrh.w	r4, [sp, #360]	; 0x168
 8007eb4:	f89d c150 	ldrb.w	ip, [sp, #336]	; 0x150
 8007eb8:	9401      	str	r4, [sp, #4]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
  tBleStatus status = 0;
 8007eba:	f04f 0800 	mov.w	r8, #0
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8007ebe:	ac09      	add	r4, sp, #36	; 0x24
 8007ec0:	f105 0a08 	add.w	sl, r5, #8
  uint8_t index_input = 0;
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 8007ec4:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  index_input += 1;
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 8007ec8:	f8ad 1025 	strh.w	r1, [sp, #37]	; 0x25
  index_input += 1;
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8007ecc:	462a      	mov	r2, r5
 8007ece:	9956      	ldr	r1, [sp, #344]	; 0x158
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 8007ed0:	f8ad e027 	strh.w	lr, [sp, #39]	; 0x27
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8007ed4:	a80b      	add	r0, sp, #44	; 0x2c
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8007ed6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 8007eda:	f88d c02a 	strb.w	ip, [sp, #42]	; 0x2a
{
 8007ede:	f8bd b164 	ldrh.w	fp, [sp, #356]	; 0x164
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 8007ee2:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8007ee6:	f106 0709 	add.w	r7, r6, #9
  tBleStatus status = 0;
 8007eea:	f88d 800b 	strb.w	r8, [sp, #11]
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8007eee:	f002 ff7b 	bl	800ade8 <memcpy>
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8007ef2:	eb04 000a 	add.w	r0, r4, sl
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8007ef6:	442f      	add	r7, r5
    index_input += Local_Name_Length*sizeof(uint8_t);
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
    }
    index_input += 1;
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8007ef8:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 8007efa:	f804 600a 	strb.w	r6, [r4, sl]
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8007efe:	4632      	mov	r2, r6
 8007f00:	3001      	adds	r0, #1
 8007f02:	f002 ff71 	bl	800ade8 <memcpy>
    }
    index_input += 2;
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
    }
    index_input += 2;
 8007f06:	360d      	adds	r6, #13
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8007f08:	19e2      	adds	r2, r4, r7
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 8007f0a:	f824 b007 	strh.w	fp, [r4, r7]
    index_input += 2;
 8007f0e:	4435      	add	r5, r6
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8007f10:	9f01      	ldr	r7, [sp, #4]
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8007f12:	4e0c      	ldr	r6, [pc, #48]	; (8007f44 <aci_gap_set_discoverable+0xa4>)
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8007f14:	8057      	strh	r7, [r2, #2]
  tBleStatus status = 0;
 8007f16:	f10d 090b 	add.w	r9, sp, #11
  rq.ocf = 0x083;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8007f1a:	2301      	movs	r3, #1
  rq.clen = index_input;
 8007f1c:	b2ed      	uxtb	r5, r5
  if (hci_send_req(&rq, FALSE) < 0)
 8007f1e:	4641      	mov	r1, r8
 8007f20:	a803      	add	r0, sp, #12
  rq.cparam = cmd_buffer;
 8007f22:	e9cd 4505 	strd	r4, r5, [sp, #20]
  rq.ogf = 0x3f;
 8007f26:	e9cd 6803 	strd	r6, r8, [sp, #12]
  rq.rparam = &status;
 8007f2a:	f8cd 901c 	str.w	r9, [sp, #28]
  rq.rlen = 1;
 8007f2e:	9308      	str	r3, [sp, #32]
  if (hci_send_req(&rq, FALSE) < 0)
 8007f30:	f000 fa4e 	bl	80083d0 <hci_send_req>
 8007f34:	4540      	cmp	r0, r8
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007f36:	bfac      	ite	ge
 8007f38:	f899 0000 	ldrbge.w	r0, [r9]
    return BLE_STATUS_TIMEOUT;
 8007f3c:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007f3e:	b04b      	add	sp, #300	; 0x12c
 8007f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f44:	0083003f 	.word	0x0083003f

08007f48 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	b0ca      	sub	sp, #296	; 0x128
 8007f4c:	461e      	mov	r6, r3
  cp0->privacy_enabled = htob(privacy_enabled, 1);
  index_input += 1;
  cp0->device_name_char_len = htob(device_name_char_len, 1);
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8007f4e:	4b18      	ldr	r3, [pc, #96]	; (8007fb0 <aci_gap_init+0x68>)
 8007f50:	9303      	str	r3, [sp, #12]
  rq.ocf = 0x08a;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
 8007f52:	2303      	movs	r3, #3
  cp0->Role = htob(Role, 1);
 8007f54:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 8007f58:	f88d 1025 	strb.w	r1, [sp, #37]	; 0x25
  rq.clen = index_input;
 8007f5c:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007f5e:	2100      	movs	r1, #0
  rq.rparam = &resp;
  rq.rlen = sizeof(resp);
 8007f60:	2307      	movs	r3, #7
  cp0->Role = htob(Role, 1);
 8007f62:	ad09      	add	r5, sp, #36	; 0x24
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007f64:	ac01      	add	r4, sp, #4
  if (hci_send_req(&rq, FALSE) < 0)
 8007f66:	a803      	add	r0, sp, #12
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007f68:	9101      	str	r1, [sp, #4]
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8007f6a:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
  rq.cparam = cmd_buffer;
 8007f6e:	9505      	str	r5, [sp, #20]
  rq.rlen = sizeof(resp);
 8007f70:	9308      	str	r3, [sp, #32]
  rq.rparam = &resp;
 8007f72:	9407      	str	r4, [sp, #28]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007f74:	9104      	str	r1, [sp, #16]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007f76:	f8cd 1007 	str.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8007f7a:	f000 fa29 	bl	80083d0 <hci_send_req>
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	db12      	blt.n	8007fa8 <aci_gap_init+0x60>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8007f82:	7820      	ldrb	r0, [r4, #0]
 8007f84:	b970      	cbnz	r0, 8007fa4 <aci_gap_init+0x5c>
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8007f86:	6821      	ldr	r1, [r4, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8007f88:	78e2      	ldrb	r2, [r4, #3]
 8007f8a:	7925      	ldrb	r5, [r4, #4]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8007f8c:	6863      	ldr	r3, [r4, #4]
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8007f8e:	f3c1 210f 	ubfx	r1, r1, #8, #16
 8007f92:	8031      	strh	r1, [r6, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8007f94:	994e      	ldr	r1, [sp, #312]	; 0x138
 8007f96:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8007f9a:	800a      	strh	r2, [r1, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8007f9c:	9a4f      	ldr	r2, [sp, #316]	; 0x13c
 8007f9e:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8007fa2:	8013      	strh	r3, [r2, #0]
  return BLE_STATUS_SUCCESS;
}
 8007fa4:	b04a      	add	sp, #296	; 0x128
 8007fa6:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8007fa8:	20ff      	movs	r0, #255	; 0xff
}
 8007faa:	b04a      	add	sp, #296	; 0x128
 8007fac:	bd70      	pop	{r4, r5, r6, pc}
 8007fae:	bf00      	nop
 8007fb0:	008a003f 	.word	0x008a003f

08007fb4 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8007fb4:	b510      	push	{r4, lr}
 8007fb6:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8007fb8:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
  rq.ocf = 0x101;
  rq.rparam = &status;
 8007fba:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 8007fbe:	2301      	movs	r3, #1
  rq.ogf = 0x3f;
 8007fc0:	4c09      	ldr	r4, [pc, #36]	; (8007fe8 <aci_gatt_init+0x34>)
  tBleStatus status = 0;
 8007fc2:	f88d 1007 	strb.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8007fc6:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007fc8:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 8007fcc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007fd0:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x3f;
 8007fd2:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8007fd4:	f000 f9fc 	bl	80083d0 <hci_send_req>
 8007fd8:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007fda:	bfac      	ite	ge
 8007fdc:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8007fe0:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007fe2:	b008      	add	sp, #32
 8007fe4:	bd10      	pop	{r4, pc}
 8007fe6:	bf00      	nop
 8007fe8:	0101003f 	.word	0x0101003f

08007fec <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8007fec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8007ff0:	2801      	cmp	r0, #1
{
 8007ff2:	b0c9      	sub	sp, #292	; 0x124
 8007ff4:	4616      	mov	r6, r2
 8007ff6:	461c      	mov	r4, r3
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8007ff8:	d031      	beq.n	800805e <aci_gatt_add_service+0x72>
 8007ffa:	2802      	cmp	r0, #2
 8007ffc:	d003      	beq.n	8008006 <aci_gatt_add_service+0x1a>
 8007ffe:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8008000:	b049      	add	sp, #292	; 0x124
 8008002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008006:	466d      	mov	r5, sp
 8008008:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800800a:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800800e:	802b      	strh	r3, [r5, #0]
 8008010:	70ab      	strb	r3, [r5, #2]
      case 2: size = 16; break;
 8008012:	f04f 0913 	mov.w	r9, #19
 8008016:	2210      	movs	r2, #16
 8008018:	f10d 072d 	add.w	r7, sp, #45	; 0x2d
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800801c:	f888 0000 	strb.w	r0, [r8]
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 8008020:	f10d 001d 	add.w	r0, sp, #29
 8008024:	f002 fee0 	bl	800ade8 <memcpy>
  rq.ogf = 0x3f;
 8008028:	4a16      	ldr	r2, [pc, #88]	; (8008084 <aci_gatt_add_service+0x98>)
      cp1->Service_Type = htob(Service_Type, 1);
 800802a:	703e      	strb	r6, [r7, #0]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800802c:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 800802e:	2303      	movs	r3, #3
  if (hci_send_req(&rq, FALSE) < 0)
 8008030:	a801      	add	r0, sp, #4
  rq.clen = index_input;
 8008032:	e9cd 8903 	strd	r8, r9, [sp, #12]
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 8008036:	707c      	strb	r4, [r7, #1]
  rq.rparam = &resp;
 8008038:	9505      	str	r5, [sp, #20]
  rq.ogf = 0x3f;
 800803a:	9201      	str	r2, [sp, #4]
  rq.rlen = sizeof(resp);
 800803c:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800803e:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8008040:	f000 f9c6 	bl	80083d0 <hci_send_req>
 8008044:	2800      	cmp	r0, #0
 8008046:	db18      	blt.n	800807a <aci_gatt_add_service+0x8e>
  if (resp.Status) {
 8008048:	7828      	ldrb	r0, [r5, #0]
 800804a:	2800      	cmp	r0, #0
 800804c:	d1d8      	bne.n	8008000 <aci_gatt_add_service+0x14>
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800804e:	682b      	ldr	r3, [r5, #0]
 8008050:	9a50      	ldr	r2, [sp, #320]	; 0x140
 8008052:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8008056:	8013      	strh	r3, [r2, #0]
}
 8008058:	b049      	add	sp, #292	; 0x124
 800805a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800805e:	466d      	mov	r5, sp
 8008060:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8008062:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008066:	802b      	strh	r3, [r5, #0]
 8008068:	70ab      	strb	r3, [r5, #2]
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800806a:	f04f 0905 	mov.w	r9, #5
 800806e:	2202      	movs	r2, #2
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8008070:	f10d 071f 	add.w	r7, sp, #31
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8008074:	f888 0000 	strb.w	r0, [r8]
    switch (Service_UUID_Type) {
 8008078:	e7d2      	b.n	8008020 <aci_gatt_add_service+0x34>
    return BLE_STATUS_TIMEOUT;
 800807a:	20ff      	movs	r0, #255	; 0xff
}
 800807c:	b049      	add	sp, #292	; 0x124
 800807e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008082:	bf00      	nop
 8008084:	0102003f 	.word	0x0102003f

08008088 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 8008088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800808c:	b0cb      	sub	sp, #300	; 0x12c
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800808e:	2901      	cmp	r1, #1
{
 8008090:	461c      	mov	r4, r3
 8008092:	f89d 8150 	ldrb.w	r8, [sp, #336]	; 0x150
 8008096:	f89d 9154 	ldrb.w	r9, [sp, #340]	; 0x154
 800809a:	f89d a158 	ldrb.w	sl, [sp, #344]	; 0x158
 800809e:	f89d b15c 	ldrb.w	fp, [sp, #348]	; 0x15c
 80080a2:	f89d 3160 	ldrb.w	r3, [sp, #352]	; 0x160
 80080a6:	4694      	mov	ip, r2
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80080a8:	d041      	beq.n	800812e <aci_gatt_add_char+0xa6>
 80080aa:	2902      	cmp	r1, #2
 80080ac:	d003      	beq.n	80080b6 <aci_gatt_add_char+0x2e>
 80080ae:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 80080b0:	b04b      	add	sp, #300	; 0x12c
 80080b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80080b6:	ad02      	add	r5, sp, #8
 80080b8:	2200      	movs	r2, #0
 80080ba:	802a      	strh	r2, [r5, #0]
 80080bc:	70aa      	strb	r2, [r5, #2]
      case 2: size = 16; break;
 80080be:	221a      	movs	r2, #26
  cp0->Service_Handle = htob(Service_Handle, 2);
 80080c0:	af09      	add	r7, sp, #36	; 0x24
      case 2: size = 16; break;
 80080c2:	9200      	str	r2, [sp, #0]
 80080c4:	f10d 0637 	add.w	r6, sp, #55	; 0x37
 80080c8:	2210      	movs	r2, #16
  cp0->Service_Handle = htob(Service_Handle, 2);
 80080ca:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80080cc:	70b9      	strb	r1, [r7, #2]
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 80080ce:	4661      	mov	r1, ip
 80080d0:	f10d 0027 	add.w	r0, sp, #39	; 0x27
 80080d4:	9301      	str	r3, [sp, #4]
 80080d6:	f002 fe87 	bl	800ade8 <memcpy>
      cp1->Char_Properties = htob(Char_Properties, 1);
 80080da:	2200      	movs	r2, #0
 80080dc:	f368 0207 	bfi	r2, r8, #0, #8
      cp1->Is_Variable = htob(Is_Variable, 1);
 80080e0:	9b01      	ldr	r3, [sp, #4]
 80080e2:	71b3      	strb	r3, [r6, #6]
      cp1->Char_Properties = htob(Char_Properties, 1);
 80080e4:	f369 220f 	bfi	r2, r9, #8, #8
  rq.clen = index_input;
 80080e8:	9b00      	ldr	r3, [sp, #0]
  rq.ogf = 0x3f;
 80080ea:	f8df c064 	ldr.w	ip, [pc, #100]	; 8008150 <aci_gatt_add_char+0xc8>
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 80080ee:	8034      	strh	r4, [r6, #0]
      cp1->Char_Properties = htob(Char_Properties, 1);
 80080f0:	f36a 4217 	bfi	r2, sl, #16, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80080f4:	2100      	movs	r1, #0
      cp1->Char_Properties = htob(Char_Properties, 1);
 80080f6:	f36b 621f 	bfi	r2, fp, #24, #8
  rq.rlen = sizeof(resp);
 80080fa:	2403      	movs	r4, #3
  if (hci_send_req(&rq, FALSE) < 0)
 80080fc:	a803      	add	r0, sp, #12
  rq.rparam = &resp;
 80080fe:	e9cd 3506 	strd	r3, r5, [sp, #24]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8008102:	f8c6 2002 	str.w	r2, [r6, #2]
  rq.cparam = cmd_buffer;
 8008106:	9705      	str	r7, [sp, #20]
  rq.ogf = 0x3f;
 8008108:	f8cd c00c 	str.w	ip, [sp, #12]
  rq.rlen = sizeof(resp);
 800810c:	9408      	str	r4, [sp, #32]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800810e:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 8008110:	f000 f95e 	bl	80083d0 <hci_send_req>
 8008114:	2800      	cmp	r0, #0
 8008116:	db17      	blt.n	8008148 <aci_gatt_add_char+0xc0>
  if (resp.Status) {
 8008118:	7828      	ldrb	r0, [r5, #0]
 800811a:	2800      	cmp	r0, #0
 800811c:	d1c8      	bne.n	80080b0 <aci_gatt_add_char+0x28>
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800811e:	682b      	ldr	r3, [r5, #0]
 8008120:	9a59      	ldr	r2, [sp, #356]	; 0x164
 8008122:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8008126:	8013      	strh	r3, [r2, #0]
}
 8008128:	b04b      	add	sp, #300	; 0x12c
 800812a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800812e:	ad02      	add	r5, sp, #8
 8008130:	2200      	movs	r2, #0
 8008132:	802a      	strh	r2, [r5, #0]
 8008134:	70aa      	strb	r2, [r5, #2]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8008136:	220c      	movs	r2, #12
  cp0->Service_Handle = htob(Service_Handle, 2);
 8008138:	af09      	add	r7, sp, #36	; 0x24
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800813a:	9200      	str	r2, [sp, #0]
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800813c:	f10d 0629 	add.w	r6, sp, #41	; 0x29
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8008140:	2202      	movs	r2, #2
  cp0->Service_Handle = htob(Service_Handle, 2);
 8008142:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8008144:	70b9      	strb	r1, [r7, #2]
    switch (Char_UUID_Type) {
 8008146:	e7c2      	b.n	80080ce <aci_gatt_add_char+0x46>
    return BLE_STATUS_TIMEOUT;
 8008148:	20ff      	movs	r0, #255	; 0xff
}
 800814a:	b04b      	add	sp, #300	; 0x12c
 800814c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008150:	0104003f 	.word	0x0104003f

08008154 <aci_gatt_add_char_desc>:
                                  uint8_t Access_Permissions,
                                  uint8_t GATT_Evt_Mask,
                                  uint8_t Enc_Key_Size,
                                  uint8_t Is_Variable,
                                  uint16_t *Char_Desc_Handle)
{
 8008154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008158:	b0cd      	sub	sp, #308	; 0x134
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_desc_cp0 *cp0 = (aci_gatt_add_char_desc_cp0*)(cmd_buffer);
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 800815a:	2a01      	cmp	r2, #1
{
 800815c:	f89d 5164 	ldrb.w	r5, [sp, #356]	; 0x164
 8008160:	9500      	str	r5, [sp, #0]
 8008162:	f89d 5168 	ldrb.w	r5, [sp, #360]	; 0x168
 8008166:	9501      	str	r5, [sp, #4]
 8008168:	f89d 516c 	ldrb.w	r5, [sp, #364]	; 0x16c
 800816c:	f89d 9158 	ldrb.w	r9, [sp, #344]	; 0x158
 8008170:	f89d 415c 	ldrb.w	r4, [sp, #348]	; 0x15c
 8008174:	f89d a170 	ldrb.w	sl, [sp, #368]	; 0x170
 8008178:	f89d b174 	ldrb.w	fp, [sp, #372]	; 0x174
 800817c:	9502      	str	r5, [sp, #8]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 800817e:	d056      	beq.n	800822e <aci_gatt_add_char_desc+0xda>
 8008180:	2a02      	cmp	r2, #2
 8008182:	d003      	beq.n	800818c <aci_gatt_add_char_desc+0x38>
 8008184:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8008186:	b04d      	add	sp, #308	; 0x134
 8008188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800818c:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 800818e:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008190:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8008194:	f104 0517 	add.w	r5, r4, #23
  cp0->Service_Handle = htob(Service_Handle, 2);
 8008198:	8030      	strh	r0, [r6, #0]
      case 2: size = 16; break;
 800819a:	2010      	movs	r0, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 800819c:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800819e:	f8a7 c000 	strh.w	ip, [r7]
 80081a2:	f887 c002 	strb.w	ip, [r7, #2]
      case 2: size = 16; break;
 80081a6:	9003      	str	r0, [sp, #12]
 80081a8:	f10d 0841 	add.w	r8, sp, #65	; 0x41
  cp0->Char_Handle = htob(Char_Handle, 2);
 80081ac:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 80081ae:	7132      	strb	r2, [r6, #4]
    BLUENRG_memcpy((void *) &cp0->Char_Desc_Uuid, (const void *) Char_Desc_Uuid, size);
 80081b0:	4619      	mov	r1, r3
 80081b2:	4602      	mov	r2, r0
 80081b4:	f10d 0031 	add.w	r0, sp, #49	; 0x31
 80081b8:	f002 fe16 	bl	800ade8 <memcpy>
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 80081bc:	4622      	mov	r2, r4
 80081be:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Char_Desc_Value_Length = htob(Char_Desc_Value_Length, 1);
 80081c0:	f888 4001 	strb.w	r4, [r8, #1]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 80081c4:	f108 0002 	add.w	r0, r8, #2
      cp1->Char_Desc_Value_Max_Len = htob(Char_Desc_Value_Max_Len, 1);
 80081c8:	f888 9000 	strb.w	r9, [r8]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 80081cc:	f002 fe0c 	bl	800ade8 <memcpy>
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 80081d0:	9a00      	ldr	r2, [sp, #0]
  rq.ogf = 0x3f;
 80081d2:	f8df c088 	ldr.w	ip, [pc, #136]	; 800825c <aci_gatt_add_char_desc+0x108>
      cp2->Is_Variable = htob(Is_Variable, 1);
 80081d6:	f885 b004 	strb.w	fp, [r5, #4]
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 80081da:	2300      	movs	r3, #0
 80081dc:	f362 0307 	bfi	r3, r2, #0, #8
 80081e0:	9a01      	ldr	r2, [sp, #4]
  rq.rparam = &resp;
 80081e2:	9709      	str	r7, [sp, #36]	; 0x24
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 80081e4:	f362 230f 	bfi	r3, r2, #8, #8
    index_input += 1;
 80081e8:	9a03      	ldr	r2, [sp, #12]
  rq.ogf = 0x3f;
 80081ea:	f8cd c014 	str.w	ip, [sp, #20]
    index_input += 1;
 80081ee:	340c      	adds	r4, #12
 80081f0:	4422      	add	r2, r4
 80081f2:	4614      	mov	r4, r2
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 80081f4:	9a02      	ldr	r2, [sp, #8]
 80081f6:	f362 4317 	bfi	r3, r2, #16, #8
 80081fa:	f36a 631f 	bfi	r3, sl, #24, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80081fe:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 8008200:	2203      	movs	r2, #3
  rq.clen = index_input;
 8008202:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8008204:	a805      	add	r0, sp, #20
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8008206:	602b      	str	r3, [r5, #0]
  rq.cparam = cmd_buffer;
 8008208:	e9cd 6407 	strd	r6, r4, [sp, #28]
  rq.rlen = sizeof(resp);
 800820c:	920a      	str	r2, [sp, #40]	; 0x28
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800820e:	9106      	str	r1, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8008210:	f000 f8de 	bl	80083d0 <hci_send_req>
 8008214:	2800      	cmp	r0, #0
 8008216:	db1d      	blt.n	8008254 <aci_gatt_add_char_desc+0x100>
  if (resp.Status) {
 8008218:	7838      	ldrb	r0, [r7, #0]
 800821a:	2800      	cmp	r0, #0
 800821c:	d1b3      	bne.n	8008186 <aci_gatt_add_char_desc+0x32>
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	9a5e      	ldr	r2, [sp, #376]	; 0x178
 8008222:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8008226:	8013      	strh	r3, [r2, #0]
}
 8008228:	b04d      	add	sp, #308	; 0x134
 800822a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800822e:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8008230:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008232:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8008236:	f104 0509 	add.w	r5, r4, #9
  cp0->Service_Handle = htob(Service_Handle, 2);
 800823a:	8030      	strh	r0, [r6, #0]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 800823c:	2002      	movs	r0, #2
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 800823e:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008240:	f8a7 c000 	strh.w	ip, [r7]
 8008244:	f887 c002 	strb.w	ip, [r7, #2]
      case 1: size = 2; break;
 8008248:	9003      	str	r0, [sp, #12]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 800824a:	f10d 0833 	add.w	r8, sp, #51	; 0x33
  cp0->Char_Handle = htob(Char_Handle, 2);
 800824e:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 8008250:	7132      	strb	r2, [r6, #4]
 8008252:	e7ad      	b.n	80081b0 <aci_gatt_add_char_desc+0x5c>
    return BLE_STATUS_TIMEOUT;
 8008254:	20ff      	movs	r0, #255	; 0xff
}
 8008256:	b04d      	add	sp, #308	; 0x134
 8008258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800825c:	0105003f 	.word	0x0105003f

08008260 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 8008260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008262:	b0c9      	sub	sp, #292	; 0x124
 8008264:	461c      	mov	r4, r3
 8008266:	468c      	mov	ip, r1
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8008268:	2600      	movs	r6, #0
{
 800826a:	4613      	mov	r3, r2
  index_input += 1;
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800826c:	994e      	ldr	r1, [sp, #312]	; 0x138
  cp0->Service_Handle = htob(Service_Handle, 2);
 800826e:	f8ad 001c 	strh.w	r0, [sp, #28]
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 8008272:	4622      	mov	r2, r4
 8008274:	f10d 0022 	add.w	r0, sp, #34	; 0x22
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 8008278:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  cp0->Char_Handle = htob(Char_Handle, 2);
 800827c:	f8ad c01e 	strh.w	ip, [sp, #30]
  cp0->Val_Offset = htob(Val_Offset, 1);
 8008280:	f88d 3020 	strb.w	r3, [sp, #32]
  tBleStatus status = 0;
 8008284:	f88d 6003 	strb.w	r6, [sp, #3]
    index_input += Char_Value_Length*sizeof(uint8_t);
 8008288:	3406      	adds	r4, #6
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800828a:	f002 fdad 	bl	800ade8 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 800828e:	4a0b      	ldr	r2, [pc, #44]	; (80082bc <aci_gatt_update_char_value+0x5c>)
  tBleStatus status = 0;
 8008290:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x106;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8008294:	2301      	movs	r3, #1
  cp0->Service_Handle = htob(Service_Handle, 2);
 8008296:	ad07      	add	r5, sp, #28
  rq.clen = index_input;
 8008298:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 800829a:	4631      	mov	r1, r6
 800829c:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 800829e:	e9cd 2601 	strd	r2, r6, [sp, #4]
  rq.cparam = cmd_buffer;
 80082a2:	9503      	str	r5, [sp, #12]
  rq.clen = index_input;
 80082a4:	9404      	str	r4, [sp, #16]
  rq.rparam = &status;
 80082a6:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 80082a8:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 80082aa:	f000 f891 	bl	80083d0 <hci_send_req>
 80082ae:	42b0      	cmp	r0, r6
    return BLE_STATUS_TIMEOUT;
  if (status) {
 80082b0:	bfac      	ite	ge
 80082b2:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 80082b4:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 80082b6:	b049      	add	sp, #292	; 0x124
 80082b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082ba:	bf00      	nop
 80082bc:	0106003f 	.word	0x0106003f

080082c0 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 80082c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082c2:	460c      	mov	r4, r1
 80082c4:	b0c9      	sub	sp, #292	; 0x124
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80082c6:	2500      	movs	r5, #0
{
 80082c8:	4603      	mov	r3, r0
  index_input += 1;
  cp0->Length = htob(Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 80082ca:	4611      	mov	r1, r2
 80082cc:	f10d 001e 	add.w	r0, sp, #30
 80082d0:	4622      	mov	r2, r4
  cp0->Offset = htob(Offset, 1);
 80082d2:	f88d 301c 	strb.w	r3, [sp, #28]
  cp0->Length = htob(Length, 1);
 80082d6:	f88d 401d 	strb.w	r4, [sp, #29]
  tBleStatus status = 0;
 80082da:	f88d 5003 	strb.w	r5, [sp, #3]
    index_input += Length*sizeof(uint8_t);
 80082de:	3402      	adds	r4, #2
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 80082e0:	f002 fd82 	bl	800ade8 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 80082e4:	4a0a      	ldr	r2, [pc, #40]	; (8008310 <aci_hal_write_config_data+0x50>)
  tBleStatus status = 0;
 80082e6:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x00c;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 80082ea:	2301      	movs	r3, #1
  cp0->Offset = htob(Offset, 1);
 80082ec:	ae07      	add	r6, sp, #28
  rq.clen = index_input;
 80082ee:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 80082f0:	4629      	mov	r1, r5
 80082f2:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 80082f4:	e9cd 2501 	strd	r2, r5, [sp, #4]
  rq.clen = index_input;
 80082f8:	9404      	str	r4, [sp, #16]
  rq.cparam = cmd_buffer;
 80082fa:	9603      	str	r6, [sp, #12]
  rq.rparam = &status;
 80082fc:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 80082fe:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8008300:	f000 f866 	bl	80083d0 <hci_send_req>
 8008304:	42a8      	cmp	r0, r5
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8008306:	bfac      	ite	ge
 8008308:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 800830a:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 800830c:	b049      	add	sp, #292	; 0x124
 800830e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008310:	000c003f 	.word	0x000c003f

08008314 <aci_hal_set_tx_power_level>:
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 8008314:	b510      	push	{r4, lr}
 8008316:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8008318:	2300      	movs	r3, #0
  uint8_t index_input = 0;
  cp0->En_High_Power = htob(En_High_Power, 1);
 800831a:	aa07      	add	r2, sp, #28
 800831c:	f88d 001c 	strb.w	r0, [sp, #28]
  index_input += 1;
  cp0->PA_Level = htob(PA_Level, 1);
 8008320:	f88d 101d 	strb.w	r1, [sp, #29]
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8008324:	480b      	ldr	r0, [pc, #44]	; (8008354 <aci_hal_set_tx_power_level+0x40>)
  rq.ocf = 0x00f;
  rq.cparam = cmd_buffer;
 8008326:	9203      	str	r2, [sp, #12]
  rq.clen = index_input;
 8008328:	2102      	movs	r1, #2
  tBleStatus status = 0;
 800832a:	f10d 0403 	add.w	r4, sp, #3
  rq.ogf = 0x3f;
 800832e:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 8008330:	2201      	movs	r2, #1
  rq.clen = index_input;
 8008332:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 8008334:	a801      	add	r0, sp, #4
 8008336:	4619      	mov	r1, r3
  rq.rlen = 1;
 8008338:	9206      	str	r2, [sp, #24]
  rq.rparam = &status;
 800833a:	9405      	str	r4, [sp, #20]
  tBleStatus status = 0;
 800833c:	f88d 3003 	strb.w	r3, [sp, #3]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008340:	9302      	str	r3, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8008342:	f000 f845 	bl	80083d0 <hci_send_req>
 8008346:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8008348:	bfac      	ite	ge
 800834a:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 800834c:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 800834e:	b048      	add	sp, #288	; 0x120
 8008350:	bd10      	pop	{r4, pc}
 8008352:	bf00      	nop
 8008354:	000f003f 	.word	0x000f003f

08008358 <hci_init>:
}

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8008358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t index;

  if(UserEvtRx != NULL)
  {
    hciContext.UserEvtRx = UserEvtRx;
 800835c:	4f10      	ldr	r7, [pc, #64]	; (80083a0 <hci_init+0x48>)
  if(UserEvtRx != NULL)
 800835e:	b100      	cbz	r0, 8008362 <hci_init+0xa>
    hciContext.UserEvtRx = UserEvtRx;
 8008360:	61f8      	str	r0, [r7, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8008362:	4810      	ldr	r0, [pc, #64]	; (80083a4 <hci_init+0x4c>)
 8008364:	4c10      	ldr	r4, [pc, #64]	; (80083a8 <hci_init+0x50>)
  hci_tl_lowlevel_init();

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8008366:	4606      	mov	r6, r0
  list_init_head(&hciReadPktPool);
 8008368:	f000 f974 	bl	8008654 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800836c:	480f      	ldr	r0, [pc, #60]	; (80083ac <hci_init+0x54>)
 800836e:	f000 f971 	bl	8008654 <list_init_head>
  hci_tl_lowlevel_init();
 8008372:	f7f8 fe69 	bl	8001048 <hci_tl_lowlevel_init>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008376:	f504 65af 	add.w	r5, r4, #1400	; 0x578
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800837a:	4621      	mov	r1, r4
 800837c:	4630      	mov	r0, r6
 800837e:	348c      	adds	r4, #140	; 0x8c
 8008380:	f000 f984 	bl	800868c <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008384:	42a5      	cmp	r5, r4
 8008386:	d1f8      	bne.n	800837a <hci_init+0x22>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	b10b      	cbz	r3, 8008390 <hci_init+0x38>
 800838c:	2000      	movs	r0, #0
 800838e:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	b113      	cbz	r3, 800839a <hci_init+0x42>
}
 8008394:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  if (hciContext.io.Reset) hciContext.io.Reset();
 8008398:	4718      	bx	r3
}
 800839a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800839e:	bf00      	nop
 80083a0:	20000204 	.word	0x20000204
 80083a4:	20009c6c 	.word	0x20009c6c
 80083a8:	20000224 	.word	0x20000224
 80083ac:	20009c74 	.word	0x20009c74

080083b0 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80083b0:	4b06      	ldr	r3, [pc, #24]	; (80083cc <hci_register_io_bus+0x1c>)
  hciContext.io.Receive = fops->Receive;  
  hciContext.io.Send    = fops->Send;
  hciContext.io.GetTick = fops->GetTick;
 80083b2:	6982      	ldr	r2, [r0, #24]
{
 80083b4:	b430      	push	{r4, r5}
  hciContext.io.Init    = fops->Init; 
 80083b6:	6805      	ldr	r5, [r0, #0]
  hciContext.io.GetTick = fops->GetTick;
 80083b8:	619a      	str	r2, [r3, #24]
  hciContext.io.Reset   = fops->Reset;
 80083ba:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 80083be:	e9c3 4102 	strd	r4, r1, [r3, #8]
 80083c2:	6902      	ldr	r2, [r0, #16]
 80083c4:	611a      	str	r2, [r3, #16]
  hciContext.io.Init    = fops->Init; 
 80083c6:	601d      	str	r5, [r3, #0]
}
 80083c8:	bc30      	pop	{r4, r5}
 80083ca:	4770      	bx	lr
 80083cc:	20000204 	.word	0x20000204

080083d0 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 80083d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80083d4:	4606      	mov	r6, r0
 80083d6:	b0a5      	sub	sp, #148	; 0x94
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 80083d8:	2300      	movs	r3, #0
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 80083da:	a802      	add	r0, sp, #8
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80083dc:	8877      	ldrh	r7, [r6, #2]
 80083de:	f8b6 9000 	ldrh.w	r9, [r6]
  tHciDataPacket * hciReadPacket = NULL;
 80083e2:	9301      	str	r3, [sp, #4]
{
 80083e4:	4688      	mov	r8, r1
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80083e6:	4c6a      	ldr	r4, [pc, #424]	; (8008590 <hci_send_req+0x1c0>)
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80083e8:	4d6a      	ldr	r5, [pc, #424]	; (8008594 <hci_send_req+0x1c4>)
  list_init_head(&hciTempQueue);
 80083ea:	f000 f933 	bl	8008654 <list_init_head>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80083ee:	e005      	b.n	80083fc <hci_send_req+0x2c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80083f0:	f000 f958 	bl	80086a4 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 80083f4:	9904      	ldr	r1, [sp, #16]
 80083f6:	4620      	mov	r0, r4
 80083f8:	f000 f948 	bl	800868c <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80083fc:	4620      	mov	r0, r4
 80083fe:	f000 f985 	bl	800870c <list_get_size>
 8008402:	4603      	mov	r3, r0
 8008404:	2b04      	cmp	r3, #4
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8008406:	a904      	add	r1, sp, #16
 8008408:	4628      	mov	r0, r5
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800840a:	ddf1      	ble.n	80083f0 <hci_send_req+0x20>
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800840c:	8873      	ldrh	r3, [r6, #2]
 800840e:	8832      	ldrh	r2, [r6, #0]

  free_event_list();
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8008410:	7b34      	ldrb	r4, [r6, #12]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8008412:	68b1      	ldr	r1, [r6, #8]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8008414:	f88d 4013 	strb.w	r4, [sp, #19]
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8008418:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800841c:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
  payload[0] = HCI_COMMAND_PKT;
 8008420:	2501      	movs	r5, #1
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8008422:	4622      	mov	r2, r4
 8008424:	a805      	add	r0, sp, #20
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8008426:	f8ad 3011 	strh.w	r3, [sp, #17]
  payload[0] = HCI_COMMAND_PKT;
 800842a:	f88d 5010 	strb.w	r5, [sp, #16]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800842e:	f002 fcdb 	bl	800ade8 <memcpy>
  if (hciContext.io.Send)
 8008432:	4b59      	ldr	r3, [pc, #356]	; (8008598 <hci_send_req+0x1c8>)
 8008434:	691b      	ldr	r3, [r3, #16]
 8008436:	b113      	cbz	r3, 800843e <hci_send_req+0x6e>
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8008438:	1d21      	adds	r1, r4, #4
 800843a:	a804      	add	r0, sp, #16
 800843c:	4798      	blx	r3
  
  if (async)
 800843e:	f1b8 0f00 	cmp.w	r8, #0
 8008442:	f040 808f 	bne.w	8008564 <hci_send_req+0x194>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8008446:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800844a:	ea47 2789 	orr.w	r7, r7, r9, lsl #10
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800844e:	4d51      	ldr	r5, [pc, #324]	; (8008594 <hci_send_req+0x1c4>)
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8008450:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8008590 <hci_send_req+0x1c0>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8008454:	b2bf      	uxth	r7, r7
    uint32_t tickstart = HAL_GetTick();
 8008456:	f7fa fb75 	bl	8002b44 <HAL_GetTick>
 800845a:	4604      	mov	r4, r0
 800845c:	e002      	b.n	8008464 <hci_send_req+0x94>
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800845e:	f000 f8fd 	bl	800865c <list_is_empty>
 8008462:	b1f0      	cbz	r0, 80084a2 <hci_send_req+0xd2>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008464:	f7fa fb6e 	bl	8002b44 <HAL_GetTick>
 8008468:	1b03      	subs	r3, r0, r4
 800846a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800846e:	4628      	mov	r0, r5
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8008470:	d9f5      	bls.n	800845e <hci_send_req+0x8e>
 8008472:	9901      	ldr	r1, [sp, #4]
      hciReadPacket=NULL;
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8008474:	2900      	cmp	r1, #0
 8008476:	d142      	bne.n	80084fe <hci_send_req+0x12e>
    list_insert_head(dest_list, tmp_node);
 8008478:	4c46      	ldr	r4, [pc, #280]	; (8008594 <hci_send_req+0x1c4>)
 800847a:	e005      	b.n	8008488 <hci_send_req+0xb8>
    list_remove_tail(src_list, &tmp_node);
 800847c:	f000 f92c 	bl	80086d8 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8008480:	9904      	ldr	r1, [sp, #16]
 8008482:	4620      	mov	r0, r4
 8008484:	f000 f8f6 	bl	8008674 <list_insert_head>
  while (!list_is_empty(src_list))
 8008488:	a802      	add	r0, sp, #8
 800848a:	f000 f8e7 	bl	800865c <list_is_empty>
 800848e:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 8008490:	a904      	add	r1, sp, #16
 8008492:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0f1      	beq.n	800847c <hci_send_req+0xac>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return -1;
 8008498:	f04f 30ff 	mov.w	r0, #4294967295
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return 0;
}
 800849c:	b025      	add	sp, #148	; 0x94
 800849e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 80084a2:	a901      	add	r1, sp, #4
 80084a4:	4628      	mov	r0, r5
 80084a6:	f000 f8fd 	bl	80086a4 <list_remove_head>
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80084aa:	9901      	ldr	r1, [sp, #4]
    if (hci_hdr->type == HCI_EVENT_PKT)
 80084ac:	7a0b      	ldrb	r3, [r1, #8]
 80084ae:	2b04      	cmp	r3, #4
 80084b0:	d112      	bne.n	80084d8 <hci_send_req+0x108>
      switch (event_pckt->evt) 
 80084b2:	7a4b      	ldrb	r3, [r1, #9]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80084b4:	f891 4088 	ldrb.w	r4, [r1, #136]	; 0x88
      switch (event_pckt->evt) 
 80084b8:	2b10      	cmp	r3, #16
 80084ba:	d020      	beq.n	80084fe <hci_send_req+0x12e>
 80084bc:	d823      	bhi.n	8008506 <hci_send_req+0x136>
 80084be:	2b0e      	cmp	r3, #14
 80084c0:	d01a      	beq.n	80084f8 <hci_send_req+0x128>
 80084c2:	2b0f      	cmp	r3, #15
 80084c4:	d108      	bne.n	80084d8 <hci_send_req+0x108>
        if (cs->opcode != opcode)
 80084c6:	f8b1 300d 	ldrh.w	r3, [r1, #13]
 80084ca:	42bb      	cmp	r3, r7
 80084cc:	d117      	bne.n	80084fe <hci_send_req+0x12e>
        if (r->event != EVT_CMD_STATUS) {
 80084ce:	6873      	ldr	r3, [r6, #4]
 80084d0:	2b0f      	cmp	r3, #15
 80084d2:	d052      	beq.n	800857a <hci_send_req+0x1aa>
          if (cs->status) {
 80084d4:	7acb      	ldrb	r3, [r1, #11]
 80084d6:	b993      	cbnz	r3, 80084fe <hci_send_req+0x12e>
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80084d8:	4640      	mov	r0, r8
 80084da:	f000 f8bf 	bl	800865c <list_is_empty>
 80084de:	b120      	cbz	r0, 80084ea <hci_send_req+0x11a>
 80084e0:	4628      	mov	r0, r5
 80084e2:	f000 f8bb 	bl	800865c <list_is_empty>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	d140      	bne.n	800856c <hci_send_req+0x19c>
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 80084ea:	9901      	ldr	r1, [sp, #4]
 80084ec:	a802      	add	r0, sp, #8
 80084ee:	f000 f8cd 	bl	800868c <list_insert_tail>
      hciReadPacket=NULL;
 80084f2:	2300      	movs	r3, #0
 80084f4:	9301      	str	r3, [sp, #4]
 80084f6:	e7ae      	b.n	8008456 <hci_send_req+0x86>
        if (cc->opcode != opcode)
 80084f8:	898b      	ldrh	r3, [r1, #12]
 80084fa:	42bb      	cmp	r3, r7
 80084fc:	d014      	beq.n	8008528 <hci_send_req+0x158>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80084fe:	4824      	ldr	r0, [pc, #144]	; (8008590 <hci_send_req+0x1c0>)
 8008500:	f000 f8b8 	bl	8008674 <list_insert_head>
 8008504:	e7b8      	b.n	8008478 <hci_send_req+0xa8>
      switch (event_pckt->evt) 
 8008506:	2b3e      	cmp	r3, #62	; 0x3e
 8008508:	d1e6      	bne.n	80084d8 <hci_send_req+0x108>
        if (me->subevent != r->event)
 800850a:	7aca      	ldrb	r2, [r1, #11]
 800850c:	6873      	ldr	r3, [r6, #4]
 800850e:	429a      	cmp	r2, r3
 8008510:	d1e2      	bne.n	80084d8 <hci_send_req+0x108>
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8008512:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= 1;
 8008516:	1f22      	subs	r2, r4, #4
        r->rlen = MIN(len, r->rlen);
 8008518:	429a      	cmp	r2, r3
 800851a:	bf28      	it	cs
 800851c:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800851e:	310c      	adds	r1, #12
        r->rlen = MIN(len, r->rlen);
 8008520:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8008522:	f002 fc61 	bl	800ade8 <memcpy>
        goto done;
 8008526:	e009      	b.n	800853c <hci_send_req+0x16c>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008528:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= EVT_CMD_COMPLETE_SIZE;
 800852c:	1fa2      	subs	r2, r4, #6
        r->rlen = MIN(len, r->rlen);
 800852e:	429a      	cmp	r2, r3
 8008530:	bf28      	it	cs
 8008532:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008534:	310e      	adds	r1, #14
        r->rlen = MIN(len, r->rlen);
 8008536:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008538:	f002 fc56 	bl	800ade8 <memcpy>
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800853c:	9901      	ldr	r1, [sp, #4]
 800853e:	4814      	ldr	r0, [pc, #80]	; (8008590 <hci_send_req+0x1c0>)
    list_insert_head(dest_list, tmp_node);
 8008540:	4c14      	ldr	r4, [pc, #80]	; (8008594 <hci_send_req+0x1c4>)
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8008542:	f000 f897 	bl	8008674 <list_insert_head>
static void move_list(tListNode * dest_list, tListNode * src_list)
 8008546:	e005      	b.n	8008554 <hci_send_req+0x184>
    list_remove_tail(src_list, &tmp_node);
 8008548:	f000 f8c6 	bl	80086d8 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800854c:	9904      	ldr	r1, [sp, #16]
 800854e:	4620      	mov	r0, r4
 8008550:	f000 f890 	bl	8008674 <list_insert_head>
  while (!list_is_empty(src_list))
 8008554:	a802      	add	r0, sp, #8
 8008556:	f000 f881 	bl	800865c <list_is_empty>
 800855a:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 800855c:	a904      	add	r1, sp, #16
 800855e:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 8008560:	2b00      	cmp	r3, #0
 8008562:	d0f1      	beq.n	8008548 <hci_send_req+0x178>
    return 0;
 8008564:	2000      	movs	r0, #0
}
 8008566:	b025      	add	sp, #148	; 0x94
 8008568:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800856c:	9901      	ldr	r1, [sp, #4]
 800856e:	4640      	mov	r0, r8
 8008570:	f000 f88c 	bl	800868c <list_insert_tail>
      hciReadPacket=NULL;
 8008574:	2300      	movs	r3, #0
 8008576:	9301      	str	r3, [sp, #4]
 8008578:	e76d      	b.n	8008456 <hci_send_req+0x86>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800857a:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800857e:	1ee2      	subs	r2, r4, #3
        r->rlen = MIN(len, r->rlen);
 8008580:	429a      	cmp	r2, r3
 8008582:	bf28      	it	cs
 8008584:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008586:	310b      	adds	r1, #11
        r->rlen = MIN(len, r->rlen);
 8008588:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800858a:	f002 fc2d 	bl	800ade8 <memcpy>
        goto done;
 800858e:	e7d5      	b.n	800853c <hci_send_req+0x16c>
 8008590:	20009c6c 	.word	0x20009c6c
 8008594:	20009c74 	.word	0x20009c74
 8008598:	20000204 	.word	0x20000204

0800859c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800859c:	b570      	push	{r4, r5, r6, lr}
 800859e:	b082      	sub	sp, #8
  tHciDataPacket * hciReadPacket = NULL;
 80085a0:	2300      	movs	r3, #0
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80085a2:	4c0d      	ldr	r4, [pc, #52]	; (80085d8 <hci_user_evt_proc+0x3c>)
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);

    if (hciContext.UserEvtRx != NULL)
 80085a4:	4e0d      	ldr	r6, [pc, #52]	; (80085dc <hci_user_evt_proc+0x40>)
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80085a6:	4d0e      	ldr	r5, [pc, #56]	; (80085e0 <hci_user_evt_proc+0x44>)
  tHciDataPacket * hciReadPacket = NULL;
 80085a8:	9301      	str	r3, [sp, #4]
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80085aa:	e00a      	b.n	80085c2 <hci_user_evt_proc+0x26>
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80085ac:	f000 f87a 	bl	80086a4 <list_remove_head>
    if (hciContext.UserEvtRx != NULL)
 80085b0:	69f3      	ldr	r3, [r6, #28]
 80085b2:	b113      	cbz	r3, 80085ba <hci_user_evt_proc+0x1e>
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 80085b4:	9801      	ldr	r0, [sp, #4]
 80085b6:	3008      	adds	r0, #8
 80085b8:	4798      	blx	r3
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80085ba:	9901      	ldr	r1, [sp, #4]
 80085bc:	4628      	mov	r0, r5
 80085be:	f000 f865 	bl	800868c <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80085c2:	4620      	mov	r0, r4
 80085c4:	f000 f84a 	bl	800865c <list_is_empty>
 80085c8:	4603      	mov	r3, r0
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 80085ca:	a901      	add	r1, sp, #4
 80085cc:	4620      	mov	r0, r4
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d0ec      	beq.n	80085ac <hci_user_evt_proc+0x10>
  }
}
 80085d2:	b002      	add	sp, #8
 80085d4:	bd70      	pop	{r4, r5, r6, pc}
 80085d6:	bf00      	nop
 80085d8:	20009c74 	.word	0x20009c74
 80085dc:	20000204 	.word	0x20000204
 80085e0:	20009c6c 	.word	0x20009c6c

080085e4 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80085e4:	b530      	push	{r4, r5, lr}
 80085e6:	b083      	sub	sp, #12
  tHciDataPacket * hciReadPacket = NULL;
 80085e8:	2300      	movs	r3, #0
  uint8_t data_len;
  
  int32_t ret = 0;
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80085ea:	4817      	ldr	r0, [pc, #92]	; (8008648 <hci_notify_asynch_evt+0x64>)
  tHciDataPacket * hciReadPacket = NULL;
 80085ec:	9301      	str	r3, [sp, #4]
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80085ee:	f000 f835 	bl	800865c <list_is_empty>
 80085f2:	b110      	cbz	r0, 80085fa <hci_notify_asynch_evt+0x16>
      }
    }
  }
  else 
  {
    ret = 1;
 80085f4:	2001      	movs	r0, #1
  }
  return ret;
  
}
 80085f6:	b003      	add	sp, #12
 80085f8:	bd30      	pop	{r4, r5, pc}
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80085fa:	4605      	mov	r5, r0
 80085fc:	a901      	add	r1, sp, #4
 80085fe:	4812      	ldr	r0, [pc, #72]	; (8008648 <hci_notify_asynch_evt+0x64>)
 8008600:	f000 f850 	bl	80086a4 <list_remove_head>
    if (hciContext.io.Receive)
 8008604:	4b11      	ldr	r3, [pc, #68]	; (800864c <hci_notify_asynch_evt+0x68>)
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	b1db      	cbz	r3, 8008642 <hci_notify_asynch_evt+0x5e>
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800860a:	9801      	ldr	r0, [sp, #4]
 800860c:	2180      	movs	r1, #128	; 0x80
 800860e:	3008      	adds	r0, #8
 8008610:	4798      	blx	r3
      if (data_len > 0)
 8008612:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
        hciReadPacket->data_len = data_len;
 8008616:	9901      	ldr	r1, [sp, #4]
      if (data_len > 0)
 8008618:	d00d      	beq.n	8008636 <hci_notify_asynch_evt+0x52>
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800861a:	7a0b      	ldrb	r3, [r1, #8]
        hciReadPacket->data_len = data_len;
 800861c:	f881 4088 	strb.w	r4, [r1, #136]	; 0x88
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8008620:	2b04      	cmp	r3, #4
 8008622:	d108      	bne.n	8008636 <hci_notify_asynch_evt+0x52>
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8008624:	7a8b      	ldrb	r3, [r1, #10]
 8008626:	3c03      	subs	r4, #3
 8008628:	42a3      	cmp	r3, r4
 800862a:	d104      	bne.n	8008636 <hci_notify_asynch_evt+0x52>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800862c:	4808      	ldr	r0, [pc, #32]	; (8008650 <hci_notify_asynch_evt+0x6c>)
 800862e:	f000 f82d 	bl	800868c <list_insert_tail>
  int32_t ret = 0;
 8008632:	4628      	mov	r0, r5
 8008634:	e7df      	b.n	80085f6 <hci_notify_asynch_evt+0x12>
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8008636:	4804      	ldr	r0, [pc, #16]	; (8008648 <hci_notify_asynch_evt+0x64>)
 8008638:	f000 f81c 	bl	8008674 <list_insert_head>
  int32_t ret = 0;
 800863c:	2000      	movs	r0, #0
}
 800863e:	b003      	add	sp, #12
 8008640:	bd30      	pop	{r4, r5, pc}
  int32_t ret = 0;
 8008642:	4618      	mov	r0, r3
  return ret;
 8008644:	e7d7      	b.n	80085f6 <hci_notify_asynch_evt+0x12>
 8008646:	bf00      	nop
 8008648:	20009c6c 	.word	0x20009c6c
 800864c:	20000204 	.word	0x20000204
 8008650:	20009c74 	.word	0x20009c74

08008654 <list_init_head>:
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
  listHead->next = listHead;
  listHead->prev = listHead;	
 8008654:	e9c0 0000 	strd	r0, r0, [r0]
}
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop

0800865c <list_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800865c:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008660:	b672      	cpsid	i
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8008662:	6803      	ldr	r3, [r0, #0]
  {
    return_value = 1;
 8008664:	1a18      	subs	r0, r3, r0
 8008666:	fab0 f080 	clz	r0, r0
 800866a:	0940      	lsrs	r0, r0, #5
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800866c:	f382 8810 	msr	PRIMASK, r2
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
}
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop

08008674 <list_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008674:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008678:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800867a:	6802      	ldr	r2, [r0, #0]
  node->prev = listHead;
 800867c:	e9c1 2000 	strd	r2, r0, [r1]
  listHead->next = node;
 8008680:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 8008682:	680a      	ldr	r2, [r1, #0]
 8008684:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008686:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800868a:	4770      	bx	lr

0800868c <list_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800868c:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008690:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
  node->prev = listHead->prev;
 8008692:	6842      	ldr	r2, [r0, #4]
 8008694:	e9c1 0200 	strd	r0, r2, [r1]
  listHead->prev = node;
 8008698:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 800869a:	684a      	ldr	r2, [r1, #4]
 800869c:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800869e:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80086a2:	4770      	bx	lr

080086a4 <list_remove_head>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 80086a4:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086a6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80086aa:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80086ac:	6803      	ldr	r3, [r0, #0]
 80086ae:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086b0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80086b4:	b672      	cpsid	i
  (node->prev)->next = node->next;
 80086b6:	e9d3 3200 	ldrd	r3, r2, [r3]
 80086ba:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 80086bc:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086be:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->next);
  (*node)->next = NULL;
 80086c2:	680a      	ldr	r2, [r1, #0]
 80086c4:	2300      	movs	r3, #0
 80086c6:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 80086c8:	680a      	ldr	r2, [r1, #0]
 80086ca:	6053      	str	r3, [r2, #4]
 80086cc:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80086d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop

080086d8 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80086d8:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086da:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80086de:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80086e0:	6843      	ldr	r3, [r0, #4]
 80086e2:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086e4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80086e8:	b672      	cpsid	i
  (node->prev)->next = node->next;
 80086ea:	e9d3 3200 	ldrd	r3, r2, [r3]
 80086ee:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 80086f0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086f2:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->prev);
  (*node)->next = NULL;
 80086f6:	680a      	ldr	r2, [r1, #0]
 80086f8:	2300      	movs	r3, #0
 80086fa:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 80086fc:	680a      	ldr	r2, [r1, #0]
 80086fe:	6053      	str	r3, [r2, #4]
 8008700:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008704:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop

0800870c <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800870c:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800870e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008712:	b672      	cpsid	i

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8008714:	6803      	ldr	r3, [r0, #0]
  while (temp != listHead)
 8008716:	429a      	cmp	r2, r3
  int size = 0;
 8008718:	f04f 0000 	mov.w	r0, #0
  while (temp != listHead)
 800871c:	d004      	beq.n	8008728 <list_get_size+0x1c>
  {
    size++;
    temp = temp->next;		
 800871e:	681b      	ldr	r3, [r3, #0]
  while (temp != listHead)
 8008720:	429a      	cmp	r2, r3
    size++;
 8008722:	f100 0001 	add.w	r0, r0, #1
  while (temp != listHead)
 8008726:	d1fa      	bne.n	800871e <list_get_size+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008728:	f381 8810 	msr	PRIMASK, r1
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
}
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop

08008730 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008730:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8008732:	4b05      	ldr	r3, [pc, #20]	; (8008748 <SysTick_Handler+0x18>)
 8008734:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008736:	f001 fbef 	bl	8009f18 <xTaskGetSchedulerState>
 800873a:	2801      	cmp	r0, #1
 800873c:	d100      	bne.n	8008740 <SysTick_Handler+0x10>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 800873e:	bd08      	pop	{r3, pc}
 8008740:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8008744:	f002 b90e 	b.w	800a964 <xPortSysTickHandler>
 8008748:	e000e010 	.word	0xe000e010

0800874c <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800874c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8008750:	b92b      	cbnz	r3, 800875e <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8008752:	4b06      	ldr	r3, [pc, #24]	; (800876c <osKernelInitialize+0x20>)
 8008754:	6818      	ldr	r0, [r3, #0]
 8008756:	b928      	cbnz	r0, 8008764 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008758:	2201      	movs	r2, #1
 800875a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800875c:	4770      	bx	lr
    stat = osErrorISR;
 800875e:	f06f 0005 	mvn.w	r0, #5
 8008762:	4770      	bx	lr
    } else {
      stat = osError;
 8008764:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8008768:	4770      	bx	lr
 800876a:	bf00      	nop
 800876c:	20000a08 	.word	0x20000a08

08008770 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008770:	b510      	push	{r4, lr}
 8008772:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8008776:	b974      	cbnz	r4, 8008796 <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8008778:	4b08      	ldr	r3, [pc, #32]	; (800879c <osKernelStart+0x2c>)
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	2a01      	cmp	r2, #1
 800877e:	d107      	bne.n	8008790 <osKernelStart+0x20>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008780:	4907      	ldr	r1, [pc, #28]	; (80087a0 <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008782:	2202      	movs	r2, #2
 8008784:	77cc      	strb	r4, [r1, #31]
 8008786:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008788:	f001 f8e2 	bl	8009950 <vTaskStartScheduler>
      stat = osOK;
 800878c:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 800878e:	bd10      	pop	{r4, pc}
      stat = osError;
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008794:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8008796:	f06f 0005 	mvn.w	r0, #5
}
 800879a:	bd10      	pop	{r4, pc}
 800879c:	20000a08 	.word	0x20000a08
 80087a0:	e000ed00 	.word	0xe000ed00

080087a4 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80087a4:	4b04      	ldr	r3, [pc, #16]	; (80087b8 <vApplicationGetIdleTaskMemory+0x14>)
 80087a6:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80087a8:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80087aa:	2380      	movs	r3, #128	; 0x80
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80087ac:	4c03      	ldr	r4, [pc, #12]	; (80087bc <vApplicationGetIdleTaskMemory+0x18>)
 80087ae:	600c      	str	r4, [r1, #0]
}
 80087b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80087b4:	6013      	str	r3, [r2, #0]
}
 80087b6:	4770      	bx	lr
 80087b8:	2000099c 	.word	0x2000099c
 80087bc:	2000079c 	.word	0x2000079c

080087c0 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80087c0:	4b05      	ldr	r3, [pc, #20]	; (80087d8 <vApplicationGetTimerTaskMemory+0x18>)
 80087c2:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80087c4:	b410      	push	{r4}
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80087c6:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80087ca:	4c04      	ldr	r4, [pc, #16]	; (80087dc <vApplicationGetTimerTaskMemory+0x1c>)
 80087cc:	600c      	str	r4, [r1, #0]
}
 80087ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80087d2:	6013      	str	r3, [r2, #0]
}
 80087d4:	4770      	bx	lr
 80087d6:	bf00      	nop
 80087d8:	2000120c 	.word	0x2000120c
 80087dc:	20000a0c 	.word	0x20000a0c

080087e0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087e0:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80087e4:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80087e8:	2200      	movs	r2, #0
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087ea:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80087ee:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80087f0:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80087f2:	6043      	str	r3, [r0, #4]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80087f4:	4770      	bx	lr
 80087f6:	bf00      	nop

080087f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80087f8:	2300      	movs	r3, #0
 80087fa:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80087fc:	4770      	bx	lr
 80087fe:	bf00      	nop

08008800 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8008800:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8008802:	6802      	ldr	r2, [r0, #0]
{
 8008804:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008806:	689c      	ldr	r4, [r3, #8]
 8008808:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800880a:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 800880c:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800880e:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008810:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008812:	6099      	str	r1, [r3, #8]
}
 8008814:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8008818:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800881a:	6002      	str	r2, [r0, #0]
}
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop

08008820 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008820:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008822:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008824:	1c6b      	adds	r3, r5, #1
 8008826:	d010      	beq.n	800884a <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008828:	f100 0308 	add.w	r3, r0, #8
 800882c:	461c      	mov	r4, r3
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	42aa      	cmp	r2, r5
 8008834:	d9fa      	bls.n	800882c <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8008836:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8008838:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800883a:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800883c:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800883e:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8008840:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8008842:	6108      	str	r0, [r1, #16]
}
 8008844:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 8008846:	6002      	str	r2, [r0, #0]
}
 8008848:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 800884a:	6904      	ldr	r4, [r0, #16]
 800884c:	6863      	ldr	r3, [r4, #4]
 800884e:	e7f2      	b.n	8008836 <vListInsert+0x16>

08008850 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008850:	6903      	ldr	r3, [r0, #16]
{
 8008852:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008854:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008858:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800885a:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 800885c:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800885e:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008860:	bf08      	it	eq
 8008862:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 8008864:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8008866:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 800886a:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 800886c:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 800886e:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8008870:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8008872:	6818      	ldr	r0, [r3, #0]
}
 8008874:	4770      	bx	lr
 8008876:	bf00      	nop

08008878 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008878:	b570      	push	{r4, r5, r6, lr}
 800887a:	4604      	mov	r4, r0

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800887c:	6c00      	ldr	r0, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800887e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008880:	b920      	cbnz	r0, 800888c <prvCopyDataToQueue+0x14>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008882:	6825      	ldr	r5, [r4, #0]
 8008884:	b35d      	cbz	r5, 80088de <prvCopyDataToQueue+0x66>
 8008886:	3601      	adds	r6, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008888:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 800888a:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800888c:	4615      	mov	r5, r2
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800888e:	4602      	mov	r2, r0
	else if( xPosition == queueSEND_TO_BACK )
 8008890:	b985      	cbnz	r5, 80088b4 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008892:	6860      	ldr	r0, [r4, #4]
 8008894:	f002 faa8 	bl	800ade8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008898:	6863      	ldr	r3, [r4, #4]
 800889a:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800889c:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800889e:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088a0:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80088a2:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80088a4:	f106 0601 	add.w	r6, r6, #1
 80088a8:	bf24      	itt	cs
 80088aa:	6823      	ldrcs	r3, [r4, #0]
 80088ac:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80088ae:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80088b0:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80088b2:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80088b4:	68e0      	ldr	r0, [r4, #12]
 80088b6:	f002 fa97 	bl	800ade8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80088ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80088bc:	68e3      	ldr	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088be:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80088c0:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088c2:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80088c4:	60e3      	str	r3, [r4, #12]
 80088c6:	f1c2 0200 	rsb	r2, r2, #0
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80088ca:	d202      	bcs.n	80088d2 <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80088cc:	68a3      	ldr	r3, [r4, #8]
 80088ce:	441a      	add	r2, r3
 80088d0:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80088d2:	2d02      	cmp	r5, #2
 80088d4:	d008      	beq.n	80088e8 <prvCopyDataToQueue+0x70>
 80088d6:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 80088d8:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80088da:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80088dc:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80088de:	68a0      	ldr	r0, [r4, #8]
 80088e0:	f001 fb2a 	bl	8009f38 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80088e4:	60a5      	str	r5, [r4, #8]
 80088e6:	e7ce      	b.n	8008886 <prvCopyDataToQueue+0xe>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088e8:	2e01      	cmp	r6, #1
 80088ea:	bf38      	it	cc
 80088ec:	2601      	movcc	r6, #1
BaseType_t xReturn = pdFALSE;
 80088ee:	2000      	movs	r0, #0
 80088f0:	e7ca      	b.n	8008888 <prvCopyDataToQueue+0x10>
 80088f2:	bf00      	nop

080088f4 <xQueueGenericCreateStatic>:
	{
 80088f4:	b530      	push	{r4, r5, lr}
 80088f6:	b083      	sub	sp, #12
 80088f8:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80088fc:	b940      	cbnz	r0, 8008910 <xQueueGenericCreateStatic+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80088fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008902:	f383 8811 	msr	BASEPRI, r3
 8008906:	f3bf 8f6f 	isb	sy
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	e7fe      	b.n	800890e <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 8008910:	461c      	mov	r4, r3
 8008912:	b1e3      	cbz	r3, 800894e <xQueueGenericCreateStatic+0x5a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008914:	b172      	cbz	r2, 8008934 <xQueueGenericCreateStatic+0x40>
 8008916:	b319      	cbz	r1, 8008960 <xQueueGenericCreateStatic+0x6c>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008918:	2350      	movs	r3, #80	; 0x50
 800891a:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800891c:	9b01      	ldr	r3, [sp, #4]
 800891e:	2b50      	cmp	r3, #80	; 0x50
 8008920:	d027      	beq.n	8008972 <xQueueGenericCreateStatic+0x7e>
 8008922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008926:	f383 8811 	msr	BASEPRI, r3
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	e7fe      	b.n	8008932 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008934:	2900      	cmp	r1, #0
 8008936:	d146      	bne.n	80089c6 <xQueueGenericCreateStatic+0xd2>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008938:	2350      	movs	r3, #80	; 0x50
 800893a:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 800893c:	9b01      	ldr	r3, [sp, #4]
 800893e:	2b50      	cmp	r3, #80	; 0x50
 8008940:	d1ef      	bne.n	8008922 <xQueueGenericCreateStatic+0x2e>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008942:	2301      	movs	r3, #1
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008944:	9a01      	ldr	r2, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008946:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800894a:	4622      	mov	r2, r4
 800894c:	e015      	b.n	800897a <xQueueGenericCreateStatic+0x86>
 800894e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008952:	f383 8811 	msr	BASEPRI, r3
 8008956:	f3bf 8f6f 	isb	sy
 800895a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 800895e:	e7fe      	b.n	800895e <xQueueGenericCreateStatic+0x6a>
 8008960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008970:	e7fe      	b.n	8008970 <xQueueGenericCreateStatic+0x7c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008972:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008974:	2301      	movs	r3, #1
 8008976:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 800897a:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
 800897e:	6022      	str	r2, [r4, #0]
	taskENTER_CRITICAL();
 8008980:	f001 ff88 	bl	800a894 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008984:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 8008988:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800898a:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800898c:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008990:	1acb      	subs	r3, r1, r3
 8008992:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008994:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008996:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 8008998:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800899a:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800899c:	e9c4 2302 	strd	r2, r3, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 80089a0:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80089a4:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 80089a8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80089ac:	f7ff ff18 	bl	80087e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80089b0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80089b4:	f7ff ff14 	bl	80087e0 <vListInitialise>
	taskEXIT_CRITICAL();
 80089b8:	f001 ff8e 	bl	800a8d8 <vPortExitCritical>
	}
 80089bc:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 80089be:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
	}
 80089c2:	b003      	add	sp, #12
 80089c4:	bd30      	pop	{r4, r5, pc}
 80089c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ca:	f383 8811 	msr	BASEPRI, r3
 80089ce:	f3bf 8f6f 	isb	sy
 80089d2:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80089d6:	e7fe      	b.n	80089d6 <xQueueGenericCreateStatic+0xe2>

080089d8 <xQueueGenericSend>:
{
 80089d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089dc:	b084      	sub	sp, #16
 80089de:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80089e0:	2800      	cmp	r0, #0
 80089e2:	f000 80ac 	beq.w	8008b3e <xQueueGenericSend+0x166>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80089e6:	4688      	mov	r8, r1
 80089e8:	461f      	mov	r7, r3
 80089ea:	4604      	mov	r4, r0
 80089ec:	2900      	cmp	r1, #0
 80089ee:	f000 8099 	beq.w	8008b24 <xQueueGenericSend+0x14c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80089f2:	2f02      	cmp	r7, #2
 80089f4:	d10b      	bne.n	8008a0e <xQueueGenericSend+0x36>
 80089f6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d008      	beq.n	8008a0e <xQueueGenericSend+0x36>
 80089fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a00:	f383 8811 	msr	BASEPRI, r3
 8008a04:	f3bf 8f6f 	isb	sy
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	e7fe      	b.n	8008a0c <xQueueGenericSend+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a0e:	f001 fa83 	bl	8009f18 <xTaskGetSchedulerState>
 8008a12:	4682      	mov	sl, r0
 8008a14:	2800      	cmp	r0, #0
 8008a16:	f000 809b 	beq.w	8008b50 <xQueueGenericSend+0x178>
 8008a1a:	f04f 0a00 	mov.w	sl, #0
					portYIELD_WITHIN_API();
 8008a1e:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 8008ce0 <xQueueGenericSend+0x308>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a22:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskENTER_CRITICAL();
 8008a26:	f001 ff35 	bl	800a894 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008a2a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008a2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	f0c0 80f4 	bcc.w	8008c1c <xQueueGenericSend+0x244>
 8008a34:	2f02      	cmp	r7, #2
 8008a36:	f000 80f1 	beq.w	8008c1c <xQueueGenericSend+0x244>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a3a:	9d01      	ldr	r5, [sp, #4]
 8008a3c:	2d00      	cmp	r5, #0
 8008a3e:	f000 814a 	beq.w	8008cd6 <xQueueGenericSend+0x2fe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a42:	ad02      	add	r5, sp, #8
				else if( xEntryTimeSet == pdFALSE )
 8008a44:	f1ba 0f00 	cmp.w	sl, #0
 8008a48:	f000 80e4 	beq.w	8008c14 <xQueueGenericSend+0x23c>
		taskEXIT_CRITICAL();
 8008a4c:	f001 ff44 	bl	800a8d8 <vPortExitCritical>
		vTaskSuspendAll();
 8008a50:	f001 f81c 	bl	8009a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a54:	f001 ff1e 	bl	800a894 <vPortEnterCritical>
 8008a58:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008a5c:	2bff      	cmp	r3, #255	; 0xff
 8008a5e:	bf04      	itt	eq
 8008a60:	2300      	moveq	r3, #0
 8008a62:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8008a66:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008a6a:	2bff      	cmp	r3, #255	; 0xff
 8008a6c:	bf04      	itt	eq
 8008a6e:	2300      	moveq	r3, #0
 8008a70:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8008a74:	f001 ff30 	bl	800a8d8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a78:	4628      	mov	r0, r5
 8008a7a:	a901      	add	r1, sp, #4
 8008a7c:	f001 f9dc 	bl	8009e38 <xTaskCheckForTimeOut>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	f040 80e8 	bne.w	8008c56 <xQueueGenericSend+0x27e>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008a86:	f001 ff05 	bl	800a894 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008a8a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008a8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d06b      	beq.n	8008b6a <xQueueGenericSend+0x192>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8008a92:	f001 ff21 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008a96:	f001 fefd 	bl	800a894 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008a9a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008a9e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008aa0:	2d00      	cmp	r5, #0
 8008aa2:	dc05      	bgt.n	8008ab0 <xQueueGenericSend+0xd8>
 8008aa4:	e012      	b.n	8008acc <xQueueGenericSend+0xf4>
			--cTxLock;
 8008aa6:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008aa8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008aac:	b25d      	sxtb	r5, r3
 8008aae:	d00d      	beq.n	8008acc <xQueueGenericSend+0xf4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ab2:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ab4:	b153      	cbz	r3, 8008acc <xQueueGenericSend+0xf4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ab6:	f001 f96b 	bl	8009d90 <xTaskRemoveFromEventList>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	d0f3      	beq.n	8008aa6 <xQueueGenericSend+0xce>
						vTaskMissedYield();
 8008abe:	f001 fa0b 	bl	8009ed8 <vTaskMissedYield>
			--cTxLock;
 8008ac2:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ac4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008ac8:	b25d      	sxtb	r5, r3
 8008aca:	d1f1      	bne.n	8008ab0 <xQueueGenericSend+0xd8>
		pxQueue->cTxLock = queueUNLOCKED;
 8008acc:	23ff      	movs	r3, #255	; 0xff
 8008ace:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008ad2:	f001 ff01 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008ad6:	f001 fedd 	bl	800a894 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008ada:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008ade:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ae0:	2d00      	cmp	r5, #0
 8008ae2:	dd15      	ble.n	8008b10 <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ae4:	f104 0a10 	add.w	sl, r4, #16
 8008ae8:	e004      	b.n	8008af4 <xQueueGenericSend+0x11c>
				--cRxLock;
 8008aea:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008aec:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008af0:	b25d      	sxtb	r5, r3
 8008af2:	d00d      	beq.n	8008b10 <xQueueGenericSend+0x138>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008af4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008af6:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008af8:	b153      	cbz	r3, 8008b10 <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008afa:	f001 f949 	bl	8009d90 <xTaskRemoveFromEventList>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d0f3      	beq.n	8008aea <xQueueGenericSend+0x112>
					vTaskMissedYield();
 8008b02:	f001 f9e9 	bl	8009ed8 <vTaskMissedYield>
				--cRxLock;
 8008b06:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b08:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b0c:	b25d      	sxtb	r5, r3
 8008b0e:	d1f1      	bne.n	8008af4 <xQueueGenericSend+0x11c>
		pxQueue->cRxLock = queueUNLOCKED;
 8008b10:	23ff      	movs	r3, #255	; 0xff
 8008b12:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008b16:	f001 fedf 	bl	800a8d8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8008b1a:	f000 ffbf 	bl	8009a9c <xTaskResumeAll>
 8008b1e:	f04f 0a01 	mov.w	sl, #1
 8008b22:	e780      	b.n	8008a26 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b24:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f43f af63 	beq.w	80089f2 <xQueueGenericSend+0x1a>
 8008b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b30:	f383 8811 	msr	BASEPRI, r3
 8008b34:	f3bf 8f6f 	isb	sy
 8008b38:	f3bf 8f4f 	dsb	sy
 8008b3c:	e7fe      	b.n	8008b3c <xQueueGenericSend+0x164>
 8008b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b42:	f383 8811 	msr	BASEPRI, r3
 8008b46:	f3bf 8f6f 	isb	sy
 8008b4a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008b4e:	e7fe      	b.n	8008b4e <xQueueGenericSend+0x176>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b50:	9b01      	ldr	r3, [sp, #4]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	f43f af63 	beq.w	8008a1e <xQueueGenericSend+0x46>
 8008b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b5c:	f383 8811 	msr	BASEPRI, r3
 8008b60:	f3bf 8f6f 	isb	sy
 8008b64:	f3bf 8f4f 	dsb	sy
 8008b68:	e7fe      	b.n	8008b68 <xQueueGenericSend+0x190>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008b6a:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 8008b6e:	f001 feb3 	bl	800a8d8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008b72:	9901      	ldr	r1, [sp, #4]
 8008b74:	4650      	mov	r0, sl
 8008b76:	f001 f873 	bl	8009c60 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8008b7a:	f001 fe8b 	bl	800a894 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008b7e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008b82:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b84:	2d00      	cmp	r5, #0
 8008b86:	dc05      	bgt.n	8008b94 <xQueueGenericSend+0x1bc>
 8008b88:	e012      	b.n	8008bb0 <xQueueGenericSend+0x1d8>
			--cTxLock;
 8008b8a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b8c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b90:	b25d      	sxtb	r5, r3
 8008b92:	d00d      	beq.n	8008bb0 <xQueueGenericSend+0x1d8>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b94:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b96:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b98:	b153      	cbz	r3, 8008bb0 <xQueueGenericSend+0x1d8>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b9a:	f001 f8f9 	bl	8009d90 <xTaskRemoveFromEventList>
 8008b9e:	2800      	cmp	r0, #0
 8008ba0:	d0f3      	beq.n	8008b8a <xQueueGenericSend+0x1b2>
						vTaskMissedYield();
 8008ba2:	f001 f999 	bl	8009ed8 <vTaskMissedYield>
			--cTxLock;
 8008ba6:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ba8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008bac:	b25d      	sxtb	r5, r3
 8008bae:	d1f1      	bne.n	8008b94 <xQueueGenericSend+0x1bc>
		pxQueue->cTxLock = queueUNLOCKED;
 8008bb0:	23ff      	movs	r3, #255	; 0xff
 8008bb2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008bb6:	f001 fe8f 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008bba:	f001 fe6b 	bl	800a894 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008bbe:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008bc2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bc4:	2d00      	cmp	r5, #0
 8008bc6:	dc05      	bgt.n	8008bd4 <xQueueGenericSend+0x1fc>
 8008bc8:	e012      	b.n	8008bf0 <xQueueGenericSend+0x218>
				--cRxLock;
 8008bca:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bcc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008bd0:	b25d      	sxtb	r5, r3
 8008bd2:	d00d      	beq.n	8008bf0 <xQueueGenericSend+0x218>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bd4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bd6:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bd8:	b153      	cbz	r3, 8008bf0 <xQueueGenericSend+0x218>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bda:	f001 f8d9 	bl	8009d90 <xTaskRemoveFromEventList>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	d0f3      	beq.n	8008bca <xQueueGenericSend+0x1f2>
					vTaskMissedYield();
 8008be2:	f001 f979 	bl	8009ed8 <vTaskMissedYield>
				--cRxLock;
 8008be6:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008be8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008bec:	b25d      	sxtb	r5, r3
 8008bee:	d1f1      	bne.n	8008bd4 <xQueueGenericSend+0x1fc>
		pxQueue->cRxLock = queueUNLOCKED;
 8008bf0:	23ff      	movs	r3, #255	; 0xff
 8008bf2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008bf6:	f001 fe6f 	bl	800a8d8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8008bfa:	f000 ff4f 	bl	8009a9c <xTaskResumeAll>
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	d18d      	bne.n	8008b1e <xQueueGenericSend+0x146>
					portYIELD_WITHIN_API();
 8008c02:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008c06:	f8c9 3000 	str.w	r3, [r9]
 8008c0a:	f3bf 8f4f 	dsb	sy
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	e784      	b.n	8008b1e <xQueueGenericSend+0x146>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c14:	4628      	mov	r0, r5
 8008c16:	f001 f903 	bl	8009e20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c1a:	e717      	b.n	8008a4c <xQueueGenericSend+0x74>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c1c:	463a      	mov	r2, r7
 8008c1e:	4641      	mov	r1, r8
 8008c20:	4620      	mov	r0, r4
 8008c22:	f7ff fe29 	bl	8008878 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c28:	b973      	cbnz	r3, 8008c48 <xQueueGenericSend+0x270>
					else if( xYieldRequired != pdFALSE )
 8008c2a:	b138      	cbz	r0, 8008c3c <xQueueGenericSend+0x264>
						queueYIELD_IF_USING_PREEMPTION();
 8008c2c:	4b2c      	ldr	r3, [pc, #176]	; (8008ce0 <xQueueGenericSend+0x308>)
 8008c2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c32:	601a      	str	r2, [r3, #0]
 8008c34:	f3bf 8f4f 	dsb	sy
 8008c38:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008c3c:	f001 fe4c 	bl	800a8d8 <vPortExitCritical>
				return pdPASS;
 8008c40:	2001      	movs	r0, #1
}
 8008c42:	b004      	add	sp, #16
 8008c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c48:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008c4c:	f001 f8a0 	bl	8009d90 <xTaskRemoveFromEventList>
 8008c50:	2800      	cmp	r0, #0
 8008c52:	d0f3      	beq.n	8008c3c <xQueueGenericSend+0x264>
 8008c54:	e7ea      	b.n	8008c2c <xQueueGenericSend+0x254>
	taskENTER_CRITICAL();
 8008c56:	f001 fe1d 	bl	800a894 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008c5a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008c5e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c60:	2d00      	cmp	r5, #0
 8008c62:	dd11      	ble.n	8008c88 <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c64:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8008c68:	e004      	b.n	8008c74 <xQueueGenericSend+0x29c>
			--cTxLock;
 8008c6a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c6c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008c70:	b25d      	sxtb	r5, r3
 8008c72:	d009      	beq.n	8008c88 <xQueueGenericSend+0x2b0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c74:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c76:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c78:	b133      	cbz	r3, 8008c88 <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c7a:	f001 f889 	bl	8009d90 <xTaskRemoveFromEventList>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	d0f3      	beq.n	8008c6a <xQueueGenericSend+0x292>
						vTaskMissedYield();
 8008c82:	f001 f929 	bl	8009ed8 <vTaskMissedYield>
 8008c86:	e7f0      	b.n	8008c6a <xQueueGenericSend+0x292>
		pxQueue->cTxLock = queueUNLOCKED;
 8008c88:	23ff      	movs	r3, #255	; 0xff
 8008c8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008c8e:	f001 fe23 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008c92:	f001 fdff 	bl	800a894 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008c96:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008c9a:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c9c:	2d00      	cmp	r5, #0
 8008c9e:	dd11      	ble.n	8008cc4 <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ca0:	f104 0610 	add.w	r6, r4, #16
 8008ca4:	e004      	b.n	8008cb0 <xQueueGenericSend+0x2d8>
				--cRxLock;
 8008ca6:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ca8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008cac:	b25d      	sxtb	r5, r3
 8008cae:	d009      	beq.n	8008cc4 <xQueueGenericSend+0x2ec>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cb0:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cb2:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cb4:	b133      	cbz	r3, 8008cc4 <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cb6:	f001 f86b 	bl	8009d90 <xTaskRemoveFromEventList>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d0f3      	beq.n	8008ca6 <xQueueGenericSend+0x2ce>
					vTaskMissedYield();
 8008cbe:	f001 f90b 	bl	8009ed8 <vTaskMissedYield>
 8008cc2:	e7f0      	b.n	8008ca6 <xQueueGenericSend+0x2ce>
		pxQueue->cRxLock = queueUNLOCKED;
 8008cc4:	23ff      	movs	r3, #255	; 0xff
 8008cc6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008cca:	f001 fe05 	bl	800a8d8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8008cce:	f000 fee5 	bl	8009a9c <xTaskResumeAll>
			return errQUEUE_FULL;
 8008cd2:	2000      	movs	r0, #0
 8008cd4:	e7b5      	b.n	8008c42 <xQueueGenericSend+0x26a>
					taskEXIT_CRITICAL();
 8008cd6:	f001 fdff 	bl	800a8d8 <vPortExitCritical>
					return errQUEUE_FULL;
 8008cda:	4628      	mov	r0, r5
 8008cdc:	e7b1      	b.n	8008c42 <xQueueGenericSend+0x26a>
 8008cde:	bf00      	nop
 8008ce0:	e000ed04 	.word	0xe000ed04

08008ce4 <xQueueGenericSendFromISR>:
{
 8008ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d035      	beq.n	8008d58 <xQueueGenericSendFromISR+0x74>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008cec:	4689      	mov	r9, r1
 8008cee:	4690      	mov	r8, r2
 8008cf0:	461f      	mov	r7, r3
 8008cf2:	4604      	mov	r4, r0
 8008cf4:	b321      	cbz	r1, 8008d40 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008cf6:	2f02      	cmp	r7, #2
 8008cf8:	d10b      	bne.n	8008d12 <xQueueGenericSendFromISR+0x2e>
 8008cfa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d008      	beq.n	8008d12 <xQueueGenericSendFromISR+0x2e>
 8008d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d04:	f383 8811 	msr	BASEPRI, r3
 8008d08:	f3bf 8f6f 	isb	sy
 8008d0c:	f3bf 8f4f 	dsb	sy
 8008d10:	e7fe      	b.n	8008d10 <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d12:	f001 fef7 	bl	800ab04 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008d16:	f3ef 8611 	mrs	r6, BASEPRI
 8008d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d2a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008d2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	d31b      	bcc.n	8008d6a <xQueueGenericSendFromISR+0x86>
 8008d32:	2f02      	cmp	r7, #2
 8008d34:	d019      	beq.n	8008d6a <xQueueGenericSendFromISR+0x86>
			xReturn = errQUEUE_FULL;
 8008d36:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008d38:	f386 8811 	msr	BASEPRI, r6
}
 8008d3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d40:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d0d7      	beq.n	8008cf6 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8008d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d4a:	f383 8811 	msr	BASEPRI, r3
 8008d4e:	f3bf 8f6f 	isb	sy
 8008d52:	f3bf 8f4f 	dsb	sy
 8008d56:	e7fe      	b.n	8008d56 <xQueueGenericSendFromISR+0x72>
 8008d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d5c:	f383 8811 	msr	BASEPRI, r3
 8008d60:	f3bf 8f6f 	isb	sy
 8008d64:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008d68:	e7fe      	b.n	8008d68 <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 8008d6a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d70:	463a      	mov	r2, r7
 8008d72:	4649      	mov	r1, r9
			const int8_t cTxLock = pxQueue->cTxLock;
 8008d74:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d76:	4620      	mov	r0, r4
 8008d78:	f7ff fd7e 	bl	8008878 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8008d7c:	1c6b      	adds	r3, r5, #1
 8008d7e:	d008      	beq.n	8008d92 <xQueueGenericSendFromISR+0xae>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008d80:	1c6b      	adds	r3, r5, #1
 8008d82:	b25b      	sxtb	r3, r3
 8008d84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8008d88:	2001      	movs	r0, #1
	__asm volatile
 8008d8a:	f386 8811 	msr	BASEPRI, r6
}
 8008d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d0f7      	beq.n	8008d88 <xQueueGenericSendFromISR+0xa4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d98:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008d9c:	f000 fff8 	bl	8009d90 <xTaskRemoveFromEventList>
 8008da0:	2800      	cmp	r0, #0
 8008da2:	d0f1      	beq.n	8008d88 <xQueueGenericSendFromISR+0xa4>
							if( pxHigherPriorityTaskWoken != NULL )
 8008da4:	f1b8 0f00 	cmp.w	r8, #0
 8008da8:	d0ee      	beq.n	8008d88 <xQueueGenericSendFromISR+0xa4>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008daa:	2001      	movs	r0, #1
 8008dac:	f8c8 0000 	str.w	r0, [r8]
 8008db0:	e7c2      	b.n	8008d38 <xQueueGenericSendFromISR+0x54>
 8008db2:	bf00      	nop

08008db4 <xQueueReceive>:
{
 8008db4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008db8:	b085      	sub	sp, #20
 8008dba:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	f000 80f5 	beq.w	8008fac <xQueueReceive+0x1f8>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008dc2:	460e      	mov	r6, r1
 8008dc4:	4604      	mov	r4, r0
 8008dc6:	2900      	cmp	r1, #0
 8008dc8:	f000 808a 	beq.w	8008ee0 <xQueueReceive+0x12c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008dcc:	f001 f8a4 	bl	8009f18 <xTaskGetSchedulerState>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	d079      	beq.n	8008ec8 <xQueueReceive+0x114>
		taskENTER_CRITICAL();
 8008dd4:	f001 fd5e 	bl	800a894 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dd8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008dda:	2d00      	cmp	r5, #0
 8008ddc:	f040 8148 	bne.w	8009070 <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008de0:	9b01      	ldr	r3, [sp, #4]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f000 80dc 	beq.w	8008fa0 <xQueueReceive+0x1ec>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008de8:	a802      	add	r0, sp, #8
 8008dea:	f001 f819 	bl	8009e20 <vTaskInternalSetTimeOutState>
					portYIELD_WITHIN_API();
 8008dee:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 80090b8 <xQueueReceive+0x304>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008df2:	f104 0724 	add.w	r7, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 8008df6:	f001 fd6f 	bl	800a8d8 <vPortExitCritical>
		vTaskSuspendAll();
 8008dfa:	f000 fe47 	bl	8009a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008dfe:	f001 fd49 	bl	800a894 <vPortEnterCritical>
 8008e02:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008e06:	2bff      	cmp	r3, #255	; 0xff
 8008e08:	bf04      	itt	eq
 8008e0a:	2300      	moveq	r3, #0
 8008e0c:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8008e10:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008e14:	2bff      	cmp	r3, #255	; 0xff
 8008e16:	bf04      	itt	eq
 8008e18:	2300      	moveq	r3, #0
 8008e1a:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8008e1e:	f001 fd5b 	bl	800a8d8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e22:	a901      	add	r1, sp, #4
 8008e24:	a802      	add	r0, sp, #8
 8008e26:	f001 f807 	bl	8009e38 <xTaskCheckForTimeOut>
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d165      	bne.n	8008efa <xQueueReceive+0x146>
	taskENTER_CRITICAL();
 8008e2e:	f001 fd31 	bl	800a894 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008e32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f000 80c2 	beq.w	8008fbe <xQueueReceive+0x20a>
	taskEXIT_CRITICAL();
 8008e3a:	f001 fd4d 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008e3e:	f001 fd29 	bl	800a894 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008e42:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008e46:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e48:	2d00      	cmp	r5, #0
 8008e4a:	dc05      	bgt.n	8008e58 <xQueueReceive+0xa4>
 8008e4c:	e012      	b.n	8008e74 <xQueueReceive+0xc0>
			--cTxLock;
 8008e4e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e50:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008e54:	b25d      	sxtb	r5, r3
 8008e56:	d00d      	beq.n	8008e74 <xQueueReceive+0xc0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e58:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e5a:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e5c:	b153      	cbz	r3, 8008e74 <xQueueReceive+0xc0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e5e:	f000 ff97 	bl	8009d90 <xTaskRemoveFromEventList>
 8008e62:	2800      	cmp	r0, #0
 8008e64:	d0f3      	beq.n	8008e4e <xQueueReceive+0x9a>
						vTaskMissedYield();
 8008e66:	f001 f837 	bl	8009ed8 <vTaskMissedYield>
			--cTxLock;
 8008e6a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e6c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008e70:	b25d      	sxtb	r5, r3
 8008e72:	d1f1      	bne.n	8008e58 <xQueueReceive+0xa4>
		pxQueue->cTxLock = queueUNLOCKED;
 8008e74:	23ff      	movs	r3, #255	; 0xff
 8008e76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008e7a:	f001 fd2d 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008e7e:	f001 fd09 	bl	800a894 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008e82:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008e86:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008e88:	2d00      	cmp	r5, #0
 8008e8a:	dd15      	ble.n	8008eb8 <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e8c:	f104 0910 	add.w	r9, r4, #16
 8008e90:	e004      	b.n	8008e9c <xQueueReceive+0xe8>
				--cRxLock;
 8008e92:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008e94:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008e98:	b25d      	sxtb	r5, r3
 8008e9a:	d00d      	beq.n	8008eb8 <xQueueReceive+0x104>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e9c:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e9e:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ea0:	b153      	cbz	r3, 8008eb8 <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ea2:	f000 ff75 	bl	8009d90 <xTaskRemoveFromEventList>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d0f3      	beq.n	8008e92 <xQueueReceive+0xde>
					vTaskMissedYield();
 8008eaa:	f001 f815 	bl	8009ed8 <vTaskMissedYield>
				--cRxLock;
 8008eae:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008eb0:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008eb4:	b25d      	sxtb	r5, r3
 8008eb6:	d1f1      	bne.n	8008e9c <xQueueReceive+0xe8>
		pxQueue->cRxLock = queueUNLOCKED;
 8008eb8:	23ff      	movs	r3, #255	; 0xff
 8008eba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008ebe:	f001 fd0b 	bl	800a8d8 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8008ec2:	f000 fdeb 	bl	8009a9c <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008ec6:	e062      	b.n	8008f8e <xQueueReceive+0x1da>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ec8:	9b01      	ldr	r3, [sp, #4]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d082      	beq.n	8008dd4 <xQueueReceive+0x20>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	e7fe      	b.n	8008ede <xQueueReceive+0x12a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ee0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f43f af72 	beq.w	8008dcc <xQueueReceive+0x18>
 8008ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eec:	f383 8811 	msr	BASEPRI, r3
 8008ef0:	f3bf 8f6f 	isb	sy
 8008ef4:	f3bf 8f4f 	dsb	sy
 8008ef8:	e7fe      	b.n	8008ef8 <xQueueReceive+0x144>
	taskENTER_CRITICAL();
 8008efa:	f001 fccb 	bl	800a894 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008efe:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008f02:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f04:	2d00      	cmp	r5, #0
 8008f06:	dc05      	bgt.n	8008f14 <xQueueReceive+0x160>
 8008f08:	e012      	b.n	8008f30 <xQueueReceive+0x17c>
			--cTxLock;
 8008f0a:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f0c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f10:	b25d      	sxtb	r5, r3
 8008f12:	d00d      	beq.n	8008f30 <xQueueReceive+0x17c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f14:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f16:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f18:	b153      	cbz	r3, 8008f30 <xQueueReceive+0x17c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f1a:	f000 ff39 	bl	8009d90 <xTaskRemoveFromEventList>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	d0f3      	beq.n	8008f0a <xQueueReceive+0x156>
						vTaskMissedYield();
 8008f22:	f000 ffd9 	bl	8009ed8 <vTaskMissedYield>
			--cTxLock;
 8008f26:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f28:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f2c:	b25d      	sxtb	r5, r3
 8008f2e:	d1f1      	bne.n	8008f14 <xQueueReceive+0x160>
		pxQueue->cTxLock = queueUNLOCKED;
 8008f30:	23ff      	movs	r3, #255	; 0xff
 8008f32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008f36:	f001 fccf 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008f3a:	f001 fcab 	bl	800a894 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008f3e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008f42:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f44:	2d00      	cmp	r5, #0
 8008f46:	dd15      	ble.n	8008f74 <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f48:	f104 0910 	add.w	r9, r4, #16
 8008f4c:	e004      	b.n	8008f58 <xQueueReceive+0x1a4>
				--cRxLock;
 8008f4e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f50:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f54:	b25d      	sxtb	r5, r3
 8008f56:	d00d      	beq.n	8008f74 <xQueueReceive+0x1c0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f58:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f5a:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f5c:	b153      	cbz	r3, 8008f74 <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f5e:	f000 ff17 	bl	8009d90 <xTaskRemoveFromEventList>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d0f3      	beq.n	8008f4e <xQueueReceive+0x19a>
					vTaskMissedYield();
 8008f66:	f000 ffb7 	bl	8009ed8 <vTaskMissedYield>
				--cRxLock;
 8008f6a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f6c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f70:	b25d      	sxtb	r5, r3
 8008f72:	d1f1      	bne.n	8008f58 <xQueueReceive+0x1a4>
		pxQueue->cRxLock = queueUNLOCKED;
 8008f74:	23ff      	movs	r3, #255	; 0xff
 8008f76:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008f7a:	f001 fcad 	bl	800a8d8 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8008f7e:	f000 fd8d 	bl	8009a9c <xTaskResumeAll>
	taskENTER_CRITICAL();
 8008f82:	f001 fc87 	bl	800a894 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008f86:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008f88:	b153      	cbz	r3, 8008fa0 <xQueueReceive+0x1ec>
	taskEXIT_CRITICAL();
 8008f8a:	f001 fca5 	bl	800a8d8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8008f8e:	f001 fc81 	bl	800a894 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f92:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f94:	2d00      	cmp	r5, #0
 8008f96:	d16b      	bne.n	8009070 <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f98:	9b01      	ldr	r3, [sp, #4]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f47f af2b 	bne.w	8008df6 <xQueueReceive+0x42>
					taskEXIT_CRITICAL();
 8008fa0:	f001 fc9a 	bl	800a8d8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8008fa4:	2000      	movs	r0, #0
}
 8008fa6:	b005      	add	sp, #20
 8008fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fb0:	f383 8811 	msr	BASEPRI, r3
 8008fb4:	f3bf 8f6f 	isb	sy
 8008fb8:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8008fbc:	e7fe      	b.n	8008fbc <xQueueReceive+0x208>
	taskEXIT_CRITICAL();
 8008fbe:	f001 fc8b 	bl	800a8d8 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008fc2:	9901      	ldr	r1, [sp, #4]
 8008fc4:	4638      	mov	r0, r7
 8008fc6:	f000 fe4b 	bl	8009c60 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8008fca:	f001 fc63 	bl	800a894 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008fce:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008fd2:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fd4:	2d00      	cmp	r5, #0
 8008fd6:	dc05      	bgt.n	8008fe4 <xQueueReceive+0x230>
 8008fd8:	e012      	b.n	8009000 <xQueueReceive+0x24c>
			--cTxLock;
 8008fda:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fdc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008fe0:	b25d      	sxtb	r5, r3
 8008fe2:	d00d      	beq.n	8009000 <xQueueReceive+0x24c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fe4:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fe6:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fe8:	b153      	cbz	r3, 8009000 <xQueueReceive+0x24c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fea:	f000 fed1 	bl	8009d90 <xTaskRemoveFromEventList>
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	d0f3      	beq.n	8008fda <xQueueReceive+0x226>
						vTaskMissedYield();
 8008ff2:	f000 ff71 	bl	8009ed8 <vTaskMissedYield>
			--cTxLock;
 8008ff6:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ff8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008ffc:	b25d      	sxtb	r5, r3
 8008ffe:	d1f1      	bne.n	8008fe4 <xQueueReceive+0x230>
		pxQueue->cTxLock = queueUNLOCKED;
 8009000:	23ff      	movs	r3, #255	; 0xff
 8009002:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009006:	f001 fc67 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800900a:	f001 fc43 	bl	800a894 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800900e:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8009012:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009014:	2d00      	cmp	r5, #0
 8009016:	dd15      	ble.n	8009044 <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009018:	f104 0910 	add.w	r9, r4, #16
 800901c:	e004      	b.n	8009028 <xQueueReceive+0x274>
				--cRxLock;
 800901e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009020:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009024:	b25d      	sxtb	r5, r3
 8009026:	d00d      	beq.n	8009044 <xQueueReceive+0x290>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009028:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800902a:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800902c:	b153      	cbz	r3, 8009044 <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800902e:	f000 feaf 	bl	8009d90 <xTaskRemoveFromEventList>
 8009032:	2800      	cmp	r0, #0
 8009034:	d0f3      	beq.n	800901e <xQueueReceive+0x26a>
					vTaskMissedYield();
 8009036:	f000 ff4f 	bl	8009ed8 <vTaskMissedYield>
				--cRxLock;
 800903a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800903c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009040:	b25d      	sxtb	r5, r3
 8009042:	d1f1      	bne.n	8009028 <xQueueReceive+0x274>
		pxQueue->cRxLock = queueUNLOCKED;
 8009044:	23ff      	movs	r3, #255	; 0xff
 8009046:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 800904a:	f001 fc45 	bl	800a8d8 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 800904e:	f000 fd25 	bl	8009a9c <xTaskResumeAll>
 8009052:	2800      	cmp	r0, #0
 8009054:	d19b      	bne.n	8008f8e <xQueueReceive+0x1da>
					portYIELD_WITHIN_API();
 8009056:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800905a:	f8c8 3000 	str.w	r3, [r8]
 800905e:	f3bf 8f4f 	dsb	sy
 8009062:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8009066:	f001 fc15 	bl	800a894 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800906a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800906c:	2d00      	cmp	r5, #0
 800906e:	d093      	beq.n	8008f98 <xQueueReceive+0x1e4>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009070:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009072:	b152      	cbz	r2, 800908a <xQueueReceive+0x2d6>
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009074:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009078:	1899      	adds	r1, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800907a:	4281      	cmp	r1, r0
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800907c:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800907e:	bf24      	itt	cs
 8009080:	6821      	ldrcs	r1, [r4, #0]
 8009082:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009084:	4630      	mov	r0, r6
 8009086:	f001 feaf 	bl	800ade8 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800908a:	3d01      	subs	r5, #1
 800908c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800908e:	6923      	ldr	r3, [r4, #16]
 8009090:	b91b      	cbnz	r3, 800909a <xQueueReceive+0x2e6>
				taskEXIT_CRITICAL();
 8009092:	f001 fc21 	bl	800a8d8 <vPortExitCritical>
				return pdPASS;
 8009096:	2001      	movs	r0, #1
 8009098:	e785      	b.n	8008fa6 <xQueueReceive+0x1f2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800909a:	f104 0010 	add.w	r0, r4, #16
 800909e:	f000 fe77 	bl	8009d90 <xTaskRemoveFromEventList>
 80090a2:	2800      	cmp	r0, #0
 80090a4:	d0f5      	beq.n	8009092 <xQueueReceive+0x2de>
						queueYIELD_IF_USING_PREEMPTION();
 80090a6:	4b04      	ldr	r3, [pc, #16]	; (80090b8 <xQueueReceive+0x304>)
 80090a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090ac:	601a      	str	r2, [r3, #0]
 80090ae:	f3bf 8f4f 	dsb	sy
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	e7ec      	b.n	8009092 <xQueueReceive+0x2de>
 80090b8:	e000ed04 	.word	0xe000ed04

080090bc <vQueueAddToRegistry>:

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80090bc:	4b1b      	ldr	r3, [pc, #108]	; (800912c <vQueueAddToRegistry+0x70>)
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	b1ba      	cbz	r2, 80090f2 <vQueueAddToRegistry+0x36>
 80090c2:	689a      	ldr	r2, [r3, #8]
 80090c4:	b1f2      	cbz	r2, 8009104 <vQueueAddToRegistry+0x48>
 80090c6:	691a      	ldr	r2, [r3, #16]
 80090c8:	b1f2      	cbz	r2, 8009108 <vQueueAddToRegistry+0x4c>
 80090ca:	699a      	ldr	r2, [r3, #24]
 80090cc:	b1f2      	cbz	r2, 800910c <vQueueAddToRegistry+0x50>
 80090ce:	6a1a      	ldr	r2, [r3, #32]
 80090d0:	b1f2      	cbz	r2, 8009110 <vQueueAddToRegistry+0x54>
 80090d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80090d4:	b1f2      	cbz	r2, 8009114 <vQueueAddToRegistry+0x58>
 80090d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090d8:	b1f2      	cbz	r2, 8009118 <vQueueAddToRegistry+0x5c>
 80090da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090dc:	b1f2      	cbz	r2, 800911c <vQueueAddToRegistry+0x60>
 80090de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090e0:	b1f2      	cbz	r2, 8009120 <vQueueAddToRegistry+0x64>
 80090e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090e4:	b1f2      	cbz	r2, 8009124 <vQueueAddToRegistry+0x68>
 80090e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80090e8:	b112      	cbz	r2, 80090f0 <vQueueAddToRegistry+0x34>
 80090ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80090ec:	b1e2      	cbz	r2, 8009128 <vQueueAddToRegistry+0x6c>
 80090ee:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80090f0:	220a      	movs	r2, #10
	{
 80090f2:	b410      	push	{r4}
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
				xQueueRegistry[ ux ].xHandle = xQueue;
 80090f4:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80090f8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80090fc:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80090fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009102:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009104:	2201      	movs	r2, #1
 8009106:	e7f4      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 8009108:	2202      	movs	r2, #2
 800910a:	e7f2      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 800910c:	2203      	movs	r2, #3
 800910e:	e7f0      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 8009110:	2204      	movs	r2, #4
 8009112:	e7ee      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 8009114:	2205      	movs	r2, #5
 8009116:	e7ec      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 8009118:	2206      	movs	r2, #6
 800911a:	e7ea      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 800911c:	2207      	movs	r2, #7
 800911e:	e7e8      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 8009120:	2208      	movs	r2, #8
 8009122:	e7e6      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 8009124:	2209      	movs	r2, #9
 8009126:	e7e4      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 8009128:	220b      	movs	r2, #11
 800912a:	e7e2      	b.n	80090f2 <vQueueAddToRegistry+0x36>
 800912c:	20009c7c 	.word	0x20009c7c

08009130 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009130:	b570      	push	{r4, r5, r6, lr}
 8009132:	4604      	mov	r4, r0
 8009134:	460e      	mov	r6, r1
 8009136:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009138:	f001 fbac 	bl	800a894 <vPortEnterCritical>
 800913c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009140:	2bff      	cmp	r3, #255	; 0xff
 8009142:	bf04      	itt	eq
 8009144:	2300      	moveq	r3, #0
 8009146:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 800914a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800914e:	2bff      	cmp	r3, #255	; 0xff
 8009150:	bf04      	itt	eq
 8009152:	2300      	moveq	r3, #0
 8009154:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8009158:	f001 fbbe 	bl	800a8d8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800915c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800915e:	2b00      	cmp	r3, #0
 8009160:	d045      	beq.n	80091ee <vQueueWaitForMessageRestricted+0xbe>
	taskENTER_CRITICAL();
 8009162:	f001 fb97 	bl	800a894 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009166:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800916a:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800916c:	2d00      	cmp	r5, #0
 800916e:	dd15      	ble.n	800919c <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009170:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8009174:	e004      	b.n	8009180 <vQueueWaitForMessageRestricted+0x50>
			--cTxLock;
 8009176:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009178:	f013 0fff 	tst.w	r3, #255	; 0xff
 800917c:	b25d      	sxtb	r5, r3
 800917e:	d00d      	beq.n	800919c <vQueueWaitForMessageRestricted+0x6c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009180:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009182:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009184:	b153      	cbz	r3, 800919c <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009186:	f000 fe03 	bl	8009d90 <xTaskRemoveFromEventList>
 800918a:	2800      	cmp	r0, #0
 800918c:	d0f3      	beq.n	8009176 <vQueueWaitForMessageRestricted+0x46>
						vTaskMissedYield();
 800918e:	f000 fea3 	bl	8009ed8 <vTaskMissedYield>
			--cTxLock;
 8009192:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009194:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009198:	b25d      	sxtb	r5, r3
 800919a:	d1f1      	bne.n	8009180 <vQueueWaitForMessageRestricted+0x50>
		pxQueue->cTxLock = queueUNLOCKED;
 800919c:	23ff      	movs	r3, #255	; 0xff
 800919e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80091a2:	f001 fb99 	bl	800a8d8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80091a6:	f001 fb75 	bl	800a894 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80091aa:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80091ae:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80091b0:	2d00      	cmp	r5, #0
 80091b2:	dd15      	ble.n	80091e0 <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80091b4:	f104 0610 	add.w	r6, r4, #16
 80091b8:	e004      	b.n	80091c4 <vQueueWaitForMessageRestricted+0x94>
				--cRxLock;
 80091ba:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80091bc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80091c0:	b25d      	sxtb	r5, r3
 80091c2:	d00d      	beq.n	80091e0 <vQueueWaitForMessageRestricted+0xb0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091c4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80091c6:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091c8:	b153      	cbz	r3, 80091e0 <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80091ca:	f000 fde1 	bl	8009d90 <xTaskRemoveFromEventList>
 80091ce:	2800      	cmp	r0, #0
 80091d0:	d0f3      	beq.n	80091ba <vQueueWaitForMessageRestricted+0x8a>
					vTaskMissedYield();
 80091d2:	f000 fe81 	bl	8009ed8 <vTaskMissedYield>
				--cRxLock;
 80091d6:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80091d8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80091dc:	b25d      	sxtb	r5, r3
 80091de:	d1f1      	bne.n	80091c4 <vQueueWaitForMessageRestricted+0x94>
		pxQueue->cRxLock = queueUNLOCKED;
 80091e0:	23ff      	movs	r3, #255	; 0xff
 80091e2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 80091e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80091ea:	f001 bb75 	b.w	800a8d8 <vPortExitCritical>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80091ee:	462a      	mov	r2, r5
 80091f0:	4631      	mov	r1, r6
 80091f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80091f6:	f000 fd7b 	bl	8009cf0 <vTaskPlaceOnEventListRestricted>
 80091fa:	e7b2      	b.n	8009162 <vQueueWaitForMessageRestricted+0x32>

080091fc <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80091fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009200:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009202:	f001 fb47 	bl	800a894 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009206:	4a34      	ldr	r2, [pc, #208]	; (80092d8 <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8009208:	4e34      	ldr	r6, [pc, #208]	; (80092dc <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 800920a:	6813      	ldr	r3, [r2, #0]
 800920c:	3301      	adds	r3, #1
 800920e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009210:	6833      	ldr	r3, [r6, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d032      	beq.n	800927c <prvAddNewTaskToReadyList+0x80>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009216:	4d32      	ldr	r5, [pc, #200]	; (80092e0 <prvAddNewTaskToReadyList+0xe4>)
 8009218:	682b      	ldr	r3, [r5, #0]
 800921a:	b33b      	cbz	r3, 800926c <prvAddNewTaskToReadyList+0x70>
 800921c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800921e:	4f31      	ldr	r7, [pc, #196]	; (80092e4 <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009220:	4931      	ldr	r1, [pc, #196]	; (80092e8 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 8009222:	4a32      	ldr	r2, [pc, #200]	; (80092ec <prvAddNewTaskToReadyList+0xf0>)
		prvAddTaskToReadyList( pxNewTCB );
 8009224:	f8d1 c000 	ldr.w	ip, [r1]
		uxTaskNumber++;
 8009228:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800922a:	4584      	cmp	ip, r0
		uxTaskNumber++;
 800922c:	f103 0301 	add.w	r3, r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 8009230:	bf38      	it	cc
 8009232:	6008      	strcc	r0, [r1, #0]
 8009234:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009238:	64e3      	str	r3, [r4, #76]	; 0x4c
		prvAddTaskToReadyList( pxNewTCB );
 800923a:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 800923e:	1d21      	adds	r1, r4, #4
		uxTaskNumber++;
 8009240:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8009242:	f7ff fadd 	bl	8008800 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009246:	f001 fb47 	bl	800a8d8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800924a:	682b      	ldr	r3, [r5, #0]
 800924c:	b163      	cbz	r3, 8009268 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800924e:	6832      	ldr	r2, [r6, #0]
 8009250:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009252:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009254:	429a      	cmp	r2, r3
 8009256:	d207      	bcs.n	8009268 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009258:	4b25      	ldr	r3, [pc, #148]	; (80092f0 <prvAddNewTaskToReadyList+0xf4>)
 800925a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800925e:	601a      	str	r2, [r3, #0]
 8009260:	f3bf 8f4f 	dsb	sy
 8009264:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009268:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800926c:	6833      	ldr	r3, [r6, #0]
 800926e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009272:	4f1c      	ldr	r7, [pc, #112]	; (80092e4 <prvAddNewTaskToReadyList+0xe8>)
 8009274:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 8009276:	bf98      	it	ls
 8009278:	6034      	strls	r4, [r6, #0]
 800927a:	e7d1      	b.n	8009220 <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 800927c:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800927e:	6813      	ldr	r3, [r2, #0]
 8009280:	2b01      	cmp	r3, #1
 8009282:	d003      	beq.n	800928c <prvAddNewTaskToReadyList+0x90>
 8009284:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009286:	4f17      	ldr	r7, [pc, #92]	; (80092e4 <prvAddNewTaskToReadyList+0xe8>)
 8009288:	4d15      	ldr	r5, [pc, #84]	; (80092e0 <prvAddNewTaskToReadyList+0xe4>)
 800928a:	e7c9      	b.n	8009220 <prvAddNewTaskToReadyList+0x24>
 800928c:	4f15      	ldr	r7, [pc, #84]	; (80092e4 <prvAddNewTaskToReadyList+0xe8>)
 800928e:	463d      	mov	r5, r7
 8009290:	f507 688c 	add.w	r8, r7, #1120	; 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009294:	4628      	mov	r0, r5
 8009296:	3514      	adds	r5, #20
 8009298:	f7ff faa2 	bl	80087e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800929c:	45a8      	cmp	r8, r5
 800929e:	d1f9      	bne.n	8009294 <prvAddNewTaskToReadyList+0x98>
	}

	vListInitialise( &xDelayedTaskList1 );
 80092a0:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8009308 <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList2 );
 80092a4:	f8df 8064 	ldr.w	r8, [pc, #100]	; 800930c <prvAddNewTaskToReadyList+0x110>
 80092a8:	4d0d      	ldr	r5, [pc, #52]	; (80092e0 <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 80092aa:	4648      	mov	r0, r9
 80092ac:	f7ff fa98 	bl	80087e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80092b0:	4640      	mov	r0, r8
 80092b2:	f7ff fa95 	bl	80087e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80092b6:	480f      	ldr	r0, [pc, #60]	; (80092f4 <prvAddNewTaskToReadyList+0xf8>)
 80092b8:	f7ff fa92 	bl	80087e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80092bc:	480e      	ldr	r0, [pc, #56]	; (80092f8 <prvAddNewTaskToReadyList+0xfc>)
 80092be:	f7ff fa8f 	bl	80087e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80092c2:	480e      	ldr	r0, [pc, #56]	; (80092fc <prvAddNewTaskToReadyList+0x100>)
 80092c4:	f7ff fa8c 	bl	80087e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80092c8:	4a0d      	ldr	r2, [pc, #52]	; (8009300 <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80092ca:	4b0e      	ldr	r3, [pc, #56]	; (8009304 <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 80092cc:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80092d0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80092d2:	f8c3 8000 	str.w	r8, [r3]
}
 80092d6:	e7a3      	b.n	8009220 <prvAddNewTaskToReadyList+0x24>
 80092d8:	200016e8 	.word	0x200016e8
 80092dc:	20001278 	.word	0x20001278
 80092e0:	20001744 	.word	0x20001744
 80092e4:	20001284 	.word	0x20001284
 80092e8:	200016f8 	.word	0x200016f8
 80092ec:	200016f4 	.word	0x200016f4
 80092f0:	e000ed04 	.word	0xe000ed04
 80092f4:	20001730 	.word	0x20001730
 80092f8:	2000175c 	.word	0x2000175c
 80092fc:	20001748 	.word	0x20001748
 8009300:	2000127c 	.word	0x2000127c
 8009304:	20001280 	.word	0x20001280
 8009308:	200016fc 	.word	0x200016fc
 800930c:	20001710 	.word	0x20001710

08009310 <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8009310:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009314:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009316:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 800931a:	465a      	mov	r2, fp
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800931c:	4680      	mov	r8, r0
 800931e:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009320:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8009322:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8009324:	4699      	mov	r9, r3
 8009326:	e9dd 6a0a 	ldrd	r6, sl, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800932a:	f001 fd6b 	bl	800ae04 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800932e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009330:	f1ab 0b04 	sub.w	fp, fp, #4
 8009334:	449b      	add	fp, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009336:	f02b 0b07 	bic.w	fp, fp, #7
	if( pcName != NULL )
 800933a:	2d00      	cmp	r5, #0
 800933c:	d038      	beq.n	80093b0 <prvInitialiseNewTask.isra.0+0xa0>
 800933e:	1e6a      	subs	r2, r5, #1
 8009340:	f105 0117 	add.w	r1, r5, #23
 8009344:	f104 0533 	add.w	r5, r4, #51	; 0x33
 8009348:	e001      	b.n	800934e <prvInitialiseNewTask.isra.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800934a:	428a      	cmp	r2, r1
 800934c:	d006      	beq.n	800935c <prvInitialiseNewTask.isra.0+0x4c>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800934e:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8009352:	f805 3f01 	strb.w	r3, [r5, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8009356:	7817      	ldrb	r7, [r2, #0]
 8009358:	2f00      	cmp	r7, #0
 800935a:	d1f6      	bne.n	800934a <prvInitialiseNewTask.isra.0+0x3a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800935c:	2300      	movs	r3, #0
 800935e:	f884 304b 	strb.w	r3, [r4, #75]	; 0x4b
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009362:	2e37      	cmp	r6, #55	; 0x37
 8009364:	bf28      	it	cs
 8009366:	2637      	movcs	r6, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8009368:	2500      	movs	r5, #0
 800936a:	e9c4 6515 	strd	r6, r5, [r4, #84]	; 0x54
	pxNewTCB->uxPriority = uxPriority;
 800936e:	62e6      	str	r6, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009370:	1d20      	adds	r0, r4, #4
 8009372:	f7ff fa41 	bl	80087f8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009376:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800937a:	f104 0018 	add.w	r0, r4, #24
 800937e:	f7ff fa3b 	bl	80087f8 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8009382:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009384:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009388:	61a6      	str	r6, [r4, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800938a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 800938e:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009392:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009394:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009396:	464a      	mov	r2, r9
 8009398:	4641      	mov	r1, r8
 800939a:	4658      	mov	r0, fp
 800939c:	f001 fa4e 	bl	800a83c <pxPortInitialiseStack>
 80093a0:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80093a2:	f1ba 0f00 	cmp.w	sl, #0
 80093a6:	d001      	beq.n	80093ac <prvInitialiseNewTask.isra.0+0x9c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80093a8:	f8ca 4000 	str.w	r4, [sl]
}
 80093ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80093b0:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 80093b4:	e7d5      	b.n	8009362 <prvInitialiseNewTask.isra.0+0x52>
 80093b6:	bf00      	nop

080093b8 <prvIdleTask>:
{
 80093b8:	4d23      	ldr	r5, [pc, #140]	; (8009448 <prvIdleTask+0x90>)
 80093ba:	f8df a094 	ldr.w	sl, [pc, #148]	; 8009450 <prvIdleTask+0x98>
 80093be:	4e23      	ldr	r6, [pc, #140]	; (800944c <prvIdleTask+0x94>)
 80093c0:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8009454 <prvIdleTask+0x9c>
				taskYIELD();
 80093c4:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8009458 <prvIdleTask+0xa0>
{
 80093c8:	b580      	push	{r7, lr}
				taskYIELD();
 80093ca:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80093ce:	682b      	ldr	r3, [r5, #0]
 80093d0:	b343      	cbz	r3, 8009424 <prvIdleTask+0x6c>
		{
			taskENTER_CRITICAL();
 80093d2:	f001 fa5f 	bl	800a894 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093d6:	f8da 300c 	ldr.w	r3, [sl, #12]
 80093da:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093dc:	1d20      	adds	r0, r4, #4
 80093de:	f7ff fa37 	bl	8008850 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80093e2:	6833      	ldr	r3, [r6, #0]
 80093e4:	3b01      	subs	r3, #1
 80093e6:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 80093e8:	682b      	ldr	r3, [r5, #0]
 80093ea:	3b01      	subs	r3, #1
 80093ec:	602b      	str	r3, [r5, #0]
			}
			taskEXIT_CRITICAL();
 80093ee:	f001 fa73 	bl	800a8d8 <vPortExitCritical>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80093f2:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 80093f6:	b163      	cbz	r3, 8009412 <prvIdleTask+0x5a>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d020      	beq.n	800943e <prvIdleTask+0x86>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d0e6      	beq.n	80093ce <prvIdleTask+0x16>
 8009400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009404:	f383 8811 	msr	BASEPRI, r3
 8009408:	f3bf 8f6f 	isb	sy
 800940c:	f3bf 8f4f 	dsb	sy
 8009410:	e7fe      	b.n	8009410 <prvIdleTask+0x58>
				vPortFree( pxTCB->pxStack );
 8009412:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8009414:	f001 fc60 	bl	800acd8 <vPortFree>
				vPortFree( pxTCB );
 8009418:	4620      	mov	r0, r4
 800941a:	f001 fc5d 	bl	800acd8 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800941e:	682b      	ldr	r3, [r5, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d1d6      	bne.n	80093d2 <prvIdleTask+0x1a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009424:	f8d9 3000 	ldr.w	r3, [r9]
 8009428:	2b01      	cmp	r3, #1
 800942a:	d905      	bls.n	8009438 <prvIdleTask+0x80>
				taskYIELD();
 800942c:	f8c8 7000 	str.w	r7, [r8]
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8009438:	f7f8 fd8c 	bl	8001f54 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800943c:	e7c7      	b.n	80093ce <prvIdleTask+0x16>
				vPortFree( pxTCB );
 800943e:	4620      	mov	r0, r4
 8009440:	f001 fc4a 	bl	800acd8 <vPortFree>
 8009444:	e7c3      	b.n	80093ce <prvIdleTask+0x16>
 8009446:	bf00      	nop
 8009448:	200016ec 	.word	0x200016ec
 800944c:	200016e8 	.word	0x200016e8
 8009450:	2000175c 	.word	0x2000175c
 8009454:	20001284 	.word	0x20001284
 8009458:	e000ed04 	.word	0xe000ed04

0800945c <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 800945c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009460:	4b47      	ldr	r3, [pc, #284]	; (8009580 <xTaskIncrementTick.part.0+0x124>)
 8009462:	681e      	ldr	r6, [r3, #0]
 8009464:	3601      	adds	r6, #1
BaseType_t xTaskIncrementTick( void )
 8009466:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 8009468:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800946a:	2e00      	cmp	r6, #0
 800946c:	d041      	beq.n	80094f2 <xTaskIncrementTick.part.0+0x96>
 800946e:	4d45      	ldr	r5, [pc, #276]	; (8009584 <xTaskIncrementTick.part.0+0x128>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009470:	682b      	ldr	r3, [r5, #0]
 8009472:	429e      	cmp	r6, r3
 8009474:	d34a      	bcc.n	800950c <xTaskIncrementTick.part.0+0xb0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009476:	f8df a110 	ldr.w	sl, [pc, #272]	; 8009588 <xTaskIncrementTick.part.0+0x12c>
 800947a:	f8da 3000 	ldr.w	r3, [sl]
 800947e:	681c      	ldr	r4, [r3, #0]
 8009480:	2c00      	cmp	r4, #0
 8009482:	d074      	beq.n	800956e <xTaskIncrementTick.part.0+0x112>
 8009484:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8009598 <xTaskIncrementTick.part.0+0x13c>
 8009488:	f8df 9110 	ldr.w	r9, [pc, #272]	; 800959c <xTaskIncrementTick.part.0+0x140>
					prvAddTaskToReadyList( pxTCB );
 800948c:	f8df b110 	ldr.w	fp, [pc, #272]	; 80095a0 <xTaskIncrementTick.part.0+0x144>
BaseType_t xSwitchRequired = pdFALSE;
 8009490:	2400      	movs	r4, #0
 8009492:	e023      	b.n	80094dc <xTaskIncrementTick.part.0+0x80>
 8009494:	9101      	str	r1, [sp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009496:	f7ff f9db 	bl	8008850 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800949a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800949c:	9901      	ldr	r1, [sp, #4]
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800949e:	f107 0018 	add.w	r0, r7, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80094a2:	b113      	cbz	r3, 80094aa <xTaskIncrementTick.part.0+0x4e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80094a4:	f7ff f9d4 	bl	8008850 <uxListRemove>
 80094a8:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 80094aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094ac:	f8db 2000 	ldr.w	r2, [fp]
 80094b0:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80094b4:	4293      	cmp	r3, r2
 80094b6:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 80094ba:	bf88      	it	hi
 80094bc:	f8cb 3000 	strhi.w	r3, [fp]
 80094c0:	f7ff f99e 	bl	8008800 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094c4:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094c8:	f8da 3000 	ldr.w	r3, [sl]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80094ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094d0:	681b      	ldr	r3, [r3, #0]
							xSwitchRequired = pdTRUE;
 80094d2:	4291      	cmp	r1, r2
 80094d4:	bf28      	it	cs
 80094d6:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d04c      	beq.n	8009576 <xTaskIncrementTick.part.0+0x11a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094dc:	f8da 3000 	ldr.w	r3, [sl]
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80094e4:	687b      	ldr	r3, [r7, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094e6:	1d39      	adds	r1, r7, #4
					if( xConstTickCount < xItemValue )
 80094e8:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094ea:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 80094ec:	d2d2      	bcs.n	8009494 <xTaskIncrementTick.part.0+0x38>
						xNextTaskUnblockTime = xItemValue;
 80094ee:	602b      	str	r3, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80094f0:	e011      	b.n	8009516 <xTaskIncrementTick.part.0+0xba>
			taskSWITCH_DELAYED_LISTS();
 80094f2:	4b25      	ldr	r3, [pc, #148]	; (8009588 <xTaskIncrementTick.part.0+0x12c>)
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	6812      	ldr	r2, [r2, #0]
 80094f8:	b30a      	cbz	r2, 800953e <xTaskIncrementTick.part.0+0xe2>
 80094fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094fe:	f383 8811 	msr	BASEPRI, r3
 8009502:	f3bf 8f6f 	isb	sy
 8009506:	f3bf 8f4f 	dsb	sy
 800950a:	e7fe      	b.n	800950a <xTaskIncrementTick.part.0+0xae>
 800950c:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8009598 <xTaskIncrementTick.part.0+0x13c>
 8009510:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800959c <xTaskIncrementTick.part.0+0x140>
BaseType_t xSwitchRequired = pdFALSE;
 8009514:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009516:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 800951a:	491c      	ldr	r1, [pc, #112]	; (800958c <xTaskIncrementTick.part.0+0x130>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800951c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800951e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 8009528:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 800952a:	2a02      	cmp	r2, #2
 800952c:	bf28      	it	cs
 800952e:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8009530:	2b00      	cmp	r3, #0
}
 8009532:	bf0c      	ite	eq
 8009534:	4620      	moveq	r0, r4
 8009536:	2001      	movne	r0, #1
 8009538:	b003      	add	sp, #12
 800953a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 800953e:	4a14      	ldr	r2, [pc, #80]	; (8009590 <xTaskIncrementTick.part.0+0x134>)
 8009540:	6818      	ldr	r0, [r3, #0]
 8009542:	4914      	ldr	r1, [pc, #80]	; (8009594 <xTaskIncrementTick.part.0+0x138>)
 8009544:	6814      	ldr	r4, [r2, #0]
 8009546:	601c      	str	r4, [r3, #0]
 8009548:	6010      	str	r0, [r2, #0]
 800954a:	680a      	ldr	r2, [r1, #0]
 800954c:	3201      	adds	r2, #1
 800954e:	600a      	str	r2, [r1, #0]

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009550:	681a      	ldr	r2, [r3, #0]
 8009552:	6812      	ldr	r2, [r2, #0]
 8009554:	b922      	cbnz	r2, 8009560 <xTaskIncrementTick.part.0+0x104>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009556:	4d0b      	ldr	r5, [pc, #44]	; (8009584 <xTaskIncrementTick.part.0+0x128>)
 8009558:	f04f 33ff 	mov.w	r3, #4294967295
 800955c:	602b      	str	r3, [r5, #0]
 800955e:	e787      	b.n	8009470 <xTaskIncrementTick.part.0+0x14>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009560:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009562:	4d08      	ldr	r5, [pc, #32]	; (8009584 <xTaskIncrementTick.part.0+0x128>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009564:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	602b      	str	r3, [r5, #0]
	}
}
 800956c:	e780      	b.n	8009470 <xTaskIncrementTick.part.0+0x14>
 800956e:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8009598 <xTaskIncrementTick.part.0+0x13c>
 8009572:	f8df 9028 	ldr.w	r9, [pc, #40]	; 800959c <xTaskIncrementTick.part.0+0x140>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009576:	f04f 33ff 	mov.w	r3, #4294967295
 800957a:	602b      	str	r3, [r5, #0]
					break;
 800957c:	e7cb      	b.n	8009516 <xTaskIncrementTick.part.0+0xba>
 800957e:	bf00      	nop
 8009580:	20001770 	.word	0x20001770
 8009584:	20001724 	.word	0x20001724
 8009588:	2000127c 	.word	0x2000127c
 800958c:	20001774 	.word	0x20001774
 8009590:	20001280 	.word	0x20001280
 8009594:	20001728 	.word	0x20001728
 8009598:	20001284 	.word	0x20001284
 800959c:	20001278 	.word	0x20001278
 80095a0:	200016f8 	.word	0x200016f8

080095a4 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 80095a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 80095a8:	4d40      	ldr	r5, [pc, #256]	; (80096ac <xTaskResumeAll.part.0+0x108>)
BaseType_t xTaskResumeAll( void )
 80095aa:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 80095ac:	f001 f972 	bl	800a894 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80095b0:	682b      	ldr	r3, [r5, #0]
 80095b2:	3b01      	subs	r3, #1
 80095b4:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095b6:	682b      	ldr	r3, [r5, #0]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d15f      	bne.n	800967c <xTaskResumeAll.part.0+0xd8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80095bc:	4b3c      	ldr	r3, [pc, #240]	; (80096b0 <xTaskResumeAll.part.0+0x10c>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d05b      	beq.n	800967c <xTaskResumeAll.part.0+0xd8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095c4:	4e3b      	ldr	r6, [pc, #236]	; (80096b4 <xTaskResumeAll.part.0+0x110>)
 80095c6:	6833      	ldr	r3, [r6, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d06c      	beq.n	80096a6 <xTaskResumeAll.part.0+0x102>
 80095cc:	4f3a      	ldr	r7, [pc, #232]	; (80096b8 <xTaskResumeAll.part.0+0x114>)
 80095ce:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 80096cc <xTaskResumeAll.part.0+0x128>
 80095d2:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 80096d0 <xTaskResumeAll.part.0+0x12c>
 80095d6:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 80096d4 <xTaskResumeAll.part.0+0x130>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095da:	68f3      	ldr	r3, [r6, #12]
 80095dc:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095de:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095e2:	f104 0018 	add.w	r0, r4, #24
 80095e6:	f7ff f933 	bl	8008850 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095ea:	4658      	mov	r0, fp
 80095ec:	f7ff f930 	bl	8008850 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80095f2:	683a      	ldr	r2, [r7, #0]
 80095f4:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80095f8:	4293      	cmp	r3, r2
 80095fa:	4659      	mov	r1, fp
 80095fc:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8009600:	bf88      	it	hi
 8009602:	603b      	strhi	r3, [r7, #0]
 8009604:	f7ff f8fc 	bl	8008800 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009608:	f8d8 3000 	ldr.w	r3, [r8]
 800960c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800960e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009610:	429a      	cmp	r2, r3
 8009612:	d33b      	bcc.n	800968c <xTaskResumeAll.part.0+0xe8>
						xYieldPending = pdTRUE;
 8009614:	2301      	movs	r3, #1
 8009616:	f8ca 3000 	str.w	r3, [sl]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800961a:	6833      	ldr	r3, [r6, #0]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d1dc      	bne.n	80095da <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009620:	4b26      	ldr	r3, [pc, #152]	; (80096bc <xTaskResumeAll.part.0+0x118>)
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	6812      	ldr	r2, [r2, #0]
 8009626:	2a00      	cmp	r2, #0
 8009628:	d038      	beq.n	800969c <xTaskResumeAll.part.0+0xf8>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800962a:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800962c:	4b24      	ldr	r3, [pc, #144]	; (80096c0 <xTaskResumeAll.part.0+0x11c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800962e:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009630:	68d2      	ldr	r2, [r2, #12]
 8009632:	6852      	ldr	r2, [r2, #4]
 8009634:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009636:	4e23      	ldr	r6, [pc, #140]	; (80096c4 <xTaskResumeAll.part.0+0x120>)
 8009638:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800963a:	b194      	cbz	r4, 8009662 <xTaskResumeAll.part.0+0xbe>
								xYieldPending = pdTRUE;
 800963c:	2701      	movs	r7, #1
 800963e:	e006      	b.n	800964e <xTaskResumeAll.part.0+0xaa>
 8009640:	f7ff ff0c 	bl	800945c <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 8009644:	b108      	cbz	r0, 800964a <xTaskResumeAll.part.0+0xa6>
								xYieldPending = pdTRUE;
 8009646:	f8ca 7000 	str.w	r7, [sl]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800964a:	3c01      	subs	r4, #1
 800964c:	d008      	beq.n	8009660 <xTaskResumeAll.part.0+0xbc>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800964e:	682b      	ldr	r3, [r5, #0]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d0f5      	beq.n	8009640 <xTaskResumeAll.part.0+0x9c>
		++xPendedTicks;
 8009654:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009656:	3c01      	subs	r4, #1
		++xPendedTicks;
 8009658:	f103 0301 	add.w	r3, r3, #1
 800965c:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800965e:	d1f6      	bne.n	800964e <xTaskResumeAll.part.0+0xaa>
						xPendedTicks = 0;
 8009660:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8009662:	f8da 3000 	ldr.w	r3, [sl]
 8009666:	b14b      	cbz	r3, 800967c <xTaskResumeAll.part.0+0xd8>
					taskYIELD_IF_USING_PREEMPTION();
 8009668:	4b17      	ldr	r3, [pc, #92]	; (80096c8 <xTaskResumeAll.part.0+0x124>)
 800966a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800966e:	601a      	str	r2, [r3, #0]
 8009670:	f3bf 8f4f 	dsb	sy
 8009674:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8009678:	2001      	movs	r0, #1
 800967a:	e000      	b.n	800967e <xTaskResumeAll.part.0+0xda>
BaseType_t xAlreadyYielded = pdFALSE;
 800967c:	2000      	movs	r0, #0
 800967e:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 8009680:	f001 f92a 	bl	800a8d8 <vPortExitCritical>
}
 8009684:	9801      	ldr	r0, [sp, #4]
 8009686:	b003      	add	sp, #12
 8009688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800968c:	6833      	ldr	r3, [r6, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d1a3      	bne.n	80095da <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009692:	4b0a      	ldr	r3, [pc, #40]	; (80096bc <xTaskResumeAll.part.0+0x118>)
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	6812      	ldr	r2, [r2, #0]
 8009698:	2a00      	cmp	r2, #0
 800969a:	d1c6      	bne.n	800962a <xTaskResumeAll.part.0+0x86>
		xNextTaskUnblockTime = portMAX_DELAY;
 800969c:	4b08      	ldr	r3, [pc, #32]	; (80096c0 <xTaskResumeAll.part.0+0x11c>)
 800969e:	f04f 32ff 	mov.w	r2, #4294967295
 80096a2:	601a      	str	r2, [r3, #0]
 80096a4:	e7c7      	b.n	8009636 <xTaskResumeAll.part.0+0x92>
 80096a6:	f8df a02c 	ldr.w	sl, [pc, #44]	; 80096d4 <xTaskResumeAll.part.0+0x130>
 80096aa:	e7c4      	b.n	8009636 <xTaskResumeAll.part.0+0x92>
 80096ac:	200016f0 	.word	0x200016f0
 80096b0:	200016e8 	.word	0x200016e8
 80096b4:	20001730 	.word	0x20001730
 80096b8:	200016f8 	.word	0x200016f8
 80096bc:	2000127c 	.word	0x2000127c
 80096c0:	20001724 	.word	0x20001724
 80096c4:	2000172c 	.word	0x2000172c
 80096c8:	e000ed04 	.word	0xe000ed04
 80096cc:	20001284 	.word	0x20001284
 80096d0:	20001278 	.word	0x20001278
 80096d4:	20001774 	.word	0x20001774

080096d8 <xTaskCreateStatic>:
	{
 80096d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096da:	b087      	sub	sp, #28
 80096dc:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 80096e0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 80096e2:	b1bd      	cbz	r5, 8009714 <xTaskCreateStatic+0x3c>
		configASSERT( pxTaskBuffer != NULL );
 80096e4:	b16c      	cbz	r4, 8009702 <xTaskCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80096e6:	276c      	movs	r7, #108	; 0x6c
 80096e8:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80096ea:	9f05      	ldr	r7, [sp, #20]
 80096ec:	2f6c      	cmp	r7, #108	; 0x6c
 80096ee:	d01a      	beq.n	8009726 <xTaskCreateStatic+0x4e>
 80096f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	e7fe      	b.n	8009700 <xTaskCreateStatic+0x28>
 8009702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8009712:	e7fe      	b.n	8009712 <xTaskCreateStatic+0x3a>
 8009714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009718:	f383 8811 	msr	BASEPRI, r3
 800971c:	f3bf 8f6f 	isb	sy
 8009720:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8009724:	e7fe      	b.n	8009724 <xTaskCreateStatic+0x4c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009726:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009728:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800972a:	ad04      	add	r5, sp, #16
 800972c:	9402      	str	r4, [sp, #8]
 800972e:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009730:	f884 7069 	strb.w	r7, [r4, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009734:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009736:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009738:	f7ff fdea 	bl	8009310 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800973c:	4620      	mov	r0, r4
 800973e:	f7ff fd5d 	bl	80091fc <prvAddNewTaskToReadyList>
	}
 8009742:	9804      	ldr	r0, [sp, #16]
 8009744:	b007      	add	sp, #28
 8009746:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009748 <xTaskCreate>:
	{
 8009748:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800974c:	4607      	mov	r7, r0
 800974e:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009750:	0090      	lsls	r0, r2, #2
	{
 8009752:	4615      	mov	r5, r2
 8009754:	4688      	mov	r8, r1
 8009756:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009758:	f001 fa02 	bl	800ab60 <pvPortMalloc>
			if( pxStack != NULL )
 800975c:	b1e0      	cbz	r0, 8009798 <xTaskCreate+0x50>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800975e:	4604      	mov	r4, r0
 8009760:	206c      	movs	r0, #108	; 0x6c
 8009762:	f001 f9fd 	bl	800ab60 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8009766:	4606      	mov	r6, r0
 8009768:	b1d8      	cbz	r0, 80097a2 <xTaskCreate+0x5a>
					pxNewTCB->pxStack = pxStack;
 800976a:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800976c:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009770:	9c0d      	ldr	r4, [sp, #52]	; 0x34
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009772:	f886 c069 	strb.w	ip, [r6, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009776:	9401      	str	r4, [sp, #4]
 8009778:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800977a:	9602      	str	r6, [sp, #8]
 800977c:	464b      	mov	r3, r9
 800977e:	462a      	mov	r2, r5
 8009780:	4641      	mov	r1, r8
 8009782:	4638      	mov	r0, r7
 8009784:	9400      	str	r4, [sp, #0]
 8009786:	f7ff fdc3 	bl	8009310 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 800978a:	4630      	mov	r0, r6
 800978c:	f7ff fd36 	bl	80091fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009790:	2001      	movs	r0, #1
	}
 8009792:	b005      	add	sp, #20
 8009794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009798:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800979c:	b005      	add	sp, #20
 800979e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80097a2:	4620      	mov	r0, r4
 80097a4:	f001 fa98 	bl	800acd8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80097a8:	f04f 30ff 	mov.w	r0, #4294967295
 80097ac:	e7f1      	b.n	8009792 <xTaskCreate+0x4a>
 80097ae:	bf00      	nop

080097b0 <vTaskDelayUntil>:
		configASSERT( pxPreviousWakeTime );
 80097b0:	b338      	cbz	r0, 8009802 <vTaskDelayUntil+0x52>
		configASSERT( ( xTimeIncrement > 0U ) );
 80097b2:	b941      	cbnz	r1, 80097c6 <vTaskDelayUntil+0x16>
 80097b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b8:	f383 8811 	msr	BASEPRI, r3
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	f3bf 8f4f 	dsb	sy
 80097c4:	e7fe      	b.n	80097c4 <vTaskDelayUntil+0x14>
	{
 80097c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		configASSERT( uxSchedulerSuspended == 0 );
 80097ca:	4f31      	ldr	r7, [pc, #196]	; (8009890 <vTaskDelayUntil+0xe0>)
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	bb0b      	cbnz	r3, 8009814 <vTaskDelayUntil+0x64>
	++uxSchedulerSuspended;
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	3301      	adds	r3, #1
 80097d4:	603b      	str	r3, [r7, #0]
			const TickType_t xConstTickCount = xTickCount;
 80097d6:	4d2f      	ldr	r5, [pc, #188]	; (8009894 <vTaskDelayUntil+0xe4>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80097d8:	6802      	ldr	r2, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 80097da:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80097dc:	1854      	adds	r4, r2, r1
 80097de:	bf2c      	ite	cs
 80097e0:	2101      	movcs	r1, #1
 80097e2:	2100      	movcc	r1, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 80097e4:	429a      	cmp	r2, r3
			*pxPreviousWakeTime = xTimeToWake;
 80097e6:	6004      	str	r4, [r0, #0]
			if( xConstTickCount < *pxPreviousWakeTime )
 80097e8:	d92a      	bls.n	8009840 <vTaskDelayUntil+0x90>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80097ea:	bb51      	cbnz	r1, 8009842 <vTaskDelayUntil+0x92>
	configASSERT( uxSchedulerSuspended );
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	b9d3      	cbnz	r3, 8009826 <vTaskDelayUntil+0x76>
 80097f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f4:	f383 8811 	msr	BASEPRI, r3
 80097f8:	f3bf 8f6f 	isb	sy
 80097fc:	f3bf 8f4f 	dsb	sy
 8009800:	e7fe      	b.n	8009800 <vTaskDelayUntil+0x50>
 8009802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009806:	f383 8811 	msr	BASEPRI, r3
 800980a:	f3bf 8f6f 	isb	sy
 800980e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
 8009812:	e7fe      	b.n	8009812 <vTaskDelayUntil+0x62>
 8009814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009818:	f383 8811 	msr	BASEPRI, r3
 800981c:	f3bf 8f6f 	isb	sy
 8009820:	f3bf 8f4f 	dsb	sy
		configASSERT( uxSchedulerSuspended == 0 );
 8009824:	e7fe      	b.n	8009824 <vTaskDelayUntil+0x74>
 8009826:	f7ff febd 	bl	80095a4 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 800982a:	b938      	cbnz	r0, 800983c <vTaskDelayUntil+0x8c>
			portYIELD_WITHIN_API();
 800982c:	4b1a      	ldr	r3, [pc, #104]	; (8009898 <vTaskDelayUntil+0xe8>)
 800982e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	f3bf 8f4f 	dsb	sy
 8009838:	f3bf 8f6f 	isb	sy
	}
 800983c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8009840:	b909      	cbnz	r1, 8009846 <vTaskDelayUntil+0x96>
 8009842:	42a3      	cmp	r3, r4
 8009844:	d2d2      	bcs.n	80097ec <vTaskDelayUntil+0x3c>
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009846:	4e15      	ldr	r6, [pc, #84]	; (800989c <vTaskDelayUntil+0xec>)
const TickType_t xConstTickCount = xTickCount;
 8009848:	f8d5 8000 	ldr.w	r8, [r5]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800984c:	6832      	ldr	r2, [r6, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800984e:	6830      	ldr	r0, [r6, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009850:	2100      	movs	r1, #0
 8009852:	eba8 0503 	sub.w	r5, r8, r3
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009856:	3004      	adds	r0, #4
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009858:	f882 106a 	strb.w	r1, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800985c:	f7fe fff8 	bl	8008850 <uxListRemove>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009860:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009862:	6833      	ldr	r3, [r6, #0]

			if( xTimeToWake < xConstTickCount )
 8009864:	45a0      	cmp	r8, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009866:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009868:	d906      	bls.n	8009878 <vTaskDelayUntil+0xc8>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800986a:	4b0d      	ldr	r3, [pc, #52]	; (80098a0 <vTaskDelayUntil+0xf0>)
 800986c:	6818      	ldr	r0, [r3, #0]
 800986e:	6831      	ldr	r1, [r6, #0]
 8009870:	3104      	adds	r1, #4
 8009872:	f7fe ffd5 	bl	8008820 <vListInsert>
 8009876:	e7b9      	b.n	80097ec <vTaskDelayUntil+0x3c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009878:	4b0a      	ldr	r3, [pc, #40]	; (80098a4 <vTaskDelayUntil+0xf4>)
 800987a:	6818      	ldr	r0, [r3, #0]
 800987c:	6831      	ldr	r1, [r6, #0]
 800987e:	3104      	adds	r1, #4
 8009880:	f7fe ffce 	bl	8008820 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8009884:	4b08      	ldr	r3, [pc, #32]	; (80098a8 <vTaskDelayUntil+0xf8>)
 8009886:	681a      	ldr	r2, [r3, #0]
 8009888:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 800988a:	bf38      	it	cc
 800988c:	601c      	strcc	r4, [r3, #0]
 800988e:	e7ad      	b.n	80097ec <vTaskDelayUntil+0x3c>
 8009890:	200016f0 	.word	0x200016f0
 8009894:	20001770 	.word	0x20001770
 8009898:	e000ed04 	.word	0xe000ed04
 800989c:	20001278 	.word	0x20001278
 80098a0:	20001280 	.word	0x20001280
 80098a4:	2000127c 	.word	0x2000127c
 80098a8:	20001724 	.word	0x20001724

080098ac <vTaskResume>:
		configASSERT( xTaskToResume );
 80098ac:	b198      	cbz	r0, 80098d6 <vTaskResume+0x2a>
	{
 80098ae:	b530      	push	{r4, r5, lr}
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80098b0:	4d21      	ldr	r5, [pc, #132]	; (8009938 <vTaskResume+0x8c>)
 80098b2:	682b      	ldr	r3, [r5, #0]
 80098b4:	4283      	cmp	r3, r0
	{
 80098b6:	b083      	sub	sp, #12
 80098b8:	4604      	mov	r4, r0
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80098ba:	d00a      	beq.n	80098d2 <vTaskResume+0x26>
			taskENTER_CRITICAL();
 80098bc:	f000 ffea 	bl	800a894 <vPortEnterCritical>
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80098c0:	4b1e      	ldr	r3, [pc, #120]	; (800993c <vTaskResume+0x90>)
 80098c2:	6962      	ldr	r2, [r4, #20]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d00f      	beq.n	80098e8 <vTaskResume+0x3c>
	}
 80098c8:	b003      	add	sp, #12
 80098ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			taskEXIT_CRITICAL();
 80098ce:	f001 b803 	b.w	800a8d8 <vPortExitCritical>
	}
 80098d2:	b003      	add	sp, #12
 80098d4:	bd30      	pop	{r4, r5, pc}
 80098d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098da:	f383 8811 	msr	BASEPRI, r3
 80098de:	f3bf 8f6f 	isb	sy
 80098e2:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToResume );
 80098e6:	e7fe      	b.n	80098e6 <vTaskResume+0x3a>
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80098e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80098ea:	4a15      	ldr	r2, [pc, #84]	; (8009940 <vTaskResume+0x94>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d0eb      	beq.n	80098c8 <vTaskResume+0x1c>
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d1e9      	bne.n	80098c8 <vTaskResume+0x1c>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80098f4:	1d21      	adds	r1, r4, #4
 80098f6:	4608      	mov	r0, r1
 80098f8:	9101      	str	r1, [sp, #4]
 80098fa:	f7fe ffa9 	bl	8008850 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80098fe:	4a11      	ldr	r2, [pc, #68]	; (8009944 <vTaskResume+0x98>)
 8009900:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009902:	6810      	ldr	r0, [r2, #0]
 8009904:	9901      	ldr	r1, [sp, #4]
 8009906:	4283      	cmp	r3, r0
 8009908:	480f      	ldr	r0, [pc, #60]	; (8009948 <vTaskResume+0x9c>)
 800990a:	bf88      	it	hi
 800990c:	6013      	strhi	r3, [r2, #0]
 800990e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009912:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009916:	f7fe ff73 	bl	8008800 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800991a:	682b      	ldr	r3, [r5, #0]
 800991c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800991e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009920:	429a      	cmp	r2, r3
 8009922:	d3d1      	bcc.n	80098c8 <vTaskResume+0x1c>
						taskYIELD_IF_USING_PREEMPTION();
 8009924:	4b09      	ldr	r3, [pc, #36]	; (800994c <vTaskResume+0xa0>)
 8009926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800992a:	601a      	str	r2, [r3, #0]
 800992c:	f3bf 8f4f 	dsb	sy
 8009930:	f3bf 8f6f 	isb	sy
 8009934:	e7c8      	b.n	80098c8 <vTaskResume+0x1c>
 8009936:	bf00      	nop
 8009938:	20001278 	.word	0x20001278
 800993c:	20001748 	.word	0x20001748
 8009940:	20001730 	.word	0x20001730
 8009944:	200016f8 	.word	0x200016f8
 8009948:	20001284 	.word	0x20001284
 800994c:	e000ed04 	.word	0xe000ed04

08009950 <vTaskStartScheduler>:
{
 8009950:	b570      	push	{r4, r5, r6, lr}
 8009952:	b084      	sub	sp, #16
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009954:	2300      	movs	r3, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009956:	4668      	mov	r0, sp
 8009958:	aa02      	add	r2, sp, #8
 800995a:	a901      	add	r1, sp, #4
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800995c:	e9cd 3300 	strd	r3, r3, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009960:	f7fe ff20 	bl	80087a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009964:	9801      	ldr	r0, [sp, #4]
		configASSERT( puxStackBuffer != NULL );
 8009966:	b1c8      	cbz	r0, 800999c <vTaskStartScheduler+0x4c>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009968:	9c00      	ldr	r4, [sp, #0]
		configASSERT( pxTaskBuffer != NULL );
 800996a:	b174      	cbz	r4, 800998a <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800996c:	236c      	movs	r3, #108	; 0x6c
 800996e:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009970:	9b03      	ldr	r3, [sp, #12]
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009972:	9d02      	ldr	r5, [sp, #8]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009974:	2b6c      	cmp	r3, #108	; 0x6c
 8009976:	d01a      	beq.n	80099ae <vTaskStartScheduler+0x5e>
 8009978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800997c:	f383 8811 	msr	BASEPRI, r3
 8009980:	f3bf 8f6f 	isb	sy
 8009984:	f3bf 8f4f 	dsb	sy
 8009988:	e7fe      	b.n	8009988 <vTaskStartScheduler+0x38>
 800998a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800998e:	f383 8811 	msr	BASEPRI, r3
 8009992:	f3bf 8f6f 	isb	sy
 8009996:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800999a:	e7fe      	b.n	800999a <vTaskStartScheduler+0x4a>
 800999c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099a0:	f383 8811 	msr	BASEPRI, r3
 80099a4:	f3bf 8f6f 	isb	sy
 80099a8:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80099ac:	e7fe      	b.n	80099ac <vTaskStartScheduler+0x5c>
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80099ae:	00ad      	lsls	r5, r5, #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80099b0:	2302      	movs	r3, #2
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80099b2:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80099b4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80099b8:	21a5      	movs	r1, #165	; 0xa5
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80099ba:	6320      	str	r0, [r4, #48]	; 0x30
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80099bc:	9b03      	ldr	r3, [sp, #12]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80099be:	f001 fa21 	bl	800ae04 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80099c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80099c4:	4a2c      	ldr	r2, [pc, #176]	; (8009a78 <vTaskStartScheduler+0x128>)
 80099c6:	3d04      	subs	r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099c8:	4621      	mov	r1, r4
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80099ca:	441d      	add	r5, r3
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099cc:	2349      	movs	r3, #73	; 0x49
 80099ce:	f801 3f34 	strb.w	r3, [r1, #52]!
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80099d2:	f025 0607 	bic.w	r6, r5, #7
			if( pcName[ x ] == ( char ) 0x00 )
 80099d6:	f102 0017 	add.w	r0, r2, #23
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099da:	4290      	cmp	r0, r2
 80099dc:	d005      	beq.n	80099ea <vTaskStartScheduler+0x9a>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099de:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80099e2:	f801 3f01 	strb.w	r3, [r1, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d1f7      	bne.n	80099da <vTaskStartScheduler+0x8a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099ea:	2500      	movs	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80099ec:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 80099ee:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80099f2:	f884 504b 	strb.w	r5, [r4, #75]	; 0x4b
	pxNewTCB->uxPriority = uxPriority;
 80099f6:	62e5      	str	r5, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80099f8:	f7fe fefe 	bl	80087f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80099fc:	f104 0018 	add.w	r0, r4, #24
 8009a00:	f7fe fefa 	bl	80087f8 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a04:	2338      	movs	r3, #56	; 0x38
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a06:	491d      	ldr	r1, [pc, #116]	; (8009a7c <vTaskStartScheduler+0x12c>)
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a08:	61a3      	str	r3, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a0a:	462a      	mov	r2, r5
		pxNewTCB->ulNotifiedValue = 0;
 8009a0c:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009a0e:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009a12:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 8009a16:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a1a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a1c:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a1e:	4630      	mov	r0, r6
 8009a20:	f000 ff0c 	bl	800a83c <pxPortInitialiseStack>
 8009a24:	6020      	str	r0, [r4, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a26:	4620      	mov	r0, r4
 8009a28:	f7ff fbe8 	bl	80091fc <prvAddNewTaskToReadyList>
			xReturn = xTimerCreateTimerTask();
 8009a2c:	f000 fdd0 	bl	800a5d0 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8009a30:	2801      	cmp	r0, #1
 8009a32:	d003      	beq.n	8009a3c <vTaskStartScheduler+0xec>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009a34:	3001      	adds	r0, #1
 8009a36:	d016      	beq.n	8009a66 <vTaskStartScheduler+0x116>
}
 8009a38:	b004      	add	sp, #16
 8009a3a:	bd70      	pop	{r4, r5, r6, pc}
 8009a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a40:	f383 8811 	msr	BASEPRI, r3
 8009a44:	f3bf 8f6f 	isb	sy
 8009a48:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8009a4c:	490c      	ldr	r1, [pc, #48]	; (8009a80 <vTaskStartScheduler+0x130>)
		xSchedulerRunning = pdTRUE;
 8009a4e:	4a0d      	ldr	r2, [pc, #52]	; (8009a84 <vTaskStartScheduler+0x134>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009a50:	4b0d      	ldr	r3, [pc, #52]	; (8009a88 <vTaskStartScheduler+0x138>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8009a52:	f04f 34ff 	mov.w	r4, #4294967295
 8009a56:	600c      	str	r4, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8009a58:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009a5a:	601d      	str	r5, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8009a5c:	f7f8 fa76 	bl	8001f4c <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 8009a60:	f000 ffb4 	bl	800a9cc <xPortStartScheduler>
 8009a64:	e7e8      	b.n	8009a38 <vTaskStartScheduler+0xe8>
 8009a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a6a:	f383 8811 	msr	BASEPRI, r3
 8009a6e:	f3bf 8f6f 	isb	sy
 8009a72:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009a76:	e7fe      	b.n	8009a76 <vTaskStartScheduler+0x126>
 8009a78:	0800c590 	.word	0x0800c590
 8009a7c:	080093b9 	.word	0x080093b9
 8009a80:	20001724 	.word	0x20001724
 8009a84:	20001744 	.word	0x20001744
 8009a88:	20001770 	.word	0x20001770

08009a8c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8009a8c:	4a02      	ldr	r2, [pc, #8]	; (8009a98 <vTaskSuspendAll+0xc>)
 8009a8e:	6813      	ldr	r3, [r2, #0]
 8009a90:	3301      	adds	r3, #1
 8009a92:	6013      	str	r3, [r2, #0]
}
 8009a94:	4770      	bx	lr
 8009a96:	bf00      	nop
 8009a98:	200016f0 	.word	0x200016f0

08009a9c <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8009a9c:	4b06      	ldr	r3, [pc, #24]	; (8009ab8 <xTaskResumeAll+0x1c>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	b943      	cbnz	r3, 8009ab4 <xTaskResumeAll+0x18>
 8009aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa6:	f383 8811 	msr	BASEPRI, r3
 8009aaa:	f3bf 8f6f 	isb	sy
 8009aae:	f3bf 8f4f 	dsb	sy
 8009ab2:	e7fe      	b.n	8009ab2 <xTaskResumeAll+0x16>
 8009ab4:	f7ff bd76 	b.w	80095a4 <xTaskResumeAll.part.0>
 8009ab8:	200016f0 	.word	0x200016f0

08009abc <xTaskGetTickCount>:
		xTicks = xTickCount;
 8009abc:	4b01      	ldr	r3, [pc, #4]	; (8009ac4 <xTaskGetTickCount+0x8>)
 8009abe:	6818      	ldr	r0, [r3, #0]
}
 8009ac0:	4770      	bx	lr
 8009ac2:	bf00      	nop
 8009ac4:	20001770 	.word	0x20001770

08009ac8 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ac8:	4b05      	ldr	r3, [pc, #20]	; (8009ae0 <xTaskIncrementTick+0x18>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	b90b      	cbnz	r3, 8009ad2 <xTaskIncrementTick+0xa>
 8009ace:	f7ff bcc5 	b.w	800945c <xTaskIncrementTick.part.0>
		++xPendedTicks;
 8009ad2:	4a04      	ldr	r2, [pc, #16]	; (8009ae4 <xTaskIncrementTick+0x1c>)
 8009ad4:	6813      	ldr	r3, [r2, #0]
 8009ad6:	3301      	adds	r3, #1
 8009ad8:	6013      	str	r3, [r2, #0]
}
 8009ada:	2000      	movs	r0, #0
 8009adc:	4770      	bx	lr
 8009ade:	bf00      	nop
 8009ae0:	200016f0 	.word	0x200016f0
 8009ae4:	2000172c 	.word	0x2000172c

08009ae8 <vTaskSwitchContext>:
{
 8009ae8:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009aea:	4b20      	ldr	r3, [pc, #128]	; (8009b6c <vTaskSwitchContext+0x84>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	b11b      	cbz	r3, 8009af8 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8009af0:	4b1f      	ldr	r3, [pc, #124]	; (8009b70 <vTaskSwitchContext+0x88>)
 8009af2:	2201      	movs	r2, #1
 8009af4:	601a      	str	r2, [r3, #0]
}
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdFALSE;
 8009af8:	4a1d      	ldr	r2, [pc, #116]	; (8009b70 <vTaskSwitchContext+0x88>)
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009afa:	4c1e      	ldr	r4, [pc, #120]	; (8009b74 <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 8009afc:	6013      	str	r3, [r2, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009afe:	f7f8 fa27 	bl	8001f50 <getRunTimeCounterValue>
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009b02:	491d      	ldr	r1, [pc, #116]	; (8009b78 <vTaskSwitchContext+0x90>)
 8009b04:	680d      	ldr	r5, [r1, #0]
 8009b06:	42a8      	cmp	r0, r5
 8009b08:	d904      	bls.n	8009b14 <vTaskSwitchContext+0x2c>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009b0a:	6822      	ldr	r2, [r4, #0]
 8009b0c:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8009b0e:	1b5b      	subs	r3, r3, r5
 8009b10:	4403      	add	r3, r0
 8009b12:	6613      	str	r3, [r2, #96]	; 0x60
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b14:	4d19      	ldr	r5, [pc, #100]	; (8009b7c <vTaskSwitchContext+0x94>)
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009b16:	6008      	str	r0, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b18:	682b      	ldr	r3, [r5, #0]
 8009b1a:	4a19      	ldr	r2, [pc, #100]	; (8009b80 <vTaskSwitchContext+0x98>)
 8009b1c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009b20:	0080      	lsls	r0, r0, #2
 8009b22:	0099      	lsls	r1, r3, #2
 8009b24:	5810      	ldr	r0, [r2, r0]
 8009b26:	b940      	cbnz	r0, 8009b3a <vTaskSwitchContext+0x52>
 8009b28:	b1bb      	cbz	r3, 8009b5a <vTaskSwitchContext+0x72>
 8009b2a:	3b01      	subs	r3, #1
 8009b2c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009b30:	0099      	lsls	r1, r3, #2
 8009b32:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8009b36:	2800      	cmp	r0, #0
 8009b38:	d0f6      	beq.n	8009b28 <vTaskSwitchContext+0x40>
 8009b3a:	4419      	add	r1, r3
 8009b3c:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8009b40:	4602      	mov	r2, r0
 8009b42:	6841      	ldr	r1, [r0, #4]
 8009b44:	6849      	ldr	r1, [r1, #4]
 8009b46:	6041      	str	r1, [r0, #4]
 8009b48:	3208      	adds	r2, #8
 8009b4a:	4291      	cmp	r1, r2
 8009b4c:	bf04      	itt	eq
 8009b4e:	6849      	ldreq	r1, [r1, #4]
 8009b50:	6041      	streq	r1, [r0, #4]
 8009b52:	68ca      	ldr	r2, [r1, #12]
 8009b54:	6022      	str	r2, [r4, #0]
 8009b56:	602b      	str	r3, [r5, #0]
}
 8009b58:	bd38      	pop	{r3, r4, r5, pc}
 8009b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5e:	f383 8811 	msr	BASEPRI, r3
 8009b62:	f3bf 8f6f 	isb	sy
 8009b66:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b6a:	e7fe      	b.n	8009b6a <vTaskSwitchContext+0x82>
 8009b6c:	200016f0 	.word	0x200016f0
 8009b70:	20001774 	.word	0x20001774
 8009b74:	20001278 	.word	0x20001278
 8009b78:	200016e4 	.word	0x200016e4
 8009b7c:	200016f8 	.word	0x200016f8
 8009b80:	20001284 	.word	0x20001284

08009b84 <vTaskSuspend>:
	{
 8009b84:	b570      	push	{r4, r5, r6, lr}
 8009b86:	4604      	mov	r4, r0
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009b88:	4d2d      	ldr	r5, [pc, #180]	; (8009c40 <vTaskSuspend+0xbc>)
		taskENTER_CRITICAL();
 8009b8a:	f000 fe83 	bl	800a894 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009b8e:	2c00      	cmp	r4, #0
 8009b90:	d03a      	beq.n	8009c08 <vTaskSuspend+0x84>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b92:	1d26      	adds	r6, r4, #4
 8009b94:	4630      	mov	r0, r6
 8009b96:	f7fe fe5b 	bl	8008850 <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009b9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009b9c:	b11b      	cbz	r3, 8009ba6 <vTaskSuspend+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009b9e:	f104 0018 	add.w	r0, r4, #24
 8009ba2:	f7fe fe55 	bl	8008850 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009ba6:	4631      	mov	r1, r6
 8009ba8:	4826      	ldr	r0, [pc, #152]	; (8009c44 <vTaskSuspend+0xc0>)
		if( xSchedulerRunning != pdFALSE )
 8009baa:	4e27      	ldr	r6, [pc, #156]	; (8009c48 <vTaskSuspend+0xc4>)
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009bac:	f7fe fe28 	bl	8008800 <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8009bb0:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 8009bb4:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bb6:	bf04      	itt	eq
 8009bb8:	2300      	moveq	r3, #0
 8009bba:	f884 3068 	strbeq.w	r3, [r4, #104]	; 0x68
		taskEXIT_CRITICAL();
 8009bbe:	f000 fe8b 	bl	800a8d8 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8009bc2:	6833      	ldr	r3, [r6, #0]
 8009bc4:	b98b      	cbnz	r3, 8009bea <vTaskSuspend+0x66>
		if( pxTCB == pxCurrentTCB )
 8009bc6:	682b      	ldr	r3, [r5, #0]
 8009bc8:	42a3      	cmp	r3, r4
 8009bca:	d000      	beq.n	8009bce <vTaskSuspend+0x4a>
	}
 8009bcc:	bd70      	pop	{r4, r5, r6, pc}
			if( xSchedulerRunning != pdFALSE )
 8009bce:	6833      	ldr	r3, [r6, #0]
 8009bd0:	b30b      	cbz	r3, 8009c16 <vTaskSuspend+0x92>
				configASSERT( uxSchedulerSuspended == 0 );
 8009bd2:	4b1e      	ldr	r3, [pc, #120]	; (8009c4c <vTaskSuspend+0xc8>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	b333      	cbz	r3, 8009c26 <vTaskSuspend+0xa2>
 8009bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bdc:	f383 8811 	msr	BASEPRI, r3
 8009be0:	f3bf 8f6f 	isb	sy
 8009be4:	f3bf 8f4f 	dsb	sy
 8009be8:	e7fe      	b.n	8009be8 <vTaskSuspend+0x64>
			taskENTER_CRITICAL();
 8009bea:	f000 fe53 	bl	800a894 <vPortEnterCritical>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bee:	4b18      	ldr	r3, [pc, #96]	; (8009c50 <vTaskSuspend+0xcc>)
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	6812      	ldr	r2, [r2, #0]
 8009bf4:	b152      	cbz	r2, 8009c0c <vTaskSuspend+0x88>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bf6:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009bf8:	4b16      	ldr	r3, [pc, #88]	; (8009c54 <vTaskSuspend+0xd0>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bfa:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009bfc:	68d2      	ldr	r2, [r2, #12]
 8009bfe:	6852      	ldr	r2, [r2, #4]
 8009c00:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8009c02:	f000 fe69 	bl	800a8d8 <vPortExitCritical>
 8009c06:	e7de      	b.n	8009bc6 <vTaskSuspend+0x42>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009c08:	682c      	ldr	r4, [r5, #0]
 8009c0a:	e7c2      	b.n	8009b92 <vTaskSuspend+0xe>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009c0c:	4b11      	ldr	r3, [pc, #68]	; (8009c54 <vTaskSuspend+0xd0>)
 8009c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c12:	601a      	str	r2, [r3, #0]
 8009c14:	e7f5      	b.n	8009c02 <vTaskSuspend+0x7e>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8009c16:	490b      	ldr	r1, [pc, #44]	; (8009c44 <vTaskSuspend+0xc0>)
 8009c18:	4a0f      	ldr	r2, [pc, #60]	; (8009c58 <vTaskSuspend+0xd4>)
 8009c1a:	6809      	ldr	r1, [r1, #0]
 8009c1c:	6812      	ldr	r2, [r2, #0]
 8009c1e:	4291      	cmp	r1, r2
 8009c20:	d10a      	bne.n	8009c38 <vTaskSuspend+0xb4>
					pxCurrentTCB = NULL;
 8009c22:	602b      	str	r3, [r5, #0]
	}
 8009c24:	bd70      	pop	{r4, r5, r6, pc}
				portYIELD_WITHIN_API();
 8009c26:	4b0d      	ldr	r3, [pc, #52]	; (8009c5c <vTaskSuspend+0xd8>)
 8009c28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c2c:	601a      	str	r2, [r3, #0]
 8009c2e:	f3bf 8f4f 	dsb	sy
 8009c32:	f3bf 8f6f 	isb	sy
	}
 8009c36:	bd70      	pop	{r4, r5, r6, pc}
 8009c38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 8009c3c:	f7ff bf54 	b.w	8009ae8 <vTaskSwitchContext>
 8009c40:	20001278 	.word	0x20001278
 8009c44:	20001748 	.word	0x20001748
 8009c48:	20001744 	.word	0x20001744
 8009c4c:	200016f0 	.word	0x200016f0
 8009c50:	2000127c 	.word	0x2000127c
 8009c54:	20001724 	.word	0x20001724
 8009c58:	200016e8 	.word	0x200016e8
 8009c5c:	e000ed04 	.word	0xe000ed04

08009c60 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8009c60:	b1f0      	cbz	r0, 8009ca0 <vTaskPlaceOnEventList+0x40>
{
 8009c62:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c64:	4d1c      	ldr	r5, [pc, #112]	; (8009cd8 <vTaskPlaceOnEventList+0x78>)
 8009c66:	460c      	mov	r4, r1
 8009c68:	6829      	ldr	r1, [r5, #0]
 8009c6a:	3118      	adds	r1, #24
 8009c6c:	f7fe fdd8 	bl	8008820 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8009c70:	4b1a      	ldr	r3, [pc, #104]	; (8009cdc <vTaskPlaceOnEventList+0x7c>)
 8009c72:	681e      	ldr	r6, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009c74:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c76:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c7e:	3004      	adds	r0, #4
 8009c80:	f7fe fde6 	bl	8008850 <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c84:	1c63      	adds	r3, r4, #1
 8009c86:	d014      	beq.n	8009cb2 <vTaskPlaceOnEventList+0x52>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c88:	682b      	ldr	r3, [r5, #0]
 8009c8a:	19a4      	adds	r4, r4, r6
 8009c8c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c8e:	d317      	bcc.n	8009cc0 <vTaskPlaceOnEventList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c90:	4b13      	ldr	r3, [pc, #76]	; (8009ce0 <vTaskPlaceOnEventList+0x80>)
 8009c92:	6818      	ldr	r0, [r3, #0]
 8009c94:	6829      	ldr	r1, [r5, #0]
}
 8009c96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c9a:	3104      	adds	r1, #4
 8009c9c:	f7fe bdc0 	b.w	8008820 <vListInsert>
 8009ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ca4:	f383 8811 	msr	BASEPRI, r3
 8009ca8:	f3bf 8f6f 	isb	sy
 8009cac:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8009cb0:	e7fe      	b.n	8009cb0 <vTaskPlaceOnEventList+0x50>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cb2:	6829      	ldr	r1, [r5, #0]
 8009cb4:	480b      	ldr	r0, [pc, #44]	; (8009ce4 <vTaskPlaceOnEventList+0x84>)
}
 8009cb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cba:	3104      	adds	r1, #4
 8009cbc:	f7fe bda0 	b.w	8008800 <vListInsertEnd>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cc0:	4b09      	ldr	r3, [pc, #36]	; (8009ce8 <vTaskPlaceOnEventList+0x88>)
 8009cc2:	6818      	ldr	r0, [r3, #0]
 8009cc4:	6829      	ldr	r1, [r5, #0]
 8009cc6:	3104      	adds	r1, #4
 8009cc8:	f7fe fdaa 	bl	8008820 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ccc:	4b07      	ldr	r3, [pc, #28]	; (8009cec <vTaskPlaceOnEventList+0x8c>)
 8009cce:	681a      	ldr	r2, [r3, #0]
 8009cd0:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8009cd2:	bf38      	it	cc
 8009cd4:	601c      	strcc	r4, [r3, #0]
}
 8009cd6:	bd70      	pop	{r4, r5, r6, pc}
 8009cd8:	20001278 	.word	0x20001278
 8009cdc:	20001770 	.word	0x20001770
 8009ce0:	20001280 	.word	0x20001280
 8009ce4:	20001748 	.word	0x20001748
 8009ce8:	2000127c 	.word	0x2000127c
 8009cec:	20001724 	.word	0x20001724

08009cf0 <vTaskPlaceOnEventListRestricted>:
	{
 8009cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxEventList );
 8009cf2:	b360      	cbz	r0, 8009d4e <vTaskPlaceOnEventListRestricted+0x5e>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009cf4:	4d20      	ldr	r5, [pc, #128]	; (8009d78 <vTaskPlaceOnEventListRestricted+0x88>)
 8009cf6:	460c      	mov	r4, r1
 8009cf8:	6829      	ldr	r1, [r5, #0]
 8009cfa:	4616      	mov	r6, r2
 8009cfc:	3118      	adds	r1, #24
 8009cfe:	f7fe fd7f 	bl	8008800 <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 8009d02:	4b1e      	ldr	r3, [pc, #120]	; (8009d7c <vTaskPlaceOnEventListRestricted+0x8c>)
		if( xWaitIndefinitely != pdFALSE )
 8009d04:	b99e      	cbnz	r6, 8009d2e <vTaskPlaceOnEventListRestricted+0x3e>
const TickType_t xConstTickCount = xTickCount;
 8009d06:	681f      	ldr	r7, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009d08:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d0a:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009d0c:	f883 606a 	strb.w	r6, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d10:	3004      	adds	r0, #4
 8009d12:	f7fe fd9d 	bl	8008850 <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d16:	682b      	ldr	r3, [r5, #0]
 8009d18:	19e4      	adds	r4, r4, r7
 8009d1a:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d1c:	d320      	bcc.n	8009d60 <vTaskPlaceOnEventListRestricted+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d1e:	4b18      	ldr	r3, [pc, #96]	; (8009d80 <vTaskPlaceOnEventListRestricted+0x90>)
 8009d20:	6818      	ldr	r0, [r3, #0]
 8009d22:	6829      	ldr	r1, [r5, #0]
	}
 8009d24:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d28:	3104      	adds	r1, #4
 8009d2a:	f7fe bd79 	b.w	8008820 <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8009d2e:	681b      	ldr	r3, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009d30:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d32:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009d34:	2200      	movs	r2, #0
 8009d36:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d3a:	3004      	adds	r0, #4
 8009d3c:	f7fe fd88 	bl	8008850 <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d40:	6829      	ldr	r1, [r5, #0]
 8009d42:	4810      	ldr	r0, [pc, #64]	; (8009d84 <vTaskPlaceOnEventListRestricted+0x94>)
	}
 8009d44:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d48:	3104      	adds	r1, #4
 8009d4a:	f7fe bd59 	b.w	8008800 <vListInsertEnd>
 8009d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8009d5e:	e7fe      	b.n	8009d5e <vTaskPlaceOnEventListRestricted+0x6e>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d60:	4b09      	ldr	r3, [pc, #36]	; (8009d88 <vTaskPlaceOnEventListRestricted+0x98>)
 8009d62:	6818      	ldr	r0, [r3, #0]
 8009d64:	6829      	ldr	r1, [r5, #0]
 8009d66:	3104      	adds	r1, #4
 8009d68:	f7fe fd5a 	bl	8008820 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d6c:	4b07      	ldr	r3, [pc, #28]	; (8009d8c <vTaskPlaceOnEventListRestricted+0x9c>)
 8009d6e:	681a      	ldr	r2, [r3, #0]
 8009d70:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8009d72:	bf38      	it	cc
 8009d74:	601c      	strcc	r4, [r3, #0]
	}
 8009d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d78:	20001278 	.word	0x20001278
 8009d7c:	20001770 	.word	0x20001770
 8009d80:	20001280 	.word	0x20001280
 8009d84:	20001748 	.word	0x20001748
 8009d88:	2000127c 	.word	0x2000127c
 8009d8c:	20001724 	.word	0x20001724

08009d90 <xTaskRemoveFromEventList>:
{
 8009d90:	b510      	push	{r4, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d92:	68c3      	ldr	r3, [r0, #12]
 8009d94:	68dc      	ldr	r4, [r3, #12]
{
 8009d96:	b082      	sub	sp, #8
	configASSERT( pxUnblockedTCB );
 8009d98:	2c00      	cmp	r4, #0
 8009d9a:	d02c      	beq.n	8009df6 <xTaskRemoveFromEventList+0x66>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009d9c:	f104 0118 	add.w	r1, r4, #24
 8009da0:	4608      	mov	r0, r1
 8009da2:	9101      	str	r1, [sp, #4]
 8009da4:	f7fe fd54 	bl	8008850 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009da8:	4b17      	ldr	r3, [pc, #92]	; (8009e08 <xTaskRemoveFromEventList+0x78>)
 8009daa:	9901      	ldr	r1, [sp, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	b173      	cbz	r3, 8009dce <xTaskRemoveFromEventList+0x3e>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009db0:	4816      	ldr	r0, [pc, #88]	; (8009e0c <xTaskRemoveFromEventList+0x7c>)
 8009db2:	f7fe fd25 	bl	8008800 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009db6:	4b16      	ldr	r3, [pc, #88]	; (8009e10 <xTaskRemoveFromEventList+0x80>)
 8009db8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dbe:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8009dc0:	bf85      	ittet	hi
 8009dc2:	4b14      	ldrhi	r3, [pc, #80]	; (8009e14 <xTaskRemoveFromEventList+0x84>)
 8009dc4:	2001      	movhi	r0, #1
		xReturn = pdFALSE;
 8009dc6:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8009dc8:	6018      	strhi	r0, [r3, #0]
}
 8009dca:	b002      	add	sp, #8
 8009dcc:	bd10      	pop	{r4, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009dce:	1d21      	adds	r1, r4, #4
 8009dd0:	4608      	mov	r0, r1
 8009dd2:	9101      	str	r1, [sp, #4]
 8009dd4:	f7fe fd3c 	bl	8008850 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009dd8:	4a0f      	ldr	r2, [pc, #60]	; (8009e18 <xTaskRemoveFromEventList+0x88>)
 8009dda:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009ddc:	6810      	ldr	r0, [r2, #0]
 8009dde:	9901      	ldr	r1, [sp, #4]
 8009de0:	4283      	cmp	r3, r0
 8009de2:	480e      	ldr	r0, [pc, #56]	; (8009e1c <xTaskRemoveFromEventList+0x8c>)
 8009de4:	bf88      	it	hi
 8009de6:	6013      	strhi	r3, [r2, #0]
 8009de8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009dec:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009df0:	f7fe fd06 	bl	8008800 <vListInsertEnd>
 8009df4:	e7df      	b.n	8009db6 <xTaskRemoveFromEventList+0x26>
 8009df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dfa:	f383 8811 	msr	BASEPRI, r3
 8009dfe:	f3bf 8f6f 	isb	sy
 8009e02:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8009e06:	e7fe      	b.n	8009e06 <xTaskRemoveFromEventList+0x76>
 8009e08:	200016f0 	.word	0x200016f0
 8009e0c:	20001730 	.word	0x20001730
 8009e10:	20001278 	.word	0x20001278
 8009e14:	20001774 	.word	0x20001774
 8009e18:	200016f8 	.word	0x200016f8
 8009e1c:	20001284 	.word	0x20001284

08009e20 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e20:	4a03      	ldr	r2, [pc, #12]	; (8009e30 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e22:	4b04      	ldr	r3, [pc, #16]	; (8009e34 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e24:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	e9c0 2300 	strd	r2, r3, [r0]
}
 8009e2c:	4770      	bx	lr
 8009e2e:	bf00      	nop
 8009e30:	20001728 	.word	0x20001728
 8009e34:	20001770 	.word	0x20001770

08009e38 <xTaskCheckForTimeOut>:
{
 8009e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8009e3a:	b318      	cbz	r0, 8009e84 <xTaskCheckForTimeOut+0x4c>
	configASSERT( pxTicksToWait );
 8009e3c:	460e      	mov	r6, r1
 8009e3e:	b1c1      	cbz	r1, 8009e72 <xTaskCheckForTimeOut+0x3a>
	taskENTER_CRITICAL();
 8009e40:	4605      	mov	r5, r0
 8009e42:	f000 fd27 	bl	800a894 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8009e46:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8009ed4 <xTaskCheckForTimeOut+0x9c>
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8009e4a:	4b20      	ldr	r3, [pc, #128]	; (8009ecc <xTaskCheckForTimeOut+0x94>)
		const TickType_t xConstTickCount = xTickCount;
 8009e4c:	f8dc 1000 	ldr.w	r1, [ip]
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8009e50:	681a      	ldr	r2, [r3, #0]
 8009e52:	f892 406a 	ldrb.w	r4, [r2, #106]	; 0x6a
 8009e56:	b9f4      	cbnz	r4, 8009e96 <xTaskCheckForTimeOut+0x5e>
			if( *pxTicksToWait == portMAX_DELAY )
 8009e58:	6833      	ldr	r3, [r6, #0]
 8009e5a:	1c5a      	adds	r2, r3, #1
 8009e5c:	d020      	beq.n	8009ea0 <xTaskCheckForTimeOut+0x68>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e5e:	4c1c      	ldr	r4, [pc, #112]	; (8009ed0 <xTaskCheckForTimeOut+0x98>)
 8009e60:	e9d5 0200 	ldrd	r0, r2, [r5]
 8009e64:	6827      	ldr	r7, [r4, #0]
 8009e66:	42b8      	cmp	r0, r7
 8009e68:	d01e      	beq.n	8009ea8 <xTaskCheckForTimeOut+0x70>
 8009e6a:	428a      	cmp	r2, r1
 8009e6c:	d81c      	bhi.n	8009ea8 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
 8009e6e:	2401      	movs	r4, #1
 8009e70:	e016      	b.n	8009ea0 <xTaskCheckForTimeOut+0x68>
 8009e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e76:	f383 8811 	msr	BASEPRI, r3
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8009e82:	e7fe      	b.n	8009e82 <xTaskCheckForTimeOut+0x4a>
 8009e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e88:	f383 8811 	msr	BASEPRI, r3
 8009e8c:	f3bf 8f6f 	isb	sy
 8009e90:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8009e94:	e7fe      	b.n	8009e94 <xTaskCheckForTimeOut+0x5c>
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
				xReturn = pdTRUE;
 8009e9e:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8009ea0:	f000 fd1a 	bl	800a8d8 <vPortExitCritical>
}
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009ea8:	1a8f      	subs	r7, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009eaa:	42bb      	cmp	r3, r7
 8009eac:	d909      	bls.n	8009ec2 <xTaskCheckForTimeOut+0x8a>
			*pxTicksToWait -= xElapsedTime;
 8009eae:	1a5b      	subs	r3, r3, r1
 8009eb0:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009eb2:	6821      	ldr	r1, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009eb4:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= xElapsedTime;
 8009eb8:	6033      	str	r3, [r6, #0]
			xReturn = pdFALSE;
 8009eba:	2400      	movs	r4, #0
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009ebc:	e9c5 1200 	strd	r1, r2, [r5]
			xReturn = pdFALSE;
 8009ec0:	e7ee      	b.n	8009ea0 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait = 0;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	6033      	str	r3, [r6, #0]
			xReturn = pdTRUE;
 8009ec6:	2401      	movs	r4, #1
 8009ec8:	e7ea      	b.n	8009ea0 <xTaskCheckForTimeOut+0x68>
 8009eca:	bf00      	nop
 8009ecc:	20001278 	.word	0x20001278
 8009ed0:	20001728 	.word	0x20001728
 8009ed4:	20001770 	.word	0x20001770

08009ed8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8009ed8:	4b01      	ldr	r3, [pc, #4]	; (8009ee0 <vTaskMissedYield+0x8>)
 8009eda:	2201      	movs	r2, #1
 8009edc:	601a      	str	r2, [r3, #0]
}
 8009ede:	4770      	bx	lr
 8009ee0:	20001774 	.word	0x20001774

08009ee4 <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 8009ee4:	b168      	cbz	r0, 8009f02 <uxTaskGetStackHighWaterMark+0x1e>
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8009ee6:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009ee8:	781a      	ldrb	r2, [r3, #0]
 8009eea:	2aa5      	cmp	r2, #165	; 0xa5
 8009eec:	d10f      	bne.n	8009f0e <uxTaskGetStackHighWaterMark+0x2a>
 8009eee:	f1c3 0101 	rsb	r1, r3, #1
			ulCount++;
 8009ef2:	18c8      	adds	r0, r1, r3
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009ef4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009ef8:	2aa5      	cmp	r2, #165	; 0xa5
 8009efa:	d0fa      	beq.n	8009ef2 <uxTaskGetStackHighWaterMark+0xe>
 8009efc:	f3c0 008f 	ubfx	r0, r0, #2, #16
 8009f00:	4770      	bx	lr
		pxTCB = prvGetTCBFromHandle( xTask );
 8009f02:	4b04      	ldr	r3, [pc, #16]	; (8009f14 <uxTaskGetStackHighWaterMark+0x30>)
 8009f04:	6818      	ldr	r0, [r3, #0]
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8009f06:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009f08:	781a      	ldrb	r2, [r3, #0]
 8009f0a:	2aa5      	cmp	r2, #165	; 0xa5
 8009f0c:	d0ef      	beq.n	8009eee <uxTaskGetStackHighWaterMark+0xa>
 8009f0e:	2000      	movs	r0, #0
	}
 8009f10:	4770      	bx	lr
 8009f12:	bf00      	nop
 8009f14:	20001278 	.word	0x20001278

08009f18 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8009f18:	4b05      	ldr	r3, [pc, #20]	; (8009f30 <xTaskGetSchedulerState+0x18>)
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	b133      	cbz	r3, 8009f2c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f1e:	4b05      	ldr	r3, [pc, #20]	; (8009f34 <xTaskGetSchedulerState+0x1c>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8009f24:	bf0c      	ite	eq
 8009f26:	2002      	moveq	r0, #2
 8009f28:	2000      	movne	r0, #0
 8009f2a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009f2c:	2001      	movs	r0, #1
	}
 8009f2e:	4770      	bx	lr
 8009f30:	20001744 	.word	0x20001744
 8009f34:	200016f0 	.word	0x200016f0

08009f38 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8009f38:	b1d0      	cbz	r0, 8009f70 <xTaskPriorityDisinherit+0x38>
	{
 8009f3a:	b530      	push	{r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8009f3c:	4b1e      	ldr	r3, [pc, #120]	; (8009fb8 <xTaskPriorityDisinherit+0x80>)
 8009f3e:	681c      	ldr	r4, [r3, #0]
 8009f40:	4284      	cmp	r4, r0
	{
 8009f42:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 8009f44:	d008      	beq.n	8009f58 <xTaskPriorityDisinherit+0x20>
 8009f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4a:	f383 8811 	msr	BASEPRI, r3
 8009f4e:	f3bf 8f6f 	isb	sy
 8009f52:	f3bf 8f4f 	dsb	sy
 8009f56:	e7fe      	b.n	8009f56 <xTaskPriorityDisinherit+0x1e>
			configASSERT( pxTCB->uxMutexesHeld );
 8009f58:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009f5a:	b15b      	cbz	r3, 8009f74 <xTaskPriorityDisinherit+0x3c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f5c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009f5e:	6d62      	ldr	r2, [r4, #84]	; 0x54
			( pxTCB->uxMutexesHeld )--;
 8009f60:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f62:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8009f64:	65a3      	str	r3, [r4, #88]	; 0x58
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f66:	d000      	beq.n	8009f6a <xTaskPriorityDisinherit+0x32>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009f68:	b16b      	cbz	r3, 8009f86 <xTaskPriorityDisinherit+0x4e>
	BaseType_t xReturn = pdFALSE;
 8009f6a:	2000      	movs	r0, #0
	}
 8009f6c:	b003      	add	sp, #12
 8009f6e:	bd30      	pop	{r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8009f70:	2000      	movs	r0, #0
	}
 8009f72:	4770      	bx	lr
 8009f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f78:	f383 8811 	msr	BASEPRI, r3
 8009f7c:	f3bf 8f6f 	isb	sy
 8009f80:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 8009f84:	e7fe      	b.n	8009f84 <xTaskPriorityDisinherit+0x4c>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f86:	1d21      	adds	r1, r4, #4
 8009f88:	4608      	mov	r0, r1
 8009f8a:	9101      	str	r1, [sp, #4]
 8009f8c:	f7fe fc60 	bl	8008850 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f90:	4a0a      	ldr	r2, [pc, #40]	; (8009fbc <xTaskPriorityDisinherit+0x84>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f92:	6d63      	ldr	r3, [r4, #84]	; 0x54
					prvAddTaskToReadyList( pxTCB );
 8009f94:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f96:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8009f98:	4283      	cmp	r3, r0
 8009f9a:	4809      	ldr	r0, [pc, #36]	; (8009fc0 <xTaskPriorityDisinherit+0x88>)
 8009f9c:	bf88      	it	hi
 8009f9e:	6013      	strhi	r3, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fa0:	f1c3 0538 	rsb	r5, r3, #56	; 0x38
					prvAddTaskToReadyList( pxTCB );
 8009fa4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009fa8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009fac:	9901      	ldr	r1, [sp, #4]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fae:	61a5      	str	r5, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8009fb0:	f7fe fc26 	bl	8008800 <vListInsertEnd>
					xReturn = pdTRUE;
 8009fb4:	2001      	movs	r0, #1
		return xReturn;
 8009fb6:	e7d9      	b.n	8009f6c <xTaskPriorityDisinherit+0x34>
 8009fb8:	20001278 	.word	0x20001278
 8009fbc:	200016f8 	.word	0x200016f8
 8009fc0:	20001284 	.word	0x20001284

08009fc4 <ulTaskNotifyTake>:
	{
 8009fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8009fc6:	4c29      	ldr	r4, [pc, #164]	; (800a06c <ulTaskNotifyTake+0xa8>)
	{
 8009fc8:	4606      	mov	r6, r0
 8009fca:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 8009fcc:	f000 fc62 	bl	800a894 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009fd4:	b923      	cbnz	r3, 8009fe0 <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009fd6:	6822      	ldr	r2, [r4, #0]
 8009fd8:	2101      	movs	r1, #1
 8009fda:	f882 1068 	strb.w	r1, [r2, #104]	; 0x68
				if( xTicksToWait > ( TickType_t ) 0 )
 8009fde:	b9ad      	cbnz	r5, 800a00c <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8009fe0:	f000 fc7a 	bl	800a8d8 <vPortExitCritical>
		taskENTER_CRITICAL();
 8009fe4:	f000 fc56 	bl	800a894 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8009fe8:	6823      	ldr	r3, [r4, #0]
 8009fea:	6e5d      	ldr	r5, [r3, #100]	; 0x64
			if( ulReturn != 0UL )
 8009fec:	b11d      	cbz	r5, 8009ff6 <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8009fee:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8009ff0:	b14e      	cbz	r6, 800a006 <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	665a      	str	r2, [r3, #100]	; 0x64
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009ff6:	6823      	ldr	r3, [r4, #0]
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		taskEXIT_CRITICAL();
 8009ffe:	f000 fc6b 	bl	800a8d8 <vPortExitCritical>
	}
 800a002:	4628      	mov	r0, r5
 800a004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800a006:	1e6a      	subs	r2, r5, #1
 800a008:	665a      	str	r2, [r3, #100]	; 0x64
 800a00a:	e7f4      	b.n	8009ff6 <ulTaskNotifyTake+0x32>
const TickType_t xConstTickCount = xTickCount;
 800a00c:	4a18      	ldr	r2, [pc, #96]	; (800a070 <ulTaskNotifyTake+0xac>)
 800a00e:	6817      	ldr	r7, [r2, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800a010:	6822      	ldr	r2, [r4, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a012:	6820      	ldr	r0, [r4, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800a014:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a018:	3004      	adds	r0, #4
 800a01a:	f7fe fc19 	bl	8008850 <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a01e:	1c6b      	adds	r3, r5, #1
 800a020:	d012      	beq.n	800a048 <ulTaskNotifyTake+0x84>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a022:	6823      	ldr	r3, [r4, #0]
 800a024:	19ed      	adds	r5, r5, r7
 800a026:	605d      	str	r5, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a028:	d314      	bcc.n	800a054 <ulTaskNotifyTake+0x90>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a02a:	4b12      	ldr	r3, [pc, #72]	; (800a074 <ulTaskNotifyTake+0xb0>)
 800a02c:	6818      	ldr	r0, [r3, #0]
 800a02e:	6821      	ldr	r1, [r4, #0]
 800a030:	3104      	adds	r1, #4
 800a032:	f7fe fbf5 	bl	8008820 <vListInsert>
					portYIELD_WITHIN_API();
 800a036:	4b10      	ldr	r3, [pc, #64]	; (800a078 <ulTaskNotifyTake+0xb4>)
 800a038:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a03c:	601a      	str	r2, [r3, #0]
 800a03e:	f3bf 8f4f 	dsb	sy
 800a042:	f3bf 8f6f 	isb	sy
 800a046:	e7cb      	b.n	8009fe0 <ulTaskNotifyTake+0x1c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a048:	6821      	ldr	r1, [r4, #0]
 800a04a:	480c      	ldr	r0, [pc, #48]	; (800a07c <ulTaskNotifyTake+0xb8>)
 800a04c:	3104      	adds	r1, #4
 800a04e:	f7fe fbd7 	bl	8008800 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a052:	e7f0      	b.n	800a036 <ulTaskNotifyTake+0x72>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a054:	4b0a      	ldr	r3, [pc, #40]	; (800a080 <ulTaskNotifyTake+0xbc>)
 800a056:	6818      	ldr	r0, [r3, #0]
 800a058:	6821      	ldr	r1, [r4, #0]
 800a05a:	3104      	adds	r1, #4
 800a05c:	f7fe fbe0 	bl	8008820 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a060:	4b08      	ldr	r3, [pc, #32]	; (800a084 <ulTaskNotifyTake+0xc0>)
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	4295      	cmp	r5, r2
					xNextTaskUnblockTime = xTimeToWake;
 800a066:	bf38      	it	cc
 800a068:	601d      	strcc	r5, [r3, #0]
 800a06a:	e7e4      	b.n	800a036 <ulTaskNotifyTake+0x72>
 800a06c:	20001278 	.word	0x20001278
 800a070:	20001770 	.word	0x20001770
 800a074:	20001280 	.word	0x20001280
 800a078:	e000ed04 	.word	0xe000ed04
 800a07c:	20001748 	.word	0x20001748
 800a080:	2000127c 	.word	0x2000127c
 800a084:	20001724 	.word	0x20001724

0800a088 <xTaskGenericNotify>:
		configASSERT( xTaskToNotify );
 800a088:	b1b8      	cbz	r0, 800a0ba <xTaskGenericNotify+0x32>
	{
 800a08a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a08c:	461f      	mov	r7, r3
 800a08e:	b083      	sub	sp, #12
 800a090:	460d      	mov	r5, r1
 800a092:	4616      	mov	r6, r2
 800a094:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 800a096:	f000 fbfd 	bl	800a894 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 800a09a:	b10f      	cbz	r7, 800a0a0 <xTaskGenericNotify+0x18>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a09c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a09e:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a0a0:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a0a4:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a0a6:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a0a8:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 800a0ac:	2e04      	cmp	r6, #4
 800a0ae:	d84f      	bhi.n	800a150 <xTaskGenericNotify+0xc8>
 800a0b0:	e8df f006 	tbb	[pc, r6]
 800a0b4:	3b350c0f 	.word	0x3b350c0f
 800a0b8:	39          	.byte	0x39
 800a0b9:	00          	.byte	0x00
 800a0ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0be:	f383 8811 	msr	BASEPRI, r3
 800a0c2:	f3bf 8f6f 	isb	sy
 800a0c6:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800a0ca:	e7fe      	b.n	800a0ca <xTaskGenericNotify+0x42>
					pxTCB->ulNotifiedValue |= ulValue;
 800a0cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a0ce:	4315      	orrs	r5, r2
 800a0d0:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d005      	beq.n	800a0e2 <xTaskGenericNotify+0x5a>
					taskYIELD_IF_USING_PREEMPTION();
 800a0d6:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 800a0d8:	f000 fbfe 	bl	800a8d8 <vPortExitCritical>
	}
 800a0dc:	4620      	mov	r0, r4
 800a0de:	b003      	add	sp, #12
 800a0e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0e2:	1d21      	adds	r1, r4, #4
 800a0e4:	4608      	mov	r0, r1
 800a0e6:	9101      	str	r1, [sp, #4]
 800a0e8:	f7fe fbb2 	bl	8008850 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a0ec:	4a1e      	ldr	r2, [pc, #120]	; (800a168 <xTaskGenericNotify+0xe0>)
 800a0ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a0f0:	6810      	ldr	r0, [r2, #0]
 800a0f2:	9901      	ldr	r1, [sp, #4]
 800a0f4:	4283      	cmp	r3, r0
 800a0f6:	481d      	ldr	r0, [pc, #116]	; (800a16c <xTaskGenericNotify+0xe4>)
 800a0f8:	bf88      	it	hi
 800a0fa:	6013      	strhi	r3, [r2, #0]
 800a0fc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a100:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a104:	f7fe fb7c 	bl	8008800 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a108:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a10a:	b183      	cbz	r3, 800a12e <xTaskGenericNotify+0xa6>
 800a10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a110:	f383 8811 	msr	BASEPRI, r3
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	f3bf 8f4f 	dsb	sy
 800a11c:	e7fe      	b.n	800a11c <xTaskGenericNotify+0x94>
					( pxTCB->ulNotifiedValue )++;
 800a11e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a120:	3201      	adds	r2, #1
 800a122:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 800a124:	e7d5      	b.n	800a0d2 <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a126:	2b02      	cmp	r3, #2
 800a128:	d010      	beq.n	800a14c <xTaskGenericNotify+0xc4>
						pxTCB->ulNotifiedValue = ulValue;
 800a12a:	6665      	str	r5, [r4, #100]	; 0x64
 800a12c:	e7d1      	b.n	800a0d2 <xTaskGenericNotify+0x4a>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a12e:	4b10      	ldr	r3, [pc, #64]	; (800a170 <xTaskGenericNotify+0xe8>)
 800a130:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a136:	429a      	cmp	r2, r3
 800a138:	d9cd      	bls.n	800a0d6 <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 800a13a:	4b0e      	ldr	r3, [pc, #56]	; (800a174 <xTaskGenericNotify+0xec>)
 800a13c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a140:	601a      	str	r2, [r3, #0]
 800a142:	f3bf 8f4f 	dsb	sy
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	e7c4      	b.n	800a0d6 <xTaskGenericNotify+0x4e>
						xReturn = pdFAIL;
 800a14c:	2400      	movs	r4, #0
 800a14e:	e7c3      	b.n	800a0d8 <xTaskGenericNotify+0x50>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a150:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a152:	3201      	adds	r2, #1
 800a154:	d0bd      	beq.n	800a0d2 <xTaskGenericNotify+0x4a>
 800a156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a15a:	f383 8811 	msr	BASEPRI, r3
 800a15e:	f3bf 8f6f 	isb	sy
 800a162:	f3bf 8f4f 	dsb	sy
 800a166:	e7fe      	b.n	800a166 <xTaskGenericNotify+0xde>
 800a168:	200016f8 	.word	0x200016f8
 800a16c:	20001284 	.word	0x20001284
 800a170:	20001278 	.word	0x20001278
 800a174:	e000ed04 	.word	0xe000ed04

0800a178 <xTaskGenericNotifyFromISR>:
	{
 800a178:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a17c:	b083      	sub	sp, #12
 800a17e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
		configASSERT( xTaskToNotify );
 800a180:	b318      	cbz	r0, 800a1ca <xTaskGenericNotifyFromISR+0x52>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a182:	460d      	mov	r5, r1
 800a184:	4690      	mov	r8, r2
 800a186:	4699      	mov	r9, r3
 800a188:	4604      	mov	r4, r0
 800a18a:	f000 fcbb 	bl	800ab04 <vPortValidateInterruptPriority>
	__asm volatile
 800a18e:	f3ef 8611 	mrs	r6, BASEPRI
 800a192:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a196:	f383 8811 	msr	BASEPRI, r3
 800a19a:	f3bf 8f6f 	isb	sy
 800a19e:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 800a1a2:	f1b9 0f00 	cmp.w	r9, #0
 800a1a6:	d002      	beq.n	800a1ae <xTaskGenericNotifyFromISR+0x36>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a1a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1aa:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a1ae:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a1b2:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a1b4:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a1b6:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 800a1ba:	f1b8 0f04 	cmp.w	r8, #4
 800a1be:	d856      	bhi.n	800a26e <xTaskGenericNotifyFromISR+0xf6>
 800a1c0:	e8df f008 	tbb	[pc, r8]
 800a1c4:	28220c0f 	.word	0x28220c0f
 800a1c8:	26          	.byte	0x26
 800a1c9:	00          	.byte	0x00
	__asm volatile
 800a1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ce:	f383 8811 	msr	BASEPRI, r3
 800a1d2:	f3bf 8f6f 	isb	sy
 800a1d6:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800a1da:	e7fe      	b.n	800a1da <xTaskGenericNotifyFromISR+0x62>
					pxTCB->ulNotifiedValue |= ulValue;
 800a1dc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a1de:	4315      	orrs	r5, r2
 800a1e0:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a1e2:	2b01      	cmp	r3, #1
 800a1e4:	d005      	beq.n	800a1f2 <xTaskGenericNotifyFromISR+0x7a>
 800a1e6:	2001      	movs	r0, #1
	__asm volatile
 800a1e8:	f386 8811 	msr	BASEPRI, r6
	}
 800a1ec:	b003      	add	sp, #12
 800a1ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a1f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a1f4:	b183      	cbz	r3, 800a218 <xTaskGenericNotifyFromISR+0xa0>
	__asm volatile
 800a1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	e7fe      	b.n	800a206 <xTaskGenericNotifyFromISR+0x8e>
					( pxTCB->ulNotifiedValue )++;
 800a208:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a20a:	3201      	adds	r2, #1
 800a20c:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 800a20e:	e7e8      	b.n	800a1e2 <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a210:	2b02      	cmp	r3, #2
 800a212:	d02a      	beq.n	800a26a <xTaskGenericNotifyFromISR+0xf2>
						pxTCB->ulNotifiedValue = ulValue;
 800a214:	6665      	str	r5, [r4, #100]	; 0x64
 800a216:	e7e4      	b.n	800a1e2 <xTaskGenericNotifyFromISR+0x6a>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a218:	4b1b      	ldr	r3, [pc, #108]	; (800a288 <xTaskGenericNotifyFromISR+0x110>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	b9fb      	cbnz	r3, 800a25e <xTaskGenericNotifyFromISR+0xe6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a21e:	1d21      	adds	r1, r4, #4
 800a220:	4608      	mov	r0, r1
 800a222:	9101      	str	r1, [sp, #4]
 800a224:	f7fe fb14 	bl	8008850 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a228:	4a18      	ldr	r2, [pc, #96]	; (800a28c <xTaskGenericNotifyFromISR+0x114>)
 800a22a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a22c:	6810      	ldr	r0, [r2, #0]
 800a22e:	9901      	ldr	r1, [sp, #4]
 800a230:	4283      	cmp	r3, r0
 800a232:	4817      	ldr	r0, [pc, #92]	; (800a290 <xTaskGenericNotifyFromISR+0x118>)
 800a234:	bf88      	it	hi
 800a236:	6013      	strhi	r3, [r2, #0]
 800a238:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a23c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a240:	f7fe fade 	bl	8008800 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a244:	4b13      	ldr	r3, [pc, #76]	; (800a294 <xTaskGenericNotifyFromISR+0x11c>)
 800a246:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d9ca      	bls.n	800a1e6 <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 800a250:	b10f      	cbz	r7, 800a256 <xTaskGenericNotifyFromISR+0xde>
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a252:	2301      	movs	r3, #1
 800a254:	603b      	str	r3, [r7, #0]
					xYieldPending = pdTRUE;
 800a256:	4b10      	ldr	r3, [pc, #64]	; (800a298 <xTaskGenericNotifyFromISR+0x120>)
 800a258:	2001      	movs	r0, #1
 800a25a:	6018      	str	r0, [r3, #0]
 800a25c:	e7c4      	b.n	800a1e8 <xTaskGenericNotifyFromISR+0x70>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a25e:	480f      	ldr	r0, [pc, #60]	; (800a29c <xTaskGenericNotifyFromISR+0x124>)
 800a260:	f104 0118 	add.w	r1, r4, #24
 800a264:	f7fe facc 	bl	8008800 <vListInsertEnd>
 800a268:	e7ec      	b.n	800a244 <xTaskGenericNotifyFromISR+0xcc>
						xReturn = pdFAIL;
 800a26a:	2000      	movs	r0, #0
 800a26c:	e7bc      	b.n	800a1e8 <xTaskGenericNotifyFromISR+0x70>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a26e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a270:	3201      	adds	r2, #1
 800a272:	d0b6      	beq.n	800a1e2 <xTaskGenericNotifyFromISR+0x6a>
 800a274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a278:	f383 8811 	msr	BASEPRI, r3
 800a27c:	f3bf 8f6f 	isb	sy
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	e7fe      	b.n	800a284 <xTaskGenericNotifyFromISR+0x10c>
 800a286:	bf00      	nop
 800a288:	200016f0 	.word	0x200016f0
 800a28c:	200016f8 	.word	0x200016f8
 800a290:	20001284 	.word	0x20001284
 800a294:	20001278 	.word	0x20001278
 800a298:	20001774 	.word	0x20001774
 800a29c:	20001730 	.word	0x20001730

0800a2a0 <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a2a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a2a4:	4e22      	ldr	r6, [pc, #136]	; (800a330 <prvSwitchTimerLists+0x90>)
	if( xTimerQueue != NULL )
 800a2a6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a338 <prvSwitchTimerLists+0x98>
{
 800a2aa:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 800a2ac:	f04f 0800 	mov.w	r8, #0

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2b0:	e00d      	b.n	800a2ce <prvSwitchTimerLists+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2b2:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2b4:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a2b6:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2b8:	1d25      	adds	r5, r4, #4
 800a2ba:	4628      	mov	r0, r5
 800a2bc:	f7fe fac8 	bl	8008850 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a2c0:	6a23      	ldr	r3, [r4, #32]
 800a2c2:	4620      	mov	r0, r4
 800a2c4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2c6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a2ca:	075b      	lsls	r3, r3, #29
 800a2cc:	d40a      	bmi.n	800a2e4 <prvSwitchTimerLists+0x44>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2ce:	6833      	ldr	r3, [r6, #0]
 800a2d0:	681a      	ldr	r2, [r3, #0]
 800a2d2:	2a00      	cmp	r2, #0
 800a2d4:	d1ed      	bne.n	800a2b2 <prvSwitchTimerLists+0x12>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 800a2d6:	4a17      	ldr	r2, [pc, #92]	; (800a334 <prvSwitchTimerLists+0x94>)
 800a2d8:	6811      	ldr	r1, [r2, #0]
 800a2da:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 800a2dc:	6013      	str	r3, [r2, #0]
}
 800a2de:	b005      	add	sp, #20
 800a2e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a2e4:	69a3      	ldr	r3, [r4, #24]
 800a2e6:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 800a2e8:	429f      	cmp	r7, r3
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2ea:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 800a2ec:	d205      	bcs.n	800a2fa <prvSwitchTimerLists+0x5a>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2ee:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a2f0:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2f2:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2f4:	f7fe fa94 	bl	8008820 <vListInsert>
 800a2f8:	e7e9      	b.n	800a2ce <prvSwitchTimerLists+0x2e>
	if( xTimerQueue != NULL )
 800a2fa:	f8d9 3000 	ldr.w	r3, [r9]
 800a2fe:	b16b      	cbz	r3, 800a31c <prvSwitchTimerLists+0x7c>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a300:	e9cd 8700 	strd	r8, r7, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a304:	9402      	str	r4, [sp, #8]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a306:	f7ff fe07 	bl	8009f18 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a30a:	2300      	movs	r3, #0
 800a30c:	f8d9 0000 	ldr.w	r0, [r9]
 800a310:	461a      	mov	r2, r3
 800a312:	4669      	mov	r1, sp
 800a314:	f7fe fb60 	bl	80089d8 <xQueueGenericSend>
				configASSERT( xResult );
 800a318:	2800      	cmp	r0, #0
 800a31a:	d1d8      	bne.n	800a2ce <prvSwitchTimerLists+0x2e>
 800a31c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a320:	f383 8811 	msr	BASEPRI, r3
 800a324:	f3bf 8f6f 	isb	sy
 800a328:	f3bf 8f4f 	dsb	sy
 800a32c:	e7fe      	b.n	800a32c <prvSwitchTimerLists+0x8c>
 800a32e:	bf00      	nop
 800a330:	20001778 	.word	0x20001778
 800a334:	2000177c 	.word	0x2000177c
 800a338:	2000189c 	.word	0x2000189c

0800a33c <prvTimerTask>:
{
 800a33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a340:	4e9e      	ldr	r6, [pc, #632]	; (800a5bc <prvTimerTask+0x280>)
 800a342:	4d9f      	ldr	r5, [pc, #636]	; (800a5c0 <prvTimerTask+0x284>)
 800a344:	4c9f      	ldr	r4, [pc, #636]	; (800a5c4 <prvTimerTask+0x288>)
 800a346:	b08b      	sub	sp, #44	; 0x2c
 800a348:	f04f 0800 	mov.w	r8, #0
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a34c:	6833      	ldr	r3, [r6, #0]
 800a34e:	f8d3 a000 	ldr.w	sl, [r3]
 800a352:	f1ba 0f00 	cmp.w	sl, #0
 800a356:	f000 80ad 	beq.w	800a4b4 <prvTimerTask+0x178>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a35a:	68db      	ldr	r3, [r3, #12]
 800a35c:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
 800a360:	f7ff fb94 	bl	8009a8c <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800a364:	f7ff fbaa 	bl	8009abc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a368:	682a      	ldr	r2, [r5, #0]
 800a36a:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 800a36c:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 800a36e:	f0c0 80b2 	bcc.w	800a4d6 <prvTimerTask+0x19a>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a372:	4550      	cmp	r0, sl
	xLastTime = xTimeNow;
 800a374:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a376:	f080 80b8 	bcs.w	800a4ea <prvTimerTask+0x1ae>
 800a37a:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a37c:	6820      	ldr	r0, [r4, #0]
 800a37e:	ebaa 0109 	sub.w	r1, sl, r9
 800a382:	f7fe fed5 	bl	8009130 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a386:	f7ff fb89 	bl	8009a9c <xTaskResumeAll>
 800a38a:	b938      	cbnz	r0, 800a39c <prvTimerTask+0x60>
					portYIELD_WITHIN_API();
 800a38c:	4b8e      	ldr	r3, [pc, #568]	; (800a5c8 <prvTimerTask+0x28c>)
 800a38e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a392:	601a      	str	r2, [r3, #0]
 800a394:	f3bf 8f4f 	dsb	sy
 800a398:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a39c:	6820      	ldr	r0, [r4, #0]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	a902      	add	r1, sp, #8
 800a3a2:	f7fe fd07 	bl	8008db4 <xQueueReceive>
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	d0d0      	beq.n	800a34c <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a3aa:	9b02      	ldr	r3, [sp, #8]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	db78      	blt.n	800a4a2 <prvTimerTask+0x166>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a3b0:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	b113      	cbz	r3, 800a3bc <prvTimerTask+0x80>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a3b6:	1d38      	adds	r0, r7, #4
 800a3b8:	f7fe fa4a 	bl	8008850 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 800a3bc:	f7ff fb7e 	bl	8009abc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a3c0:	682b      	ldr	r3, [r5, #0]
 800a3c2:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 800a3c4:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 800a3c6:	f0c0 808d 	bcc.w	800a4e4 <prvTimerTask+0x1a8>
	xLastTime = xTimeNow;
 800a3ca:	9b02      	ldr	r3, [sp, #8]
 800a3cc:	f8c5 9000 	str.w	r9, [r5]
			switch( xMessage.xMessageID )
 800a3d0:	2b09      	cmp	r3, #9
 800a3d2:	d8e3      	bhi.n	800a39c <prvTimerTask+0x60>
 800a3d4:	e8df f003 	tbb	[pc, r3]
 800a3d8:	55050505 	.word	0x55050505
 800a3dc:	05055c3e 	.word	0x05055c3e
 800a3e0:	3e55      	.short	0x3e55
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a3e2:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a3e6:	9b03      	ldr	r3, [sp, #12]
 800a3e8:	69ba      	ldr	r2, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a3ea:	613f      	str	r7, [r7, #16]
 800a3ec:	1898      	adds	r0, r3, r2
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a3ee:	f041 0101 	orr.w	r1, r1, #1
 800a3f2:	f887 1028 	strb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a3f6:	bf2c      	ite	cs
 800a3f8:	2101      	movcs	r1, #1
 800a3fa:	2100      	movcc	r1, #0
	if( xNextExpiryTime <= xTimeNow )
 800a3fc:	4548      	cmp	r0, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a3fe:	6078      	str	r0, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 800a400:	f200 808e 	bhi.w	800a520 <prvTimerTask+0x1e4>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a404:	eba9 0303 	sub.w	r3, r9, r3
 800a408:	429a      	cmp	r2, r3
 800a40a:	f200 8097 	bhi.w	800a53c <prvTimerTask+0x200>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a40e:	6a3b      	ldr	r3, [r7, #32]
 800a410:	4638      	mov	r0, r7
 800a412:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a414:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a418:	075b      	lsls	r3, r3, #29
 800a41a:	d5bf      	bpl.n	800a39c <prvTimerTask+0x60>
	if( xTimerQueue != NULL )
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	b183      	cbz	r3, 800a442 <prvTimerTask+0x106>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a420:	69ba      	ldr	r2, [r7, #24]
 800a422:	9b03      	ldr	r3, [sp, #12]
		xMessage.xMessageID = xCommandID;
 800a424:	f8cd 8018 	str.w	r8, [sp, #24]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a428:	4413      	add	r3, r2
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a42a:	e9cd 3707 	strd	r3, r7, [sp, #28]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a42e:	f7ff fd73 	bl	8009f18 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a432:	2300      	movs	r3, #0
 800a434:	6820      	ldr	r0, [r4, #0]
 800a436:	461a      	mov	r2, r3
 800a438:	a906      	add	r1, sp, #24
 800a43a:	f7fe facd 	bl	80089d8 <xQueueGenericSend>
							configASSERT( xResult );
 800a43e:	2800      	cmp	r0, #0
 800a440:	d1ac      	bne.n	800a39c <prvTimerTask+0x60>
 800a442:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	e7fe      	b.n	800a452 <prvTimerTask+0x116>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a454:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a458:	9b03      	ldr	r3, [sp, #12]
 800a45a:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a45c:	f042 0201 	orr.w	r2, r2, #1
 800a460:	f887 2028 	strb.w	r2, [r7, #40]	; 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a464:	2b00      	cmp	r3, #0
 800a466:	f000 809a 	beq.w	800a59e <prvTimerTask+0x262>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a46a:	444b      	add	r3, r9
	if( xNextExpiryTime <= xTimeNow )
 800a46c:	454b      	cmp	r3, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a46e:	607b      	str	r3, [r7, #4]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a470:	bf96      	itet	ls
 800a472:	4b56      	ldrls	r3, [pc, #344]	; (800a5cc <prvTimerTask+0x290>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a474:	6830      	ldrhi	r0, [r6, #0]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a476:	6818      	ldrls	r0, [r3, #0]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a478:	613f      	str	r7, [r7, #16]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a47a:	1d39      	adds	r1, r7, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a47c:	f7fe f9d0 	bl	8008820 <vListInsert>
 800a480:	e78c      	b.n	800a39c <prvTimerTask+0x60>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a482:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a486:	f023 0301 	bic.w	r3, r3, #1
 800a48a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
					break;
 800a48e:	e785      	b.n	800a39c <prvTimerTask+0x60>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a490:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a494:	079a      	lsls	r2, r3, #30
 800a496:	d54d      	bpl.n	800a534 <prvTimerTask+0x1f8>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a498:	f023 0301 	bic.w	r3, r3, #1
 800a49c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800a4a0:	e77c      	b.n	800a39c <prvTimerTask+0x60>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a4a2:	9b03      	ldr	r3, [sp, #12]
 800a4a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4a8:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a4aa:	9b02      	ldr	r3, [sp, #8]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	f6ff af75 	blt.w	800a39c <prvTimerTask+0x60>
 800a4b2:	e77d      	b.n	800a3b0 <prvTimerTask+0x74>
	vTaskSuspendAll();
 800a4b4:	f7ff faea 	bl	8009a8c <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800a4b8:	f7ff fb00 	bl	8009abc <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a4bc:	682a      	ldr	r2, [r5, #0]
 800a4be:	4282      	cmp	r2, r0
	xTimeNow = xTaskGetTickCount();
 800a4c0:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 800a4c2:	d808      	bhi.n	800a4d6 <prvTimerTask+0x19a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a4c4:	4b41      	ldr	r3, [pc, #260]	; (800a5cc <prvTimerTask+0x290>)
	xLastTime = xTimeNow;
 800a4c6:	f8c5 9000 	str.w	r9, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	6812      	ldr	r2, [r2, #0]
 800a4ce:	fab2 f282 	clz	r2, r2
 800a4d2:	0952      	lsrs	r2, r2, #5
 800a4d4:	e752      	b.n	800a37c <prvTimerTask+0x40>
		prvSwitchTimerLists();
 800a4d6:	f7ff fee3 	bl	800a2a0 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 800a4da:	f8c5 9000 	str.w	r9, [r5]
			( void ) xTaskResumeAll();
 800a4de:	f7ff fadd 	bl	8009a9c <xTaskResumeAll>
 800a4e2:	e75b      	b.n	800a39c <prvTimerTask+0x60>
		prvSwitchTimerLists();
 800a4e4:	f7ff fedc 	bl	800a2a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a4e8:	e76f      	b.n	800a3ca <prvTimerTask+0x8e>
				( void ) xTaskResumeAll();
 800a4ea:	f7ff fad7 	bl	8009a9c <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4ee:	6832      	ldr	r2, [r6, #0]
 800a4f0:	68d2      	ldr	r2, [r2, #12]
 800a4f2:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a4f6:	f10b 0104 	add.w	r1, fp, #4
 800a4fa:	4608      	mov	r0, r1
 800a4fc:	9101      	str	r1, [sp, #4]
 800a4fe:	f7fe f9a7 	bl	8008850 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a502:	f89b 0028 	ldrb.w	r0, [fp, #40]	; 0x28
 800a506:	9901      	ldr	r1, [sp, #4]
 800a508:	f010 0f04 	tst.w	r0, #4
 800a50c:	d11c      	bne.n	800a548 <prvTimerTask+0x20c>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a50e:	f020 0001 	bic.w	r0, r0, #1
 800a512:	f88b 0028 	strb.w	r0, [fp, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a516:	f8db 3020 	ldr.w	r3, [fp, #32]
 800a51a:	4658      	mov	r0, fp
 800a51c:	4798      	blx	r3
}
 800a51e:	e73d      	b.n	800a39c <prvTimerTask+0x60>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a520:	454b      	cmp	r3, r9
 800a522:	d902      	bls.n	800a52a <prvTimerTask+0x1ee>
 800a524:	2900      	cmp	r1, #0
 800a526:	f43f af72 	beq.w	800a40e <prvTimerTask+0xd2>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a52a:	6830      	ldr	r0, [r6, #0]
 800a52c:	1d39      	adds	r1, r7, #4
 800a52e:	f7fe f977 	bl	8008820 <vListInsert>
	return xProcessTimerNow;
 800a532:	e733      	b.n	800a39c <prvTimerTask+0x60>
							vPortFree( pxTimer );
 800a534:	4638      	mov	r0, r7
 800a536:	f000 fbcf 	bl	800acd8 <vPortFree>
 800a53a:	e72f      	b.n	800a39c <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a53c:	4b23      	ldr	r3, [pc, #140]	; (800a5cc <prvTimerTask+0x290>)
 800a53e:	1d39      	adds	r1, r7, #4
 800a540:	6818      	ldr	r0, [r3, #0]
 800a542:	f7fe f96d 	bl	8008820 <vListInsert>
	return xProcessTimerNow;
 800a546:	e729      	b.n	800a39c <prvTimerTask+0x60>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a548:	f8db 0018 	ldr.w	r0, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a54c:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a550:	eb0a 0300 	add.w	r3, sl, r0
	if( xNextExpiryTime <= xTimeNow )
 800a554:	4599      	cmp	r9, r3
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a556:	f8cb 3004 	str.w	r3, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 800a55a:	d203      	bcs.n	800a564 <prvTimerTask+0x228>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a55c:	6830      	ldr	r0, [r6, #0]
 800a55e:	f7fe f95f 	bl	8008820 <vListInsert>
	return xProcessTimerNow;
 800a562:	e7d8      	b.n	800a516 <prvTimerTask+0x1da>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a564:	eba9 030a 	sub.w	r3, r9, sl
 800a568:	4298      	cmp	r0, r3
 800a56a:	d821      	bhi.n	800a5b0 <prvTimerTask+0x274>
	if( xTimerQueue != NULL )
 800a56c:	6823      	ldr	r3, [r4, #0]
 800a56e:	b16b      	cbz	r3, 800a58c <prvTimerTask+0x250>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a570:	e9cd 8a06 	strd	r8, sl, [sp, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a574:	f8cd b020 	str.w	fp, [sp, #32]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a578:	f7ff fcce 	bl	8009f18 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a57c:	2300      	movs	r3, #0
 800a57e:	6820      	ldr	r0, [r4, #0]
 800a580:	461a      	mov	r2, r3
 800a582:	a906      	add	r1, sp, #24
 800a584:	f7fe fa28 	bl	80089d8 <xQueueGenericSend>
			configASSERT( xResult );
 800a588:	2800      	cmp	r0, #0
 800a58a:	d1c4      	bne.n	800a516 <prvTimerTask+0x1da>
 800a58c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a590:	f383 8811 	msr	BASEPRI, r3
 800a594:	f3bf 8f6f 	isb	sy
 800a598:	f3bf 8f4f 	dsb	sy
 800a59c:	e7fe      	b.n	800a59c <prvTimerTask+0x260>
 800a59e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a2:	f383 8811 	msr	BASEPRI, r3
 800a5a6:	f3bf 8f6f 	isb	sy
 800a5aa:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a5ae:	e7fe      	b.n	800a5ae <prvTimerTask+0x272>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a5b0:	4b06      	ldr	r3, [pc, #24]	; (800a5cc <prvTimerTask+0x290>)
 800a5b2:	6818      	ldr	r0, [r3, #0]
 800a5b4:	f7fe f934 	bl	8008820 <vListInsert>
	return xProcessTimerNow;
 800a5b8:	e7ad      	b.n	800a516 <prvTimerTask+0x1da>
 800a5ba:	bf00      	nop
 800a5bc:	20001778 	.word	0x20001778
 800a5c0:	20001848 	.word	0x20001848
 800a5c4:	2000189c 	.word	0x2000189c
 800a5c8:	e000ed04 	.word	0xe000ed04
 800a5cc:	2000177c 	.word	0x2000177c

0800a5d0 <xTimerCreateTimerTask>:
{
 800a5d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800a5d2:	4c23      	ldr	r4, [pc, #140]	; (800a660 <xTimerCreateTimerTask+0x90>)
{
 800a5d4:	b089      	sub	sp, #36	; 0x24
	taskENTER_CRITICAL();
 800a5d6:	f000 f95d 	bl	800a894 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800a5da:	6827      	ldr	r7, [r4, #0]
 800a5dc:	b337      	cbz	r7, 800a62c <xTimerCreateTimerTask+0x5c>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a5de:	f000 f97b 	bl	800a8d8 <vPortExitCritical>
	if( xTimerQueue != NULL )
 800a5e2:	6823      	ldr	r3, [r4, #0]
 800a5e4:	b1cb      	cbz	r3, 800a61a <xTimerCreateTimerTask+0x4a>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a5e6:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a5e8:	aa07      	add	r2, sp, #28
 800a5ea:	a906      	add	r1, sp, #24
 800a5ec:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a5ee:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a5f2:	f7fe f8e5 	bl	80087c0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a5f6:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	e9cd 2100 	strd	r2, r1, [sp]
 800a600:	9302      	str	r3, [sp, #8]
 800a602:	9a07      	ldr	r2, [sp, #28]
 800a604:	4917      	ldr	r1, [pc, #92]	; (800a664 <xTimerCreateTimerTask+0x94>)
 800a606:	4818      	ldr	r0, [pc, #96]	; (800a668 <xTimerCreateTimerTask+0x98>)
 800a608:	4623      	mov	r3, r4
 800a60a:	f7ff f865 	bl	80096d8 <xTaskCreateStatic>
 800a60e:	4b17      	ldr	r3, [pc, #92]	; (800a66c <xTimerCreateTimerTask+0x9c>)
 800a610:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800a612:	b110      	cbz	r0, 800a61a <xTimerCreateTimerTask+0x4a>
}
 800a614:	2001      	movs	r0, #1
 800a616:	b009      	add	sp, #36	; 0x24
 800a618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800a62a:	e7fe      	b.n	800a62a <xTimerCreateTimerTask+0x5a>
			vListInitialise( &xActiveTimerList1 );
 800a62c:	4e10      	ldr	r6, [pc, #64]	; (800a670 <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 800a62e:	4d11      	ldr	r5, [pc, #68]	; (800a674 <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 800a630:	4630      	mov	r0, r6
 800a632:	f7fe f8d5 	bl	80087e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a636:	4628      	mov	r0, r5
 800a638:	f7fe f8d2 	bl	80087e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a63c:	4a0e      	ldr	r2, [pc, #56]	; (800a678 <xTimerCreateTimerTask+0xa8>)
			pxOverflowTimerList = &xActiveTimerList2;
 800a63e:	490f      	ldr	r1, [pc, #60]	; (800a67c <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a640:	9700      	str	r7, [sp, #0]
 800a642:	4b0f      	ldr	r3, [pc, #60]	; (800a680 <xTimerCreateTimerTask+0xb0>)
			pxCurrentTimerList = &xActiveTimerList1;
 800a644:	6016      	str	r6, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a646:	600d      	str	r5, [r1, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a648:	4a0e      	ldr	r2, [pc, #56]	; (800a684 <xTimerCreateTimerTask+0xb4>)
 800a64a:	2110      	movs	r1, #16
 800a64c:	200a      	movs	r0, #10
 800a64e:	f7fe f951 	bl	80088f4 <xQueueGenericCreateStatic>
 800a652:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800a654:	2800      	cmp	r0, #0
 800a656:	d0c2      	beq.n	800a5de <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a658:	490b      	ldr	r1, [pc, #44]	; (800a688 <xTimerCreateTimerTask+0xb8>)
 800a65a:	f7fe fd2f 	bl	80090bc <vQueueAddToRegistry>
 800a65e:	e7be      	b.n	800a5de <xTimerCreateTimerTask+0xe>
 800a660:	2000189c 	.word	0x2000189c
 800a664:	0800c5a0 	.word	0x0800c5a0
 800a668:	0800a33d 	.word	0x0800a33d
 800a66c:	200018a0 	.word	0x200018a0
 800a670:	20001820 	.word	0x20001820
 800a674:	20001834 	.word	0x20001834
 800a678:	20001778 	.word	0x20001778
 800a67c:	2000177c 	.word	0x2000177c
 800a680:	2000184c 	.word	0x2000184c
 800a684:	20001780 	.word	0x20001780
 800a688:	0800c598 	.word	0x0800c598

0800a68c <xTimerCreate>:
	{
 800a68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a690:	4607      	mov	r7, r0
 800a692:	b085      	sub	sp, #20
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800a694:	202c      	movs	r0, #44	; 0x2c
	{
 800a696:	4688      	mov	r8, r1
 800a698:	4616      	mov	r6, r2
 800a69a:	461d      	mov	r5, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800a69c:	f000 fa60 	bl	800ab60 <pvPortMalloc>
		if( pxNewTimer != NULL )
 800a6a0:	4604      	mov	r4, r0
 800a6a2:	b1e8      	cbz	r0, 800a6e0 <xTimerCreate+0x54>
			pxNewTimer->ucStatus = 0x00;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a6aa:	f1b8 0f00 	cmp.w	r8, #0
 800a6ae:	d01b      	beq.n	800a6e8 <xTimerCreate+0x5c>
		if( xTimerQueue == NULL )
 800a6b0:	f8df 909c 	ldr.w	r9, [pc, #156]	; 800a750 <xTimerCreate+0xc4>
	taskENTER_CRITICAL();
 800a6b4:	f000 f8ee 	bl	800a894 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800a6b8:	f8d9 3000 	ldr.w	r3, [r9]
 800a6bc:	b1eb      	cbz	r3, 800a6fa <xTimerCreate+0x6e>
	taskEXIT_CRITICAL();
 800a6be:	f000 f90b 	bl	800a8d8 <vPortExitCritical>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a6c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		pxNewTimer->pcTimerName = pcTimerName;
 800a6c4:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 800a6c6:	e9c4 8506 	strd	r8, r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a6ca:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800a6cc:	1d20      	adds	r0, r4, #4
 800a6ce:	f7fe f893 	bl	80087f8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800a6d2:	b12e      	cbz	r6, 800a6e0 <xTimerCreate+0x54>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800a6d4:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a6d8:	f043 0304 	orr.w	r3, r3, #4
 800a6dc:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	}
 800a6e0:	4620      	mov	r0, r4
 800a6e2:	b005      	add	sp, #20
 800a6e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a6f8:	e7fe      	b.n	800a6f8 <xTimerCreate+0x6c>
			vListInitialise( &xActiveTimerList1 );
 800a6fa:	f8df b058 	ldr.w	fp, [pc, #88]	; 800a754 <xTimerCreate+0xc8>
			vListInitialise( &xActiveTimerList2 );
 800a6fe:	f8df a058 	ldr.w	sl, [pc, #88]	; 800a758 <xTimerCreate+0xcc>
 800a702:	9303      	str	r3, [sp, #12]
			vListInitialise( &xActiveTimerList1 );
 800a704:	4658      	mov	r0, fp
 800a706:	f7fe f86b 	bl	80087e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a70a:	4650      	mov	r0, sl
 800a70c:	f7fe f868 	bl	80087e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a710:	4a0a      	ldr	r2, [pc, #40]	; (800a73c <xTimerCreate+0xb0>)
			pxOverflowTimerList = &xActiveTimerList2;
 800a712:	490b      	ldr	r1, [pc, #44]	; (800a740 <xTimerCreate+0xb4>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a714:	9b03      	ldr	r3, [sp, #12]
 800a716:	9300      	str	r3, [sp, #0]
 800a718:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 800a71a:	f8c2 b000 	str.w	fp, [r2]
			pxOverflowTimerList = &xActiveTimerList2;
 800a71e:	f8c1 a000 	str.w	sl, [r1]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a722:	4b08      	ldr	r3, [pc, #32]	; (800a744 <xTimerCreate+0xb8>)
 800a724:	4a08      	ldr	r2, [pc, #32]	; (800a748 <xTimerCreate+0xbc>)
 800a726:	2110      	movs	r1, #16
 800a728:	f7fe f8e4 	bl	80088f4 <xQueueGenericCreateStatic>
 800a72c:	f8c9 0000 	str.w	r0, [r9]
				if( xTimerQueue != NULL )
 800a730:	2800      	cmp	r0, #0
 800a732:	d0c4      	beq.n	800a6be <xTimerCreate+0x32>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a734:	4905      	ldr	r1, [pc, #20]	; (800a74c <xTimerCreate+0xc0>)
 800a736:	f7fe fcc1 	bl	80090bc <vQueueAddToRegistry>
 800a73a:	e7c0      	b.n	800a6be <xTimerCreate+0x32>
 800a73c:	20001778 	.word	0x20001778
 800a740:	2000177c 	.word	0x2000177c
 800a744:	2000184c 	.word	0x2000184c
 800a748:	20001780 	.word	0x20001780
 800a74c:	0800c598 	.word	0x0800c598
 800a750:	2000189c 	.word	0x2000189c
 800a754:	20001820 	.word	0x20001820
 800a758:	20001834 	.word	0x20001834

0800a75c <xTimerGenericCommand>:
	configASSERT( xTimer );
 800a75c:	b1b0      	cbz	r0, 800a78c <xTimerGenericCommand+0x30>
{
 800a75e:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 800a760:	4d16      	ldr	r5, [pc, #88]	; (800a7bc <xTimerGenericCommand+0x60>)
 800a762:	4604      	mov	r4, r0
 800a764:	6828      	ldr	r0, [r5, #0]
{
 800a766:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 800a768:	b170      	cbz	r0, 800a788 <xTimerGenericCommand+0x2c>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a76a:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a76c:	e9cd 1200 	strd	r1, r2, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a770:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a772:	dc14      	bgt.n	800a79e <xTimerGenericCommand+0x42>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a774:	f7ff fbd0 	bl	8009f18 <xTaskGetSchedulerState>
 800a778:	2802      	cmp	r0, #2
 800a77a:	d017      	beq.n	800a7ac <xTimerGenericCommand+0x50>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a77c:	2300      	movs	r3, #0
 800a77e:	6828      	ldr	r0, [r5, #0]
 800a780:	461a      	mov	r2, r3
 800a782:	4669      	mov	r1, sp
 800a784:	f7fe f928 	bl	80089d8 <xQueueGenericSend>
}
 800a788:	b004      	add	sp, #16
 800a78a:	bd70      	pop	{r4, r5, r6, pc}
 800a78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a790:	f383 8811 	msr	BASEPRI, r3
 800a794:	f3bf 8f6f 	isb	sy
 800a798:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800a79c:	e7fe      	b.n	800a79c <xTimerGenericCommand+0x40>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a79e:	461a      	mov	r2, r3
 800a7a0:	4669      	mov	r1, sp
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	f7fe fa9e 	bl	8008ce4 <xQueueGenericSendFromISR>
}
 800a7a8:	b004      	add	sp, #16
 800a7aa:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a7ac:	6828      	ldr	r0, [r5, #0]
 800a7ae:	9a08      	ldr	r2, [sp, #32]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	4669      	mov	r1, sp
 800a7b4:	f7fe f910 	bl	80089d8 <xQueueGenericSend>
 800a7b8:	e7e6      	b.n	800a788 <xTimerGenericCommand+0x2c>
 800a7ba:	bf00      	nop
 800a7bc:	2000189c 	.word	0x2000189c

0800a7c0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a7c0:	4808      	ldr	r0, [pc, #32]	; (800a7e4 <prvPortStartFirstTask+0x24>)
 800a7c2:	6800      	ldr	r0, [r0, #0]
 800a7c4:	6800      	ldr	r0, [r0, #0]
 800a7c6:	f380 8808 	msr	MSP, r0
 800a7ca:	f04f 0000 	mov.w	r0, #0
 800a7ce:	f380 8814 	msr	CONTROL, r0
 800a7d2:	b662      	cpsie	i
 800a7d4:	b661      	cpsie	f
 800a7d6:	f3bf 8f4f 	dsb	sy
 800a7da:	f3bf 8f6f 	isb	sy
 800a7de:	df00      	svc	0
 800a7e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a7e2:	0000      	.short	0x0000
 800a7e4:	e000ed08 	.word	0xe000ed08

0800a7e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a7e8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a7f8 <vPortEnableVFP+0x10>
 800a7ec:	6801      	ldr	r1, [r0, #0]
 800a7ee:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a7f2:	6001      	str	r1, [r0, #0]
 800a7f4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a7f6:	0000      	.short	0x0000
 800a7f8:	e000ed88 	.word	0xe000ed88

0800a7fc <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 800a7fc:	4b0e      	ldr	r3, [pc, #56]	; (800a838 <prvTaskExitError+0x3c>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
{
 800a800:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800a802:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 800a804:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 800a806:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800a808:	d008      	beq.n	800a81c <prvTaskExitError+0x20>
 800a80a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	e7fe      	b.n	800a81a <prvTaskExitError+0x1e>
 800a81c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a820:	f383 8811 	msr	BASEPRI, r3
 800a824:	f3bf 8f6f 	isb	sy
 800a828:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 800a82c:	9b01      	ldr	r3, [sp, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d0fc      	beq.n	800a82c <prvTaskExitError+0x30>
}
 800a832:	b002      	add	sp, #8
 800a834:	4770      	bx	lr
 800a836:	bf00      	nop
 800a838:	20000038 	.word	0x20000038

0800a83c <pxPortInitialiseStack>:
{
 800a83c:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a83e:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a842:	4c09      	ldr	r4, [pc, #36]	; (800a868 <pxPortInitialiseStack+0x2c>)
 800a844:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a848:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a84c:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a850:	f840 5c04 	str.w	r5, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a854:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a858:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a85c:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800a860:	bc30      	pop	{r4, r5}
 800a862:	3844      	subs	r0, #68	; 0x44
 800a864:	4770      	bx	lr
 800a866:	bf00      	nop
 800a868:	0800a7fd 	.word	0x0800a7fd
 800a86c:	00000000 	.word	0x00000000

0800a870 <SVC_Handler>:
	__asm volatile (
 800a870:	4b07      	ldr	r3, [pc, #28]	; (800a890 <pxCurrentTCBConst2>)
 800a872:	6819      	ldr	r1, [r3, #0]
 800a874:	6808      	ldr	r0, [r1, #0]
 800a876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a87a:	f380 8809 	msr	PSP, r0
 800a87e:	f3bf 8f6f 	isb	sy
 800a882:	f04f 0000 	mov.w	r0, #0
 800a886:	f380 8811 	msr	BASEPRI, r0
 800a88a:	4770      	bx	lr
 800a88c:	f3af 8000 	nop.w

0800a890 <pxCurrentTCBConst2>:
 800a890:	20001278 	.word	0x20001278

0800a894 <vPortEnterCritical>:
 800a894:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a898:	f383 8811 	msr	BASEPRI, r3
 800a89c:	f3bf 8f6f 	isb	sy
 800a8a0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800a8a4:	4a0a      	ldr	r2, [pc, #40]	; (800a8d0 <vPortEnterCritical+0x3c>)
 800a8a6:	6813      	ldr	r3, [r2, #0]
 800a8a8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800a8aa:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800a8ac:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a8ae:	d000      	beq.n	800a8b2 <vPortEnterCritical+0x1e>
}
 800a8b0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a8b2:	4b08      	ldr	r3, [pc, #32]	; (800a8d4 <vPortEnterCritical+0x40>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a8ba:	d0f9      	beq.n	800a8b0 <vPortEnterCritical+0x1c>
 800a8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	e7fe      	b.n	800a8cc <vPortEnterCritical+0x38>
 800a8ce:	bf00      	nop
 800a8d0:	20000038 	.word	0x20000038
 800a8d4:	e000ed04 	.word	0xe000ed04

0800a8d8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a8d8:	4a08      	ldr	r2, [pc, #32]	; (800a8fc <vPortExitCritical+0x24>)
 800a8da:	6813      	ldr	r3, [r2, #0]
 800a8dc:	b943      	cbnz	r3, 800a8f0 <vPortExitCritical+0x18>
 800a8de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e2:	f383 8811 	msr	BASEPRI, r3
 800a8e6:	f3bf 8f6f 	isb	sy
 800a8ea:	f3bf 8f4f 	dsb	sy
 800a8ee:	e7fe      	b.n	800a8ee <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a8f0:	3b01      	subs	r3, #1
 800a8f2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a8f4:	b90b      	cbnz	r3, 800a8fa <vPortExitCritical+0x22>
	__asm volatile
 800a8f6:	f383 8811 	msr	BASEPRI, r3
}
 800a8fa:	4770      	bx	lr
 800a8fc:	20000038 	.word	0x20000038

0800a900 <PendSV_Handler>:
	__asm volatile
 800a900:	f3ef 8009 	mrs	r0, PSP
 800a904:	f3bf 8f6f 	isb	sy
 800a908:	4b15      	ldr	r3, [pc, #84]	; (800a960 <pxCurrentTCBConst>)
 800a90a:	681a      	ldr	r2, [r3, #0]
 800a90c:	f01e 0f10 	tst.w	lr, #16
 800a910:	bf08      	it	eq
 800a912:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a916:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91a:	6010      	str	r0, [r2, #0]
 800a91c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a920:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a924:	f380 8811 	msr	BASEPRI, r0
 800a928:	f3bf 8f4f 	dsb	sy
 800a92c:	f3bf 8f6f 	isb	sy
 800a930:	f7ff f8da 	bl	8009ae8 <vTaskSwitchContext>
 800a934:	f04f 0000 	mov.w	r0, #0
 800a938:	f380 8811 	msr	BASEPRI, r0
 800a93c:	bc09      	pop	{r0, r3}
 800a93e:	6819      	ldr	r1, [r3, #0]
 800a940:	6808      	ldr	r0, [r1, #0]
 800a942:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a946:	f01e 0f10 	tst.w	lr, #16
 800a94a:	bf08      	it	eq
 800a94c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a950:	f380 8809 	msr	PSP, r0
 800a954:	f3bf 8f6f 	isb	sy
 800a958:	4770      	bx	lr
 800a95a:	bf00      	nop
 800a95c:	f3af 8000 	nop.w

0800a960 <pxCurrentTCBConst>:
 800a960:	20001278 	.word	0x20001278

0800a964 <xPortSysTickHandler>:
{
 800a964:	b508      	push	{r3, lr}
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a976:	f7ff f8a7 	bl	8009ac8 <xTaskIncrementTick>
 800a97a:	b118      	cbz	r0, 800a984 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a97c:	4b03      	ldr	r3, [pc, #12]	; (800a98c <xPortSysTickHandler+0x28>)
 800a97e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a982:	601a      	str	r2, [r3, #0]
	__asm volatile
 800a984:	2300      	movs	r3, #0
 800a986:	f383 8811 	msr	BASEPRI, r3
}
 800a98a:	bd08      	pop	{r3, pc}
 800a98c:	e000ed04 	.word	0xe000ed04

0800a990 <vPortSetupTimerInterrupt>:
{
 800a990:	b430      	push	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a992:	4a09      	ldr	r2, [pc, #36]	; (800a9b8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a994:	4d09      	ldr	r5, [pc, #36]	; (800a9bc <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a996:	4b0a      	ldr	r3, [pc, #40]	; (800a9c0 <vPortSetupTimerInterrupt+0x30>)
 800a998:	4c0a      	ldr	r4, [pc, #40]	; (800a9c4 <vPortSetupTimerInterrupt+0x34>)
 800a99a:	480b      	ldr	r0, [pc, #44]	; (800a9c8 <vPortSetupTimerInterrupt+0x38>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a99c:	2100      	movs	r1, #0
 800a99e:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a9a0:	6029      	str	r1, [r5, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	fba4 1303 	umull	r1, r3, r4, r3
 800a9a8:	099b      	lsrs	r3, r3, #6
 800a9aa:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a9ac:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a9ae:	6003      	str	r3, [r0, #0]
}
 800a9b0:	bc30      	pop	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a9b2:	6011      	str	r1, [r2, #0]
}
 800a9b4:	4770      	bx	lr
 800a9b6:	bf00      	nop
 800a9b8:	e000e010 	.word	0xe000e010
 800a9bc:	e000e018 	.word	0xe000e018
 800a9c0:	20000030 	.word	0x20000030
 800a9c4:	10624dd3 	.word	0x10624dd3
 800a9c8:	e000e014 	.word	0xe000e014

0800a9cc <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a9cc:	4b44      	ldr	r3, [pc, #272]	; (800aae0 <xPortStartScheduler+0x114>)
 800a9ce:	4a45      	ldr	r2, [pc, #276]	; (800aae4 <xPortStartScheduler+0x118>)
 800a9d0:	6819      	ldr	r1, [r3, #0]
 800a9d2:	4291      	cmp	r1, r2
 800a9d4:	d040      	beq.n	800aa58 <xPortStartScheduler+0x8c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a9d6:	681a      	ldr	r2, [r3, #0]
 800a9d8:	4b43      	ldr	r3, [pc, #268]	; (800aae8 <xPortStartScheduler+0x11c>)
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d033      	beq.n	800aa46 <xPortStartScheduler+0x7a>
{
 800a9de:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a9e0:	4b42      	ldr	r3, [pc, #264]	; (800aaec <xPortStartScheduler+0x120>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a9e2:	4c43      	ldr	r4, [pc, #268]	; (800aaf0 <xPortStartScheduler+0x124>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a9e4:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a9e6:	4943      	ldr	r1, [pc, #268]	; (800aaf4 <xPortStartScheduler+0x128>)
{
 800a9e8:	b085      	sub	sp, #20
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a9ea:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a9ec:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a9ee:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a9f0:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	b2db      	uxtb	r3, r3
 800a9f6:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a9fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a9fe:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa02:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa06:	2007      	movs	r0, #7
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa08:	7023      	strb	r3, [r4, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa0a:	0614      	lsls	r4, r2, #24
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa0c:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa0e:	bf48      	it	mi
 800aa10:	2206      	movmi	r2, #6
 800aa12:	d50f      	bpl.n	800aa34 <xPortStartScheduler+0x68>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa14:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800aa18:	005b      	lsls	r3, r3, #1
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa20:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800aa24:	0600      	lsls	r0, r0, #24
 800aa26:	4613      	mov	r3, r2
 800aa28:	f102 32ff 	add.w	r2, r2, #4294967295
 800aa2c:	d4f2      	bmi.n	800aa14 <xPortStartScheduler+0x48>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aa2e:	2b03      	cmp	r3, #3
 800aa30:	d01b      	beq.n	800aa6a <xPortStartScheduler+0x9e>
 800aa32:	600b      	str	r3, [r1, #0]
	__asm volatile
 800aa34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa38:	f383 8811 	msr	BASEPRI, r3
 800aa3c:	f3bf 8f6f 	isb	sy
 800aa40:	f3bf 8f4f 	dsb	sy
 800aa44:	e7fe      	b.n	800aa44 <xPortStartScheduler+0x78>
 800aa46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4a:	f383 8811 	msr	BASEPRI, r3
 800aa4e:	f3bf 8f6f 	isb	sy
 800aa52:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aa56:	e7fe      	b.n	800aa56 <xPortStartScheduler+0x8a>
 800aa58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa5c:	f383 8811 	msr	BASEPRI, r3
 800aa60:	f3bf 8f6f 	isb	sy
 800aa64:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aa68:	e7fe      	b.n	800aa68 <xPortStartScheduler+0x9c>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aa6a:	9a02      	ldr	r2, [sp, #8]
 800aa6c:	481f      	ldr	r0, [pc, #124]	; (800aaec <xPortStartScheduler+0x120>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aa6e:	4b22      	ldr	r3, [pc, #136]	; (800aaf8 <xPortStartScheduler+0x12c>)
	uxCriticalNesting = 0;
 800aa70:	4c22      	ldr	r4, [pc, #136]	; (800aafc <xPortStartScheduler+0x130>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aa72:	b2d2      	uxtb	r2, r2
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aa74:	f44f 7540 	mov.w	r5, #768	; 0x300
 800aa78:	600d      	str	r5, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aa7a:	7002      	strb	r2, [r0, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aa7c:	681a      	ldr	r2, [r3, #0]
 800aa7e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800aa82:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800aa8a:	601a      	str	r2, [r3, #0]
	uxCriticalNesting = 0;
 800aa8c:	2500      	movs	r5, #0
	vPortSetupTimerInterrupt();
 800aa8e:	f7ff ff7f 	bl	800a990 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800aa92:	6025      	str	r5, [r4, #0]
	vPortEnableVFP();
 800aa94:	f7ff fea8 	bl	800a7e8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aa98:	4a19      	ldr	r2, [pc, #100]	; (800ab00 <xPortStartScheduler+0x134>)
 800aa9a:	6813      	ldr	r3, [r2, #0]
 800aa9c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800aaa0:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800aaa2:	f7ff fe8d 	bl	800a7c0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800aaa6:	f7ff f81f 	bl	8009ae8 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 800aaaa:	6823      	ldr	r3, [r4, #0]
volatile uint32_t ulDummy = 0;
 800aaac:	9503      	str	r5, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 800aaae:	3301      	adds	r3, #1
 800aab0:	d008      	beq.n	800aac4 <xPortStartScheduler+0xf8>
 800aab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab6:	f383 8811 	msr	BASEPRI, r3
 800aaba:	f3bf 8f6f 	isb	sy
 800aabe:	f3bf 8f4f 	dsb	sy
 800aac2:	e7fe      	b.n	800aac2 <xPortStartScheduler+0xf6>
 800aac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac8:	f383 8811 	msr	BASEPRI, r3
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 800aad4:	9b03      	ldr	r3, [sp, #12]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d0fc      	beq.n	800aad4 <xPortStartScheduler+0x108>
}
 800aada:	2000      	movs	r0, #0
 800aadc:	b005      	add	sp, #20
 800aade:	bd30      	pop	{r4, r5, pc}
 800aae0:	e000ed00 	.word	0xe000ed00
 800aae4:	410fc271 	.word	0x410fc271
 800aae8:	410fc270 	.word	0x410fc270
 800aaec:	e000e400 	.word	0xe000e400
 800aaf0:	200018a4 	.word	0x200018a4
 800aaf4:	200018a8 	.word	0x200018a8
 800aaf8:	e000ed20 	.word	0xe000ed20
 800aafc:	20000038 	.word	0x20000038
 800ab00:	e000ef34 	.word	0xe000ef34

0800ab04 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ab04:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ab08:	2b0f      	cmp	r3, #15
 800ab0a:	d90e      	bls.n	800ab2a <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab0c:	4910      	ldr	r1, [pc, #64]	; (800ab50 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab0e:	4a11      	ldr	r2, [pc, #68]	; (800ab54 <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab10:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab12:	7812      	ldrb	r2, [r2, #0]
 800ab14:	429a      	cmp	r2, r3
 800ab16:	d908      	bls.n	800ab2a <vPortValidateInterruptPriority+0x26>
 800ab18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1c:	f383 8811 	msr	BASEPRI, r3
 800ab20:	f3bf 8f6f 	isb	sy
 800ab24:	f3bf 8f4f 	dsb	sy
 800ab28:	e7fe      	b.n	800ab28 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ab2a:	4b0b      	ldr	r3, [pc, #44]	; (800ab58 <vPortValidateInterruptPriority+0x54>)
 800ab2c:	4a0b      	ldr	r2, [pc, #44]	; (800ab5c <vPortValidateInterruptPriority+0x58>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	6812      	ldr	r2, [r2, #0]
 800ab32:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d908      	bls.n	800ab4c <vPortValidateInterruptPriority+0x48>
 800ab3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab3e:	f383 8811 	msr	BASEPRI, r3
 800ab42:	f3bf 8f6f 	isb	sy
 800ab46:	f3bf 8f4f 	dsb	sy
 800ab4a:	e7fe      	b.n	800ab4a <vPortValidateInterruptPriority+0x46>
	}
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	e000e3f0 	.word	0xe000e3f0
 800ab54:	200018a4 	.word	0x200018a4
 800ab58:	e000ed0c 	.word	0xe000ed0c
 800ab5c:	200018a8 	.word	0x200018a8

0800ab60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ab60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab64:	4606      	mov	r6, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 800ab66:	f7fe ff91 	bl	8009a8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ab6a:	4854      	ldr	r0, [pc, #336]	; (800acbc <pvPortMalloc+0x15c>)
 800ab6c:	6803      	ldr	r3, [r0, #0]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d03c      	beq.n	800abec <pvPortMalloc+0x8c>
 800ab72:	4a53      	ldr	r2, [pc, #332]	; (800acc0 <pvPortMalloc+0x160>)
 800ab74:	6815      	ldr	r5, [r2, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ab76:	422e      	tst	r6, r5
 800ab78:	d130      	bne.n	800abdc <pvPortMalloc+0x7c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ab7a:	b37e      	cbz	r6, 800abdc <pvPortMalloc+0x7c>
			{
				xWantedSize += xHeapStructSize;
 800ab7c:	f106 0408 	add.w	r4, r6, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ab80:	0776      	lsls	r6, r6, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ab82:	bf1c      	itt	ne
 800ab84:	f024 0407 	bicne.w	r4, r4, #7
 800ab88:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab8a:	b33c      	cbz	r4, 800abdc <pvPortMalloc+0x7c>
 800ab8c:	f8df c13c 	ldr.w	ip, [pc, #316]	; 800accc <pvPortMalloc+0x16c>
 800ab90:	f8dc 7000 	ldr.w	r7, [ip]
 800ab94:	42a7      	cmp	r7, r4
 800ab96:	d321      	bcc.n	800abdc <pvPortMalloc+0x7c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 800ab98:	4a4a      	ldr	r2, [pc, #296]	; (800acc4 <pvPortMalloc+0x164>)
 800ab9a:	6811      	ldr	r1, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab9c:	e003      	b.n	800aba6 <pvPortMalloc+0x46>
 800ab9e:	680e      	ldr	r6, [r1, #0]
 800aba0:	b126      	cbz	r6, 800abac <pvPortMalloc+0x4c>
 800aba2:	460a      	mov	r2, r1
 800aba4:	4631      	mov	r1, r6
 800aba6:	6848      	ldr	r0, [r1, #4]
 800aba8:	42a0      	cmp	r0, r4
 800abaa:	d3f8      	bcc.n	800ab9e <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800abac:	4299      	cmp	r1, r3
 800abae:	d015      	beq.n	800abdc <pvPortMalloc+0x7c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800abb0:	460e      	mov	r6, r1
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800abb2:	eba0 0e04 	sub.w	lr, r0, r4
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800abb6:	f856 8b08 	ldr.w	r8, [r6], #8
 800abba:	f8c2 8000 	str.w	r8, [r2]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800abbe:	f1be 0f10 	cmp.w	lr, #16
 800abc2:	d950      	bls.n	800ac66 <pvPortMalloc+0x106>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800abc4:	190a      	adds	r2, r1, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800abc6:	0750      	lsls	r0, r2, #29
 800abc8:	d034      	beq.n	800ac34 <pvPortMalloc+0xd4>
 800abca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abce:	f383 8811 	msr	BASEPRI, r3
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	f3bf 8f4f 	dsb	sy
 800abda:	e7fe      	b.n	800abda <pvPortMalloc+0x7a>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800abdc:	f7fe ff5e 	bl	8009a9c <xTaskResumeAll>
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800abe0:	2600      	movs	r6, #0
 800abe2:	f7f7 f9b9 	bl	8001f58 <vApplicationMallocFailedHook>
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 800abe6:	4630      	mov	r0, r6
 800abe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800abec:	4b36      	ldr	r3, [pc, #216]	; (800acc8 <pvPortMalloc+0x168>)

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800abee:	4c35      	ldr	r4, [pc, #212]	; (800acc4 <pvPortMalloc+0x164>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abf0:	4d36      	ldr	r5, [pc, #216]	; (800accc <pvPortMalloc+0x16c>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800abf2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800acd0 <pvPortMalloc+0x170>
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800abf6:	075f      	lsls	r7, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800abf8:	bf14      	ite	ne
 800abfa:	1dda      	addne	r2, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800abfc:	461a      	moveq	r2, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800abfe:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
	uxAddress -= xHeapStructSize;
 800ac02:	f1a3 0308 	sub.w	r3, r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac06:	f023 0307 	bic.w	r3, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac0a:	bf18      	it	ne
 800ac0c:	f022 0207 	bicne.w	r2, r2, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ac10:	6022      	str	r2, [r4, #0]
 800ac12:	4611      	mov	r1, r2

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ac14:	4f2a      	ldr	r7, [pc, #168]	; (800acc0 <pvPortMalloc+0x160>)
	pxEnd = ( void * ) uxAddress;
 800ac16:	6003      	str	r3, [r0, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ac18:	1a9a      	subs	r2, r3, r2
	xStart.xBlockSize = ( size_t ) 0;
 800ac1a:	2000      	movs	r0, #0
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac1c:	602a      	str	r2, [r5, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ac1e:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 800ac22:	6060      	str	r0, [r4, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac24:	f8cc 2000 	str.w	r2, [ip]
	pxEnd->pxNextFreeBlock = NULL;
 800ac28:	e9c3 0000 	strd	r0, r0, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ac2c:	603d      	str	r5, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ac2e:	e9c1 3200 	strd	r3, r2, [r1]
}
 800ac32:	e7a0      	b.n	800ab76 <pvPortMalloc+0x16>
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ac34:	4823      	ldr	r0, [pc, #140]	; (800acc4 <pvPortMalloc+0x164>)
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ac36:	f8c2 e004 	str.w	lr, [r2, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ac3a:	604c      	str	r4, [r1, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ac3c:	4686      	mov	lr, r0
 800ac3e:	6800      	ldr	r0, [r0, #0]
 800ac40:	4282      	cmp	r2, r0
 800ac42:	d8fb      	bhi.n	800ac3c <pvPortMalloc+0xdc>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac44:	f8de 4004 	ldr.w	r4, [lr, #4]
 800ac48:	eb0e 0804 	add.w	r8, lr, r4
 800ac4c:	4542      	cmp	r2, r8
 800ac4e:	d027      	beq.n	800aca0 <pvPortMalloc+0x140>
 800ac50:	6854      	ldr	r4, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ac52:	eb02 0804 	add.w	r8, r2, r4
 800ac56:	4540      	cmp	r0, r8
 800ac58:	d028      	beq.n	800acac <pvPortMalloc+0x14c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ac5a:	6010      	str	r0, [r2, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ac5c:	4596      	cmp	lr, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ac5e:	6848      	ldr	r0, [r1, #4]
 800ac60:	bf18      	it	ne
 800ac62:	f8ce 2000 	strne.w	r2, [lr]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac66:	4c1a      	ldr	r4, [pc, #104]	; (800acd0 <pvPortMalloc+0x170>)
 800ac68:	6822      	ldr	r2, [r4, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ac6a:	1a3f      	subs	r7, r7, r0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ac6c:	4297      	cmp	r7, r2
					xNumberOfSuccessfulAllocations++;
 800ac6e:	4a19      	ldr	r2, [pc, #100]	; (800acd4 <pvPortMalloc+0x174>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ac70:	bf38      	it	cc
 800ac72:	6027      	strcc	r7, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800ac74:	6813      	ldr	r3, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ac76:	f8cc 7000 	str.w	r7, [ip]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ac7a:	4328      	orrs	r0, r5
					pxBlock->pxNextFreeBlock = NULL;
 800ac7c:	2400      	movs	r4, #0
					xNumberOfSuccessfulAllocations++;
 800ac7e:	3301      	adds	r3, #1
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ac80:	6048      	str	r0, [r1, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ac82:	600c      	str	r4, [r1, #0]
					xNumberOfSuccessfulAllocations++;
 800ac84:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 800ac86:	f7fe ff09 	bl	8009a9c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac8a:	0773      	lsls	r3, r6, #29
 800ac8c:	d0ab      	beq.n	800abe6 <pvPortMalloc+0x86>
 800ac8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	e7fe      	b.n	800ac9e <pvPortMalloc+0x13e>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aca0:	6852      	ldr	r2, [r2, #4]
 800aca2:	4414      	add	r4, r2
 800aca4:	f8ce 4004 	str.w	r4, [lr, #4]
		pxBlockToInsert = pxIterator;
 800aca8:	4672      	mov	r2, lr
 800acaa:	e7d2      	b.n	800ac52 <pvPortMalloc+0xf2>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800acac:	4298      	cmp	r0, r3
 800acae:	d0d4      	beq.n	800ac5a <pvPortMalloc+0xfa>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800acb0:	e9d0 0300 	ldrd	r0, r3, [r0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800acb4:	441c      	add	r4, r3
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800acb6:	6010      	str	r0, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800acb8:	6054      	str	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800acba:	e7cf      	b.n	800ac5c <pvPortMalloc+0xfc>
 800acbc:	200018ac 	.word	0x200018ac
 800acc0:	200098b0 	.word	0x200098b0
 800acc4:	200098c4 	.word	0x200098c4
 800acc8:	200018b0 	.word	0x200018b0
 800accc:	200098b4 	.word	0x200098b4
 800acd0:	200098b8 	.word	0x200098b8
 800acd4:	200098bc 	.word	0x200098bc

0800acd8 <vPortFree>:
	if( pv != NULL )
 800acd8:	b1e0      	cbz	r0, 800ad14 <vPortFree+0x3c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800acda:	4a29      	ldr	r2, [pc, #164]	; (800ad80 <vPortFree+0xa8>)
{
 800acdc:	b538      	push	{r3, r4, r5, lr}
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800acde:	6812      	ldr	r2, [r2, #0]
 800ace0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800ace4:	4213      	tst	r3, r2
 800ace6:	4604      	mov	r4, r0
 800ace8:	d00b      	beq.n	800ad02 <vPortFree+0x2a>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800acea:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800acee:	b191      	cbz	r1, 800ad16 <vPortFree+0x3e>
 800acf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	e7fe      	b.n	800ad00 <vPortFree+0x28>
 800ad02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad06:	f383 8811 	msr	BASEPRI, r3
 800ad0a:	f3bf 8f6f 	isb	sy
 800ad0e:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ad12:	e7fe      	b.n	800ad12 <vPortFree+0x3a>
 800ad14:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad16:	ea23 0302 	bic.w	r3, r3, r2
 800ad1a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800ad1e:	f7fe feb5 	bl	8009a8c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ad22:	4918      	ldr	r1, [pc, #96]	; (800ad84 <vPortFree+0xac>)
 800ad24:	f854 0c04 	ldr.w	r0, [r4, #-4]
 800ad28:	680b      	ldr	r3, [r1, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad2a:	4a17      	ldr	r2, [pc, #92]	; (800ad88 <vPortFree+0xb0>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ad2c:	4403      	add	r3, r0
 800ad2e:	600b      	str	r3, [r1, #0]
		puc -= xHeapStructSize;
 800ad30:	f1a4 0308 	sub.w	r3, r4, #8
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad34:	4611      	mov	r1, r2
 800ad36:	6812      	ldr	r2, [r2, #0]
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d8fb      	bhi.n	800ad34 <vPortFree+0x5c>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad3c:	684c      	ldr	r4, [r1, #4]
 800ad3e:	190d      	adds	r5, r1, r4
 800ad40:	42ab      	cmp	r3, r5
 800ad42:	d00e      	beq.n	800ad62 <vPortFree+0x8a>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ad44:	181c      	adds	r4, r3, r0
 800ad46:	42a2      	cmp	r2, r4
 800ad48:	d00f      	beq.n	800ad6a <vPortFree+0x92>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ad4a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulFrees++;
 800ad4c:	4a0f      	ldr	r2, [pc, #60]	; (800ad8c <vPortFree+0xb4>)
	if( pxIterator != pxBlockToInsert )
 800ad4e:	4299      	cmp	r1, r3
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ad50:	bf18      	it	ne
 800ad52:	600b      	strne	r3, [r1, #0]
					xNumberOfSuccessfulFrees++;
 800ad54:	6813      	ldr	r3, [r2, #0]
 800ad56:	3301      	adds	r3, #1
 800ad58:	6013      	str	r3, [r2, #0]
}
 800ad5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				( void ) xTaskResumeAll();
 800ad5e:	f7fe be9d 	b.w	8009a9c <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ad62:	4420      	add	r0, r4
 800ad64:	6048      	str	r0, [r1, #4]
		pxBlockToInsert = pxIterator;
 800ad66:	460b      	mov	r3, r1
 800ad68:	e7ec      	b.n	800ad44 <vPortFree+0x6c>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ad6a:	4c09      	ldr	r4, [pc, #36]	; (800ad90 <vPortFree+0xb8>)
 800ad6c:	6824      	ldr	r4, [r4, #0]
 800ad6e:	42a2      	cmp	r2, r4
 800ad70:	d0eb      	beq.n	800ad4a <vPortFree+0x72>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad72:	e9d2 2400 	ldrd	r2, r4, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ad76:	4420      	add	r0, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad78:	601a      	str	r2, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ad7a:	6058      	str	r0, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad7c:	e7e6      	b.n	800ad4c <vPortFree+0x74>
 800ad7e:	bf00      	nop
 800ad80:	200098b0 	.word	0x200098b0
 800ad84:	200098b4 	.word	0x200098b4
 800ad88:	200098c4 	.word	0x200098c4
 800ad8c:	200098c0 	.word	0x200098c0
 800ad90:	200018ac 	.word	0x200018ac

0800ad94 <__errno>:
 800ad94:	4b01      	ldr	r3, [pc, #4]	; (800ad9c <__errno+0x8>)
 800ad96:	6818      	ldr	r0, [r3, #0]
 800ad98:	4770      	bx	lr
 800ad9a:	bf00      	nop
 800ad9c:	2000003c 	.word	0x2000003c

0800ada0 <__libc_init_array>:
 800ada0:	b570      	push	{r4, r5, r6, lr}
 800ada2:	4d0d      	ldr	r5, [pc, #52]	; (800add8 <__libc_init_array+0x38>)
 800ada4:	4c0d      	ldr	r4, [pc, #52]	; (800addc <__libc_init_array+0x3c>)
 800ada6:	1b64      	subs	r4, r4, r5
 800ada8:	10a4      	asrs	r4, r4, #2
 800adaa:	2600      	movs	r6, #0
 800adac:	42a6      	cmp	r6, r4
 800adae:	d109      	bne.n	800adc4 <__libc_init_array+0x24>
 800adb0:	4d0b      	ldr	r5, [pc, #44]	; (800ade0 <__libc_init_array+0x40>)
 800adb2:	4c0c      	ldr	r4, [pc, #48]	; (800ade4 <__libc_init_array+0x44>)
 800adb4:	f000 fffa 	bl	800bdac <_init>
 800adb8:	1b64      	subs	r4, r4, r5
 800adba:	10a4      	asrs	r4, r4, #2
 800adbc:	2600      	movs	r6, #0
 800adbe:	42a6      	cmp	r6, r4
 800adc0:	d105      	bne.n	800adce <__libc_init_array+0x2e>
 800adc2:	bd70      	pop	{r4, r5, r6, pc}
 800adc4:	f855 3b04 	ldr.w	r3, [r5], #4
 800adc8:	4798      	blx	r3
 800adca:	3601      	adds	r6, #1
 800adcc:	e7ee      	b.n	800adac <__libc_init_array+0xc>
 800adce:	f855 3b04 	ldr.w	r3, [r5], #4
 800add2:	4798      	blx	r3
 800add4:	3601      	adds	r6, #1
 800add6:	e7f2      	b.n	800adbe <__libc_init_array+0x1e>
 800add8:	0800c648 	.word	0x0800c648
 800addc:	0800c648 	.word	0x0800c648
 800ade0:	0800c648 	.word	0x0800c648
 800ade4:	0800c64c 	.word	0x0800c64c

0800ade8 <memcpy>:
 800ade8:	440a      	add	r2, r1
 800adea:	4291      	cmp	r1, r2
 800adec:	f100 33ff 	add.w	r3, r0, #4294967295
 800adf0:	d100      	bne.n	800adf4 <memcpy+0xc>
 800adf2:	4770      	bx	lr
 800adf4:	b510      	push	{r4, lr}
 800adf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adfe:	4291      	cmp	r1, r2
 800ae00:	d1f9      	bne.n	800adf6 <memcpy+0xe>
 800ae02:	bd10      	pop	{r4, pc}

0800ae04 <memset>:
 800ae04:	4402      	add	r2, r0
 800ae06:	4603      	mov	r3, r0
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d100      	bne.n	800ae0e <memset+0xa>
 800ae0c:	4770      	bx	lr
 800ae0e:	f803 1b01 	strb.w	r1, [r3], #1
 800ae12:	e7f9      	b.n	800ae08 <memset+0x4>

0800ae14 <iprintf>:
 800ae14:	b40f      	push	{r0, r1, r2, r3}
 800ae16:	4b0a      	ldr	r3, [pc, #40]	; (800ae40 <iprintf+0x2c>)
 800ae18:	b513      	push	{r0, r1, r4, lr}
 800ae1a:	681c      	ldr	r4, [r3, #0]
 800ae1c:	b124      	cbz	r4, 800ae28 <iprintf+0x14>
 800ae1e:	69a3      	ldr	r3, [r4, #24]
 800ae20:	b913      	cbnz	r3, 800ae28 <iprintf+0x14>
 800ae22:	4620      	mov	r0, r4
 800ae24:	f000 fa5e 	bl	800b2e4 <__sinit>
 800ae28:	ab05      	add	r3, sp, #20
 800ae2a:	9a04      	ldr	r2, [sp, #16]
 800ae2c:	68a1      	ldr	r1, [r4, #8]
 800ae2e:	9301      	str	r3, [sp, #4]
 800ae30:	4620      	mov	r0, r4
 800ae32:	f000 fc2f 	bl	800b694 <_vfiprintf_r>
 800ae36:	b002      	add	sp, #8
 800ae38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae3c:	b004      	add	sp, #16
 800ae3e:	4770      	bx	lr
 800ae40:	2000003c 	.word	0x2000003c

0800ae44 <_puts_r>:
 800ae44:	b570      	push	{r4, r5, r6, lr}
 800ae46:	460e      	mov	r6, r1
 800ae48:	4605      	mov	r5, r0
 800ae4a:	b118      	cbz	r0, 800ae54 <_puts_r+0x10>
 800ae4c:	6983      	ldr	r3, [r0, #24]
 800ae4e:	b90b      	cbnz	r3, 800ae54 <_puts_r+0x10>
 800ae50:	f000 fa48 	bl	800b2e4 <__sinit>
 800ae54:	69ab      	ldr	r3, [r5, #24]
 800ae56:	68ac      	ldr	r4, [r5, #8]
 800ae58:	b913      	cbnz	r3, 800ae60 <_puts_r+0x1c>
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	f000 fa42 	bl	800b2e4 <__sinit>
 800ae60:	4b2c      	ldr	r3, [pc, #176]	; (800af14 <_puts_r+0xd0>)
 800ae62:	429c      	cmp	r4, r3
 800ae64:	d120      	bne.n	800aea8 <_puts_r+0x64>
 800ae66:	686c      	ldr	r4, [r5, #4]
 800ae68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae6a:	07db      	lsls	r3, r3, #31
 800ae6c:	d405      	bmi.n	800ae7a <_puts_r+0x36>
 800ae6e:	89a3      	ldrh	r3, [r4, #12]
 800ae70:	0598      	lsls	r0, r3, #22
 800ae72:	d402      	bmi.n	800ae7a <_puts_r+0x36>
 800ae74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae76:	f000 fad3 	bl	800b420 <__retarget_lock_acquire_recursive>
 800ae7a:	89a3      	ldrh	r3, [r4, #12]
 800ae7c:	0719      	lsls	r1, r3, #28
 800ae7e:	d51d      	bpl.n	800aebc <_puts_r+0x78>
 800ae80:	6923      	ldr	r3, [r4, #16]
 800ae82:	b1db      	cbz	r3, 800aebc <_puts_r+0x78>
 800ae84:	3e01      	subs	r6, #1
 800ae86:	68a3      	ldr	r3, [r4, #8]
 800ae88:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ae8c:	3b01      	subs	r3, #1
 800ae8e:	60a3      	str	r3, [r4, #8]
 800ae90:	bb39      	cbnz	r1, 800aee2 <_puts_r+0x9e>
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	da38      	bge.n	800af08 <_puts_r+0xc4>
 800ae96:	4622      	mov	r2, r4
 800ae98:	210a      	movs	r1, #10
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	f000 f848 	bl	800af30 <__swbuf_r>
 800aea0:	3001      	adds	r0, #1
 800aea2:	d011      	beq.n	800aec8 <_puts_r+0x84>
 800aea4:	250a      	movs	r5, #10
 800aea6:	e011      	b.n	800aecc <_puts_r+0x88>
 800aea8:	4b1b      	ldr	r3, [pc, #108]	; (800af18 <_puts_r+0xd4>)
 800aeaa:	429c      	cmp	r4, r3
 800aeac:	d101      	bne.n	800aeb2 <_puts_r+0x6e>
 800aeae:	68ac      	ldr	r4, [r5, #8]
 800aeb0:	e7da      	b.n	800ae68 <_puts_r+0x24>
 800aeb2:	4b1a      	ldr	r3, [pc, #104]	; (800af1c <_puts_r+0xd8>)
 800aeb4:	429c      	cmp	r4, r3
 800aeb6:	bf08      	it	eq
 800aeb8:	68ec      	ldreq	r4, [r5, #12]
 800aeba:	e7d5      	b.n	800ae68 <_puts_r+0x24>
 800aebc:	4621      	mov	r1, r4
 800aebe:	4628      	mov	r0, r5
 800aec0:	f000 f888 	bl	800afd4 <__swsetup_r>
 800aec4:	2800      	cmp	r0, #0
 800aec6:	d0dd      	beq.n	800ae84 <_puts_r+0x40>
 800aec8:	f04f 35ff 	mov.w	r5, #4294967295
 800aecc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aece:	07da      	lsls	r2, r3, #31
 800aed0:	d405      	bmi.n	800aede <_puts_r+0x9a>
 800aed2:	89a3      	ldrh	r3, [r4, #12]
 800aed4:	059b      	lsls	r3, r3, #22
 800aed6:	d402      	bmi.n	800aede <_puts_r+0x9a>
 800aed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aeda:	f000 faa2 	bl	800b422 <__retarget_lock_release_recursive>
 800aede:	4628      	mov	r0, r5
 800aee0:	bd70      	pop	{r4, r5, r6, pc}
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	da04      	bge.n	800aef0 <_puts_r+0xac>
 800aee6:	69a2      	ldr	r2, [r4, #24]
 800aee8:	429a      	cmp	r2, r3
 800aeea:	dc06      	bgt.n	800aefa <_puts_r+0xb6>
 800aeec:	290a      	cmp	r1, #10
 800aeee:	d004      	beq.n	800aefa <_puts_r+0xb6>
 800aef0:	6823      	ldr	r3, [r4, #0]
 800aef2:	1c5a      	adds	r2, r3, #1
 800aef4:	6022      	str	r2, [r4, #0]
 800aef6:	7019      	strb	r1, [r3, #0]
 800aef8:	e7c5      	b.n	800ae86 <_puts_r+0x42>
 800aefa:	4622      	mov	r2, r4
 800aefc:	4628      	mov	r0, r5
 800aefe:	f000 f817 	bl	800af30 <__swbuf_r>
 800af02:	3001      	adds	r0, #1
 800af04:	d1bf      	bne.n	800ae86 <_puts_r+0x42>
 800af06:	e7df      	b.n	800aec8 <_puts_r+0x84>
 800af08:	6823      	ldr	r3, [r4, #0]
 800af0a:	250a      	movs	r5, #10
 800af0c:	1c5a      	adds	r2, r3, #1
 800af0e:	6022      	str	r2, [r4, #0]
 800af10:	701d      	strb	r5, [r3, #0]
 800af12:	e7db      	b.n	800aecc <_puts_r+0x88>
 800af14:	0800c5cc 	.word	0x0800c5cc
 800af18:	0800c5ec 	.word	0x0800c5ec
 800af1c:	0800c5ac 	.word	0x0800c5ac

0800af20 <puts>:
 800af20:	4b02      	ldr	r3, [pc, #8]	; (800af2c <puts+0xc>)
 800af22:	4601      	mov	r1, r0
 800af24:	6818      	ldr	r0, [r3, #0]
 800af26:	f7ff bf8d 	b.w	800ae44 <_puts_r>
 800af2a:	bf00      	nop
 800af2c:	2000003c 	.word	0x2000003c

0800af30 <__swbuf_r>:
 800af30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af32:	460e      	mov	r6, r1
 800af34:	4614      	mov	r4, r2
 800af36:	4605      	mov	r5, r0
 800af38:	b118      	cbz	r0, 800af42 <__swbuf_r+0x12>
 800af3a:	6983      	ldr	r3, [r0, #24]
 800af3c:	b90b      	cbnz	r3, 800af42 <__swbuf_r+0x12>
 800af3e:	f000 f9d1 	bl	800b2e4 <__sinit>
 800af42:	4b21      	ldr	r3, [pc, #132]	; (800afc8 <__swbuf_r+0x98>)
 800af44:	429c      	cmp	r4, r3
 800af46:	d12b      	bne.n	800afa0 <__swbuf_r+0x70>
 800af48:	686c      	ldr	r4, [r5, #4]
 800af4a:	69a3      	ldr	r3, [r4, #24]
 800af4c:	60a3      	str	r3, [r4, #8]
 800af4e:	89a3      	ldrh	r3, [r4, #12]
 800af50:	071a      	lsls	r2, r3, #28
 800af52:	d52f      	bpl.n	800afb4 <__swbuf_r+0x84>
 800af54:	6923      	ldr	r3, [r4, #16]
 800af56:	b36b      	cbz	r3, 800afb4 <__swbuf_r+0x84>
 800af58:	6923      	ldr	r3, [r4, #16]
 800af5a:	6820      	ldr	r0, [r4, #0]
 800af5c:	1ac0      	subs	r0, r0, r3
 800af5e:	6963      	ldr	r3, [r4, #20]
 800af60:	b2f6      	uxtb	r6, r6
 800af62:	4283      	cmp	r3, r0
 800af64:	4637      	mov	r7, r6
 800af66:	dc04      	bgt.n	800af72 <__swbuf_r+0x42>
 800af68:	4621      	mov	r1, r4
 800af6a:	4628      	mov	r0, r5
 800af6c:	f000 f926 	bl	800b1bc <_fflush_r>
 800af70:	bb30      	cbnz	r0, 800afc0 <__swbuf_r+0x90>
 800af72:	68a3      	ldr	r3, [r4, #8]
 800af74:	3b01      	subs	r3, #1
 800af76:	60a3      	str	r3, [r4, #8]
 800af78:	6823      	ldr	r3, [r4, #0]
 800af7a:	1c5a      	adds	r2, r3, #1
 800af7c:	6022      	str	r2, [r4, #0]
 800af7e:	701e      	strb	r6, [r3, #0]
 800af80:	6963      	ldr	r3, [r4, #20]
 800af82:	3001      	adds	r0, #1
 800af84:	4283      	cmp	r3, r0
 800af86:	d004      	beq.n	800af92 <__swbuf_r+0x62>
 800af88:	89a3      	ldrh	r3, [r4, #12]
 800af8a:	07db      	lsls	r3, r3, #31
 800af8c:	d506      	bpl.n	800af9c <__swbuf_r+0x6c>
 800af8e:	2e0a      	cmp	r6, #10
 800af90:	d104      	bne.n	800af9c <__swbuf_r+0x6c>
 800af92:	4621      	mov	r1, r4
 800af94:	4628      	mov	r0, r5
 800af96:	f000 f911 	bl	800b1bc <_fflush_r>
 800af9a:	b988      	cbnz	r0, 800afc0 <__swbuf_r+0x90>
 800af9c:	4638      	mov	r0, r7
 800af9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afa0:	4b0a      	ldr	r3, [pc, #40]	; (800afcc <__swbuf_r+0x9c>)
 800afa2:	429c      	cmp	r4, r3
 800afa4:	d101      	bne.n	800afaa <__swbuf_r+0x7a>
 800afa6:	68ac      	ldr	r4, [r5, #8]
 800afa8:	e7cf      	b.n	800af4a <__swbuf_r+0x1a>
 800afaa:	4b09      	ldr	r3, [pc, #36]	; (800afd0 <__swbuf_r+0xa0>)
 800afac:	429c      	cmp	r4, r3
 800afae:	bf08      	it	eq
 800afb0:	68ec      	ldreq	r4, [r5, #12]
 800afb2:	e7ca      	b.n	800af4a <__swbuf_r+0x1a>
 800afb4:	4621      	mov	r1, r4
 800afb6:	4628      	mov	r0, r5
 800afb8:	f000 f80c 	bl	800afd4 <__swsetup_r>
 800afbc:	2800      	cmp	r0, #0
 800afbe:	d0cb      	beq.n	800af58 <__swbuf_r+0x28>
 800afc0:	f04f 37ff 	mov.w	r7, #4294967295
 800afc4:	e7ea      	b.n	800af9c <__swbuf_r+0x6c>
 800afc6:	bf00      	nop
 800afc8:	0800c5cc 	.word	0x0800c5cc
 800afcc:	0800c5ec 	.word	0x0800c5ec
 800afd0:	0800c5ac 	.word	0x0800c5ac

0800afd4 <__swsetup_r>:
 800afd4:	4b32      	ldr	r3, [pc, #200]	; (800b0a0 <__swsetup_r+0xcc>)
 800afd6:	b570      	push	{r4, r5, r6, lr}
 800afd8:	681d      	ldr	r5, [r3, #0]
 800afda:	4606      	mov	r6, r0
 800afdc:	460c      	mov	r4, r1
 800afde:	b125      	cbz	r5, 800afea <__swsetup_r+0x16>
 800afe0:	69ab      	ldr	r3, [r5, #24]
 800afe2:	b913      	cbnz	r3, 800afea <__swsetup_r+0x16>
 800afe4:	4628      	mov	r0, r5
 800afe6:	f000 f97d 	bl	800b2e4 <__sinit>
 800afea:	4b2e      	ldr	r3, [pc, #184]	; (800b0a4 <__swsetup_r+0xd0>)
 800afec:	429c      	cmp	r4, r3
 800afee:	d10f      	bne.n	800b010 <__swsetup_r+0x3c>
 800aff0:	686c      	ldr	r4, [r5, #4]
 800aff2:	89a3      	ldrh	r3, [r4, #12]
 800aff4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aff8:	0719      	lsls	r1, r3, #28
 800affa:	d42c      	bmi.n	800b056 <__swsetup_r+0x82>
 800affc:	06dd      	lsls	r5, r3, #27
 800affe:	d411      	bmi.n	800b024 <__swsetup_r+0x50>
 800b000:	2309      	movs	r3, #9
 800b002:	6033      	str	r3, [r6, #0]
 800b004:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b008:	81a3      	strh	r3, [r4, #12]
 800b00a:	f04f 30ff 	mov.w	r0, #4294967295
 800b00e:	e03e      	b.n	800b08e <__swsetup_r+0xba>
 800b010:	4b25      	ldr	r3, [pc, #148]	; (800b0a8 <__swsetup_r+0xd4>)
 800b012:	429c      	cmp	r4, r3
 800b014:	d101      	bne.n	800b01a <__swsetup_r+0x46>
 800b016:	68ac      	ldr	r4, [r5, #8]
 800b018:	e7eb      	b.n	800aff2 <__swsetup_r+0x1e>
 800b01a:	4b24      	ldr	r3, [pc, #144]	; (800b0ac <__swsetup_r+0xd8>)
 800b01c:	429c      	cmp	r4, r3
 800b01e:	bf08      	it	eq
 800b020:	68ec      	ldreq	r4, [r5, #12]
 800b022:	e7e6      	b.n	800aff2 <__swsetup_r+0x1e>
 800b024:	0758      	lsls	r0, r3, #29
 800b026:	d512      	bpl.n	800b04e <__swsetup_r+0x7a>
 800b028:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b02a:	b141      	cbz	r1, 800b03e <__swsetup_r+0x6a>
 800b02c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b030:	4299      	cmp	r1, r3
 800b032:	d002      	beq.n	800b03a <__swsetup_r+0x66>
 800b034:	4630      	mov	r0, r6
 800b036:	f000 fa59 	bl	800b4ec <_free_r>
 800b03a:	2300      	movs	r3, #0
 800b03c:	6363      	str	r3, [r4, #52]	; 0x34
 800b03e:	89a3      	ldrh	r3, [r4, #12]
 800b040:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b044:	81a3      	strh	r3, [r4, #12]
 800b046:	2300      	movs	r3, #0
 800b048:	6063      	str	r3, [r4, #4]
 800b04a:	6923      	ldr	r3, [r4, #16]
 800b04c:	6023      	str	r3, [r4, #0]
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	f043 0308 	orr.w	r3, r3, #8
 800b054:	81a3      	strh	r3, [r4, #12]
 800b056:	6923      	ldr	r3, [r4, #16]
 800b058:	b94b      	cbnz	r3, 800b06e <__swsetup_r+0x9a>
 800b05a:	89a3      	ldrh	r3, [r4, #12]
 800b05c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b064:	d003      	beq.n	800b06e <__swsetup_r+0x9a>
 800b066:	4621      	mov	r1, r4
 800b068:	4630      	mov	r0, r6
 800b06a:	f000 f9ff 	bl	800b46c <__smakebuf_r>
 800b06e:	89a0      	ldrh	r0, [r4, #12]
 800b070:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b074:	f010 0301 	ands.w	r3, r0, #1
 800b078:	d00a      	beq.n	800b090 <__swsetup_r+0xbc>
 800b07a:	2300      	movs	r3, #0
 800b07c:	60a3      	str	r3, [r4, #8]
 800b07e:	6963      	ldr	r3, [r4, #20]
 800b080:	425b      	negs	r3, r3
 800b082:	61a3      	str	r3, [r4, #24]
 800b084:	6923      	ldr	r3, [r4, #16]
 800b086:	b943      	cbnz	r3, 800b09a <__swsetup_r+0xc6>
 800b088:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b08c:	d1ba      	bne.n	800b004 <__swsetup_r+0x30>
 800b08e:	bd70      	pop	{r4, r5, r6, pc}
 800b090:	0781      	lsls	r1, r0, #30
 800b092:	bf58      	it	pl
 800b094:	6963      	ldrpl	r3, [r4, #20]
 800b096:	60a3      	str	r3, [r4, #8]
 800b098:	e7f4      	b.n	800b084 <__swsetup_r+0xb0>
 800b09a:	2000      	movs	r0, #0
 800b09c:	e7f7      	b.n	800b08e <__swsetup_r+0xba>
 800b09e:	bf00      	nop
 800b0a0:	2000003c 	.word	0x2000003c
 800b0a4:	0800c5cc 	.word	0x0800c5cc
 800b0a8:	0800c5ec 	.word	0x0800c5ec
 800b0ac:	0800c5ac 	.word	0x0800c5ac

0800b0b0 <__sflush_r>:
 800b0b0:	898a      	ldrh	r2, [r1, #12]
 800b0b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0b6:	4605      	mov	r5, r0
 800b0b8:	0710      	lsls	r0, r2, #28
 800b0ba:	460c      	mov	r4, r1
 800b0bc:	d458      	bmi.n	800b170 <__sflush_r+0xc0>
 800b0be:	684b      	ldr	r3, [r1, #4]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	dc05      	bgt.n	800b0d0 <__sflush_r+0x20>
 800b0c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	dc02      	bgt.n	800b0d0 <__sflush_r+0x20>
 800b0ca:	2000      	movs	r0, #0
 800b0cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0d2:	2e00      	cmp	r6, #0
 800b0d4:	d0f9      	beq.n	800b0ca <__sflush_r+0x1a>
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b0dc:	682f      	ldr	r7, [r5, #0]
 800b0de:	602b      	str	r3, [r5, #0]
 800b0e0:	d032      	beq.n	800b148 <__sflush_r+0x98>
 800b0e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b0e4:	89a3      	ldrh	r3, [r4, #12]
 800b0e6:	075a      	lsls	r2, r3, #29
 800b0e8:	d505      	bpl.n	800b0f6 <__sflush_r+0x46>
 800b0ea:	6863      	ldr	r3, [r4, #4]
 800b0ec:	1ac0      	subs	r0, r0, r3
 800b0ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0f0:	b10b      	cbz	r3, 800b0f6 <__sflush_r+0x46>
 800b0f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b0f4:	1ac0      	subs	r0, r0, r3
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0fc:	6a21      	ldr	r1, [r4, #32]
 800b0fe:	4628      	mov	r0, r5
 800b100:	47b0      	blx	r6
 800b102:	1c43      	adds	r3, r0, #1
 800b104:	89a3      	ldrh	r3, [r4, #12]
 800b106:	d106      	bne.n	800b116 <__sflush_r+0x66>
 800b108:	6829      	ldr	r1, [r5, #0]
 800b10a:	291d      	cmp	r1, #29
 800b10c:	d82c      	bhi.n	800b168 <__sflush_r+0xb8>
 800b10e:	4a2a      	ldr	r2, [pc, #168]	; (800b1b8 <__sflush_r+0x108>)
 800b110:	40ca      	lsrs	r2, r1
 800b112:	07d6      	lsls	r6, r2, #31
 800b114:	d528      	bpl.n	800b168 <__sflush_r+0xb8>
 800b116:	2200      	movs	r2, #0
 800b118:	6062      	str	r2, [r4, #4]
 800b11a:	04d9      	lsls	r1, r3, #19
 800b11c:	6922      	ldr	r2, [r4, #16]
 800b11e:	6022      	str	r2, [r4, #0]
 800b120:	d504      	bpl.n	800b12c <__sflush_r+0x7c>
 800b122:	1c42      	adds	r2, r0, #1
 800b124:	d101      	bne.n	800b12a <__sflush_r+0x7a>
 800b126:	682b      	ldr	r3, [r5, #0]
 800b128:	b903      	cbnz	r3, 800b12c <__sflush_r+0x7c>
 800b12a:	6560      	str	r0, [r4, #84]	; 0x54
 800b12c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b12e:	602f      	str	r7, [r5, #0]
 800b130:	2900      	cmp	r1, #0
 800b132:	d0ca      	beq.n	800b0ca <__sflush_r+0x1a>
 800b134:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b138:	4299      	cmp	r1, r3
 800b13a:	d002      	beq.n	800b142 <__sflush_r+0x92>
 800b13c:	4628      	mov	r0, r5
 800b13e:	f000 f9d5 	bl	800b4ec <_free_r>
 800b142:	2000      	movs	r0, #0
 800b144:	6360      	str	r0, [r4, #52]	; 0x34
 800b146:	e7c1      	b.n	800b0cc <__sflush_r+0x1c>
 800b148:	6a21      	ldr	r1, [r4, #32]
 800b14a:	2301      	movs	r3, #1
 800b14c:	4628      	mov	r0, r5
 800b14e:	47b0      	blx	r6
 800b150:	1c41      	adds	r1, r0, #1
 800b152:	d1c7      	bne.n	800b0e4 <__sflush_r+0x34>
 800b154:	682b      	ldr	r3, [r5, #0]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d0c4      	beq.n	800b0e4 <__sflush_r+0x34>
 800b15a:	2b1d      	cmp	r3, #29
 800b15c:	d001      	beq.n	800b162 <__sflush_r+0xb2>
 800b15e:	2b16      	cmp	r3, #22
 800b160:	d101      	bne.n	800b166 <__sflush_r+0xb6>
 800b162:	602f      	str	r7, [r5, #0]
 800b164:	e7b1      	b.n	800b0ca <__sflush_r+0x1a>
 800b166:	89a3      	ldrh	r3, [r4, #12]
 800b168:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b16c:	81a3      	strh	r3, [r4, #12]
 800b16e:	e7ad      	b.n	800b0cc <__sflush_r+0x1c>
 800b170:	690f      	ldr	r7, [r1, #16]
 800b172:	2f00      	cmp	r7, #0
 800b174:	d0a9      	beq.n	800b0ca <__sflush_r+0x1a>
 800b176:	0793      	lsls	r3, r2, #30
 800b178:	680e      	ldr	r6, [r1, #0]
 800b17a:	bf08      	it	eq
 800b17c:	694b      	ldreq	r3, [r1, #20]
 800b17e:	600f      	str	r7, [r1, #0]
 800b180:	bf18      	it	ne
 800b182:	2300      	movne	r3, #0
 800b184:	eba6 0807 	sub.w	r8, r6, r7
 800b188:	608b      	str	r3, [r1, #8]
 800b18a:	f1b8 0f00 	cmp.w	r8, #0
 800b18e:	dd9c      	ble.n	800b0ca <__sflush_r+0x1a>
 800b190:	6a21      	ldr	r1, [r4, #32]
 800b192:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b194:	4643      	mov	r3, r8
 800b196:	463a      	mov	r2, r7
 800b198:	4628      	mov	r0, r5
 800b19a:	47b0      	blx	r6
 800b19c:	2800      	cmp	r0, #0
 800b19e:	dc06      	bgt.n	800b1ae <__sflush_r+0xfe>
 800b1a0:	89a3      	ldrh	r3, [r4, #12]
 800b1a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1a6:	81a3      	strh	r3, [r4, #12]
 800b1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ac:	e78e      	b.n	800b0cc <__sflush_r+0x1c>
 800b1ae:	4407      	add	r7, r0
 800b1b0:	eba8 0800 	sub.w	r8, r8, r0
 800b1b4:	e7e9      	b.n	800b18a <__sflush_r+0xda>
 800b1b6:	bf00      	nop
 800b1b8:	20400001 	.word	0x20400001

0800b1bc <_fflush_r>:
 800b1bc:	b538      	push	{r3, r4, r5, lr}
 800b1be:	690b      	ldr	r3, [r1, #16]
 800b1c0:	4605      	mov	r5, r0
 800b1c2:	460c      	mov	r4, r1
 800b1c4:	b913      	cbnz	r3, 800b1cc <_fflush_r+0x10>
 800b1c6:	2500      	movs	r5, #0
 800b1c8:	4628      	mov	r0, r5
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	b118      	cbz	r0, 800b1d6 <_fflush_r+0x1a>
 800b1ce:	6983      	ldr	r3, [r0, #24]
 800b1d0:	b90b      	cbnz	r3, 800b1d6 <_fflush_r+0x1a>
 800b1d2:	f000 f887 	bl	800b2e4 <__sinit>
 800b1d6:	4b14      	ldr	r3, [pc, #80]	; (800b228 <_fflush_r+0x6c>)
 800b1d8:	429c      	cmp	r4, r3
 800b1da:	d11b      	bne.n	800b214 <_fflush_r+0x58>
 800b1dc:	686c      	ldr	r4, [r5, #4]
 800b1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d0ef      	beq.n	800b1c6 <_fflush_r+0xa>
 800b1e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b1e8:	07d0      	lsls	r0, r2, #31
 800b1ea:	d404      	bmi.n	800b1f6 <_fflush_r+0x3a>
 800b1ec:	0599      	lsls	r1, r3, #22
 800b1ee:	d402      	bmi.n	800b1f6 <_fflush_r+0x3a>
 800b1f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1f2:	f000 f915 	bl	800b420 <__retarget_lock_acquire_recursive>
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	4621      	mov	r1, r4
 800b1fa:	f7ff ff59 	bl	800b0b0 <__sflush_r>
 800b1fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b200:	07da      	lsls	r2, r3, #31
 800b202:	4605      	mov	r5, r0
 800b204:	d4e0      	bmi.n	800b1c8 <_fflush_r+0xc>
 800b206:	89a3      	ldrh	r3, [r4, #12]
 800b208:	059b      	lsls	r3, r3, #22
 800b20a:	d4dd      	bmi.n	800b1c8 <_fflush_r+0xc>
 800b20c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b20e:	f000 f908 	bl	800b422 <__retarget_lock_release_recursive>
 800b212:	e7d9      	b.n	800b1c8 <_fflush_r+0xc>
 800b214:	4b05      	ldr	r3, [pc, #20]	; (800b22c <_fflush_r+0x70>)
 800b216:	429c      	cmp	r4, r3
 800b218:	d101      	bne.n	800b21e <_fflush_r+0x62>
 800b21a:	68ac      	ldr	r4, [r5, #8]
 800b21c:	e7df      	b.n	800b1de <_fflush_r+0x22>
 800b21e:	4b04      	ldr	r3, [pc, #16]	; (800b230 <_fflush_r+0x74>)
 800b220:	429c      	cmp	r4, r3
 800b222:	bf08      	it	eq
 800b224:	68ec      	ldreq	r4, [r5, #12]
 800b226:	e7da      	b.n	800b1de <_fflush_r+0x22>
 800b228:	0800c5cc 	.word	0x0800c5cc
 800b22c:	0800c5ec 	.word	0x0800c5ec
 800b230:	0800c5ac 	.word	0x0800c5ac

0800b234 <std>:
 800b234:	2300      	movs	r3, #0
 800b236:	b510      	push	{r4, lr}
 800b238:	4604      	mov	r4, r0
 800b23a:	e9c0 3300 	strd	r3, r3, [r0]
 800b23e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b242:	6083      	str	r3, [r0, #8]
 800b244:	8181      	strh	r1, [r0, #12]
 800b246:	6643      	str	r3, [r0, #100]	; 0x64
 800b248:	81c2      	strh	r2, [r0, #14]
 800b24a:	6183      	str	r3, [r0, #24]
 800b24c:	4619      	mov	r1, r3
 800b24e:	2208      	movs	r2, #8
 800b250:	305c      	adds	r0, #92	; 0x5c
 800b252:	f7ff fdd7 	bl	800ae04 <memset>
 800b256:	4b05      	ldr	r3, [pc, #20]	; (800b26c <std+0x38>)
 800b258:	6263      	str	r3, [r4, #36]	; 0x24
 800b25a:	4b05      	ldr	r3, [pc, #20]	; (800b270 <std+0x3c>)
 800b25c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b25e:	4b05      	ldr	r3, [pc, #20]	; (800b274 <std+0x40>)
 800b260:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b262:	4b05      	ldr	r3, [pc, #20]	; (800b278 <std+0x44>)
 800b264:	6224      	str	r4, [r4, #32]
 800b266:	6323      	str	r3, [r4, #48]	; 0x30
 800b268:	bd10      	pop	{r4, pc}
 800b26a:	bf00      	nop
 800b26c:	0800bc3d 	.word	0x0800bc3d
 800b270:	0800bc5f 	.word	0x0800bc5f
 800b274:	0800bc97 	.word	0x0800bc97
 800b278:	0800bcbb 	.word	0x0800bcbb

0800b27c <_cleanup_r>:
 800b27c:	4901      	ldr	r1, [pc, #4]	; (800b284 <_cleanup_r+0x8>)
 800b27e:	f000 b8af 	b.w	800b3e0 <_fwalk_reent>
 800b282:	bf00      	nop
 800b284:	0800b1bd 	.word	0x0800b1bd

0800b288 <__sfmoreglue>:
 800b288:	b570      	push	{r4, r5, r6, lr}
 800b28a:	1e4a      	subs	r2, r1, #1
 800b28c:	2568      	movs	r5, #104	; 0x68
 800b28e:	4355      	muls	r5, r2
 800b290:	460e      	mov	r6, r1
 800b292:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b296:	f000 f979 	bl	800b58c <_malloc_r>
 800b29a:	4604      	mov	r4, r0
 800b29c:	b140      	cbz	r0, 800b2b0 <__sfmoreglue+0x28>
 800b29e:	2100      	movs	r1, #0
 800b2a0:	e9c0 1600 	strd	r1, r6, [r0]
 800b2a4:	300c      	adds	r0, #12
 800b2a6:	60a0      	str	r0, [r4, #8]
 800b2a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b2ac:	f7ff fdaa 	bl	800ae04 <memset>
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	bd70      	pop	{r4, r5, r6, pc}

0800b2b4 <__sfp_lock_acquire>:
 800b2b4:	4801      	ldr	r0, [pc, #4]	; (800b2bc <__sfp_lock_acquire+0x8>)
 800b2b6:	f000 b8b3 	b.w	800b420 <__retarget_lock_acquire_recursive>
 800b2ba:	bf00      	nop
 800b2bc:	20009ce4 	.word	0x20009ce4

0800b2c0 <__sfp_lock_release>:
 800b2c0:	4801      	ldr	r0, [pc, #4]	; (800b2c8 <__sfp_lock_release+0x8>)
 800b2c2:	f000 b8ae 	b.w	800b422 <__retarget_lock_release_recursive>
 800b2c6:	bf00      	nop
 800b2c8:	20009ce4 	.word	0x20009ce4

0800b2cc <__sinit_lock_acquire>:
 800b2cc:	4801      	ldr	r0, [pc, #4]	; (800b2d4 <__sinit_lock_acquire+0x8>)
 800b2ce:	f000 b8a7 	b.w	800b420 <__retarget_lock_acquire_recursive>
 800b2d2:	bf00      	nop
 800b2d4:	20009cdf 	.word	0x20009cdf

0800b2d8 <__sinit_lock_release>:
 800b2d8:	4801      	ldr	r0, [pc, #4]	; (800b2e0 <__sinit_lock_release+0x8>)
 800b2da:	f000 b8a2 	b.w	800b422 <__retarget_lock_release_recursive>
 800b2de:	bf00      	nop
 800b2e0:	20009cdf 	.word	0x20009cdf

0800b2e4 <__sinit>:
 800b2e4:	b510      	push	{r4, lr}
 800b2e6:	4604      	mov	r4, r0
 800b2e8:	f7ff fff0 	bl	800b2cc <__sinit_lock_acquire>
 800b2ec:	69a3      	ldr	r3, [r4, #24]
 800b2ee:	b11b      	cbz	r3, 800b2f8 <__sinit+0x14>
 800b2f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2f4:	f7ff bff0 	b.w	800b2d8 <__sinit_lock_release>
 800b2f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b2fc:	6523      	str	r3, [r4, #80]	; 0x50
 800b2fe:	4b13      	ldr	r3, [pc, #76]	; (800b34c <__sinit+0x68>)
 800b300:	4a13      	ldr	r2, [pc, #76]	; (800b350 <__sinit+0x6c>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	62a2      	str	r2, [r4, #40]	; 0x28
 800b306:	42a3      	cmp	r3, r4
 800b308:	bf04      	itt	eq
 800b30a:	2301      	moveq	r3, #1
 800b30c:	61a3      	streq	r3, [r4, #24]
 800b30e:	4620      	mov	r0, r4
 800b310:	f000 f820 	bl	800b354 <__sfp>
 800b314:	6060      	str	r0, [r4, #4]
 800b316:	4620      	mov	r0, r4
 800b318:	f000 f81c 	bl	800b354 <__sfp>
 800b31c:	60a0      	str	r0, [r4, #8]
 800b31e:	4620      	mov	r0, r4
 800b320:	f000 f818 	bl	800b354 <__sfp>
 800b324:	2200      	movs	r2, #0
 800b326:	60e0      	str	r0, [r4, #12]
 800b328:	2104      	movs	r1, #4
 800b32a:	6860      	ldr	r0, [r4, #4]
 800b32c:	f7ff ff82 	bl	800b234 <std>
 800b330:	68a0      	ldr	r0, [r4, #8]
 800b332:	2201      	movs	r2, #1
 800b334:	2109      	movs	r1, #9
 800b336:	f7ff ff7d 	bl	800b234 <std>
 800b33a:	68e0      	ldr	r0, [r4, #12]
 800b33c:	2202      	movs	r2, #2
 800b33e:	2112      	movs	r1, #18
 800b340:	f7ff ff78 	bl	800b234 <std>
 800b344:	2301      	movs	r3, #1
 800b346:	61a3      	str	r3, [r4, #24]
 800b348:	e7d2      	b.n	800b2f0 <__sinit+0xc>
 800b34a:	bf00      	nop
 800b34c:	0800c5a8 	.word	0x0800c5a8
 800b350:	0800b27d 	.word	0x0800b27d

0800b354 <__sfp>:
 800b354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b356:	4607      	mov	r7, r0
 800b358:	f7ff ffac 	bl	800b2b4 <__sfp_lock_acquire>
 800b35c:	4b1e      	ldr	r3, [pc, #120]	; (800b3d8 <__sfp+0x84>)
 800b35e:	681e      	ldr	r6, [r3, #0]
 800b360:	69b3      	ldr	r3, [r6, #24]
 800b362:	b913      	cbnz	r3, 800b36a <__sfp+0x16>
 800b364:	4630      	mov	r0, r6
 800b366:	f7ff ffbd 	bl	800b2e4 <__sinit>
 800b36a:	3648      	adds	r6, #72	; 0x48
 800b36c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b370:	3b01      	subs	r3, #1
 800b372:	d503      	bpl.n	800b37c <__sfp+0x28>
 800b374:	6833      	ldr	r3, [r6, #0]
 800b376:	b30b      	cbz	r3, 800b3bc <__sfp+0x68>
 800b378:	6836      	ldr	r6, [r6, #0]
 800b37a:	e7f7      	b.n	800b36c <__sfp+0x18>
 800b37c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b380:	b9d5      	cbnz	r5, 800b3b8 <__sfp+0x64>
 800b382:	4b16      	ldr	r3, [pc, #88]	; (800b3dc <__sfp+0x88>)
 800b384:	60e3      	str	r3, [r4, #12]
 800b386:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b38a:	6665      	str	r5, [r4, #100]	; 0x64
 800b38c:	f000 f847 	bl	800b41e <__retarget_lock_init_recursive>
 800b390:	f7ff ff96 	bl	800b2c0 <__sfp_lock_release>
 800b394:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b398:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b39c:	6025      	str	r5, [r4, #0]
 800b39e:	61a5      	str	r5, [r4, #24]
 800b3a0:	2208      	movs	r2, #8
 800b3a2:	4629      	mov	r1, r5
 800b3a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b3a8:	f7ff fd2c 	bl	800ae04 <memset>
 800b3ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b3b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b3b4:	4620      	mov	r0, r4
 800b3b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b3b8:	3468      	adds	r4, #104	; 0x68
 800b3ba:	e7d9      	b.n	800b370 <__sfp+0x1c>
 800b3bc:	2104      	movs	r1, #4
 800b3be:	4638      	mov	r0, r7
 800b3c0:	f7ff ff62 	bl	800b288 <__sfmoreglue>
 800b3c4:	4604      	mov	r4, r0
 800b3c6:	6030      	str	r0, [r6, #0]
 800b3c8:	2800      	cmp	r0, #0
 800b3ca:	d1d5      	bne.n	800b378 <__sfp+0x24>
 800b3cc:	f7ff ff78 	bl	800b2c0 <__sfp_lock_release>
 800b3d0:	230c      	movs	r3, #12
 800b3d2:	603b      	str	r3, [r7, #0]
 800b3d4:	e7ee      	b.n	800b3b4 <__sfp+0x60>
 800b3d6:	bf00      	nop
 800b3d8:	0800c5a8 	.word	0x0800c5a8
 800b3dc:	ffff0001 	.word	0xffff0001

0800b3e0 <_fwalk_reent>:
 800b3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3e4:	4606      	mov	r6, r0
 800b3e6:	4688      	mov	r8, r1
 800b3e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b3ec:	2700      	movs	r7, #0
 800b3ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3f2:	f1b9 0901 	subs.w	r9, r9, #1
 800b3f6:	d505      	bpl.n	800b404 <_fwalk_reent+0x24>
 800b3f8:	6824      	ldr	r4, [r4, #0]
 800b3fa:	2c00      	cmp	r4, #0
 800b3fc:	d1f7      	bne.n	800b3ee <_fwalk_reent+0xe>
 800b3fe:	4638      	mov	r0, r7
 800b400:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b404:	89ab      	ldrh	r3, [r5, #12]
 800b406:	2b01      	cmp	r3, #1
 800b408:	d907      	bls.n	800b41a <_fwalk_reent+0x3a>
 800b40a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b40e:	3301      	adds	r3, #1
 800b410:	d003      	beq.n	800b41a <_fwalk_reent+0x3a>
 800b412:	4629      	mov	r1, r5
 800b414:	4630      	mov	r0, r6
 800b416:	47c0      	blx	r8
 800b418:	4307      	orrs	r7, r0
 800b41a:	3568      	adds	r5, #104	; 0x68
 800b41c:	e7e9      	b.n	800b3f2 <_fwalk_reent+0x12>

0800b41e <__retarget_lock_init_recursive>:
 800b41e:	4770      	bx	lr

0800b420 <__retarget_lock_acquire_recursive>:
 800b420:	4770      	bx	lr

0800b422 <__retarget_lock_release_recursive>:
 800b422:	4770      	bx	lr

0800b424 <__swhatbuf_r>:
 800b424:	b570      	push	{r4, r5, r6, lr}
 800b426:	460e      	mov	r6, r1
 800b428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b42c:	2900      	cmp	r1, #0
 800b42e:	b096      	sub	sp, #88	; 0x58
 800b430:	4614      	mov	r4, r2
 800b432:	461d      	mov	r5, r3
 800b434:	da07      	bge.n	800b446 <__swhatbuf_r+0x22>
 800b436:	2300      	movs	r3, #0
 800b438:	602b      	str	r3, [r5, #0]
 800b43a:	89b3      	ldrh	r3, [r6, #12]
 800b43c:	061a      	lsls	r2, r3, #24
 800b43e:	d410      	bmi.n	800b462 <__swhatbuf_r+0x3e>
 800b440:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b444:	e00e      	b.n	800b464 <__swhatbuf_r+0x40>
 800b446:	466a      	mov	r2, sp
 800b448:	f000 fc5e 	bl	800bd08 <_fstat_r>
 800b44c:	2800      	cmp	r0, #0
 800b44e:	dbf2      	blt.n	800b436 <__swhatbuf_r+0x12>
 800b450:	9a01      	ldr	r2, [sp, #4]
 800b452:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b456:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b45a:	425a      	negs	r2, r3
 800b45c:	415a      	adcs	r2, r3
 800b45e:	602a      	str	r2, [r5, #0]
 800b460:	e7ee      	b.n	800b440 <__swhatbuf_r+0x1c>
 800b462:	2340      	movs	r3, #64	; 0x40
 800b464:	2000      	movs	r0, #0
 800b466:	6023      	str	r3, [r4, #0]
 800b468:	b016      	add	sp, #88	; 0x58
 800b46a:	bd70      	pop	{r4, r5, r6, pc}

0800b46c <__smakebuf_r>:
 800b46c:	898b      	ldrh	r3, [r1, #12]
 800b46e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b470:	079d      	lsls	r5, r3, #30
 800b472:	4606      	mov	r6, r0
 800b474:	460c      	mov	r4, r1
 800b476:	d507      	bpl.n	800b488 <__smakebuf_r+0x1c>
 800b478:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b47c:	6023      	str	r3, [r4, #0]
 800b47e:	6123      	str	r3, [r4, #16]
 800b480:	2301      	movs	r3, #1
 800b482:	6163      	str	r3, [r4, #20]
 800b484:	b002      	add	sp, #8
 800b486:	bd70      	pop	{r4, r5, r6, pc}
 800b488:	ab01      	add	r3, sp, #4
 800b48a:	466a      	mov	r2, sp
 800b48c:	f7ff ffca 	bl	800b424 <__swhatbuf_r>
 800b490:	9900      	ldr	r1, [sp, #0]
 800b492:	4605      	mov	r5, r0
 800b494:	4630      	mov	r0, r6
 800b496:	f000 f879 	bl	800b58c <_malloc_r>
 800b49a:	b948      	cbnz	r0, 800b4b0 <__smakebuf_r+0x44>
 800b49c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4a0:	059a      	lsls	r2, r3, #22
 800b4a2:	d4ef      	bmi.n	800b484 <__smakebuf_r+0x18>
 800b4a4:	f023 0303 	bic.w	r3, r3, #3
 800b4a8:	f043 0302 	orr.w	r3, r3, #2
 800b4ac:	81a3      	strh	r3, [r4, #12]
 800b4ae:	e7e3      	b.n	800b478 <__smakebuf_r+0xc>
 800b4b0:	4b0d      	ldr	r3, [pc, #52]	; (800b4e8 <__smakebuf_r+0x7c>)
 800b4b2:	62b3      	str	r3, [r6, #40]	; 0x28
 800b4b4:	89a3      	ldrh	r3, [r4, #12]
 800b4b6:	6020      	str	r0, [r4, #0]
 800b4b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4bc:	81a3      	strh	r3, [r4, #12]
 800b4be:	9b00      	ldr	r3, [sp, #0]
 800b4c0:	6163      	str	r3, [r4, #20]
 800b4c2:	9b01      	ldr	r3, [sp, #4]
 800b4c4:	6120      	str	r0, [r4, #16]
 800b4c6:	b15b      	cbz	r3, 800b4e0 <__smakebuf_r+0x74>
 800b4c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4cc:	4630      	mov	r0, r6
 800b4ce:	f000 fc2d 	bl	800bd2c <_isatty_r>
 800b4d2:	b128      	cbz	r0, 800b4e0 <__smakebuf_r+0x74>
 800b4d4:	89a3      	ldrh	r3, [r4, #12]
 800b4d6:	f023 0303 	bic.w	r3, r3, #3
 800b4da:	f043 0301 	orr.w	r3, r3, #1
 800b4de:	81a3      	strh	r3, [r4, #12]
 800b4e0:	89a0      	ldrh	r0, [r4, #12]
 800b4e2:	4305      	orrs	r5, r0
 800b4e4:	81a5      	strh	r5, [r4, #12]
 800b4e6:	e7cd      	b.n	800b484 <__smakebuf_r+0x18>
 800b4e8:	0800b27d 	.word	0x0800b27d

0800b4ec <_free_r>:
 800b4ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	d048      	beq.n	800b584 <_free_r+0x98>
 800b4f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4f6:	9001      	str	r0, [sp, #4]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	f1a1 0404 	sub.w	r4, r1, #4
 800b4fe:	bfb8      	it	lt
 800b500:	18e4      	addlt	r4, r4, r3
 800b502:	f000 fc35 	bl	800bd70 <__malloc_lock>
 800b506:	4a20      	ldr	r2, [pc, #128]	; (800b588 <_free_r+0x9c>)
 800b508:	9801      	ldr	r0, [sp, #4]
 800b50a:	6813      	ldr	r3, [r2, #0]
 800b50c:	4615      	mov	r5, r2
 800b50e:	b933      	cbnz	r3, 800b51e <_free_r+0x32>
 800b510:	6063      	str	r3, [r4, #4]
 800b512:	6014      	str	r4, [r2, #0]
 800b514:	b003      	add	sp, #12
 800b516:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b51a:	f000 bc2f 	b.w	800bd7c <__malloc_unlock>
 800b51e:	42a3      	cmp	r3, r4
 800b520:	d90b      	bls.n	800b53a <_free_r+0x4e>
 800b522:	6821      	ldr	r1, [r4, #0]
 800b524:	1862      	adds	r2, r4, r1
 800b526:	4293      	cmp	r3, r2
 800b528:	bf04      	itt	eq
 800b52a:	681a      	ldreq	r2, [r3, #0]
 800b52c:	685b      	ldreq	r3, [r3, #4]
 800b52e:	6063      	str	r3, [r4, #4]
 800b530:	bf04      	itt	eq
 800b532:	1852      	addeq	r2, r2, r1
 800b534:	6022      	streq	r2, [r4, #0]
 800b536:	602c      	str	r4, [r5, #0]
 800b538:	e7ec      	b.n	800b514 <_free_r+0x28>
 800b53a:	461a      	mov	r2, r3
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	b10b      	cbz	r3, 800b544 <_free_r+0x58>
 800b540:	42a3      	cmp	r3, r4
 800b542:	d9fa      	bls.n	800b53a <_free_r+0x4e>
 800b544:	6811      	ldr	r1, [r2, #0]
 800b546:	1855      	adds	r5, r2, r1
 800b548:	42a5      	cmp	r5, r4
 800b54a:	d10b      	bne.n	800b564 <_free_r+0x78>
 800b54c:	6824      	ldr	r4, [r4, #0]
 800b54e:	4421      	add	r1, r4
 800b550:	1854      	adds	r4, r2, r1
 800b552:	42a3      	cmp	r3, r4
 800b554:	6011      	str	r1, [r2, #0]
 800b556:	d1dd      	bne.n	800b514 <_free_r+0x28>
 800b558:	681c      	ldr	r4, [r3, #0]
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	6053      	str	r3, [r2, #4]
 800b55e:	4421      	add	r1, r4
 800b560:	6011      	str	r1, [r2, #0]
 800b562:	e7d7      	b.n	800b514 <_free_r+0x28>
 800b564:	d902      	bls.n	800b56c <_free_r+0x80>
 800b566:	230c      	movs	r3, #12
 800b568:	6003      	str	r3, [r0, #0]
 800b56a:	e7d3      	b.n	800b514 <_free_r+0x28>
 800b56c:	6825      	ldr	r5, [r4, #0]
 800b56e:	1961      	adds	r1, r4, r5
 800b570:	428b      	cmp	r3, r1
 800b572:	bf04      	itt	eq
 800b574:	6819      	ldreq	r1, [r3, #0]
 800b576:	685b      	ldreq	r3, [r3, #4]
 800b578:	6063      	str	r3, [r4, #4]
 800b57a:	bf04      	itt	eq
 800b57c:	1949      	addeq	r1, r1, r5
 800b57e:	6021      	streq	r1, [r4, #0]
 800b580:	6054      	str	r4, [r2, #4]
 800b582:	e7c7      	b.n	800b514 <_free_r+0x28>
 800b584:	b003      	add	sp, #12
 800b586:	bd30      	pop	{r4, r5, pc}
 800b588:	200098cc 	.word	0x200098cc

0800b58c <_malloc_r>:
 800b58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58e:	1ccd      	adds	r5, r1, #3
 800b590:	f025 0503 	bic.w	r5, r5, #3
 800b594:	3508      	adds	r5, #8
 800b596:	2d0c      	cmp	r5, #12
 800b598:	bf38      	it	cc
 800b59a:	250c      	movcc	r5, #12
 800b59c:	2d00      	cmp	r5, #0
 800b59e:	4606      	mov	r6, r0
 800b5a0:	db01      	blt.n	800b5a6 <_malloc_r+0x1a>
 800b5a2:	42a9      	cmp	r1, r5
 800b5a4:	d903      	bls.n	800b5ae <_malloc_r+0x22>
 800b5a6:	230c      	movs	r3, #12
 800b5a8:	6033      	str	r3, [r6, #0]
 800b5aa:	2000      	movs	r0, #0
 800b5ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5ae:	f000 fbdf 	bl	800bd70 <__malloc_lock>
 800b5b2:	4921      	ldr	r1, [pc, #132]	; (800b638 <_malloc_r+0xac>)
 800b5b4:	680a      	ldr	r2, [r1, #0]
 800b5b6:	4614      	mov	r4, r2
 800b5b8:	b99c      	cbnz	r4, 800b5e2 <_malloc_r+0x56>
 800b5ba:	4f20      	ldr	r7, [pc, #128]	; (800b63c <_malloc_r+0xb0>)
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	b923      	cbnz	r3, 800b5ca <_malloc_r+0x3e>
 800b5c0:	4621      	mov	r1, r4
 800b5c2:	4630      	mov	r0, r6
 800b5c4:	f000 fb2a 	bl	800bc1c <_sbrk_r>
 800b5c8:	6038      	str	r0, [r7, #0]
 800b5ca:	4629      	mov	r1, r5
 800b5cc:	4630      	mov	r0, r6
 800b5ce:	f000 fb25 	bl	800bc1c <_sbrk_r>
 800b5d2:	1c43      	adds	r3, r0, #1
 800b5d4:	d123      	bne.n	800b61e <_malloc_r+0x92>
 800b5d6:	230c      	movs	r3, #12
 800b5d8:	6033      	str	r3, [r6, #0]
 800b5da:	4630      	mov	r0, r6
 800b5dc:	f000 fbce 	bl	800bd7c <__malloc_unlock>
 800b5e0:	e7e3      	b.n	800b5aa <_malloc_r+0x1e>
 800b5e2:	6823      	ldr	r3, [r4, #0]
 800b5e4:	1b5b      	subs	r3, r3, r5
 800b5e6:	d417      	bmi.n	800b618 <_malloc_r+0x8c>
 800b5e8:	2b0b      	cmp	r3, #11
 800b5ea:	d903      	bls.n	800b5f4 <_malloc_r+0x68>
 800b5ec:	6023      	str	r3, [r4, #0]
 800b5ee:	441c      	add	r4, r3
 800b5f0:	6025      	str	r5, [r4, #0]
 800b5f2:	e004      	b.n	800b5fe <_malloc_r+0x72>
 800b5f4:	6863      	ldr	r3, [r4, #4]
 800b5f6:	42a2      	cmp	r2, r4
 800b5f8:	bf0c      	ite	eq
 800b5fa:	600b      	streq	r3, [r1, #0]
 800b5fc:	6053      	strne	r3, [r2, #4]
 800b5fe:	4630      	mov	r0, r6
 800b600:	f000 fbbc 	bl	800bd7c <__malloc_unlock>
 800b604:	f104 000b 	add.w	r0, r4, #11
 800b608:	1d23      	adds	r3, r4, #4
 800b60a:	f020 0007 	bic.w	r0, r0, #7
 800b60e:	1ac2      	subs	r2, r0, r3
 800b610:	d0cc      	beq.n	800b5ac <_malloc_r+0x20>
 800b612:	1a1b      	subs	r3, r3, r0
 800b614:	50a3      	str	r3, [r4, r2]
 800b616:	e7c9      	b.n	800b5ac <_malloc_r+0x20>
 800b618:	4622      	mov	r2, r4
 800b61a:	6864      	ldr	r4, [r4, #4]
 800b61c:	e7cc      	b.n	800b5b8 <_malloc_r+0x2c>
 800b61e:	1cc4      	adds	r4, r0, #3
 800b620:	f024 0403 	bic.w	r4, r4, #3
 800b624:	42a0      	cmp	r0, r4
 800b626:	d0e3      	beq.n	800b5f0 <_malloc_r+0x64>
 800b628:	1a21      	subs	r1, r4, r0
 800b62a:	4630      	mov	r0, r6
 800b62c:	f000 faf6 	bl	800bc1c <_sbrk_r>
 800b630:	3001      	adds	r0, #1
 800b632:	d1dd      	bne.n	800b5f0 <_malloc_r+0x64>
 800b634:	e7cf      	b.n	800b5d6 <_malloc_r+0x4a>
 800b636:	bf00      	nop
 800b638:	200098cc 	.word	0x200098cc
 800b63c:	200098d0 	.word	0x200098d0

0800b640 <__sfputc_r>:
 800b640:	6893      	ldr	r3, [r2, #8]
 800b642:	3b01      	subs	r3, #1
 800b644:	2b00      	cmp	r3, #0
 800b646:	b410      	push	{r4}
 800b648:	6093      	str	r3, [r2, #8]
 800b64a:	da08      	bge.n	800b65e <__sfputc_r+0x1e>
 800b64c:	6994      	ldr	r4, [r2, #24]
 800b64e:	42a3      	cmp	r3, r4
 800b650:	db01      	blt.n	800b656 <__sfputc_r+0x16>
 800b652:	290a      	cmp	r1, #10
 800b654:	d103      	bne.n	800b65e <__sfputc_r+0x1e>
 800b656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b65a:	f7ff bc69 	b.w	800af30 <__swbuf_r>
 800b65e:	6813      	ldr	r3, [r2, #0]
 800b660:	1c58      	adds	r0, r3, #1
 800b662:	6010      	str	r0, [r2, #0]
 800b664:	7019      	strb	r1, [r3, #0]
 800b666:	4608      	mov	r0, r1
 800b668:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b66c:	4770      	bx	lr

0800b66e <__sfputs_r>:
 800b66e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b670:	4606      	mov	r6, r0
 800b672:	460f      	mov	r7, r1
 800b674:	4614      	mov	r4, r2
 800b676:	18d5      	adds	r5, r2, r3
 800b678:	42ac      	cmp	r4, r5
 800b67a:	d101      	bne.n	800b680 <__sfputs_r+0x12>
 800b67c:	2000      	movs	r0, #0
 800b67e:	e007      	b.n	800b690 <__sfputs_r+0x22>
 800b680:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b684:	463a      	mov	r2, r7
 800b686:	4630      	mov	r0, r6
 800b688:	f7ff ffda 	bl	800b640 <__sfputc_r>
 800b68c:	1c43      	adds	r3, r0, #1
 800b68e:	d1f3      	bne.n	800b678 <__sfputs_r+0xa>
 800b690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b694 <_vfiprintf_r>:
 800b694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b698:	460d      	mov	r5, r1
 800b69a:	b09d      	sub	sp, #116	; 0x74
 800b69c:	4614      	mov	r4, r2
 800b69e:	4698      	mov	r8, r3
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	b118      	cbz	r0, 800b6ac <_vfiprintf_r+0x18>
 800b6a4:	6983      	ldr	r3, [r0, #24]
 800b6a6:	b90b      	cbnz	r3, 800b6ac <_vfiprintf_r+0x18>
 800b6a8:	f7ff fe1c 	bl	800b2e4 <__sinit>
 800b6ac:	4b89      	ldr	r3, [pc, #548]	; (800b8d4 <_vfiprintf_r+0x240>)
 800b6ae:	429d      	cmp	r5, r3
 800b6b0:	d11b      	bne.n	800b6ea <_vfiprintf_r+0x56>
 800b6b2:	6875      	ldr	r5, [r6, #4]
 800b6b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6b6:	07d9      	lsls	r1, r3, #31
 800b6b8:	d405      	bmi.n	800b6c6 <_vfiprintf_r+0x32>
 800b6ba:	89ab      	ldrh	r3, [r5, #12]
 800b6bc:	059a      	lsls	r2, r3, #22
 800b6be:	d402      	bmi.n	800b6c6 <_vfiprintf_r+0x32>
 800b6c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6c2:	f7ff fead 	bl	800b420 <__retarget_lock_acquire_recursive>
 800b6c6:	89ab      	ldrh	r3, [r5, #12]
 800b6c8:	071b      	lsls	r3, r3, #28
 800b6ca:	d501      	bpl.n	800b6d0 <_vfiprintf_r+0x3c>
 800b6cc:	692b      	ldr	r3, [r5, #16]
 800b6ce:	b9eb      	cbnz	r3, 800b70c <_vfiprintf_r+0x78>
 800b6d0:	4629      	mov	r1, r5
 800b6d2:	4630      	mov	r0, r6
 800b6d4:	f7ff fc7e 	bl	800afd4 <__swsetup_r>
 800b6d8:	b1c0      	cbz	r0, 800b70c <_vfiprintf_r+0x78>
 800b6da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6dc:	07dc      	lsls	r4, r3, #31
 800b6de:	d50e      	bpl.n	800b6fe <_vfiprintf_r+0x6a>
 800b6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e4:	b01d      	add	sp, #116	; 0x74
 800b6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ea:	4b7b      	ldr	r3, [pc, #492]	; (800b8d8 <_vfiprintf_r+0x244>)
 800b6ec:	429d      	cmp	r5, r3
 800b6ee:	d101      	bne.n	800b6f4 <_vfiprintf_r+0x60>
 800b6f0:	68b5      	ldr	r5, [r6, #8]
 800b6f2:	e7df      	b.n	800b6b4 <_vfiprintf_r+0x20>
 800b6f4:	4b79      	ldr	r3, [pc, #484]	; (800b8dc <_vfiprintf_r+0x248>)
 800b6f6:	429d      	cmp	r5, r3
 800b6f8:	bf08      	it	eq
 800b6fa:	68f5      	ldreq	r5, [r6, #12]
 800b6fc:	e7da      	b.n	800b6b4 <_vfiprintf_r+0x20>
 800b6fe:	89ab      	ldrh	r3, [r5, #12]
 800b700:	0598      	lsls	r0, r3, #22
 800b702:	d4ed      	bmi.n	800b6e0 <_vfiprintf_r+0x4c>
 800b704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b706:	f7ff fe8c 	bl	800b422 <__retarget_lock_release_recursive>
 800b70a:	e7e9      	b.n	800b6e0 <_vfiprintf_r+0x4c>
 800b70c:	2300      	movs	r3, #0
 800b70e:	9309      	str	r3, [sp, #36]	; 0x24
 800b710:	2320      	movs	r3, #32
 800b712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b716:	f8cd 800c 	str.w	r8, [sp, #12]
 800b71a:	2330      	movs	r3, #48	; 0x30
 800b71c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b8e0 <_vfiprintf_r+0x24c>
 800b720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b724:	f04f 0901 	mov.w	r9, #1
 800b728:	4623      	mov	r3, r4
 800b72a:	469a      	mov	sl, r3
 800b72c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b730:	b10a      	cbz	r2, 800b736 <_vfiprintf_r+0xa2>
 800b732:	2a25      	cmp	r2, #37	; 0x25
 800b734:	d1f9      	bne.n	800b72a <_vfiprintf_r+0x96>
 800b736:	ebba 0b04 	subs.w	fp, sl, r4
 800b73a:	d00b      	beq.n	800b754 <_vfiprintf_r+0xc0>
 800b73c:	465b      	mov	r3, fp
 800b73e:	4622      	mov	r2, r4
 800b740:	4629      	mov	r1, r5
 800b742:	4630      	mov	r0, r6
 800b744:	f7ff ff93 	bl	800b66e <__sfputs_r>
 800b748:	3001      	adds	r0, #1
 800b74a:	f000 80aa 	beq.w	800b8a2 <_vfiprintf_r+0x20e>
 800b74e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b750:	445a      	add	r2, fp
 800b752:	9209      	str	r2, [sp, #36]	; 0x24
 800b754:	f89a 3000 	ldrb.w	r3, [sl]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	f000 80a2 	beq.w	800b8a2 <_vfiprintf_r+0x20e>
 800b75e:	2300      	movs	r3, #0
 800b760:	f04f 32ff 	mov.w	r2, #4294967295
 800b764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b768:	f10a 0a01 	add.w	sl, sl, #1
 800b76c:	9304      	str	r3, [sp, #16]
 800b76e:	9307      	str	r3, [sp, #28]
 800b770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b774:	931a      	str	r3, [sp, #104]	; 0x68
 800b776:	4654      	mov	r4, sl
 800b778:	2205      	movs	r2, #5
 800b77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b77e:	4858      	ldr	r0, [pc, #352]	; (800b8e0 <_vfiprintf_r+0x24c>)
 800b780:	f7f4 fd2e 	bl	80001e0 <memchr>
 800b784:	9a04      	ldr	r2, [sp, #16]
 800b786:	b9d8      	cbnz	r0, 800b7c0 <_vfiprintf_r+0x12c>
 800b788:	06d1      	lsls	r1, r2, #27
 800b78a:	bf44      	itt	mi
 800b78c:	2320      	movmi	r3, #32
 800b78e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b792:	0713      	lsls	r3, r2, #28
 800b794:	bf44      	itt	mi
 800b796:	232b      	movmi	r3, #43	; 0x2b
 800b798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b79c:	f89a 3000 	ldrb.w	r3, [sl]
 800b7a0:	2b2a      	cmp	r3, #42	; 0x2a
 800b7a2:	d015      	beq.n	800b7d0 <_vfiprintf_r+0x13c>
 800b7a4:	9a07      	ldr	r2, [sp, #28]
 800b7a6:	4654      	mov	r4, sl
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	f04f 0c0a 	mov.w	ip, #10
 800b7ae:	4621      	mov	r1, r4
 800b7b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7b4:	3b30      	subs	r3, #48	; 0x30
 800b7b6:	2b09      	cmp	r3, #9
 800b7b8:	d94e      	bls.n	800b858 <_vfiprintf_r+0x1c4>
 800b7ba:	b1b0      	cbz	r0, 800b7ea <_vfiprintf_r+0x156>
 800b7bc:	9207      	str	r2, [sp, #28]
 800b7be:	e014      	b.n	800b7ea <_vfiprintf_r+0x156>
 800b7c0:	eba0 0308 	sub.w	r3, r0, r8
 800b7c4:	fa09 f303 	lsl.w	r3, r9, r3
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	9304      	str	r3, [sp, #16]
 800b7cc:	46a2      	mov	sl, r4
 800b7ce:	e7d2      	b.n	800b776 <_vfiprintf_r+0xe2>
 800b7d0:	9b03      	ldr	r3, [sp, #12]
 800b7d2:	1d19      	adds	r1, r3, #4
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	9103      	str	r1, [sp, #12]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	bfbb      	ittet	lt
 800b7dc:	425b      	neglt	r3, r3
 800b7de:	f042 0202 	orrlt.w	r2, r2, #2
 800b7e2:	9307      	strge	r3, [sp, #28]
 800b7e4:	9307      	strlt	r3, [sp, #28]
 800b7e6:	bfb8      	it	lt
 800b7e8:	9204      	strlt	r2, [sp, #16]
 800b7ea:	7823      	ldrb	r3, [r4, #0]
 800b7ec:	2b2e      	cmp	r3, #46	; 0x2e
 800b7ee:	d10c      	bne.n	800b80a <_vfiprintf_r+0x176>
 800b7f0:	7863      	ldrb	r3, [r4, #1]
 800b7f2:	2b2a      	cmp	r3, #42	; 0x2a
 800b7f4:	d135      	bne.n	800b862 <_vfiprintf_r+0x1ce>
 800b7f6:	9b03      	ldr	r3, [sp, #12]
 800b7f8:	1d1a      	adds	r2, r3, #4
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	9203      	str	r2, [sp, #12]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	bfb8      	it	lt
 800b802:	f04f 33ff 	movlt.w	r3, #4294967295
 800b806:	3402      	adds	r4, #2
 800b808:	9305      	str	r3, [sp, #20]
 800b80a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b8f0 <_vfiprintf_r+0x25c>
 800b80e:	7821      	ldrb	r1, [r4, #0]
 800b810:	2203      	movs	r2, #3
 800b812:	4650      	mov	r0, sl
 800b814:	f7f4 fce4 	bl	80001e0 <memchr>
 800b818:	b140      	cbz	r0, 800b82c <_vfiprintf_r+0x198>
 800b81a:	2340      	movs	r3, #64	; 0x40
 800b81c:	eba0 000a 	sub.w	r0, r0, sl
 800b820:	fa03 f000 	lsl.w	r0, r3, r0
 800b824:	9b04      	ldr	r3, [sp, #16]
 800b826:	4303      	orrs	r3, r0
 800b828:	3401      	adds	r4, #1
 800b82a:	9304      	str	r3, [sp, #16]
 800b82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b830:	482c      	ldr	r0, [pc, #176]	; (800b8e4 <_vfiprintf_r+0x250>)
 800b832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b836:	2206      	movs	r2, #6
 800b838:	f7f4 fcd2 	bl	80001e0 <memchr>
 800b83c:	2800      	cmp	r0, #0
 800b83e:	d03f      	beq.n	800b8c0 <_vfiprintf_r+0x22c>
 800b840:	4b29      	ldr	r3, [pc, #164]	; (800b8e8 <_vfiprintf_r+0x254>)
 800b842:	bb1b      	cbnz	r3, 800b88c <_vfiprintf_r+0x1f8>
 800b844:	9b03      	ldr	r3, [sp, #12]
 800b846:	3307      	adds	r3, #7
 800b848:	f023 0307 	bic.w	r3, r3, #7
 800b84c:	3308      	adds	r3, #8
 800b84e:	9303      	str	r3, [sp, #12]
 800b850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b852:	443b      	add	r3, r7
 800b854:	9309      	str	r3, [sp, #36]	; 0x24
 800b856:	e767      	b.n	800b728 <_vfiprintf_r+0x94>
 800b858:	fb0c 3202 	mla	r2, ip, r2, r3
 800b85c:	460c      	mov	r4, r1
 800b85e:	2001      	movs	r0, #1
 800b860:	e7a5      	b.n	800b7ae <_vfiprintf_r+0x11a>
 800b862:	2300      	movs	r3, #0
 800b864:	3401      	adds	r4, #1
 800b866:	9305      	str	r3, [sp, #20]
 800b868:	4619      	mov	r1, r3
 800b86a:	f04f 0c0a 	mov.w	ip, #10
 800b86e:	4620      	mov	r0, r4
 800b870:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b874:	3a30      	subs	r2, #48	; 0x30
 800b876:	2a09      	cmp	r2, #9
 800b878:	d903      	bls.n	800b882 <_vfiprintf_r+0x1ee>
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d0c5      	beq.n	800b80a <_vfiprintf_r+0x176>
 800b87e:	9105      	str	r1, [sp, #20]
 800b880:	e7c3      	b.n	800b80a <_vfiprintf_r+0x176>
 800b882:	fb0c 2101 	mla	r1, ip, r1, r2
 800b886:	4604      	mov	r4, r0
 800b888:	2301      	movs	r3, #1
 800b88a:	e7f0      	b.n	800b86e <_vfiprintf_r+0x1da>
 800b88c:	ab03      	add	r3, sp, #12
 800b88e:	9300      	str	r3, [sp, #0]
 800b890:	462a      	mov	r2, r5
 800b892:	4b16      	ldr	r3, [pc, #88]	; (800b8ec <_vfiprintf_r+0x258>)
 800b894:	a904      	add	r1, sp, #16
 800b896:	4630      	mov	r0, r6
 800b898:	f3af 8000 	nop.w
 800b89c:	4607      	mov	r7, r0
 800b89e:	1c78      	adds	r0, r7, #1
 800b8a0:	d1d6      	bne.n	800b850 <_vfiprintf_r+0x1bc>
 800b8a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8a4:	07d9      	lsls	r1, r3, #31
 800b8a6:	d405      	bmi.n	800b8b4 <_vfiprintf_r+0x220>
 800b8a8:	89ab      	ldrh	r3, [r5, #12]
 800b8aa:	059a      	lsls	r2, r3, #22
 800b8ac:	d402      	bmi.n	800b8b4 <_vfiprintf_r+0x220>
 800b8ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8b0:	f7ff fdb7 	bl	800b422 <__retarget_lock_release_recursive>
 800b8b4:	89ab      	ldrh	r3, [r5, #12]
 800b8b6:	065b      	lsls	r3, r3, #25
 800b8b8:	f53f af12 	bmi.w	800b6e0 <_vfiprintf_r+0x4c>
 800b8bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8be:	e711      	b.n	800b6e4 <_vfiprintf_r+0x50>
 800b8c0:	ab03      	add	r3, sp, #12
 800b8c2:	9300      	str	r3, [sp, #0]
 800b8c4:	462a      	mov	r2, r5
 800b8c6:	4b09      	ldr	r3, [pc, #36]	; (800b8ec <_vfiprintf_r+0x258>)
 800b8c8:	a904      	add	r1, sp, #16
 800b8ca:	4630      	mov	r0, r6
 800b8cc:	f000 f880 	bl	800b9d0 <_printf_i>
 800b8d0:	e7e4      	b.n	800b89c <_vfiprintf_r+0x208>
 800b8d2:	bf00      	nop
 800b8d4:	0800c5cc 	.word	0x0800c5cc
 800b8d8:	0800c5ec 	.word	0x0800c5ec
 800b8dc:	0800c5ac 	.word	0x0800c5ac
 800b8e0:	0800c60c 	.word	0x0800c60c
 800b8e4:	0800c616 	.word	0x0800c616
 800b8e8:	00000000 	.word	0x00000000
 800b8ec:	0800b66f 	.word	0x0800b66f
 800b8f0:	0800c612 	.word	0x0800c612

0800b8f4 <_printf_common>:
 800b8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f8:	4616      	mov	r6, r2
 800b8fa:	4699      	mov	r9, r3
 800b8fc:	688a      	ldr	r2, [r1, #8]
 800b8fe:	690b      	ldr	r3, [r1, #16]
 800b900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b904:	4293      	cmp	r3, r2
 800b906:	bfb8      	it	lt
 800b908:	4613      	movlt	r3, r2
 800b90a:	6033      	str	r3, [r6, #0]
 800b90c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b910:	4607      	mov	r7, r0
 800b912:	460c      	mov	r4, r1
 800b914:	b10a      	cbz	r2, 800b91a <_printf_common+0x26>
 800b916:	3301      	adds	r3, #1
 800b918:	6033      	str	r3, [r6, #0]
 800b91a:	6823      	ldr	r3, [r4, #0]
 800b91c:	0699      	lsls	r1, r3, #26
 800b91e:	bf42      	ittt	mi
 800b920:	6833      	ldrmi	r3, [r6, #0]
 800b922:	3302      	addmi	r3, #2
 800b924:	6033      	strmi	r3, [r6, #0]
 800b926:	6825      	ldr	r5, [r4, #0]
 800b928:	f015 0506 	ands.w	r5, r5, #6
 800b92c:	d106      	bne.n	800b93c <_printf_common+0x48>
 800b92e:	f104 0a19 	add.w	sl, r4, #25
 800b932:	68e3      	ldr	r3, [r4, #12]
 800b934:	6832      	ldr	r2, [r6, #0]
 800b936:	1a9b      	subs	r3, r3, r2
 800b938:	42ab      	cmp	r3, r5
 800b93a:	dc26      	bgt.n	800b98a <_printf_common+0x96>
 800b93c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b940:	1e13      	subs	r3, r2, #0
 800b942:	6822      	ldr	r2, [r4, #0]
 800b944:	bf18      	it	ne
 800b946:	2301      	movne	r3, #1
 800b948:	0692      	lsls	r2, r2, #26
 800b94a:	d42b      	bmi.n	800b9a4 <_printf_common+0xb0>
 800b94c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b950:	4649      	mov	r1, r9
 800b952:	4638      	mov	r0, r7
 800b954:	47c0      	blx	r8
 800b956:	3001      	adds	r0, #1
 800b958:	d01e      	beq.n	800b998 <_printf_common+0xa4>
 800b95a:	6823      	ldr	r3, [r4, #0]
 800b95c:	68e5      	ldr	r5, [r4, #12]
 800b95e:	6832      	ldr	r2, [r6, #0]
 800b960:	f003 0306 	and.w	r3, r3, #6
 800b964:	2b04      	cmp	r3, #4
 800b966:	bf08      	it	eq
 800b968:	1aad      	subeq	r5, r5, r2
 800b96a:	68a3      	ldr	r3, [r4, #8]
 800b96c:	6922      	ldr	r2, [r4, #16]
 800b96e:	bf0c      	ite	eq
 800b970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b974:	2500      	movne	r5, #0
 800b976:	4293      	cmp	r3, r2
 800b978:	bfc4      	itt	gt
 800b97a:	1a9b      	subgt	r3, r3, r2
 800b97c:	18ed      	addgt	r5, r5, r3
 800b97e:	2600      	movs	r6, #0
 800b980:	341a      	adds	r4, #26
 800b982:	42b5      	cmp	r5, r6
 800b984:	d11a      	bne.n	800b9bc <_printf_common+0xc8>
 800b986:	2000      	movs	r0, #0
 800b988:	e008      	b.n	800b99c <_printf_common+0xa8>
 800b98a:	2301      	movs	r3, #1
 800b98c:	4652      	mov	r2, sl
 800b98e:	4649      	mov	r1, r9
 800b990:	4638      	mov	r0, r7
 800b992:	47c0      	blx	r8
 800b994:	3001      	adds	r0, #1
 800b996:	d103      	bne.n	800b9a0 <_printf_common+0xac>
 800b998:	f04f 30ff 	mov.w	r0, #4294967295
 800b99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9a0:	3501      	adds	r5, #1
 800b9a2:	e7c6      	b.n	800b932 <_printf_common+0x3e>
 800b9a4:	18e1      	adds	r1, r4, r3
 800b9a6:	1c5a      	adds	r2, r3, #1
 800b9a8:	2030      	movs	r0, #48	; 0x30
 800b9aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9ae:	4422      	add	r2, r4
 800b9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9b8:	3302      	adds	r3, #2
 800b9ba:	e7c7      	b.n	800b94c <_printf_common+0x58>
 800b9bc:	2301      	movs	r3, #1
 800b9be:	4622      	mov	r2, r4
 800b9c0:	4649      	mov	r1, r9
 800b9c2:	4638      	mov	r0, r7
 800b9c4:	47c0      	blx	r8
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	d0e6      	beq.n	800b998 <_printf_common+0xa4>
 800b9ca:	3601      	adds	r6, #1
 800b9cc:	e7d9      	b.n	800b982 <_printf_common+0x8e>
	...

0800b9d0 <_printf_i>:
 800b9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9d4:	460c      	mov	r4, r1
 800b9d6:	4691      	mov	r9, r2
 800b9d8:	7e27      	ldrb	r7, [r4, #24]
 800b9da:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b9dc:	2f78      	cmp	r7, #120	; 0x78
 800b9de:	4680      	mov	r8, r0
 800b9e0:	469a      	mov	sl, r3
 800b9e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9e6:	d807      	bhi.n	800b9f8 <_printf_i+0x28>
 800b9e8:	2f62      	cmp	r7, #98	; 0x62
 800b9ea:	d80a      	bhi.n	800ba02 <_printf_i+0x32>
 800b9ec:	2f00      	cmp	r7, #0
 800b9ee:	f000 80d8 	beq.w	800bba2 <_printf_i+0x1d2>
 800b9f2:	2f58      	cmp	r7, #88	; 0x58
 800b9f4:	f000 80a3 	beq.w	800bb3e <_printf_i+0x16e>
 800b9f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b9fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba00:	e03a      	b.n	800ba78 <_printf_i+0xa8>
 800ba02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba06:	2b15      	cmp	r3, #21
 800ba08:	d8f6      	bhi.n	800b9f8 <_printf_i+0x28>
 800ba0a:	a001      	add	r0, pc, #4	; (adr r0, 800ba10 <_printf_i+0x40>)
 800ba0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ba10:	0800ba69 	.word	0x0800ba69
 800ba14:	0800ba7d 	.word	0x0800ba7d
 800ba18:	0800b9f9 	.word	0x0800b9f9
 800ba1c:	0800b9f9 	.word	0x0800b9f9
 800ba20:	0800b9f9 	.word	0x0800b9f9
 800ba24:	0800b9f9 	.word	0x0800b9f9
 800ba28:	0800ba7d 	.word	0x0800ba7d
 800ba2c:	0800b9f9 	.word	0x0800b9f9
 800ba30:	0800b9f9 	.word	0x0800b9f9
 800ba34:	0800b9f9 	.word	0x0800b9f9
 800ba38:	0800b9f9 	.word	0x0800b9f9
 800ba3c:	0800bb89 	.word	0x0800bb89
 800ba40:	0800baad 	.word	0x0800baad
 800ba44:	0800bb6b 	.word	0x0800bb6b
 800ba48:	0800b9f9 	.word	0x0800b9f9
 800ba4c:	0800b9f9 	.word	0x0800b9f9
 800ba50:	0800bbab 	.word	0x0800bbab
 800ba54:	0800b9f9 	.word	0x0800b9f9
 800ba58:	0800baad 	.word	0x0800baad
 800ba5c:	0800b9f9 	.word	0x0800b9f9
 800ba60:	0800b9f9 	.word	0x0800b9f9
 800ba64:	0800bb73 	.word	0x0800bb73
 800ba68:	680b      	ldr	r3, [r1, #0]
 800ba6a:	1d1a      	adds	r2, r3, #4
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	600a      	str	r2, [r1, #0]
 800ba70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ba74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e0a3      	b.n	800bbc4 <_printf_i+0x1f4>
 800ba7c:	6825      	ldr	r5, [r4, #0]
 800ba7e:	6808      	ldr	r0, [r1, #0]
 800ba80:	062e      	lsls	r6, r5, #24
 800ba82:	f100 0304 	add.w	r3, r0, #4
 800ba86:	d50a      	bpl.n	800ba9e <_printf_i+0xce>
 800ba88:	6805      	ldr	r5, [r0, #0]
 800ba8a:	600b      	str	r3, [r1, #0]
 800ba8c:	2d00      	cmp	r5, #0
 800ba8e:	da03      	bge.n	800ba98 <_printf_i+0xc8>
 800ba90:	232d      	movs	r3, #45	; 0x2d
 800ba92:	426d      	negs	r5, r5
 800ba94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba98:	485e      	ldr	r0, [pc, #376]	; (800bc14 <_printf_i+0x244>)
 800ba9a:	230a      	movs	r3, #10
 800ba9c:	e019      	b.n	800bad2 <_printf_i+0x102>
 800ba9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800baa2:	6805      	ldr	r5, [r0, #0]
 800baa4:	600b      	str	r3, [r1, #0]
 800baa6:	bf18      	it	ne
 800baa8:	b22d      	sxthne	r5, r5
 800baaa:	e7ef      	b.n	800ba8c <_printf_i+0xbc>
 800baac:	680b      	ldr	r3, [r1, #0]
 800baae:	6825      	ldr	r5, [r4, #0]
 800bab0:	1d18      	adds	r0, r3, #4
 800bab2:	6008      	str	r0, [r1, #0]
 800bab4:	0628      	lsls	r0, r5, #24
 800bab6:	d501      	bpl.n	800babc <_printf_i+0xec>
 800bab8:	681d      	ldr	r5, [r3, #0]
 800baba:	e002      	b.n	800bac2 <_printf_i+0xf2>
 800babc:	0669      	lsls	r1, r5, #25
 800babe:	d5fb      	bpl.n	800bab8 <_printf_i+0xe8>
 800bac0:	881d      	ldrh	r5, [r3, #0]
 800bac2:	4854      	ldr	r0, [pc, #336]	; (800bc14 <_printf_i+0x244>)
 800bac4:	2f6f      	cmp	r7, #111	; 0x6f
 800bac6:	bf0c      	ite	eq
 800bac8:	2308      	moveq	r3, #8
 800baca:	230a      	movne	r3, #10
 800bacc:	2100      	movs	r1, #0
 800bace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bad2:	6866      	ldr	r6, [r4, #4]
 800bad4:	60a6      	str	r6, [r4, #8]
 800bad6:	2e00      	cmp	r6, #0
 800bad8:	bfa2      	ittt	ge
 800bada:	6821      	ldrge	r1, [r4, #0]
 800badc:	f021 0104 	bicge.w	r1, r1, #4
 800bae0:	6021      	strge	r1, [r4, #0]
 800bae2:	b90d      	cbnz	r5, 800bae8 <_printf_i+0x118>
 800bae4:	2e00      	cmp	r6, #0
 800bae6:	d04d      	beq.n	800bb84 <_printf_i+0x1b4>
 800bae8:	4616      	mov	r6, r2
 800baea:	fbb5 f1f3 	udiv	r1, r5, r3
 800baee:	fb03 5711 	mls	r7, r3, r1, r5
 800baf2:	5dc7      	ldrb	r7, [r0, r7]
 800baf4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800baf8:	462f      	mov	r7, r5
 800bafa:	42bb      	cmp	r3, r7
 800bafc:	460d      	mov	r5, r1
 800bafe:	d9f4      	bls.n	800baea <_printf_i+0x11a>
 800bb00:	2b08      	cmp	r3, #8
 800bb02:	d10b      	bne.n	800bb1c <_printf_i+0x14c>
 800bb04:	6823      	ldr	r3, [r4, #0]
 800bb06:	07df      	lsls	r7, r3, #31
 800bb08:	d508      	bpl.n	800bb1c <_printf_i+0x14c>
 800bb0a:	6923      	ldr	r3, [r4, #16]
 800bb0c:	6861      	ldr	r1, [r4, #4]
 800bb0e:	4299      	cmp	r1, r3
 800bb10:	bfde      	ittt	le
 800bb12:	2330      	movle	r3, #48	; 0x30
 800bb14:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb18:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb1c:	1b92      	subs	r2, r2, r6
 800bb1e:	6122      	str	r2, [r4, #16]
 800bb20:	f8cd a000 	str.w	sl, [sp]
 800bb24:	464b      	mov	r3, r9
 800bb26:	aa03      	add	r2, sp, #12
 800bb28:	4621      	mov	r1, r4
 800bb2a:	4640      	mov	r0, r8
 800bb2c:	f7ff fee2 	bl	800b8f4 <_printf_common>
 800bb30:	3001      	adds	r0, #1
 800bb32:	d14c      	bne.n	800bbce <_printf_i+0x1fe>
 800bb34:	f04f 30ff 	mov.w	r0, #4294967295
 800bb38:	b004      	add	sp, #16
 800bb3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb3e:	4835      	ldr	r0, [pc, #212]	; (800bc14 <_printf_i+0x244>)
 800bb40:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bb44:	6823      	ldr	r3, [r4, #0]
 800bb46:	680e      	ldr	r6, [r1, #0]
 800bb48:	061f      	lsls	r7, r3, #24
 800bb4a:	f856 5b04 	ldr.w	r5, [r6], #4
 800bb4e:	600e      	str	r6, [r1, #0]
 800bb50:	d514      	bpl.n	800bb7c <_printf_i+0x1ac>
 800bb52:	07d9      	lsls	r1, r3, #31
 800bb54:	bf44      	itt	mi
 800bb56:	f043 0320 	orrmi.w	r3, r3, #32
 800bb5a:	6023      	strmi	r3, [r4, #0]
 800bb5c:	b91d      	cbnz	r5, 800bb66 <_printf_i+0x196>
 800bb5e:	6823      	ldr	r3, [r4, #0]
 800bb60:	f023 0320 	bic.w	r3, r3, #32
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	2310      	movs	r3, #16
 800bb68:	e7b0      	b.n	800bacc <_printf_i+0xfc>
 800bb6a:	6823      	ldr	r3, [r4, #0]
 800bb6c:	f043 0320 	orr.w	r3, r3, #32
 800bb70:	6023      	str	r3, [r4, #0]
 800bb72:	2378      	movs	r3, #120	; 0x78
 800bb74:	4828      	ldr	r0, [pc, #160]	; (800bc18 <_printf_i+0x248>)
 800bb76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb7a:	e7e3      	b.n	800bb44 <_printf_i+0x174>
 800bb7c:	065e      	lsls	r6, r3, #25
 800bb7e:	bf48      	it	mi
 800bb80:	b2ad      	uxthmi	r5, r5
 800bb82:	e7e6      	b.n	800bb52 <_printf_i+0x182>
 800bb84:	4616      	mov	r6, r2
 800bb86:	e7bb      	b.n	800bb00 <_printf_i+0x130>
 800bb88:	680b      	ldr	r3, [r1, #0]
 800bb8a:	6826      	ldr	r6, [r4, #0]
 800bb8c:	6960      	ldr	r0, [r4, #20]
 800bb8e:	1d1d      	adds	r5, r3, #4
 800bb90:	600d      	str	r5, [r1, #0]
 800bb92:	0635      	lsls	r5, r6, #24
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	d501      	bpl.n	800bb9c <_printf_i+0x1cc>
 800bb98:	6018      	str	r0, [r3, #0]
 800bb9a:	e002      	b.n	800bba2 <_printf_i+0x1d2>
 800bb9c:	0671      	lsls	r1, r6, #25
 800bb9e:	d5fb      	bpl.n	800bb98 <_printf_i+0x1c8>
 800bba0:	8018      	strh	r0, [r3, #0]
 800bba2:	2300      	movs	r3, #0
 800bba4:	6123      	str	r3, [r4, #16]
 800bba6:	4616      	mov	r6, r2
 800bba8:	e7ba      	b.n	800bb20 <_printf_i+0x150>
 800bbaa:	680b      	ldr	r3, [r1, #0]
 800bbac:	1d1a      	adds	r2, r3, #4
 800bbae:	600a      	str	r2, [r1, #0]
 800bbb0:	681e      	ldr	r6, [r3, #0]
 800bbb2:	6862      	ldr	r2, [r4, #4]
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	f7f4 fb12 	bl	80001e0 <memchr>
 800bbbc:	b108      	cbz	r0, 800bbc2 <_printf_i+0x1f2>
 800bbbe:	1b80      	subs	r0, r0, r6
 800bbc0:	6060      	str	r0, [r4, #4]
 800bbc2:	6863      	ldr	r3, [r4, #4]
 800bbc4:	6123      	str	r3, [r4, #16]
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbcc:	e7a8      	b.n	800bb20 <_printf_i+0x150>
 800bbce:	6923      	ldr	r3, [r4, #16]
 800bbd0:	4632      	mov	r2, r6
 800bbd2:	4649      	mov	r1, r9
 800bbd4:	4640      	mov	r0, r8
 800bbd6:	47d0      	blx	sl
 800bbd8:	3001      	adds	r0, #1
 800bbda:	d0ab      	beq.n	800bb34 <_printf_i+0x164>
 800bbdc:	6823      	ldr	r3, [r4, #0]
 800bbde:	079b      	lsls	r3, r3, #30
 800bbe0:	d413      	bmi.n	800bc0a <_printf_i+0x23a>
 800bbe2:	68e0      	ldr	r0, [r4, #12]
 800bbe4:	9b03      	ldr	r3, [sp, #12]
 800bbe6:	4298      	cmp	r0, r3
 800bbe8:	bfb8      	it	lt
 800bbea:	4618      	movlt	r0, r3
 800bbec:	e7a4      	b.n	800bb38 <_printf_i+0x168>
 800bbee:	2301      	movs	r3, #1
 800bbf0:	4632      	mov	r2, r6
 800bbf2:	4649      	mov	r1, r9
 800bbf4:	4640      	mov	r0, r8
 800bbf6:	47d0      	blx	sl
 800bbf8:	3001      	adds	r0, #1
 800bbfa:	d09b      	beq.n	800bb34 <_printf_i+0x164>
 800bbfc:	3501      	adds	r5, #1
 800bbfe:	68e3      	ldr	r3, [r4, #12]
 800bc00:	9903      	ldr	r1, [sp, #12]
 800bc02:	1a5b      	subs	r3, r3, r1
 800bc04:	42ab      	cmp	r3, r5
 800bc06:	dcf2      	bgt.n	800bbee <_printf_i+0x21e>
 800bc08:	e7eb      	b.n	800bbe2 <_printf_i+0x212>
 800bc0a:	2500      	movs	r5, #0
 800bc0c:	f104 0619 	add.w	r6, r4, #25
 800bc10:	e7f5      	b.n	800bbfe <_printf_i+0x22e>
 800bc12:	bf00      	nop
 800bc14:	0800c61d 	.word	0x0800c61d
 800bc18:	0800c62e 	.word	0x0800c62e

0800bc1c <_sbrk_r>:
 800bc1c:	b538      	push	{r3, r4, r5, lr}
 800bc1e:	4d06      	ldr	r5, [pc, #24]	; (800bc38 <_sbrk_r+0x1c>)
 800bc20:	2300      	movs	r3, #0
 800bc22:	4604      	mov	r4, r0
 800bc24:	4608      	mov	r0, r1
 800bc26:	602b      	str	r3, [r5, #0]
 800bc28:	f7f6 fd52 	bl	80026d0 <_sbrk>
 800bc2c:	1c43      	adds	r3, r0, #1
 800bc2e:	d102      	bne.n	800bc36 <_sbrk_r+0x1a>
 800bc30:	682b      	ldr	r3, [r5, #0]
 800bc32:	b103      	cbz	r3, 800bc36 <_sbrk_r+0x1a>
 800bc34:	6023      	str	r3, [r4, #0]
 800bc36:	bd38      	pop	{r3, r4, r5, pc}
 800bc38:	20009ce8 	.word	0x20009ce8

0800bc3c <__sread>:
 800bc3c:	b510      	push	{r4, lr}
 800bc3e:	460c      	mov	r4, r1
 800bc40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc44:	f000 f8a0 	bl	800bd88 <_read_r>
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	bfab      	itete	ge
 800bc4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc4e:	89a3      	ldrhlt	r3, [r4, #12]
 800bc50:	181b      	addge	r3, r3, r0
 800bc52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc56:	bfac      	ite	ge
 800bc58:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc5a:	81a3      	strhlt	r3, [r4, #12]
 800bc5c:	bd10      	pop	{r4, pc}

0800bc5e <__swrite>:
 800bc5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc62:	461f      	mov	r7, r3
 800bc64:	898b      	ldrh	r3, [r1, #12]
 800bc66:	05db      	lsls	r3, r3, #23
 800bc68:	4605      	mov	r5, r0
 800bc6a:	460c      	mov	r4, r1
 800bc6c:	4616      	mov	r6, r2
 800bc6e:	d505      	bpl.n	800bc7c <__swrite+0x1e>
 800bc70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc74:	2302      	movs	r3, #2
 800bc76:	2200      	movs	r2, #0
 800bc78:	f000 f868 	bl	800bd4c <_lseek_r>
 800bc7c:	89a3      	ldrh	r3, [r4, #12]
 800bc7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc86:	81a3      	strh	r3, [r4, #12]
 800bc88:	4632      	mov	r2, r6
 800bc8a:	463b      	mov	r3, r7
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc92:	f000 b817 	b.w	800bcc4 <_write_r>

0800bc96 <__sseek>:
 800bc96:	b510      	push	{r4, lr}
 800bc98:	460c      	mov	r4, r1
 800bc9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc9e:	f000 f855 	bl	800bd4c <_lseek_r>
 800bca2:	1c43      	adds	r3, r0, #1
 800bca4:	89a3      	ldrh	r3, [r4, #12]
 800bca6:	bf15      	itete	ne
 800bca8:	6560      	strne	r0, [r4, #84]	; 0x54
 800bcaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bcae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bcb2:	81a3      	strheq	r3, [r4, #12]
 800bcb4:	bf18      	it	ne
 800bcb6:	81a3      	strhne	r3, [r4, #12]
 800bcb8:	bd10      	pop	{r4, pc}

0800bcba <__sclose>:
 800bcba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcbe:	f000 b813 	b.w	800bce8 <_close_r>
	...

0800bcc4 <_write_r>:
 800bcc4:	b538      	push	{r3, r4, r5, lr}
 800bcc6:	4d07      	ldr	r5, [pc, #28]	; (800bce4 <_write_r+0x20>)
 800bcc8:	4604      	mov	r4, r0
 800bcca:	4608      	mov	r0, r1
 800bccc:	4611      	mov	r1, r2
 800bcce:	2200      	movs	r2, #0
 800bcd0:	602a      	str	r2, [r5, #0]
 800bcd2:	461a      	mov	r2, r3
 800bcd4:	f7f6 fa94 	bl	8002200 <_write>
 800bcd8:	1c43      	adds	r3, r0, #1
 800bcda:	d102      	bne.n	800bce2 <_write_r+0x1e>
 800bcdc:	682b      	ldr	r3, [r5, #0]
 800bcde:	b103      	cbz	r3, 800bce2 <_write_r+0x1e>
 800bce0:	6023      	str	r3, [r4, #0]
 800bce2:	bd38      	pop	{r3, r4, r5, pc}
 800bce4:	20009ce8 	.word	0x20009ce8

0800bce8 <_close_r>:
 800bce8:	b538      	push	{r3, r4, r5, lr}
 800bcea:	4d06      	ldr	r5, [pc, #24]	; (800bd04 <_close_r+0x1c>)
 800bcec:	2300      	movs	r3, #0
 800bcee:	4604      	mov	r4, r0
 800bcf0:	4608      	mov	r0, r1
 800bcf2:	602b      	str	r3, [r5, #0]
 800bcf4:	f7f6 fcde 	bl	80026b4 <_close>
 800bcf8:	1c43      	adds	r3, r0, #1
 800bcfa:	d102      	bne.n	800bd02 <_close_r+0x1a>
 800bcfc:	682b      	ldr	r3, [r5, #0]
 800bcfe:	b103      	cbz	r3, 800bd02 <_close_r+0x1a>
 800bd00:	6023      	str	r3, [r4, #0]
 800bd02:	bd38      	pop	{r3, r4, r5, pc}
 800bd04:	20009ce8 	.word	0x20009ce8

0800bd08 <_fstat_r>:
 800bd08:	b538      	push	{r3, r4, r5, lr}
 800bd0a:	4d07      	ldr	r5, [pc, #28]	; (800bd28 <_fstat_r+0x20>)
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	4604      	mov	r4, r0
 800bd10:	4608      	mov	r0, r1
 800bd12:	4611      	mov	r1, r2
 800bd14:	602b      	str	r3, [r5, #0]
 800bd16:	f7f6 fcd1 	bl	80026bc <_fstat>
 800bd1a:	1c43      	adds	r3, r0, #1
 800bd1c:	d102      	bne.n	800bd24 <_fstat_r+0x1c>
 800bd1e:	682b      	ldr	r3, [r5, #0]
 800bd20:	b103      	cbz	r3, 800bd24 <_fstat_r+0x1c>
 800bd22:	6023      	str	r3, [r4, #0]
 800bd24:	bd38      	pop	{r3, r4, r5, pc}
 800bd26:	bf00      	nop
 800bd28:	20009ce8 	.word	0x20009ce8

0800bd2c <_isatty_r>:
 800bd2c:	b538      	push	{r3, r4, r5, lr}
 800bd2e:	4d06      	ldr	r5, [pc, #24]	; (800bd48 <_isatty_r+0x1c>)
 800bd30:	2300      	movs	r3, #0
 800bd32:	4604      	mov	r4, r0
 800bd34:	4608      	mov	r0, r1
 800bd36:	602b      	str	r3, [r5, #0]
 800bd38:	f7f6 fcc6 	bl	80026c8 <_isatty>
 800bd3c:	1c43      	adds	r3, r0, #1
 800bd3e:	d102      	bne.n	800bd46 <_isatty_r+0x1a>
 800bd40:	682b      	ldr	r3, [r5, #0]
 800bd42:	b103      	cbz	r3, 800bd46 <_isatty_r+0x1a>
 800bd44:	6023      	str	r3, [r4, #0]
 800bd46:	bd38      	pop	{r3, r4, r5, pc}
 800bd48:	20009ce8 	.word	0x20009ce8

0800bd4c <_lseek_r>:
 800bd4c:	b538      	push	{r3, r4, r5, lr}
 800bd4e:	4d07      	ldr	r5, [pc, #28]	; (800bd6c <_lseek_r+0x20>)
 800bd50:	4604      	mov	r4, r0
 800bd52:	4608      	mov	r0, r1
 800bd54:	4611      	mov	r1, r2
 800bd56:	2200      	movs	r2, #0
 800bd58:	602a      	str	r2, [r5, #0]
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	f7f6 fcb6 	bl	80026cc <_lseek>
 800bd60:	1c43      	adds	r3, r0, #1
 800bd62:	d102      	bne.n	800bd6a <_lseek_r+0x1e>
 800bd64:	682b      	ldr	r3, [r5, #0]
 800bd66:	b103      	cbz	r3, 800bd6a <_lseek_r+0x1e>
 800bd68:	6023      	str	r3, [r4, #0]
 800bd6a:	bd38      	pop	{r3, r4, r5, pc}
 800bd6c:	20009ce8 	.word	0x20009ce8

0800bd70 <__malloc_lock>:
 800bd70:	4801      	ldr	r0, [pc, #4]	; (800bd78 <__malloc_lock+0x8>)
 800bd72:	f7ff bb55 	b.w	800b420 <__retarget_lock_acquire_recursive>
 800bd76:	bf00      	nop
 800bd78:	20009ce0 	.word	0x20009ce0

0800bd7c <__malloc_unlock>:
 800bd7c:	4801      	ldr	r0, [pc, #4]	; (800bd84 <__malloc_unlock+0x8>)
 800bd7e:	f7ff bb50 	b.w	800b422 <__retarget_lock_release_recursive>
 800bd82:	bf00      	nop
 800bd84:	20009ce0 	.word	0x20009ce0

0800bd88 <_read_r>:
 800bd88:	b538      	push	{r3, r4, r5, lr}
 800bd8a:	4d07      	ldr	r5, [pc, #28]	; (800bda8 <_read_r+0x20>)
 800bd8c:	4604      	mov	r4, r0
 800bd8e:	4608      	mov	r0, r1
 800bd90:	4611      	mov	r1, r2
 800bd92:	2200      	movs	r2, #0
 800bd94:	602a      	str	r2, [r5, #0]
 800bd96:	461a      	mov	r2, r3
 800bd98:	f7f6 fc7e 	bl	8002698 <_read>
 800bd9c:	1c43      	adds	r3, r0, #1
 800bd9e:	d102      	bne.n	800bda6 <_read_r+0x1e>
 800bda0:	682b      	ldr	r3, [r5, #0]
 800bda2:	b103      	cbz	r3, 800bda6 <_read_r+0x1e>
 800bda4:	6023      	str	r3, [r4, #0]
 800bda6:	bd38      	pop	{r3, r4, r5, pc}
 800bda8:	20009ce8 	.word	0x20009ce8

0800bdac <_init>:
 800bdac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdae:	bf00      	nop
 800bdb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdb2:	bc08      	pop	{r3}
 800bdb4:	469e      	mov	lr, r3
 800bdb6:	4770      	bx	lr

0800bdb8 <_fini>:
 800bdb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdba:	bf00      	nop
 800bdbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bdbe:	bc08      	pop	{r3}
 800bdc0:	469e      	mov	lr, r3
 800bdc2:	4770      	bx	lr
