arch              	circuit      	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_n4_v7_bidir.xml	dsip.blif    	cdb2fff     	success   	     	1815               	2012                 	912                 	767                   	29          	29           	341    	229   	197        	-1          	-1      	28625                	6.62855       	-1678.36            	-6.62855            	17568            	17                               	2.187e+07             	1.023e+07            	-1                	-1                   	7.98711            	-2089.33 	-7.98711 	0       	0       	-1             	-1            	-1          	-1          	-1      	0.44     	34.81     	33.19               	135.92               	148468     	-1          	-1         
k4_n4_v7_bidir.xml	elliptic.blif	cdb2fff     	success   	     	4855               	4969                 	2223                	1153                  	33          	33           	908    	131   	114        	-1          	-1      	70164                	17.5483       	-10497.9            	-17.5483            	43848            	15                               	2.883e+07             	2.724e+07            	-1                	-1                   	21.6252            	-12678.4 	-21.6252 	0       	0       	-1             	-1            	-1          	-1          	-1      	1.51     	50.45     	43.74               	179.20               	206048     	-1          	-1         
