
MobotExplorer_v2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000a2  00800100  0000163c  000016d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000163c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000019d  008001a2  008001a2  00001772  2**0
                  ALLOC
  3 .debug_aranges 000000c0  00000000  00000000  00001772  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000819  00000000  00000000  00001832  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001559  00000000  00000000  0000204b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000658  00000000  00000000  000035a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000104a  00000000  00000000  00003bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000370  00000000  00000000  00004c48  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005ef  00000000  00000000  00004fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000830  00000000  00000000  000055a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00005dd7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__ctors_end>
       4:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
       8:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
       c:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      10:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      14:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      18:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      1c:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      20:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      24:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      28:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      2c:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      30:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      34:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      38:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      3c:	0c 94 fc 04 	jmp	0x9f8	; 0x9f8 <__vector_15>
      40:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      44:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      48:	0c 94 c1 01 	jmp	0x382	; 0x382 <__vector_18>
      4c:	0c 94 24 02 	jmp	0x448	; 0x448 <__vector_19>
      50:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      54:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      58:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      5c:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      60:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      64:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      68:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      6c:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      70:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      74:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      78:	0c 94 f2 01 	jmp	0x3e4	; 0x3e4 <__vector_30>
      7c:	0c 94 51 02 	jmp	0x4a2	; 0x4a2 <__vector_31>
      80:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      84:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      88:	0c 94 79 00 	jmp	0xf2	; 0xf2 <__bad_interrupt>
      8c:	07 63       	ori	r16, 0x37	; 55
      8e:	42 36       	cpi	r20, 0x62	; 98
      90:	b7 9b       	sbis	0x16, 7	; 22
      92:	d8 a7       	std	Y+40, r29	; 0x28
      94:	1a 39       	cpi	r17, 0x9A	; 154
      96:	68 56       	subi	r22, 0x68	; 104
      98:	18 ae       	std	Y+56, r1	; 0x38
      9a:	ba ab       	std	Y+50, r27	; 0x32
      9c:	55 8c       	ldd	r5, Z+29	; 0x1d
      9e:	1d 3c       	cpi	r17, 0xCD	; 205
      a0:	b7 cc       	rjmp	.-1682   	; 0xfffffa10 <__eeprom_end+0xff7efa10>
      a2:	57 63       	ori	r21, 0x37	; 55
      a4:	bd 6d       	ori	r27, 0xDD	; 221
      a6:	ed fd       	.word	0xfded	; ????
      a8:	75 3e       	cpi	r23, 0xE5	; 229
      aa:	f6 17       	cp	r31, r22
      ac:	72 31       	cpi	r23, 0x12	; 18
      ae:	bf 00       	.word	0x00bf	; ????
      b0:	00 00       	nop
      b2:	80 3f       	cpi	r24, 0xF0	; 240

000000b4 <__ctors_end>:
      b4:	11 24       	eor	r1, r1
      b6:	1f be       	out	0x3f, r1	; 63
      b8:	cf ef       	ldi	r28, 0xFF	; 255
      ba:	d0 e1       	ldi	r29, 0x10	; 16
      bc:	de bf       	out	0x3e, r29	; 62
      be:	cd bf       	out	0x3d, r28	; 61

000000c0 <__do_copy_data>:
      c0:	11 e0       	ldi	r17, 0x01	; 1
      c2:	a0 e0       	ldi	r26, 0x00	; 0
      c4:	b1 e0       	ldi	r27, 0x01	; 1
      c6:	ec e3       	ldi	r30, 0x3C	; 60
      c8:	f6 e1       	ldi	r31, 0x16	; 22
      ca:	00 e0       	ldi	r16, 0x00	; 0
      cc:	0b bf       	out	0x3b, r16	; 59
      ce:	02 c0       	rjmp	.+4      	; 0xd4 <__do_copy_data+0x14>
      d0:	07 90       	elpm	r0, Z+
      d2:	0d 92       	st	X+, r0
      d4:	a2 3a       	cpi	r26, 0xA2	; 162
      d6:	b1 07       	cpc	r27, r17
      d8:	d9 f7       	brne	.-10     	; 0xd0 <__do_copy_data+0x10>

000000da <__do_clear_bss>:
      da:	13 e0       	ldi	r17, 0x03	; 3
      dc:	a2 ea       	ldi	r26, 0xA2	; 162
      de:	b1 e0       	ldi	r27, 0x01	; 1
      e0:	01 c0       	rjmp	.+2      	; 0xe4 <.do_clear_bss_start>

000000e2 <.do_clear_bss_loop>:
      e2:	1d 92       	st	X+, r1

000000e4 <.do_clear_bss_start>:
      e4:	af 33       	cpi	r26, 0x3F	; 63
      e6:	b1 07       	cpc	r27, r17
      e8:	e1 f7       	brne	.-8      	; 0xe2 <.do_clear_bss_loop>
      ea:	0e 94 94 00 	call	0x128	; 0x128 <main>
      ee:	0c 94 1c 0b 	jmp	0x1638	; 0x1638 <_exit>

000000f2 <__bad_interrupt>:
      f2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000f6 <ioinit>:
Opis:
	Wstepna Inicjalizacja wejsc/wyjsc
*******************************************************************************/
void ioinit(void)
{
	M1_DDR |= (1<<M1_IN1)|(1<<M1_IN2)|(1<<M2_IN1)|(1<<M2_IN2); //jako wyjscia
      f6:	8a b3       	in	r24, 0x1a	; 26
      f8:	88 67       	ori	r24, 0x78	; 120
      fa:	8a bb       	out	0x1a, r24	; 26
	M1_P_DDR |= (1<<M1_P)|(1<<M2_P); //piny od PWMa jako wyjscia
      fc:	82 b1       	in	r24, 0x02	; 2
      fe:	88 61       	ori	r24, 0x18	; 24
     100:	82 b9       	out	0x02, r24	; 2

	PG3_SLEEP_DDR |= (1<<PG3_SLEEP); //jako wyjscie
     102:	e4 e6       	ldi	r30, 0x64	; 100
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	80 81       	ld	r24, Z
     108:	88 60       	ori	r24, 0x08	; 8
     10a:	80 83       	st	Z, r24
	PG3_SLEEP_PORT &= ~(1<<PG3_SLEEP); //uspienie silnikow	
     10c:	e5 e6       	ldi	r30, 0x65	; 101
     10e:	f0 e0       	ldi	r31, 0x00	; 0
     110:	80 81       	ld	r24, Z
     112:	87 7f       	andi	r24, 0xF7	; 247
     114:	80 83       	st	Z, r24
	FS_AB_DDR &= ~(1<<FS_AB);  //pinod FS jako wejscie	
     116:	a2 98       	cbi	0x14, 2	; 20
	
	LED1_DDR |= (1<<LED1)|(1<<LED2); //jako wyjscia
     118:	81 b3       	in	r24, 0x11	; 17
     11a:	80 6c       	ori	r24, 0xC0	; 192
     11c:	81 bb       	out	0x11, r24	; 17
	
	PIR2_DDR &= ~(1<<PIR2);
     11e:	b9 98       	cbi	0x17, 1	; 23
	PIR1_DDR &= ~(1<<PIR1);
     120:	b8 98       	cbi	0x17, 0	; 23
	
	DDRF = 0x00; //caly port jako wejscie (konieczne gdy uzywamy ADC)
     122:	10 92 61 00 	sts	0x0061, r1
}
     126:	08 95       	ret

00000128 <main>:
	- brak
Opis:
	Glowna funkcja programu
*******************************************************************************/
int main(void)
{
     128:	2f 92       	push	r2
     12a:	3f 92       	push	r3
     12c:	4f 92       	push	r4
     12e:	5f 92       	push	r5
     130:	6f 92       	push	r6
     132:	7f 92       	push	r7
     134:	8f 92       	push	r8
     136:	9f 92       	push	r9
     138:	af 92       	push	r10
     13a:	bf 92       	push	r11
     13c:	cf 92       	push	r12
     13e:	df 92       	push	r13
     140:	ef 92       	push	r14
     142:	ff 92       	push	r15
     144:	0f 93       	push	r16
     146:	1f 93       	push	r17
     148:	df 93       	push	r29
     14a:	cf 93       	push	r28
     14c:	cd b7       	in	r28, 0x3d	; 61
     14e:	de b7       	in	r29, 0x3e	; 62
     150:	64 97       	sbiw	r28, 0x14	; 20
     152:	0f b6       	in	r0, 0x3f	; 63
     154:	f8 94       	cli
     156:	de bf       	out	0x3e, r29	; 62
     158:	0f be       	out	0x3f, r0	; 63
     15a:	cd bf       	out	0x3d, r28	; 61
	uint32_t ultrasonics[2];
	float ultrasonics_normalized[2];
	int pir_l;
	int pir_r;
	    
    ioinit();	
     15c:	0e 94 7b 00 	call	0xf6	; 0xf6 <ioinit>
	UART0_init();					  
     160:	0e 94 91 01 	call	0x322	; 0x322 <UART0_init>
    TIMER_init();
     164:	0e 94 2f 05 	call	0xa5e	; 0xa5e <TIMER_init>
    MOTOR_init();
     168:	0e 94 97 04 	call	0x92e	; 0x92e <MOTOR_init>
	init_sonar();
     16c:	0e 94 42 05 	call	0xa84	; 0xa84 <init_sonar>
    sei();	//globalne wlaczenie przerwan
     170:	78 94       	sei
	
	UART0_print("UART0 test\r\n");
     172:	80 e0       	ldi	r24, 0x00	; 0
     174:	91 e0       	ldi	r25, 0x01	; 1
     176:	0e 94 7d 03 	call	0x6fa	; 0x6fa <UART0_print>
	LED2_OFF;
     17a:	96 9a       	sbi	0x12, 6	; 18
     17c:	82 e0       	ldi	r24, 0x02	; 2
     17e:	90 e0       	ldi	r25, 0x00	; 0
	int state =2;
	int i;
	
	for(;;) //glowna petla programu
	{	
		switch(state){
     180:	01 97       	sbiw	r24, 0x01	; 1
     182:	09 f0       	breq	.+2      	; 0x186 <main+0x5e>
     184:	c1 c0       	rjmp	.+386    	; 0x308 <main+0x1e0>
     186:	22 24       	eor	r2, r2
     188:	33 24       	eor	r3, r3
			case 1:
				i = 0;
				while(i<10){
					if(UART0_data_in_rx_buffer()){
     18a:	0e 94 cd 02 	call	0x59a	; 0x59a <UART0_data_in_rx_buffer>
     18e:	88 23       	and	r24, r24
     190:	41 f0       	breq	.+16     	; 0x1a2 <main+0x7a>
						i=0;
						switch(rcv = UART0_receive_byte()){	
     192:	0e 94 83 02 	call	0x506	; 0x506 <UART0_receive_byte>
     196:	82 36       	cpi	r24, 0x62	; 98
     198:	11 f4       	brne	.+4      	; 0x19e <main+0x76>
							case 'b':
								MOTOR_break();						
     19a:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <MOTOR_break>
     19e:	22 24       	eor	r2, r2
     1a0:	33 24       	eor	r3, r3
							break;					
						}
					}
			
					ultrasonics[0] = 0;
     1a2:	19 86       	std	Y+9, r1	; 0x09
     1a4:	1a 86       	std	Y+10, r1	; 0x0a
     1a6:	1b 86       	std	Y+11, r1	; 0x0b
     1a8:	1c 86       	std	Y+12, r1	; 0x0c
					ultrasonics[1] = 0;
     1aa:	1d 86       	std	Y+13, r1	; 0x0d
     1ac:	1e 86       	std	Y+14, r1	; 0x0e
     1ae:	1f 86       	std	Y+15, r1	; 0x0f
     1b0:	18 8a       	std	Y+16, r1	; 0x10
					read_sonar(ultrasonics);
     1b2:	ce 01       	movw	r24, r28
     1b4:	09 96       	adiw	r24, 0x09	; 9
     1b6:	0e 94 61 05 	call	0xac2	; 0xac2 <read_sonar>
					pir_l = 0;
					pir_r = 0;
					//char out[10];
					//char out1[10];
									
					if((PINB & (1<<PIR2)))            // check for sensor pin PC.0 using bit
     1ba:	16 b3       	in	r17, 0x16	; 22
					{
						pir_l = 1;
					}
									
					if((PINB & (1<<PIR1)))            // check for sensor pin PC.0 using bit
     1bc:	06 b3       	in	r16, 0x16	; 22
					{
						pir_r = 1;
					}
									
					if(ultrasonics[0] > 100)            // check for sensor pin PC.0 using bit
     1be:	89 85       	ldd	r24, Y+9	; 0x09
     1c0:	9a 85       	ldd	r25, Y+10	; 0x0a
     1c2:	ab 85       	ldd	r26, Y+11	; 0x0b
     1c4:	bc 85       	ldd	r27, Y+12	; 0x0c
     1c6:	85 36       	cpi	r24, 0x65	; 101
     1c8:	91 05       	cpc	r25, r1
     1ca:	a1 05       	cpc	r26, r1
     1cc:	b1 05       	cpc	r27, r1
     1ce:	40 f0       	brcs	.+16     	; 0x1e0 <main+0xb8>
					{
						ultrasonics[0] = 100;
     1d0:	84 e6       	ldi	r24, 0x64	; 100
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	a0 e0       	ldi	r26, 0x00	; 0
     1d6:	b0 e0       	ldi	r27, 0x00	; 0
     1d8:	89 87       	std	Y+9, r24	; 0x09
     1da:	9a 87       	std	Y+10, r25	; 0x0a
     1dc:	ab 87       	std	Y+11, r26	; 0x0b
     1de:	bc 87       	std	Y+12, r27	; 0x0c
					}
									
					if(ultrasonics[1] > 100)            // check for sensor pin PC.0 using bit
     1e0:	8d 85       	ldd	r24, Y+13	; 0x0d
     1e2:	9e 85       	ldd	r25, Y+14	; 0x0e
     1e4:	af 85       	ldd	r26, Y+15	; 0x0f
     1e6:	b8 89       	ldd	r27, Y+16	; 0x10
     1e8:	85 36       	cpi	r24, 0x65	; 101
     1ea:	91 05       	cpc	r25, r1
     1ec:	a1 05       	cpc	r26, r1
     1ee:	b1 05       	cpc	r27, r1
     1f0:	40 f0       	brcs	.+16     	; 0x202 <main+0xda>
					{
						ultrasonics[1] = 100;
     1f2:	84 e6       	ldi	r24, 0x64	; 100
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	a0 e0       	ldi	r26, 0x00	; 0
     1f8:	b0 e0       	ldi	r27, 0x00	; 0
     1fa:	8d 87       	std	Y+13, r24	; 0x0d
     1fc:	9e 87       	std	Y+14, r25	; 0x0e
     1fe:	af 87       	std	Y+15, r26	; 0x0f
     200:	b8 8b       	std	Y+16, r27	; 0x10
					}
					ultrasonics_normalized[0]= ultrasonics[0]/100;
     202:	69 85       	ldd	r22, Y+9	; 0x09
     204:	7a 85       	ldd	r23, Y+10	; 0x0a
     206:	8b 85       	ldd	r24, Y+11	; 0x0b
     208:	9c 85       	ldd	r25, Y+12	; 0x0c
     20a:	24 e6       	ldi	r18, 0x64	; 100
     20c:	30 e0       	ldi	r19, 0x00	; 0
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	50 e0       	ldi	r21, 0x00	; 0
     212:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <__udivmodsi4>
     216:	ca 01       	movw	r24, r20
     218:	b9 01       	movw	r22, r18
     21a:	0e 94 66 09 	call	0x12cc	; 0x12cc <__floatunsisf>
     21e:	69 8b       	std	Y+17, r22	; 0x11
     220:	7a 8b       	std	Y+18, r23	; 0x12
     222:	8b 8b       	std	Y+19, r24	; 0x13
     224:	9c 8b       	std	Y+20, r25	; 0x14
					ultrasonics_normalized[1]= ultrasonics[1]/100;
     226:	6d 85       	ldd	r22, Y+13	; 0x0d
     228:	7e 85       	ldd	r23, Y+14	; 0x0e
     22a:	8f 85       	ldd	r24, Y+15	; 0x0f
     22c:	98 89       	ldd	r25, Y+16	; 0x10
     22e:	24 e6       	ldi	r18, 0x64	; 100
     230:	30 e0       	ldi	r19, 0x00	; 0
     232:	40 e0       	ldi	r20, 0x00	; 0
     234:	50 e0       	ldi	r21, 0x00	; 0
     236:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <__udivmodsi4>
     23a:	ca 01       	movw	r24, r20
     23c:	b9 01       	movw	r22, r18
     23e:	0e 94 66 09 	call	0x12cc	; 0x12cc <__floatunsisf>
     242:	2b 01       	movw	r4, r22
     244:	3c 01       	movw	r6, r24
					output[0] = 0;
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	a0 e0       	ldi	r26, 0x00	; 0
     24c:	b0 e0       	ldi	r27, 0x00	; 0
     24e:	89 83       	std	Y+1, r24	; 0x01
     250:	9a 83       	std	Y+2, r25	; 0x02
     252:	ab 83       	std	Y+3, r26	; 0x03
     254:	bc 83       	std	Y+4, r27	; 0x04
					output[1] = 0;
     256:	8d 83       	std	Y+5, r24	; 0x05
     258:	9e 83       	std	Y+6, r25	; 0x06
     25a:	af 83       	std	Y+7, r26	; 0x07
     25c:	b8 87       	std	Y+8, r27	; 0x08
					network(output, ultrasonics_normalized[1], ultrasonics_normalized[0], pir_l, pir_r);
     25e:	61 2f       	mov	r22, r17
     260:	70 e0       	ldi	r23, 0x00	; 0
     262:	76 95       	lsr	r23
     264:	67 95       	ror	r22
     266:	61 70       	andi	r22, 0x01	; 1
     268:	70 70       	andi	r23, 0x00	; 0
     26a:	88 27       	eor	r24, r24
     26c:	77 fd       	sbrc	r23, 7
     26e:	80 95       	com	r24
     270:	98 2f       	mov	r25, r24
     272:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__floatsisf>
     276:	6b 01       	movw	r12, r22
     278:	7c 01       	movw	r14, r24
     27a:	60 2f       	mov	r22, r16
     27c:	70 e0       	ldi	r23, 0x00	; 0
     27e:	61 70       	andi	r22, 0x01	; 1
     280:	70 70       	andi	r23, 0x00	; 0
     282:	88 27       	eor	r24, r24
     284:	77 fd       	sbrc	r23, 7
     286:	80 95       	com	r24
     288:	98 2f       	mov	r25, r24
     28a:	0e 94 68 09 	call	0x12d0	; 0x12d0 <__floatsisf>
     28e:	4b 01       	movw	r8, r22
     290:	5c 01       	movw	r10, r24
     292:	ce 01       	movw	r24, r28
     294:	01 96       	adiw	r24, 0x01	; 1
     296:	b3 01       	movw	r22, r6
     298:	a2 01       	movw	r20, r4
     29a:	09 89       	ldd	r16, Y+17	; 0x11
     29c:	1a 89       	ldd	r17, Y+18	; 0x12
     29e:	2b 89       	ldd	r18, Y+19	; 0x13
     2a0:	3c 89       	ldd	r19, Y+20	; 0x14
     2a2:	0e 94 71 06 	call	0xce2	; 0xce2 <network>
					//dtostrf(output[1], 10, 5, out1);
					//UART0_print(out);
					//UART0_print("\r\n");
					//UART0_print(out1);
					//UART0_print("\r\n");
					int left = (int)(output[0]*255);
     2a6:	69 81       	ldd	r22, Y+1	; 0x01
     2a8:	7a 81       	ldd	r23, Y+2	; 0x02
     2aa:	8b 81       	ldd	r24, Y+3	; 0x03
     2ac:	9c 81       	ldd	r25, Y+4	; 0x04
     2ae:	20 e0       	ldi	r18, 0x00	; 0
     2b0:	30 e0       	ldi	r19, 0x00	; 0
     2b2:	4f e7       	ldi	r20, 0x7F	; 127
     2b4:	53 e4       	ldi	r21, 0x43	; 67
     2b6:	0e 94 89 0a 	call	0x1512	; 0x1512 <__mulsf3>
     2ba:	0e 94 35 09 	call	0x126a	; 0x126a <__fixsfsi>
     2be:	8b 01       	movw	r16, r22
					int right = (int)(output[1]*255);
     2c0:	6d 81       	ldd	r22, Y+5	; 0x05
     2c2:	7e 81       	ldd	r23, Y+6	; 0x06
     2c4:	8f 81       	ldd	r24, Y+7	; 0x07
     2c6:	98 85       	ldd	r25, Y+8	; 0x08
     2c8:	20 e0       	ldi	r18, 0x00	; 0
     2ca:	30 e0       	ldi	r19, 0x00	; 0
     2cc:	4f e7       	ldi	r20, 0x7F	; 127
     2ce:	53 e4       	ldi	r21, 0x43	; 67
     2d0:	0e 94 89 0a 	call	0x1512	; 0x1512 <__mulsf3>
     2d4:	0e 94 35 09 	call	0x126a	; 0x126a <__fixsfsi>
     2d8:	cb 01       	movw	r24, r22
					if ((left<50) & (right < 50)){
     2da:	02 33       	cpi	r16, 0x32	; 50
     2dc:	11 05       	cpc	r17, r1
     2de:	34 f4       	brge	.+12     	; 0x2ec <main+0x1c4>
     2e0:	62 33       	cpi	r22, 0x32	; 50
     2e2:	71 05       	cpc	r23, r1
     2e4:	1c f4       	brge	.+6      	; 0x2ec <main+0x1c4>
						MOTOR_sleep();
     2e6:	0e 94 f6 04 	call	0x9ec	; 0x9ec <MOTOR_sleep>
     2ea:	03 c0       	rjmp	.+6      	; 0x2f2 <main+0x1ca>
					}
					else{
						MOTOR_drive(right,left);
     2ec:	b8 01       	movw	r22, r16
     2ee:	0e 94 a7 04 	call	0x94e	; 0x94e <MOTOR_drive>
					}
					i++;
     2f2:	08 94       	sec
     2f4:	21 1c       	adc	r2, r1
     2f6:	31 1c       	adc	r3, r1
	for(;;) //glowna petla programu
	{	
		switch(state){
			case 1:
				i = 0;
				while(i<10){
     2f8:	9a e0       	ldi	r25, 0x0A	; 10
     2fa:	29 16       	cp	r2, r25
     2fc:	31 04       	cpc	r3, r1
     2fe:	0c f4       	brge	.+2      	; 0x302 <main+0x1da>
     300:	44 cf       	rjmp	.-376    	; 0x18a <main+0x62>
					else{
						MOTOR_drive(right,left);
					}
					i++;
				}
				MOTOR_break();
     302:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <MOTOR_break>
     306:	3a cf       	rjmp	.-396    	; 0x17c <main+0x54>
				state = 2;
				break;
			case 2:
				if(UART0_data_in_rx_buffer()){
     308:	0e 94 cd 02 	call	0x59a	; 0x59a <UART0_data_in_rx_buffer>
     30c:	88 23       	and	r24, r24
     30e:	09 f4       	brne	.+2      	; 0x312 <main+0x1ea>
     310:	35 cf       	rjmp	.-406    	; 0x17c <main+0x54>
					switch(rcv = UART0_receive_byte()){	
     312:	0e 94 83 02 	call	0x506	; 0x506 <UART0_receive_byte>
     316:	81 36       	cpi	r24, 0x61	; 97
     318:	09 f0       	breq	.+2      	; 0x31c <main+0x1f4>
     31a:	30 cf       	rjmp	.-416    	; 0x17c <main+0x54>
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	2f cf       	rjmp	.-418    	; 0x180 <main+0x58>

00000322 <UART0_init>:
unsigned char x;
   
	//UBRRH=0x01;
	//UBRRL=0xA0;		//dla 2400@16MHz
	//UBRRL=207;		//dla 4800@16MHz
	UBRR0L=103;		//dla 9600@16MHz
     322:	87 e6       	ldi	r24, 0x67	; 103
     324:	89 b9       	out	0x09, r24	; 9
	//UBRRL=51;			//dla 19200@16MHz
	//UBRR0L=16;			//dla 57600@16MHz
	//UBRRL=8;			//dla 57600@8MHz
	//UBRRL=8;			//dla 115200@16MHz
   
   UCSR0B=0x98;//10011000
     326:	88 e9       	ldi	r24, 0x98	; 152
     328:	8a b9       	out	0x0a, r24	; 10
   UCSR0C=0x86;
     32a:	86 e8       	ldi	r24, 0x86	; 134
     32c:	80 93 95 00 	sts	0x0095, r24
   
   x = 0;			   /* Flush receive buffer */
   UART0_RxTail = x;
     330:	10 92 3a 03 	sts	0x033A, r1
   UART0_RxHead = x;
     334:	10 92 36 03 	sts	0x0336, r1
   UART0_TxTail = x;
     338:	10 92 3b 03 	sts	0x033B, r1
   UART0_TxHead = x;
     33c:	10 92 3d 03 	sts	0x033D, r1
   
   uart_echo=0;
     340:	10 92 3c 03 	sts	0x033C, r1
   
}
     344:	08 95       	ret

00000346 <UART1_init>:
	//UBRRH=0x01;
	//UBRRL=0xA0;		//dla 2400@16MHz
	//UBRRL=207;		//dla 4800@16MHz
	//UBRRL=103;		//dla 9600@16MHz
	//UBRRL=51;			//dla 19200@16MHz
	UBRR1L=16;			//dla 57600@16MHz
     346:	80 e1       	ldi	r24, 0x10	; 16
     348:	80 93 99 00 	sts	0x0099, r24
	//UBRRL=8;			//dla 57600@8MHz
	//UBRRL=8;			//dla 115200@16MHz
   
   UCSR1B=0x98;//10011000
     34c:	88 e9       	ldi	r24, 0x98	; 152
     34e:	80 93 9a 00 	sts	0x009A, r24
   UCSR1C=0x86;
     352:	86 e8       	ldi	r24, 0x86	; 134
     354:	80 93 9d 00 	sts	0x009D, r24
   
   x = 0;			   /* Flush receive buffer */
   UART1_RxTail = x;
     358:	10 92 3e 03 	sts	0x033E, r1
   UART1_RxHead = x;
     35c:	10 92 38 03 	sts	0x0338, r1
   UART1_TxTail = x;
     360:	10 92 37 03 	sts	0x0337, r1
   UART1_TxHead = x;
     364:	10 92 39 03 	sts	0x0339, r1
   
   uart_echo=0;
     368:	10 92 3c 03 	sts	0x033C, r1
   
}
     36c:	08 95       	ret

0000036e <UART0_disable>:
////////////////////////////////////////////////////////////////////////////////
//Wylaczanie RS
////////////////////////////////////////////////////////////////////////////////
extern void UART0_disable(void)
{
	UCSR0B &= ~((1<<RXCIE)|(1<<TXCIE)|(1<<UDRIE)|(1<<RXEN)|(1<<TXEN));	
     36e:	8a b1       	in	r24, 0x0a	; 10
     370:	87 70       	andi	r24, 0x07	; 7
     372:	8a b9       	out	0x0a, r24	; 10
}
     374:	08 95       	ret

00000376 <UART1_disable>:
extern void UART1_disable(void)
{
	UCSR1B &= ~((1<<RXCIE)|(1<<TXCIE)|(1<<UDRIE)|(1<<RXEN)|(1<<TXEN));	
     376:	ea e9       	ldi	r30, 0x9A	; 154
     378:	f0 e0       	ldi	r31, 0x00	; 0
     37a:	80 81       	ld	r24, Z
     37c:	87 70       	andi	r24, 0x07	; 7
     37e:	80 83       	st	Z, r24
}
     380:	08 95       	ret

00000382 <__vector_18>:
////////////////////////////////////////////////////////////////////////////////
//Przerwanie od odebranego znaku
////////////////////////////////////////////////////////////////////////////////
SIGNAL(SIG_UART0_RECV)
{
     382:	1f 92       	push	r1
     384:	0f 92       	push	r0
     386:	0f b6       	in	r0, 0x3f	; 63
     388:	0f 92       	push	r0
     38a:	0b b6       	in	r0, 0x3b	; 59
     38c:	0f 92       	push	r0
     38e:	11 24       	eor	r1, r1
     390:	8f 93       	push	r24
     392:	9f 93       	push	r25
     394:	ef 93       	push	r30
     396:	ff 93       	push	r31
   
	static unsigned char data;
	static unsigned char tmphead;

	data = UDR0; 						//przepisz rejestr do data
     398:	9c b1       	in	r25, 0x0c	; 12
     39a:	90 93 a9 01 	sts	0x01A9, r25

   	
	tmphead = ( UART0_RxHead + 1 ) & UART0_RX_BUFFER_MASK;
     39e:	e0 91 36 03 	lds	r30, 0x0336
     3a2:	ef 5f       	subi	r30, 0xFF	; 255
     3a4:	ef 77       	andi	r30, 0x7F	; 127
     3a6:	e0 93 a8 01 	sts	0x01A8, r30
									//oblicz wskasnik bufora
	UART0_RxHead = tmphead;		
     3aa:	e0 93 36 03 	sts	0x0336, r30

	if ( tmphead == UART0_RxTail )	//obsluga bledu przepelnienia bufora
     3ae:	80 91 3a 03 	lds	r24, 0x033A
     3b2:	e8 17       	cp	r30, r24
     3b4:	41 f4       	brne	.+16     	; 0x3c6 <__vector_18+0x44>
	SREG=sreg;
}
extern void UART0_flush_rx_buffer(void)
{
	unsigned char sreg;
	sreg=SREG;
     3b6:	8f b7       	in	r24, 0x3f	; 63
	cli();
     3b8:	f8 94       	cli
		UART0_RxHead=0;
     3ba:	10 92 36 03 	sts	0x0336, r1
		UART0_RxTail=0;
     3be:	10 92 3a 03 	sts	0x033A, r1
	SREG=sreg;
     3c2:	8f bf       	out	0x3f, r24	; 63
     3c4:	04 c0       	rjmp	.+8      	; 0x3ce <__vector_18+0x4c>

	}

	else
	{
	UART0_RxBuf[tmphead] = data; 	//zapisz dane w buforze odbiorczym
     3c6:	f0 e0       	ldi	r31, 0x00	; 0
     3c8:	e6 55       	subi	r30, 0x56	; 86
     3ca:	fe 4f       	sbci	r31, 0xFE	; 254
     3cc:	90 83       	st	Z, r25
	}

}
     3ce:	ff 91       	pop	r31
     3d0:	ef 91       	pop	r30
     3d2:	9f 91       	pop	r25
     3d4:	8f 91       	pop	r24
     3d6:	0f 90       	pop	r0
     3d8:	0b be       	out	0x3b, r0	; 59
     3da:	0f 90       	pop	r0
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	0f 90       	pop	r0
     3e0:	1f 90       	pop	r1
     3e2:	18 95       	reti

000003e4 <__vector_30>:
SIGNAL(SIG_UART1_RECV)
{
     3e4:	1f 92       	push	r1
     3e6:	0f 92       	push	r0
     3e8:	0f b6       	in	r0, 0x3f	; 63
     3ea:	0f 92       	push	r0
     3ec:	0b b6       	in	r0, 0x3b	; 59
     3ee:	0f 92       	push	r0
     3f0:	11 24       	eor	r1, r1
     3f2:	8f 93       	push	r24
     3f4:	9f 93       	push	r25
     3f6:	ef 93       	push	r30
     3f8:	ff 93       	push	r31
   
	static unsigned char data;
	static unsigned char tmphead;

	data = UDR1; 						//przepisz rejestr do data
     3fa:	90 91 9c 00 	lds	r25, 0x009C
     3fe:	90 93 a7 01 	sts	0x01A7, r25

   	
	tmphead = ( UART1_RxHead + 1 ) & UART1_RX_BUFFER_MASK;
     402:	e0 91 38 03 	lds	r30, 0x0338
     406:	ef 5f       	subi	r30, 0xFF	; 255
     408:	ef 77       	andi	r30, 0x7F	; 127
     40a:	e0 93 a6 01 	sts	0x01A6, r30
									//oblicz wskasnik bufora
	UART1_RxHead = tmphead;		
     40e:	e0 93 38 03 	sts	0x0338, r30

	if ( tmphead == UART1_RxTail )	//obsluga bledu przepelnienia bufora
     412:	80 91 3e 03 	lds	r24, 0x033E
     416:	e8 17       	cp	r30, r24
     418:	41 f4       	brne	.+16     	; 0x42a <__vector_30+0x46>
	SREG=sreg;
}
extern void UART1_flush_rx_buffer(void)
{
	unsigned char sreg;
	sreg=SREG;
     41a:	8f b7       	in	r24, 0x3f	; 63
	cli();
     41c:	f8 94       	cli
		UART1_RxHead=0;
     41e:	10 92 38 03 	sts	0x0338, r1
		UART1_RxTail=0;
     422:	10 92 3e 03 	sts	0x033E, r1
	SREG=sreg;
     426:	8f bf       	out	0x3f, r24	; 63
     428:	04 c0       	rjmp	.+8      	; 0x432 <__vector_30+0x4e>

	}

	else
	{
	UART1_RxBuf[tmphead] = data; 	//zapisz dane w buforze odbiorczym
     42a:	f0 e0       	ldi	r31, 0x00	; 0
     42c:	e6 59       	subi	r30, 0x96	; 150
     42e:	fd 4f       	sbci	r31, 0xFD	; 253
     430:	90 83       	st	Z, r25
	}

}
     432:	ff 91       	pop	r31
     434:	ef 91       	pop	r30
     436:	9f 91       	pop	r25
     438:	8f 91       	pop	r24
     43a:	0f 90       	pop	r0
     43c:	0b be       	out	0x3b, r0	; 59
     43e:	0f 90       	pop	r0
     440:	0f be       	out	0x3f, r0	; 63
     442:	0f 90       	pop	r0
     444:	1f 90       	pop	r1
     446:	18 95       	reti

00000448 <__vector_19>:
////////////////////////////////////////////////////////////////////////////////
//Przerwanie od pustego rejestru nadawczego (wywolywane jest cyklicznie
//jesli dane zostaly wyslane, dlatego jest niezbedne jego wlaczanie/wylaczanie)
////////////////////////////////////////////////////////////////////////////////
SIGNAL(SIG_UART0_DATA)
{
     448:	1f 92       	push	r1
     44a:	0f 92       	push	r0
     44c:	0f b6       	in	r0, 0x3f	; 63
     44e:	0f 92       	push	r0
     450:	0b b6       	in	r0, 0x3b	; 59
     452:	0f 92       	push	r0
     454:	11 24       	eor	r1, r1
     456:	8f 93       	push	r24
     458:	9f 93       	push	r25
     45a:	ef 93       	push	r30
     45c:	ff 93       	push	r31
	
	static unsigned char tmptail;
	static unsigned char temp;
	
	if ( UART0_TxHead != UART0_TxTail )//sprawdz czy wyslano juz wszystkie dane
     45e:	90 91 3d 03 	lds	r25, 0x033D
     462:	80 91 3b 03 	lds	r24, 0x033B
     466:	98 17       	cp	r25, r24
     468:	81 f0       	breq	.+32     	; 0x48a <__vector_19+0x42>
	{
		tmptail = ( UART0_TxTail + 1 ) & UART0_TX_BUFFER_MASK;
     46a:	e0 91 3b 03 	lds	r30, 0x033B
     46e:	ef 5f       	subi	r30, 0xFF	; 255
     470:	ef 73       	andi	r30, 0x3F	; 63
     472:	e0 93 a5 01 	sts	0x01A5, r30
		UART0_TxTail = tmptail;	  
     476:	e0 93 3b 03 	sts	0x033B, r30
		temp = UART0_TxBuf[tmptail];	//rozpocznij transmisje
     47a:	f0 e0       	ldi	r31, 0x00	; 0
     47c:	e6 5d       	subi	r30, 0xD6	; 214
     47e:	fd 4f       	sbci	r31, 0xFD	; 253
     480:	80 81       	ld	r24, Z
     482:	80 93 a4 01 	sts	0x01A4, r24
		UDR0 = temp;
     486:	8c b9       	out	0x0c, r24	; 12
     488:	01 c0       	rjmp	.+2      	; 0x48c <__vector_19+0x44>

	}
	else
	{
	  	UCSR0B &= ~(1<<UDRIE);			//wylacz przerwania UDRE
     48a:	55 98       	cbi	0x0a, 5	; 10
	}
}
     48c:	ff 91       	pop	r31
     48e:	ef 91       	pop	r30
     490:	9f 91       	pop	r25
     492:	8f 91       	pop	r24
     494:	0f 90       	pop	r0
     496:	0b be       	out	0x3b, r0	; 59
     498:	0f 90       	pop	r0
     49a:	0f be       	out	0x3f, r0	; 63
     49c:	0f 90       	pop	r0
     49e:	1f 90       	pop	r1
     4a0:	18 95       	reti

000004a2 <__vector_31>:
SIGNAL(SIG_UART1_DATA)
{
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	0b b6       	in	r0, 0x3b	; 59
     4ac:	0f 92       	push	r0
     4ae:	11 24       	eor	r1, r1
     4b0:	8f 93       	push	r24
     4b2:	9f 93       	push	r25
     4b4:	ef 93       	push	r30
     4b6:	ff 93       	push	r31
	
	static unsigned char tmptail;
	static unsigned char temp;
	
	if ( UART1_TxHead != UART1_TxTail )//sprawdz czy wyslano juz wszystkie dane
     4b8:	90 91 39 03 	lds	r25, 0x0339
     4bc:	80 91 37 03 	lds	r24, 0x0337
     4c0:	98 17       	cp	r25, r24
     4c2:	89 f0       	breq	.+34     	; 0x4e6 <__vector_31+0x44>
	{
		tmptail = ( UART1_TxTail + 1 ) & UART1_TX_BUFFER_MASK;
     4c4:	e0 91 37 03 	lds	r30, 0x0337
     4c8:	ef 5f       	subi	r30, 0xFF	; 255
     4ca:	ef 73       	andi	r30, 0x3F	; 63
     4cc:	e0 93 a3 01 	sts	0x01A3, r30
		UART1_TxTail = tmptail;	  
     4d0:	e0 93 37 03 	sts	0x0337, r30
		temp = UART1_TxBuf[tmptail];	//rozpocznij transmisje
     4d4:	f0 e0       	ldi	r31, 0x00	; 0
     4d6:	e6 51       	subi	r30, 0x16	; 22
     4d8:	fd 4f       	sbci	r31, 0xFD	; 253
     4da:	80 81       	ld	r24, Z
     4dc:	80 93 a2 01 	sts	0x01A2, r24
		UDR1 = temp;
     4e0:	80 93 9c 00 	sts	0x009C, r24
     4e4:	05 c0       	rjmp	.+10     	; 0x4f0 <__vector_31+0x4e>

	}
	else
	{
	  	UCSR1B &= ~(1<<UDRIE);			//wylacz przerwania UDRE
     4e6:	80 91 9a 00 	lds	r24, 0x009A
     4ea:	8f 7d       	andi	r24, 0xDF	; 223
     4ec:	80 93 9a 00 	sts	0x009A, r24
	}
}
     4f0:	ff 91       	pop	r31
     4f2:	ef 91       	pop	r30
     4f4:	9f 91       	pop	r25
     4f6:	8f 91       	pop	r24
     4f8:	0f 90       	pop	r0
     4fa:	0b be       	out	0x3b, r0	; 59
     4fc:	0f 90       	pop	r0
     4fe:	0f be       	out	0x3f, r0	; 63
     500:	0f 90       	pop	r0
     502:	1f 90       	pop	r1
     504:	18 95       	reti

00000506 <UART0_receive_byte>:
extern unsigned char UART0_receive_byte( void )
{
	unsigned char tmptail;
	
	
	while(UART0_RxHead == UART0_RxTail);
     506:	90 91 36 03 	lds	r25, 0x0336
     50a:	80 91 3a 03 	lds	r24, 0x033A
     50e:	98 17       	cp	r25, r24
     510:	d1 f3       	breq	.-12     	; 0x506 <UART0_receive_byte>
	
   	tmptail = ( UART0_RxTail + 1 ) & UART0_RX_BUFFER_MASK;
     512:	e0 91 3a 03 	lds	r30, 0x033A
     516:	ef 5f       	subi	r30, 0xFF	; 255
     518:	ef 77       	andi	r30, 0x7F	; 127
   									//pobierz dane z bufora
   	UART0_RxTail = tmptail;	
     51a:	e0 93 3a 03 	sts	0x033A, r30
     51e:	f0 e0       	ldi	r31, 0x00	; 0
     520:	e6 55       	subi	r30, 0x56	; 86
     522:	fe 4f       	sbci	r31, 0xFE	; 254
   	

   
	return UART0_RxBuf[tmptail]; 
}
     524:	80 81       	ld	r24, Z
     526:	08 95       	ret

00000528 <UART1_receive_byte>:
extern unsigned char UART1_receive_byte( void )
{
	unsigned char tmptail;
	
	
	while(UART1_RxHead == UART1_RxTail);
     528:	90 91 38 03 	lds	r25, 0x0338
     52c:	80 91 3e 03 	lds	r24, 0x033E
     530:	98 17       	cp	r25, r24
     532:	d1 f3       	breq	.-12     	; 0x528 <UART1_receive_byte>
	
   	tmptail = ( UART1_RxTail + 1 ) & UART1_RX_BUFFER_MASK;
     534:	e0 91 3e 03 	lds	r30, 0x033E
     538:	ef 5f       	subi	r30, 0xFF	; 255
     53a:	ef 77       	andi	r30, 0x7F	; 127
   									//pobierz dane z bufora
   	UART1_RxTail = tmptail;	
     53c:	e0 93 3e 03 	sts	0x033E, r30
     540:	f0 e0       	ldi	r31, 0x00	; 0
     542:	e6 59       	subi	r30, 0x96	; 150
     544:	fd 4f       	sbci	r31, 0xFD	; 253
   	

   
	return UART1_RxBuf[tmptail]; 
}
     546:	80 81       	ld	r24, Z
     548:	08 95       	ret

0000054a <UART0_transmit_byte>:
////////////////////////////////////////////////////////////////////////////////
//Wysylanie bajtu poprzez wpisanie do bufora nadawczeo i uruchomienie przerwania
//od pustego rejestru danej do wyslania
////////////////////////////////////////////////////////////////////////////////
extern void UART0_transmit_byte( unsigned char data )
{
     54a:	28 2f       	mov	r18, r24
	unsigned char tmphead;
	

	
   	tmphead = ( UART0_TxHead + 1 ) & UART0_TX_BUFFER_MASK; 
     54c:	90 91 3d 03 	lds	r25, 0x033D
     550:	9f 5f       	subi	r25, 0xFF	; 255
     552:	9f 73       	andi	r25, 0x3F	; 63
   									
   	while ( tmphead == UART0_TxTail );
     554:	80 91 3b 03 	lds	r24, 0x033B
     558:	98 17       	cp	r25, r24
     55a:	e1 f3       	breq	.-8      	; 0x554 <UART0_transmit_byte+0xa>
   									//czekaj na wolne miejsce w buforze
   	
   	UART0_TxBuf[tmphead] = data;		//zapisz dane w buforze
     55c:	e9 2f       	mov	r30, r25
     55e:	f0 e0       	ldi	r31, 0x00	; 0
     560:	e6 5d       	subi	r30, 0xD6	; 214
     562:	fd 4f       	sbci	r31, 0xFD	; 253
     564:	20 83       	st	Z, r18
   	UART0_TxHead = tmphead;			
     566:	90 93 3d 03 	sts	0x033D, r25

   	UCSR0B |= (1<<UDRIE);				//uruchom przerwania
     56a:	55 9a       	sbi	0x0a, 5	; 10
   	
}
     56c:	08 95       	ret

0000056e <UART1_transmit_byte>:
extern void UART1_transmit_byte( unsigned char data )
{
     56e:	28 2f       	mov	r18, r24
	unsigned char tmphead;
	

	
   	tmphead = ( UART1_TxHead + 1 ) & UART1_TX_BUFFER_MASK; 
     570:	90 91 39 03 	lds	r25, 0x0339
     574:	9f 5f       	subi	r25, 0xFF	; 255
     576:	9f 73       	andi	r25, 0x3F	; 63
   									
   	while ( tmphead == UART1_TxTail );
     578:	80 91 37 03 	lds	r24, 0x0337
     57c:	98 17       	cp	r25, r24
     57e:	e1 f3       	breq	.-8      	; 0x578 <UART1_transmit_byte+0xa>
   									//czekaj na wolne miejsce w buforze
   	
   	UART1_TxBuf[tmphead] = data;		//zapisz dane w buforze
     580:	e9 2f       	mov	r30, r25
     582:	f0 e0       	ldi	r31, 0x00	; 0
     584:	e6 51       	subi	r30, 0x16	; 22
     586:	fd 4f       	sbci	r31, 0xFD	; 253
     588:	20 83       	st	Z, r18
   	UART1_TxHead = tmphead;			
     58a:	90 93 39 03 	sts	0x0339, r25

   	UCSR1B |= (1<<UDRIE);				//uruchom przerwania
     58e:	80 91 9a 00 	lds	r24, 0x009A
     592:	80 62       	ori	r24, 0x20	; 32
     594:	80 93 9a 00 	sts	0x009A, r24
   	
}
     598:	08 95       	ret

0000059a <UART0_data_in_rx_buffer>:
////////////////////////////////////////////////////////////////////////////////
extern unsigned char UART0_data_in_rx_buffer( void )
{

	
   return ( UART0_RxHead != UART0_RxTail );  
     59a:	90 91 36 03 	lds	r25, 0x0336
     59e:	80 91 3a 03 	lds	r24, 0x033A
     5a2:	20 e0       	ldi	r18, 0x00	; 0
     5a4:	98 13       	cpse	r25, r24
     5a6:	21 e0       	ldi	r18, 0x01	; 1
   									//zwroc zero jesli bufor wejsciowy pusty
}
     5a8:	82 2f       	mov	r24, r18
     5aa:	08 95       	ret

000005ac <UART1_data_in_rx_buffer>:
extern unsigned char UART1_data_in_rx_buffer( void )
{

	
   return ( UART1_RxHead != UART1_RxTail );  
     5ac:	90 91 38 03 	lds	r25, 0x0338
     5b0:	80 91 3e 03 	lds	r24, 0x033E
     5b4:	20 e0       	ldi	r18, 0x00	; 0
     5b6:	98 13       	cpse	r25, r24
     5b8:	21 e0       	ldi	r18, 0x01	; 1
   									//zwroc zero jesli bufor wejsciowy pusty
}
     5ba:	82 2f       	mov	r24, r18
     5bc:	08 95       	ret

000005be <UART0_data_in_tx_buffer>:
////////////////////////////////////////////////////////////////////////////////
//Sprawdzenie, czy sa dane do przeslania w buforze tx
////////////////////////////////////////////////////////////////////////////////
extern unsigned char UART0_data_in_tx_buffer( void )
{
   return ( UART0_TxHead != UART0_TxTail ); 
     5be:	90 91 3d 03 	lds	r25, 0x033D
     5c2:	80 91 3b 03 	lds	r24, 0x033B
     5c6:	20 e0       	ldi	r18, 0x00	; 0
     5c8:	98 13       	cpse	r25, r24
     5ca:	21 e0       	ldi	r18, 0x01	; 1
   									//zwroc zero jesli bufor wyjsciowy pusty
}
     5cc:	82 2f       	mov	r24, r18
     5ce:	08 95       	ret

000005d0 <UART1_data_in_tx_buffer>:
extern unsigned char UART1_data_in_tx_buffer( void )
{
   return ( UART1_TxHead != UART1_TxTail ); 
     5d0:	90 91 39 03 	lds	r25, 0x0339
     5d4:	80 91 37 03 	lds	r24, 0x0337
     5d8:	20 e0       	ldi	r18, 0x00	; 0
     5da:	98 13       	cpse	r25, r24
     5dc:	21 e0       	ldi	r18, 0x01	; 1
   									//zwroc zero jesli bufor wyjsciowy pusty
}
     5de:	82 2f       	mov	r24, r18
     5e0:	08 95       	ret

000005e2 <UART0_bytes_in_rx_buffer>:
////////////////////////////////////////////////////////////////////////////////
extern unsigned char UART0_bytes_in_rx_buffer(void)
{
	unsigned char temp;
	unsigned char sreg;
	sreg=SREG;
     5e2:	2f b7       	in	r18, 0x3f	; 63
	cli();
     5e4:	f8 94       	cli
	
	if(UART0_RxHead >= UART0_RxTail)
     5e6:	90 91 36 03 	lds	r25, 0x0336
     5ea:	80 91 3a 03 	lds	r24, 0x033A
     5ee:	98 17       	cp	r25, r24
     5f0:	28 f0       	brcs	.+10     	; 0x5fc <UART0_bytes_in_rx_buffer+0x1a>
	{
		temp=UART0_RxHead-UART0_RxTail;
     5f2:	90 91 36 03 	lds	r25, 0x0336
     5f6:	80 91 3a 03 	lds	r24, 0x033A
     5fa:	05 c0       	rjmp	.+10     	; 0x606 <UART0_bytes_in_rx_buffer+0x24>
		SREG=sreg;
		return(temp);
	}
	else
	{
		temp=UART0_RX_BUFFER_SIZE-UART0_RxTail+UART0_RxHead;
     5fc:	90 91 36 03 	lds	r25, 0x0336
     600:	80 91 3a 03 	lds	r24, 0x033A
     604:	90 58       	subi	r25, 0x80	; 128
     606:	98 1b       	sub	r25, r24
		SREG=sreg;
     608:	2f bf       	out	0x3f, r18	; 63
		return(temp);
	}
	
}
     60a:	89 2f       	mov	r24, r25
     60c:	08 95       	ret

0000060e <UART1_bytes_in_rx_buffer>:
extern unsigned char UART1_bytes_in_rx_buffer(void)
{
	unsigned char temp;
	unsigned char sreg;
	sreg=SREG;
     60e:	2f b7       	in	r18, 0x3f	; 63
	cli();
     610:	f8 94       	cli
	
	if(UART1_RxHead >= UART1_RxTail)
     612:	90 91 38 03 	lds	r25, 0x0338
     616:	80 91 3e 03 	lds	r24, 0x033E
     61a:	98 17       	cp	r25, r24
     61c:	28 f0       	brcs	.+10     	; 0x628 <UART1_bytes_in_rx_buffer+0x1a>
	{
		temp=UART1_RxHead-UART1_RxTail;
     61e:	90 91 38 03 	lds	r25, 0x0338
     622:	80 91 3e 03 	lds	r24, 0x033E
     626:	05 c0       	rjmp	.+10     	; 0x632 <UART1_bytes_in_rx_buffer+0x24>
		SREG=sreg;
		return(temp);
	}
	else
	{
		temp=UART1_RX_BUFFER_SIZE-UART1_RxTail+UART1_RxHead;
     628:	90 91 38 03 	lds	r25, 0x0338
     62c:	80 91 3e 03 	lds	r24, 0x033E
     630:	90 58       	subi	r25, 0x80	; 128
     632:	98 1b       	sub	r25, r24
		SREG=sreg;
     634:	2f bf       	out	0x3f, r18	; 63
		return(temp);
	}
	
}
     636:	89 2f       	mov	r24, r25
     638:	08 95       	ret

0000063a <UART0_bytes_in_tx_buffer>:
extern unsigned char UART0_bytes_in_tx_buffer(void)
{
	unsigned char temp;
	unsigned char sreg;
	sreg=SREG;
     63a:	2f b7       	in	r18, 0x3f	; 63
	cli();
     63c:	f8 94       	cli
	
	if(UART0_TxHead >= UART0_TxTail)
     63e:	90 91 3d 03 	lds	r25, 0x033D
     642:	80 91 3b 03 	lds	r24, 0x033B
     646:	98 17       	cp	r25, r24
     648:	28 f0       	brcs	.+10     	; 0x654 <UART0_bytes_in_tx_buffer+0x1a>
	{
		temp=UART0_TxHead-UART0_TxTail;
     64a:	90 91 3d 03 	lds	r25, 0x033D
     64e:	80 91 3b 03 	lds	r24, 0x033B
     652:	05 c0       	rjmp	.+10     	; 0x65e <UART0_bytes_in_tx_buffer+0x24>
		SREG=sreg;
		return(temp);
	}
	else
	{
		temp=UART0_TX_BUFFER_SIZE-UART0_TxTail+UART0_TxHead;
     654:	90 91 3d 03 	lds	r25, 0x033D
     658:	80 91 3b 03 	lds	r24, 0x033B
     65c:	90 5c       	subi	r25, 0xC0	; 192
     65e:	98 1b       	sub	r25, r24
		SREG=sreg;
     660:	2f bf       	out	0x3f, r18	; 63
		return(temp);
	}
}
     662:	89 2f       	mov	r24, r25
     664:	08 95       	ret

00000666 <UART1_bytes_in_tx_buffer>:
extern unsigned char UART1_bytes_in_tx_buffer(void)
{
	unsigned char temp;
	unsigned char sreg;
	sreg=SREG;
     666:	2f b7       	in	r18, 0x3f	; 63
	cli();
     668:	f8 94       	cli
	
	if(UART1_TxHead >= UART1_TxTail)
     66a:	90 91 39 03 	lds	r25, 0x0339
     66e:	80 91 37 03 	lds	r24, 0x0337
     672:	98 17       	cp	r25, r24
     674:	28 f0       	brcs	.+10     	; 0x680 <UART1_bytes_in_tx_buffer+0x1a>
	{
		temp=UART1_TxHead-UART1_TxTail;
     676:	90 91 39 03 	lds	r25, 0x0339
     67a:	80 91 37 03 	lds	r24, 0x0337
     67e:	05 c0       	rjmp	.+10     	; 0x68a <UART1_bytes_in_tx_buffer+0x24>
		SREG=sreg;
		return(temp);
	}
	else
	{
		temp=UART1_TX_BUFFER_SIZE-UART1_TxTail+UART1_TxHead;
     680:	90 91 39 03 	lds	r25, 0x0339
     684:	80 91 37 03 	lds	r24, 0x0337
     688:	90 5c       	subi	r25, 0xC0	; 192
     68a:	98 1b       	sub	r25, r24
		SREG=sreg;
     68c:	2f bf       	out	0x3f, r18	; 63
		return(temp);
	}
}
     68e:	89 2f       	mov	r24, r25
     690:	08 95       	ret

00000692 <UART0_flush_tx_buffer>:
//Czyszczenie buforow
////////////////////////////////////////////////////////////////////////////////
extern void UART0_flush_tx_buffer(void)
{
	unsigned char sreg;				//zachowanie stanu rejestru statusowego
	sreg=SREG;
     692:	8f b7       	in	r24, 0x3f	; 63
	cli();
     694:	f8 94       	cli
		UART0_TxHead=0;
     696:	10 92 3d 03 	sts	0x033D, r1
		UART0_TxTail=0;
     69a:	10 92 3b 03 	sts	0x033B, r1
	SREG=sreg;
     69e:	8f bf       	out	0x3f, r24	; 63
}
     6a0:	08 95       	ret

000006a2 <UART1_flush_tx_buffer>:
extern void UART1_flush_tx_buffer(void)
{
	unsigned char sreg;				//zachowanie stanu rejestru statusowego
	sreg=SREG;
     6a2:	8f b7       	in	r24, 0x3f	; 63
	cli();
     6a4:	f8 94       	cli
		UART1_TxHead=0;
     6a6:	10 92 39 03 	sts	0x0339, r1
		UART1_TxTail=0;
     6aa:	10 92 37 03 	sts	0x0337, r1
	SREG=sreg;
     6ae:	8f bf       	out	0x3f, r24	; 63
}
     6b0:	08 95       	ret

000006b2 <UART0_flush_rx_buffer>:
extern void UART0_flush_rx_buffer(void)
{
	unsigned char sreg;
	sreg=SREG;
     6b2:	8f b7       	in	r24, 0x3f	; 63
	cli();
     6b4:	f8 94       	cli
		UART0_RxHead=0;
     6b6:	10 92 36 03 	sts	0x0336, r1
		UART0_RxTail=0;
     6ba:	10 92 3a 03 	sts	0x033A, r1
	SREG=sreg;
     6be:	8f bf       	out	0x3f, r24	; 63
}
     6c0:	08 95       	ret

000006c2 <UART1_flush_rx_buffer>:
extern void UART1_flush_rx_buffer(void)
{
	unsigned char sreg;
	sreg=SREG;
     6c2:	8f b7       	in	r24, 0x3f	; 63
	cli();
     6c4:	f8 94       	cli
		UART1_RxHead=0;
     6c6:	10 92 38 03 	sts	0x0338, r1
		UART1_RxTail=0;
     6ca:	10 92 3e 03 	sts	0x033E, r1
	SREG=sreg;
     6ce:	8f bf       	out	0x3f, r24	; 63
}
     6d0:	08 95       	ret

000006d2 <UART0_return>:
////////////////////////////////////////////////////////////////////////////////
//Przejscie do nowej linii i dodanie znaku konca stringa (konwencja DOS - \r\n)
////////////////////////////////////////////////////////////////////////////////
extern void UART0_return(void)//przejscie do nowej linii oraz zakonczenie stringa w terminalu
{
UART0_transmit_byte('\0');
     6d2:	80 e0       	ldi	r24, 0x00	; 0
     6d4:	0e 94 a5 02 	call	0x54a	; 0x54a <UART0_transmit_byte>
UART0_transmit_byte('\r');
     6d8:	8d e0       	ldi	r24, 0x0D	; 13
     6da:	0e 94 a5 02 	call	0x54a	; 0x54a <UART0_transmit_byte>
UART0_transmit_byte('\n');
     6de:	8a e0       	ldi	r24, 0x0A	; 10
     6e0:	0e 94 a5 02 	call	0x54a	; 0x54a <UART0_transmit_byte>
}
     6e4:	08 95       	ret

000006e6 <UART1_return>:
extern void UART1_return(void)//przejscie do nowej linii oraz zakonczenie stringa w terminalu
{
UART1_transmit_byte('\0');
     6e6:	80 e0       	ldi	r24, 0x00	; 0
     6e8:	0e 94 b7 02 	call	0x56e	; 0x56e <UART1_transmit_byte>
UART1_transmit_byte('\r');
     6ec:	8d e0       	ldi	r24, 0x0D	; 13
     6ee:	0e 94 b7 02 	call	0x56e	; 0x56e <UART1_transmit_byte>
UART1_transmit_byte('\n');
     6f2:	8a e0       	ldi	r24, 0x0A	; 10
     6f4:	0e 94 b7 02 	call	0x56e	; 0x56e <UART1_transmit_byte>
}
     6f8:	08 95       	ret

000006fa <UART0_print>:
////////////////////////////////////////////////////////////////////////////////
//Wypisywanie stringa na terminal (wlacznie ze znakiem konca stringa)
////////////////////////////////////////////////////////////////////////////////
extern unsigned char UART0_print(unsigned char *tekst)//wypisywanie na terminal
{
     6fa:	ef 92       	push	r14
     6fc:	ff 92       	push	r15
     6fe:	0f 93       	push	r16
     700:	1f 93       	push	r17
     702:	df 93       	push	r29
     704:	cf 93       	push	r28
     706:	0f 92       	push	r0
     708:	cd b7       	in	r28, 0x3d	; 61
     70a:	de b7       	in	r29, 0x3e	; 62
     70c:	7c 01       	movw	r14, r24
     70e:	90 e0       	ldi	r25, 0x00	; 0
unsigned char i=0;


for(;;)
{
	UART0_transmit_byte(*(tekst+i));
     710:	87 01       	movw	r16, r14
     712:	09 0f       	add	r16, r25
     714:	11 1d       	adc	r17, r1
     716:	f8 01       	movw	r30, r16
     718:	80 81       	ld	r24, Z
     71a:	99 83       	std	Y+1, r25	; 0x01
     71c:	0e 94 a5 02 	call	0x54a	; 0x54a <UART0_transmit_byte>
	if(!(*(tekst+i)))	break;
     720:	f8 01       	movw	r30, r16
     722:	80 81       	ld	r24, Z
     724:	99 81       	ldd	r25, Y+1	; 0x01
     726:	88 23       	and	r24, r24
     728:	11 f0       	breq	.+4      	; 0x72e <UART0_print+0x34>
	i++;
     72a:	9f 5f       	subi	r25, 0xFF	; 255
     72c:	f1 cf       	rjmp	.-30     	; 0x710 <UART0_print+0x16>
}


return i;
}
     72e:	89 2f       	mov	r24, r25
     730:	0f 90       	pop	r0
     732:	cf 91       	pop	r28
     734:	df 91       	pop	r29
     736:	1f 91       	pop	r17
     738:	0f 91       	pop	r16
     73a:	ff 90       	pop	r15
     73c:	ef 90       	pop	r14
     73e:	08 95       	ret

00000740 <UART1_print>:
extern unsigned char UART1_print(unsigned char *tekst)//wypisywanie na terminal
{
     740:	ef 92       	push	r14
     742:	ff 92       	push	r15
     744:	0f 93       	push	r16
     746:	1f 93       	push	r17
     748:	df 93       	push	r29
     74a:	cf 93       	push	r28
     74c:	0f 92       	push	r0
     74e:	cd b7       	in	r28, 0x3d	; 61
     750:	de b7       	in	r29, 0x3e	; 62
     752:	7c 01       	movw	r14, r24
     754:	90 e0       	ldi	r25, 0x00	; 0
unsigned char i=0;


for(;;)
{
	UART1_transmit_byte(*(tekst+i));
     756:	87 01       	movw	r16, r14
     758:	09 0f       	add	r16, r25
     75a:	11 1d       	adc	r17, r1
     75c:	f8 01       	movw	r30, r16
     75e:	80 81       	ld	r24, Z
     760:	99 83       	std	Y+1, r25	; 0x01
     762:	0e 94 b7 02 	call	0x56e	; 0x56e <UART1_transmit_byte>
	if(!(*(tekst+i)))	break;
     766:	f8 01       	movw	r30, r16
     768:	80 81       	ld	r24, Z
     76a:	99 81       	ldd	r25, Y+1	; 0x01
     76c:	88 23       	and	r24, r24
     76e:	11 f0       	breq	.+4      	; 0x774 <UART1_print+0x34>
	i++;
     770:	9f 5f       	subi	r25, 0xFF	; 255
     772:	f1 cf       	rjmp	.-30     	; 0x756 <UART1_print+0x16>
}


return i;
}
     774:	89 2f       	mov	r24, r25
     776:	0f 90       	pop	r0
     778:	cf 91       	pop	r28
     77a:	df 91       	pop	r29
     77c:	1f 91       	pop	r17
     77e:	0f 91       	pop	r16
     780:	ff 90       	pop	r15
     782:	ef 90       	pop	r14
     784:	08 95       	ret

00000786 <UART0_gets>:
////////////////////////////////////////////////////////////////////////////////
//Odczytywanie stringow lub linii z rsa
////////////////////////////////////////////////////////////////////////////////
extern unsigned char UART0_gets(unsigned char *buf,unsigned char ile)
{
     786:	cf 93       	push	r28
     788:	df 93       	push	r29
     78a:	dc 01       	movw	r26, r24
     78c:	ec 01       	movw	r28, r24
     78e:	20 e0       	ldi	r18, 0x00	; 0
     790:	1e c0       	rjmp	.+60     	; 0x7ce <UART0_gets+0x48>
unsigned char i=0;

while(i<ile)
     792:	ae 01       	movw	r20, r28
extern unsigned char UART0_receive_byte( void )
{
	unsigned char tmptail;
	
	
	while(UART0_RxHead == UART0_RxTail);
     794:	90 91 36 03 	lds	r25, 0x0336
     798:	80 91 3a 03 	lds	r24, 0x033A
     79c:	98 17       	cp	r25, r24
     79e:	d1 f3       	breq	.-12     	; 0x794 <UART0_gets+0xe>
	
   	tmptail = ( UART0_RxTail + 1 ) & UART0_RX_BUFFER_MASK;
     7a0:	e0 91 3a 03 	lds	r30, 0x033A
     7a4:	ef 5f       	subi	r30, 0xFF	; 255
     7a6:	ef 77       	andi	r30, 0x7F	; 127
   									//pobierz dane z bufora
   	UART0_RxTail = tmptail;	
     7a8:	e0 93 3a 03 	sts	0x033A, r30
   	

   
	return UART0_RxBuf[tmptail]; 
     7ac:	f0 e0       	ldi	r31, 0x00	; 0
     7ae:	e6 55       	subi	r30, 0x56	; 86
     7b0:	fe 4f       	sbci	r31, 0xFE	; 254
     7b2:	e0 81       	ld	r30, Z
{
unsigned char i=0;

while(i<ile)
{
	*(buf+i)=UART0_receive_byte();
     7b4:	e8 83       	st	Y, r30

	if((*(buf+i)=='\r')||(*(buf+i)=='\n')||(*(buf+i)=='\0'))
     7b6:	ed 30       	cpi	r30, 0x0D	; 13
     7b8:	29 f0       	breq	.+10     	; 0x7c4 <UART0_gets+0x3e>
     7ba:	ea 30       	cpi	r30, 0x0A	; 10
     7bc:	19 f0       	breq	.+6      	; 0x7c4 <UART0_gets+0x3e>
     7be:	21 96       	adiw	r28, 0x01	; 1
     7c0:	ee 23       	and	r30, r30
     7c2:	21 f4       	brne	.+8      	; 0x7cc <UART0_gets+0x46>
		{
			*(buf+i)='\0';
     7c4:	fa 01       	movw	r30, r20
     7c6:	10 82       	st	Z, r1
			return(i+1);	//zwroc ilosc znakow wraz ze znakiem \0
     7c8:	2f 5f       	subi	r18, 0xFF	; 255
     7ca:	07 c0       	rjmp	.+14     	; 0x7da <UART0_gets+0x54>
		}
	else
		{
			i++;//przestawienie wskaznika na nowa pozyzje tablicy
     7cc:	2f 5f       	subi	r18, 0xFF	; 255
////////////////////////////////////////////////////////////////////////////////
extern unsigned char UART0_gets(unsigned char *buf,unsigned char ile)
{
unsigned char i=0;

while(i<ile)
     7ce:	26 17       	cp	r18, r22
     7d0:	00 f3       	brcs	.-64     	; 0x792 <UART0_gets+0xc>
		{
			i++;//przestawienie wskaznika na nowa pozyzje tablicy
		}
}

*(buf+i-1)='\0';
     7d2:	a2 0f       	add	r26, r18
     7d4:	b1 1d       	adc	r27, r1
     7d6:	11 97       	sbiw	r26, 0x01	; 1
     7d8:	1c 92       	st	X, r1
return(i);							//zwracamy liczbe odebranych bajtow
}
     7da:	82 2f       	mov	r24, r18
     7dc:	df 91       	pop	r29
     7de:	cf 91       	pop	r28
     7e0:	08 95       	ret

000007e2 <UART1_gets>:
extern unsigned char UART1_gets(unsigned char *buf,unsigned char ile)
{
     7e2:	cf 93       	push	r28
     7e4:	df 93       	push	r29
     7e6:	dc 01       	movw	r26, r24
     7e8:	ec 01       	movw	r28, r24
     7ea:	20 e0       	ldi	r18, 0x00	; 0
     7ec:	1e c0       	rjmp	.+60     	; 0x82a <UART1_gets+0x48>
unsigned char i=0;

while(i<ile)
     7ee:	ae 01       	movw	r20, r28
extern unsigned char UART1_receive_byte( void )
{
	unsigned char tmptail;
	
	
	while(UART1_RxHead == UART1_RxTail);
     7f0:	90 91 38 03 	lds	r25, 0x0338
     7f4:	80 91 3e 03 	lds	r24, 0x033E
     7f8:	98 17       	cp	r25, r24
     7fa:	d1 f3       	breq	.-12     	; 0x7f0 <UART1_gets+0xe>
	
   	tmptail = ( UART1_RxTail + 1 ) & UART1_RX_BUFFER_MASK;
     7fc:	e0 91 3e 03 	lds	r30, 0x033E
     800:	ef 5f       	subi	r30, 0xFF	; 255
     802:	ef 77       	andi	r30, 0x7F	; 127
   									//pobierz dane z bufora
   	UART1_RxTail = tmptail;	
     804:	e0 93 3e 03 	sts	0x033E, r30
   	

   
	return UART1_RxBuf[tmptail]; 
     808:	f0 e0       	ldi	r31, 0x00	; 0
     80a:	e6 59       	subi	r30, 0x96	; 150
     80c:	fd 4f       	sbci	r31, 0xFD	; 253
     80e:	e0 81       	ld	r30, Z
{
unsigned char i=0;

while(i<ile)
{
	*(buf+i)=UART1_receive_byte();
     810:	e8 83       	st	Y, r30

	if((*(buf+i)=='\r')||(*(buf+i)=='\n')||(*(buf+i)=='\0'))
     812:	ed 30       	cpi	r30, 0x0D	; 13
     814:	29 f0       	breq	.+10     	; 0x820 <UART1_gets+0x3e>
     816:	ea 30       	cpi	r30, 0x0A	; 10
     818:	19 f0       	breq	.+6      	; 0x820 <UART1_gets+0x3e>
     81a:	21 96       	adiw	r28, 0x01	; 1
     81c:	ee 23       	and	r30, r30
     81e:	21 f4       	brne	.+8      	; 0x828 <UART1_gets+0x46>
		{
			*(buf+i)='\0';
     820:	fa 01       	movw	r30, r20
     822:	10 82       	st	Z, r1
			return(i+1);	//zwroc ilosc znakow wraz ze znakiem \0
     824:	2f 5f       	subi	r18, 0xFF	; 255
     826:	07 c0       	rjmp	.+14     	; 0x836 <UART1_gets+0x54>
		}
	else
		{
			i++;//przestawienie wskaznika na nowa pozyzje tablicy
     828:	2f 5f       	subi	r18, 0xFF	; 255
}
extern unsigned char UART1_gets(unsigned char *buf,unsigned char ile)
{
unsigned char i=0;

while(i<ile)
     82a:	26 17       	cp	r18, r22
     82c:	00 f3       	brcs	.-64     	; 0x7ee <UART1_gets+0xc>
		{
			i++;//przestawienie wskaznika na nowa pozyzje tablicy
		}
}

*(buf+i-1)='\0';
     82e:	a2 0f       	add	r26, r18
     830:	b1 1d       	adc	r27, r1
     832:	11 97       	sbiw	r26, 0x01	; 1
     834:	1c 92       	st	X, r1
return(i);							//zwracamy liczbe odebranych bajtow
}
     836:	82 2f       	mov	r24, r18
     838:	df 91       	pop	r29
     83a:	cf 91       	pop	r28
     83c:	08 95       	ret

0000083e <UART0_send_block>:

////////////////////////////////////////////////////////////////////////////////
//Przesylanie danych binarnych
////////////////////////////////////////////////////////////////////////////////
extern void UART0_send_block(const void *var, unsigned char cnt)
{
     83e:	ef 92       	push	r14
     840:	ff 92       	push	r15
     842:	0f 93       	push	r16
     844:	1f 93       	push	r17
     846:	cf 93       	push	r28
     848:	df 93       	push	r29
     84a:	7c 01       	movw	r14, r24
     84c:	c0 e0       	ldi	r28, 0x00	; 0
     84e:	d0 e0       	ldi	r29, 0x00	; 0
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     850:	06 2f       	mov	r16, r22
     852:	10 e0       	ldi	r17, 0x00	; 0
     854:	07 c0       	rjmp	.+14     	; 0x864 <UART0_send_block+0x26>
	{
		UART0_transmit_byte(*(ptr));
     856:	f7 01       	movw	r30, r14
     858:	ec 0f       	add	r30, r28
     85a:	fd 1f       	adc	r31, r29
     85c:	80 81       	ld	r24, Z
     85e:	0e 94 a5 02 	call	0x54a	; 0x54a <UART0_transmit_byte>
extern void UART0_send_block(const void *var, unsigned char cnt)
{
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     862:	21 96       	adiw	r28, 0x01	; 1
     864:	c0 17       	cp	r28, r16
     866:	d1 07       	cpc	r29, r17
     868:	b0 f3       	brcs	.-20     	; 0x856 <UART0_send_block+0x18>
	{
		UART0_transmit_byte(*(ptr));
		ptr++;
	}
}
     86a:	df 91       	pop	r29
     86c:	cf 91       	pop	r28
     86e:	1f 91       	pop	r17
     870:	0f 91       	pop	r16
     872:	ff 90       	pop	r15
     874:	ef 90       	pop	r14
     876:	08 95       	ret

00000878 <UART1_send_block>:
extern void UART1_send_block(const void *var, unsigned char cnt)
{
     878:	ef 92       	push	r14
     87a:	ff 92       	push	r15
     87c:	0f 93       	push	r16
     87e:	1f 93       	push	r17
     880:	cf 93       	push	r28
     882:	df 93       	push	r29
     884:	7c 01       	movw	r14, r24
     886:	c0 e0       	ldi	r28, 0x00	; 0
     888:	d0 e0       	ldi	r29, 0x00	; 0
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     88a:	06 2f       	mov	r16, r22
     88c:	10 e0       	ldi	r17, 0x00	; 0
     88e:	07 c0       	rjmp	.+14     	; 0x89e <UART1_send_block+0x26>
	{
		UART1_transmit_byte(*(ptr));
     890:	f7 01       	movw	r30, r14
     892:	ec 0f       	add	r30, r28
     894:	fd 1f       	adc	r31, r29
     896:	80 81       	ld	r24, Z
     898:	0e 94 b7 02 	call	0x56e	; 0x56e <UART1_transmit_byte>
extern void UART1_send_block(const void *var, unsigned char cnt)
{
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     89c:	21 96       	adiw	r28, 0x01	; 1
     89e:	c0 17       	cp	r28, r16
     8a0:	d1 07       	cpc	r29, r17
     8a2:	b0 f3       	brcs	.-20     	; 0x890 <UART1_send_block+0x18>
	{
		UART1_transmit_byte(*(ptr));
		ptr++;
	}
}
     8a4:	df 91       	pop	r29
     8a6:	cf 91       	pop	r28
     8a8:	1f 91       	pop	r17
     8aa:	0f 91       	pop	r16
     8ac:	ff 90       	pop	r15
     8ae:	ef 90       	pop	r14
     8b0:	08 95       	ret

000008b2 <UART0_receive_block>:
////////////////////////////////////////////////////////////////////////////////
//Odbieranie danych binarnych
////////////////////////////////////////////////////////////////////////////////
extern void UART0_receive_block(void *var, unsigned char cnt)
{
     8b2:	ac 01       	movw	r20, r24
     8b4:	20 e0       	ldi	r18, 0x00	; 0
     8b6:	30 e0       	ldi	r19, 0x00	; 0
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     8b8:	70 e0       	ldi	r23, 0x00	; 0
     8ba:	16 c0       	rjmp	.+44     	; 0x8e8 <UART0_receive_block+0x36>
extern unsigned char UART0_receive_byte( void )
{
	unsigned char tmptail;
	
	
	while(UART0_RxHead == UART0_RxTail);
     8bc:	90 91 36 03 	lds	r25, 0x0336
     8c0:	80 91 3a 03 	lds	r24, 0x033A
     8c4:	98 17       	cp	r25, r24
     8c6:	d1 f3       	breq	.-12     	; 0x8bc <UART0_receive_block+0xa>
	
   	tmptail = ( UART0_RxTail + 1 ) & UART0_RX_BUFFER_MASK;
     8c8:	e0 91 3a 03 	lds	r30, 0x033A
     8cc:	ef 5f       	subi	r30, 0xFF	; 255
     8ce:	ef 77       	andi	r30, 0x7F	; 127
   									//pobierz dane z bufora
   	UART0_RxTail = tmptail;	
     8d0:	e0 93 3a 03 	sts	0x033A, r30
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
	{
		*(ptr)=UART0_receive_byte();
     8d4:	da 01       	movw	r26, r20
     8d6:	a2 0f       	add	r26, r18
     8d8:	b3 1f       	adc	r27, r19
     8da:	f0 e0       	ldi	r31, 0x00	; 0
     8dc:	e6 55       	subi	r30, 0x56	; 86
     8de:	fe 4f       	sbci	r31, 0xFE	; 254
     8e0:	80 81       	ld	r24, Z
     8e2:	8c 93       	st	X, r24
extern void UART0_receive_block(void *var, unsigned char cnt)
{
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     8e4:	2f 5f       	subi	r18, 0xFF	; 255
     8e6:	3f 4f       	sbci	r19, 0xFF	; 255
     8e8:	26 17       	cp	r18, r22
     8ea:	37 07       	cpc	r19, r23
     8ec:	38 f3       	brcs	.-50     	; 0x8bc <UART0_receive_block+0xa>
	{
		*(ptr)=UART0_receive_byte();
		ptr++;
	}
}
     8ee:	08 95       	ret

000008f0 <UART1_receive_block>:
extern void UART1_receive_block(void *var, unsigned char cnt)
{
     8f0:	ac 01       	movw	r20, r24
     8f2:	20 e0       	ldi	r18, 0x00	; 0
     8f4:	30 e0       	ldi	r19, 0x00	; 0
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	16 c0       	rjmp	.+44     	; 0x926 <UART1_receive_block+0x36>
extern unsigned char UART1_receive_byte( void )
{
	unsigned char tmptail;
	
	
	while(UART1_RxHead == UART1_RxTail);
     8fa:	90 91 38 03 	lds	r25, 0x0338
     8fe:	80 91 3e 03 	lds	r24, 0x033E
     902:	98 17       	cp	r25, r24
     904:	d1 f3       	breq	.-12     	; 0x8fa <UART1_receive_block+0xa>
	
   	tmptail = ( UART1_RxTail + 1 ) & UART1_RX_BUFFER_MASK;
     906:	e0 91 3e 03 	lds	r30, 0x033E
     90a:	ef 5f       	subi	r30, 0xFF	; 255
     90c:	ef 77       	andi	r30, 0x7F	; 127
   									//pobierz dane z bufora
   	UART1_RxTail = tmptail;	
     90e:	e0 93 3e 03 	sts	0x033E, r30
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
	{
		*(ptr)=UART1_receive_byte();
     912:	da 01       	movw	r26, r20
     914:	a2 0f       	add	r26, r18
     916:	b3 1f       	adc	r27, r19
     918:	f0 e0       	ldi	r31, 0x00	; 0
     91a:	e6 59       	subi	r30, 0x96	; 150
     91c:	fd 4f       	sbci	r31, 0xFD	; 253
     91e:	80 81       	ld	r24, Z
     920:	8c 93       	st	X, r24
extern void UART1_receive_block(void *var, unsigned char cnt)
{
	unsigned char* ptr;
	ptr=(unsigned char *)var;
					
	for(unsigned int i=0;i<cnt;i++)
     922:	2f 5f       	subi	r18, 0xFF	; 255
     924:	3f 4f       	sbci	r19, 0xFF	; 255
     926:	26 17       	cp	r18, r22
     928:	37 07       	cpc	r19, r23
     92a:	38 f3       	brcs	.-50     	; 0x8fa <UART1_receive_block+0xa>
	{
		*(ptr)=UART1_receive_byte();
		ptr++;
	}
}
     92c:	08 95       	ret

0000092e <MOTOR_init>:
	Inicjalizacja timera 3 do generowania sygnalu PWM (Pulse Width Modulation)
o rozdzielczosci 8 bitow i czestotliwosci ok 4kHz
*******************************************************************************/
void MOTOR_init(void)
{
  	TCCR3A |= (1<<COM3A1)|(1<<COM3B1)|(1<<COM3A0)|(1<<COM3B0)|(1<<WGM30);   
     92e:	eb e8       	ldi	r30, 0x8B	; 139
     930:	f0 e0       	ldi	r31, 0x00	; 0
     932:	80 81       	ld	r24, Z
     934:	81 6f       	ori	r24, 0xF1	; 241
     936:	80 83       	st	Z, r24
    TCCR3B |= (1<<CS31); //8bit Phase Correct PWM inverting mode dla silnikw k
     938:	ea e8       	ldi	r30, 0x8A	; 138
     93a:	f0 e0       	ldi	r31, 0x00	; 0
     93c:	80 81       	ld	r24, Z
     93e:	82 60       	ori	r24, 0x02	; 2
     940:	80 83       	st	Z, r24
						//preskaler przez 8 co da czstotliwo ok 4kHz

  	PG3_SLEEP_PORT &= ~(1<<PG3_SLEEP); //uspienie silnikow	
     942:	e5 e6       	ldi	r30, 0x65	; 101
     944:	f0 e0       	ldi	r31, 0x00	; 0
     946:	80 81       	ld	r24, Z
     948:	87 7f       	andi	r24, 0xF7	; 247
     94a:	80 83       	st	Z, r24
}
     94c:	08 95       	ret

0000094e <MOTOR_drive>:
kierunek obrotu silnika (kierunki lewo i prawo sa umowne) w zaleznosci od znaku
wartosci zadanej oraz ogranicza wartosc zadana tak aby nie nastepowalo 
przepelnienie.
*******************************************************************************/
void MOTOR_drive(signed int left_speed,signed int right_speed)
{
     94e:	9c 01       	movw	r18, r24
	if((left_speed != 0) || (right_speed != 0))
     950:	00 97       	sbiw	r24, 0x00	; 0
     952:	19 f4       	brne	.+6      	; 0x95a <MOTOR_drive+0xc>
     954:	61 15       	cp	r22, r1
     956:	71 05       	cpc	r23, r1
     958:	d9 f0       	breq	.+54     	; 0x990 <MOTOR_drive+0x42>
		PG3_SLEEP_PORT |= (1<<PG3_SLEEP); //wybudzenie driverow DC ze stanu uspienia
     95a:	80 91 65 00 	lds	r24, 0x0065
     95e:	88 60       	ori	r24, 0x08	; 8
     960:	80 93 65 00 	sts	0x0065, r24

	if(left_speed > 0) //obot w prawo
     964:	12 16       	cp	r1, r18
     966:	13 06       	cpc	r1, r19
     968:	1c f4       	brge	.+6      	; 0x970 <MOTOR_drive+0x22>
	{
		M1_PORT |= (1<<M1_IN1);
     96a:	db 9a       	sbi	0x1b, 3	; 27
		M1_PORT &= ~(1<<M1_IN2);
     96c:	dc 98       	cbi	0x1b, 4	; 27
     96e:	05 c0       	rjmp	.+10     	; 0x97a <MOTOR_drive+0x2c>
	}
	else if(left_speed < 0) //obrot w lewo
     970:	21 15       	cp	r18, r1
     972:	31 05       	cpc	r19, r1
     974:	11 f0       	breq	.+4      	; 0x97a <MOTOR_drive+0x2c>
	{
		M1_PORT &= ~(1<<M1_IN1);
     976:	db 98       	cbi	0x1b, 3	; 27
		M1_PORT |= (1<<M1_IN2);
     978:	dc 9a       	sbi	0x1b, 4	; 27
	}
	
	if(right_speed > 0) //obrot w prawo
     97a:	16 16       	cp	r1, r22
     97c:	17 06       	cpc	r1, r23
     97e:	1c f4       	brge	.+6      	; 0x986 <MOTOR_drive+0x38>
	{
		M2_PORT |= (1<<M2_IN1);
     980:	dd 9a       	sbi	0x1b, 5	; 27
		M2_PORT &= ~(1<<M2_IN2);
     982:	de 98       	cbi	0x1b, 6	; 27
     984:	05 c0       	rjmp	.+10     	; 0x990 <MOTOR_drive+0x42>
	}
	else if(right_speed<0) //obrot w lewo
     986:	61 15       	cp	r22, r1
     988:	71 05       	cpc	r23, r1
     98a:	11 f0       	breq	.+4      	; 0x990 <MOTOR_drive+0x42>
	{
		M2_PORT &= ~(1<<M2_IN1);
     98c:	dd 98       	cbi	0x1b, 5	; 27
		M2_PORT |= (1<<M2_IN2);
     98e:	de 9a       	sbi	0x1b, 6	; 27
	}

    if(abs(right_speed) >= PWM_MAX) //ograniczenie wartosci maksymalnej
     990:	77 ff       	sbrs	r23, 7
     992:	03 c0       	rjmp	.+6      	; 0x99a <MOTOR_drive+0x4c>
     994:	70 95       	com	r23
     996:	61 95       	neg	r22
     998:	7f 4f       	sbci	r23, 0xFF	; 255
     99a:	6f 3f       	cpi	r22, 0xFF	; 255
     99c:	71 05       	cpc	r23, r1
     99e:	1c f0       	brlt	.+6      	; 0x9a6 <MOTOR_drive+0x58>
		OCR3A = PWM_MAX;
     9a0:	8f ef       	ldi	r24, 0xFF	; 255
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	02 c0       	rjmp	.+4      	; 0x9aa <MOTOR_drive+0x5c>
	else
		OCR3A = (unsigned char)(abs(right_speed));
     9a6:	86 2f       	mov	r24, r22
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	90 93 87 00 	sts	0x0087, r25
     9ae:	80 93 86 00 	sts	0x0086, r24
	             
	  
    if(abs(left_speed) >= PWM_MAX) //ograniczenie wartosci maksymalnej
     9b2:	c9 01       	movw	r24, r18
     9b4:	37 ff       	sbrs	r19, 7
     9b6:	03 c0       	rjmp	.+6      	; 0x9be <MOTOR_drive+0x70>
     9b8:	90 95       	com	r25
     9ba:	81 95       	neg	r24
     9bc:	9f 4f       	sbci	r25, 0xFF	; 255
     9be:	8f 3f       	cpi	r24, 0xFF	; 255
     9c0:	91 05       	cpc	r25, r1
     9c2:	1c f0       	brlt	.+6      	; 0x9ca <MOTOR_drive+0x7c>
		OCR3B = PWM_MAX;
     9c4:	8f ef       	ldi	r24, 0xFF	; 255
     9c6:	90 e0       	ldi	r25, 0x00	; 0
     9c8:	01 c0       	rjmp	.+2      	; 0x9cc <MOTOR_drive+0x7e>
	else
		OCR3B = (unsigned char)(abs(left_speed));  
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	90 93 85 00 	sts	0x0085, r25
     9d0:	80 93 84 00 	sts	0x0084, r24
     9d4:	08 95       	ret

000009d6 <MOTOR_break>:
	Realizuje hamowanie przez zwarcie obu wyprowadzen silnikow do masy. Przydatna
da awaryjnego zatrzymania robota.
*******************************************************************************/
void MOTOR_break(void)
{
     MOTOR_drive(255,255);
     9d6:	8f ef       	ldi	r24, 0xFF	; 255
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	6f ef       	ldi	r22, 0xFF	; 255
     9dc:	70 e0       	ldi	r23, 0x00	; 0
     9de:	0e 94 a7 04 	call	0x94e	; 0x94e <MOTOR_drive>
     M1_PORT |=  (1<<M1_IN1);                     
     9e2:	db 9a       	sbi	0x1b, 3	; 27
     M1_PORT |=  (1<<M1_IN2);                     
     9e4:	dc 9a       	sbi	0x1b, 4	; 27
     M2_PORT |=  (1<<M2_IN1);                     
     9e6:	dd 9a       	sbi	0x1b, 5	; 27
     M2_PORT |=  (1<<M2_IN2);   
     9e8:	de 9a       	sbi	0x1b, 6	; 27
}
     9ea:	08 95       	ret

000009ec <MOTOR_sleep>:
krokowego w stan uspienia (wspolne wyprowadzenie PG3_SLEEP), obnizajac pobor 
pradu
*******************************************************************************/
void MOTOR_sleep(void)
{
	PG3_SLEEP_PORT &= ~(1<<PG3_SLEEP); //przejscie driverow DC w stan uspienia	
     9ec:	e5 e6       	ldi	r30, 0x65	; 101
     9ee:	f0 e0       	ldi	r31, 0x00	; 0
     9f0:	80 81       	ld	r24, Z
     9f2:	87 7f       	andi	r24, 0xF7	; 247
     9f4:	80 83       	st	Z, r24
}
     9f6:	08 95       	ret

000009f8 <__vector_15>:
#include "Main.h"

volatile unsigned int TIMER_wait_time_ms = 0;

ISR(TIMER0_COMP_vect)
{
     9f8:	1f 92       	push	r1
     9fa:	0f 92       	push	r0
     9fc:	0f b6       	in	r0, 0x3f	; 63
     9fe:	0f 92       	push	r0
     a00:	11 24       	eor	r1, r1
     a02:	2f 93       	push	r18
     a04:	8f 93       	push	r24
     a06:	9f 93       	push	r25
	static unsigned int count;
	
	if(TIMER_wait_time_ms)
     a08:	80 91 2a 03 	lds	r24, 0x032A
     a0c:	90 91 2b 03 	lds	r25, 0x032B
     a10:	89 2b       	or	r24, r25
     a12:	49 f0       	breq	.+18     	; 0xa26 <__vector_15+0x2e>
	{
		TIMER_wait_time_ms--;
     a14:	80 91 2a 03 	lds	r24, 0x032A
     a18:	90 91 2b 03 	lds	r25, 0x032B
     a1c:	01 97       	sbiw	r24, 0x01	; 1
     a1e:	90 93 2b 03 	sts	0x032B, r25
     a22:	80 93 2a 03 	sts	0x032A, r24
	}
	if(count++ >= 500)
     a26:	80 91 2c 03 	lds	r24, 0x032C
     a2a:	90 91 2d 03 	lds	r25, 0x032D
     a2e:	01 96       	adiw	r24, 0x01	; 1
     a30:	90 93 2d 03 	sts	0x032D, r25
     a34:	80 93 2c 03 	sts	0x032C, r24
     a38:	01 97       	sbiw	r24, 0x01	; 1
     a3a:	84 5f       	subi	r24, 0xF4	; 244
     a3c:	91 40       	sbci	r25, 0x01	; 1
     a3e:	38 f0       	brcs	.+14     	; 0xa4e <__vector_15+0x56>
	{
		LED1_PORT ^= (1<<LED1);
     a40:	82 b3       	in	r24, 0x12	; 18
     a42:	80 58       	subi	r24, 0x80	; 128
     a44:	82 bb       	out	0x12, r24	; 18
		count = 0;
     a46:	10 92 2d 03 	sts	0x032D, r1
     a4a:	10 92 2c 03 	sts	0x032C, r1
	}
}
     a4e:	9f 91       	pop	r25
     a50:	8f 91       	pop	r24
     a52:	2f 91       	pop	r18
     a54:	0f 90       	pop	r0
     a56:	0f be       	out	0x3f, r0	; 63
     a58:	0f 90       	pop	r0
     a5a:	1f 90       	pop	r1
     a5c:	18 95       	reti

00000a5e <TIMER_init>:
Opis:
	Inicjalizacja timera 0 do generowania przerwania co 1ms
*******************************************************************************/
void TIMER_init(void)
{
	OCR0 = 249;
     a5e:	89 ef       	ldi	r24, 0xF9	; 249
     a60:	81 bf       	out	0x31, r24	; 49
	TIMSK |= (1<<OCIE0); //wlaczenie przerwania
     a62:	87 b7       	in	r24, 0x37	; 55
     a64:	82 60       	ori	r24, 0x02	; 2
     a66:	87 bf       	out	0x37, r24	; 55
	TCCR0 = ((1<<WGM01)|(1<<CS02));//tryb pracy  CTC, preskaler 64, co daje przy OCR0=249 1kHz@16Mhz, czyli co 1ms	
     a68:	8c e0       	ldi	r24, 0x0C	; 12
     a6a:	83 bf       	out	0x33, r24	; 51
}
     a6c:	08 95       	ret

00000a6e <TIMER_wait_ms>:
Opis:
	Funkcja oczekuje w petli okreslona ilosc milnisekund.
*******************************************************************************/
void TIMER_wait_ms(unsigned int time_ms)
{
	TIMER_wait_time_ms = time_ms;
     a6e:	90 93 2b 03 	sts	0x032B, r25
     a72:	80 93 2a 03 	sts	0x032A, r24
	while(TIMER_wait_time_ms) ; //czekanie zadany czas
     a76:	80 91 2a 03 	lds	r24, 0x032A
     a7a:	90 91 2b 03 	lds	r25, 0x032B
     a7e:	89 2b       	or	r24, r25
     a80:	d1 f7       	brne	.-12     	; 0xa76 <TIMER_wait_ms+0x8>
}
     a82:	08 95       	ret

00000a84 <init_sonar>:
 * Initiate Ultrasonic Module Ports and Pins
 * Input:   none
 * Returns: none
*********** ...- . . .-. --- -... --- - *********************************/
void init_sonar(void){
    TRIG_DDR |= (1<<TRIG_BIT);     // Set Trigger pin as output
     a84:	bb 9a       	sbi	0x17, 3	; 23
    ECHO_DDR &= ~(1<<ECHO_BIT);     // Set Echo pin as input
     a86:	bc 98       	cbi	0x17, 4	; 23
	TRIGL_DDR |= (1<<TRIGL_BIT);     // Set Trigger pin as output
     a88:	a5 9a       	sbi	0x14, 5	; 20
    ECHOL_DDR &= ~(1<<ECHOL_BIT);     // Set Echo pin as input
     a8a:	a6 98       	cbi	0x14, 6	; 20
}
     a8c:	08 95       	ret

00000a8e <trigger_sonar_left>:
 *  Input:   none
 *  Returns: none
********** ...- . . .-. --- -... --- - *********************************/
void trigger_sonar_left(void){
    // Clear pin before setting it high
	TRIGL_PORT &= ~(1<<TRIGL_BIT);
     a8e:	ad 98       	cbi	0x15, 5	; 21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     a90:	85 e0       	ldi	r24, 0x05	; 5
     a92:	98 2f       	mov	r25, r24
     a94:	9a 95       	dec	r25
     a96:	f1 f7       	brne	.-4      	; 0xa94 <trigger_sonar_left+0x6>
    _delay_us(1);           // Clear to zero and give time for electronics to set
  	TRIGL_PORT |=(1<<TRIGL_BIT);// Set pin high
     a98:	ad 9a       	sbi	0x15, 5	; 21
     a9a:	90 e4       	ldi	r25, 0x40	; 64
     a9c:	9a 95       	dec	r25
     a9e:	f1 f7       	brne	.-4      	; 0xa9c <trigger_sonar_left+0xe>
    _delay_us(12);          // Send high pulse for minimum 10us  
	TRIGL_PORT &= ~(1<<TRIGL_BIT); // Clear pin
     aa0:	ad 98       	cbi	0x15, 5	; 21
     aa2:	8a 95       	dec	r24
     aa4:	f1 f7       	brne	.-4      	; 0xaa2 <trigger_sonar_left+0x14>
    _delay_us(1);           // Delay not required, but just in case...
}
     aa6:	08 95       	ret

00000aa8 <trigger_sonar_right>:
void trigger_sonar_right(void){
    TRIG_PORT &= ~(1<<TRIG_BIT);             // Clear pin before setting it high
     aa8:	c3 98       	cbi	0x18, 3	; 24
     aaa:	85 e0       	ldi	r24, 0x05	; 5
     aac:	98 2f       	mov	r25, r24
     aae:	9a 95       	dec	r25
     ab0:	f1 f7       	brne	.-4      	; 0xaae <trigger_sonar_right+0x6>
    _delay_us(1);           // Clear to zero and give time for electronics to set
    TRIG_PORT |=(1<<TRIG_BIT);  // Set pin high
     ab2:	c3 9a       	sbi	0x18, 3	; 24
     ab4:	90 e4       	ldi	r25, 0x40	; 64
     ab6:	9a 95       	dec	r25
     ab8:	f1 f7       	brne	.-4      	; 0xab6 <trigger_sonar_right+0xe>
    _delay_us(12);          // Send high pulse for minimum 10us
    TRIG_PORT &= ~(1<<TRIG_BIT);  // Clear pin
     aba:	c3 98       	cbi	0x18, 3	; 24
     abc:	8a 95       	dec	r24
     abe:	f1 f7       	brne	.-4      	; 0xabc <trigger_sonar_right+0x14>
    _delay_us(1);           // Delay not required, but just in case...
}
     ac0:	08 95       	ret

00000ac2 <read_sonar>:
 * Input:   none
 * Returns: 1. -1       :   Indicates trigger error. Could not pull trigger high
 *          2. -2       :   Indicates echo error. No echo received within range
 *          3. Distance :   Sonar calculated distance in cm.
********** ...- . . .-. --- -... --- - *********************************/
void read_sonar(uint32_t ultrasonics[]){
     ac2:	cf 93       	push	r28
     ac4:	df 93       	push	r29
     ac6:	ec 01       	movw	r28, r24

	uint32_t i, result_left, result_right;
	trigger_sonar_right();
     ac8:	0e 94 54 05 	call	0xaa8	; 0xaa8 <trigger_sonar_right>
     acc:	80 e0       	ldi	r24, 0x00	; 0
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	a0 e0       	ldi	r26, 0x00	; 0
     ad2:	b0 e0       	ldi	r27, 0x00	; 0
	//Wait for the rising edge
	i=0;
	for(i=0;i<600000;i++)
	{
		if(!(ECHO_PIN & (1<<ECHO_BIT))) 
     ad4:	b4 99       	sbic	0x16, 4	; 22
     ad6:	0f c0       	rjmp	.+30     	; 0xaf6 <read_sonar+0x34>

	uint32_t i, result_left, result_right;
	trigger_sonar_right();
	//Wait for the rising edge
	i=0;
	for(i=0;i<600000;i++)
     ad8:	01 96       	adiw	r24, 0x01	; 1
     ada:	a1 1d       	adc	r26, r1
     adc:	b1 1d       	adc	r27, r1
     ade:	80 3c       	cpi	r24, 0xC0	; 192
     ae0:	27 e2       	ldi	r18, 0x27	; 39
     ae2:	92 07       	cpc	r25, r18
     ae4:	29 e0       	ldi	r18, 0x09	; 9
     ae6:	a2 07       	cpc	r26, r18
     ae8:	20 e0       	ldi	r18, 0x00	; 0
     aea:	b2 07       	cpc	r27, r18
     aec:	99 f7       	brne	.-26     	; 0xad4 <read_sonar+0x12>
		else 
			break;		//High edge detected, so break.
	}

	if(i==600000)
		ultrasonics[0] = 0;	//Indicates time out
     aee:	18 82       	st	Y, r1
     af0:	19 82       	std	Y+1, r1	; 0x01
     af2:	1a 82       	std	Y+2, r1	; 0x02
     af4:	1b 82       	std	Y+3, r1	; 0x03
	
	//High Edge Found

	//Setup Timer1
	TCCR1A=0X00;
     af6:	1f bc       	out	0x2f, r1	; 47
	TCCR1B|=(1<<CS11) ;	//Prescaler = Fcpu/8
     af8:	8e b5       	in	r24, 0x2e	; 46
     afa:	82 60       	ori	r24, 0x02	; 2
     afc:	8e bd       	out	0x2e, r24	; 46
	TCNT1=0x00;			//Init counter
     afe:	1d bc       	out	0x2d, r1	; 45
     b00:	1c bc       	out	0x2c, r1	; 44
     b02:	20 e0       	ldi	r18, 0x00	; 0
     b04:	30 e0       	ldi	r19, 0x00	; 0
     b06:	40 e0       	ldi	r20, 0x00	; 0
     b08:	50 e0       	ldi	r21, 0x00	; 0

	//Now wait for the falling edge
	for(i=0;i<600000;i++)
	{
		if((ECHO_PIN & (1<<ECHO_BIT)))
     b0a:	b4 9b       	sbis	0x16, 4	; 22
     b0c:	19 c0       	rjmp	.+50     	; 0xb40 <read_sonar+0x7e>
		{
			if(TCNT1 > 60000) break; else continue;
     b0e:	8c b5       	in	r24, 0x2c	; 44
     b10:	9d b5       	in	r25, 0x2d	; 45
     b12:	81 56       	subi	r24, 0x61	; 97
     b14:	9a 4e       	sbci	r25, 0xEA	; 234
     b16:	a0 f4       	brcc	.+40     	; 0xb40 <read_sonar+0x7e>
	TCCR1A=0X00;
	TCCR1B|=(1<<CS11) ;	//Prescaler = Fcpu/8
	TCNT1=0x00;			//Init counter

	//Now wait for the falling edge
	for(i=0;i<600000;i++)
     b18:	2f 5f       	subi	r18, 0xFF	; 255
     b1a:	3f 4f       	sbci	r19, 0xFF	; 255
     b1c:	4f 4f       	sbci	r20, 0xFF	; 255
     b1e:	5f 4f       	sbci	r21, 0xFF	; 255
     b20:	20 3c       	cpi	r18, 0xC0	; 192
     b22:	87 e2       	ldi	r24, 0x27	; 39
     b24:	38 07       	cpc	r19, r24
     b26:	89 e0       	ldi	r24, 0x09	; 9
     b28:	48 07       	cpc	r20, r24
     b2a:	80 e0       	ldi	r24, 0x00	; 0
     b2c:	58 07       	cpc	r21, r24
     b2e:	69 f7       	brne	.-38     	; 0xb0a <read_sonar+0x48>
		else
			break;
	}

	if(i==600000)
		ultrasonics[0] = 1;	//Indicates time out
     b30:	81 e0       	ldi	r24, 0x01	; 1
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	a0 e0       	ldi	r26, 0x00	; 0
     b36:	b0 e0       	ldi	r27, 0x00	; 0
     b38:	88 83       	st	Y, r24
     b3a:	99 83       	std	Y+1, r25	; 0x01
     b3c:	aa 83       	std	Y+2, r26	; 0x02
     b3e:	bb 83       	std	Y+3, r27	; 0x03

	//Falling edge found

	result_right=TCNT1;
     b40:	8c b5       	in	r24, 0x2c	; 44
     b42:	9d b5       	in	r25, 0x2d	; 45

	//Stop Timer
	TCCR1B=0x00;
     b44:	1e bc       	out	0x2e, r1	; 46

	if(result_right > 60000)
     b46:	81 56       	subi	r24, 0x61	; 97
     b48:	9a 4e       	sbci	r25, 0xEA	; 234
     b4a:	48 f0       	brcs	.+18     	; 0xb5e <read_sonar+0x9c>
		ultrasonics[0] = 2;	//No obstacle
     b4c:	82 e0       	ldi	r24, 0x02	; 2
     b4e:	90 e0       	ldi	r25, 0x00	; 0
     b50:	a0 e0       	ldi	r26, 0x00	; 0
     b52:	b0 e0       	ldi	r27, 0x00	; 0
     b54:	88 83       	st	Y, r24
     b56:	99 83       	std	Y+1, r25	; 0x01
     b58:	aa 83       	std	Y+2, r26	; 0x02
     b5a:	bb 83       	std	Y+3, r27	; 0x03
     b5c:	0c c0       	rjmp	.+24     	; 0xb76 <read_sonar+0xb4>
	else
		ultrasonics[0] = i/58;
     b5e:	ca 01       	movw	r24, r20
     b60:	b9 01       	movw	r22, r18
     b62:	2a e3       	ldi	r18, 0x3A	; 58
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	40 e0       	ldi	r20, 0x00	; 0
     b68:	50 e0       	ldi	r21, 0x00	; 0
     b6a:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <__udivmodsi4>
     b6e:	28 83       	st	Y, r18
     b70:	39 83       	std	Y+1, r19	; 0x01
     b72:	4a 83       	std	Y+2, r20	; 0x02
     b74:	5b 83       	std	Y+3, r21	; 0x03
		

	// LEFT
	trigger_sonar_left();
     b76:	0e 94 47 05 	call	0xa8e	; 0xa8e <trigger_sonar_left>
     b7a:	80 e0       	ldi	r24, 0x00	; 0
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	a0 e0       	ldi	r26, 0x00	; 0
     b80:	b0 e0       	ldi	r27, 0x00	; 0
	i=0;
	
	for(i=0;i<600000;i++)
	{
		if(!(ECHOL_PIN & (1<<ECHOL_BIT))) 
     b82:	9e 99       	sbic	0x13, 6	; 19
     b84:	0f c0       	rjmp	.+30     	; 0xba4 <read_sonar+0xe2>

	// LEFT
	trigger_sonar_left();
	i=0;
	
	for(i=0;i<600000;i++)
     b86:	01 96       	adiw	r24, 0x01	; 1
     b88:	a1 1d       	adc	r26, r1
     b8a:	b1 1d       	adc	r27, r1
     b8c:	80 3c       	cpi	r24, 0xC0	; 192
     b8e:	27 e2       	ldi	r18, 0x27	; 39
     b90:	92 07       	cpc	r25, r18
     b92:	29 e0       	ldi	r18, 0x09	; 9
     b94:	a2 07       	cpc	r26, r18
     b96:	20 e0       	ldi	r18, 0x00	; 0
     b98:	b2 07       	cpc	r27, r18
     b9a:	99 f7       	brne	.-26     	; 0xb82 <read_sonar+0xc0>
		else 
			break;		//High edge detected, so break.
	}

	if(i==600000)
		ultrasonics[1] = 0;	//Indicates time out
     b9c:	1c 82       	std	Y+4, r1	; 0x04
     b9e:	1d 82       	std	Y+5, r1	; 0x05
     ba0:	1e 82       	std	Y+6, r1	; 0x06
     ba2:	1f 82       	std	Y+7, r1	; 0x07
	
	//High Edge Found

	//Setup Timer1
	TCCR1A=0X00;
     ba4:	1f bc       	out	0x2f, r1	; 47
	TCCR1B|=(1<<CS11) ;	//Prescaler = Fcpu/8
     ba6:	8e b5       	in	r24, 0x2e	; 46
     ba8:	82 60       	ori	r24, 0x02	; 2
     baa:	8e bd       	out	0x2e, r24	; 46
	TCNT1=0x00;			//Init counter
     bac:	1d bc       	out	0x2d, r1	; 45
     bae:	1c bc       	out	0x2c, r1	; 44
     bb0:	20 e0       	ldi	r18, 0x00	; 0
     bb2:	30 e0       	ldi	r19, 0x00	; 0
     bb4:	40 e0       	ldi	r20, 0x00	; 0
     bb6:	50 e0       	ldi	r21, 0x00	; 0

	//Now wait for the falling edge
	for(i=0;i<600000;i++)
	{
		if((ECHOL_PIN & (1<<ECHOL_BIT)))
     bb8:	9e 9b       	sbis	0x13, 6	; 19
     bba:	16 c0       	rjmp	.+44     	; 0xbe8 <read_sonar+0x126>
		{
			if(TCNT1 > 600000) break; else continue;
     bbc:	8c b5       	in	r24, 0x2c	; 44
     bbe:	9d b5       	in	r25, 0x2d	; 45
	TCCR1A=0X00;
	TCCR1B|=(1<<CS11) ;	//Prescaler = Fcpu/8
	TCNT1=0x00;			//Init counter

	//Now wait for the falling edge
	for(i=0;i<600000;i++)
     bc0:	2f 5f       	subi	r18, 0xFF	; 255
     bc2:	3f 4f       	sbci	r19, 0xFF	; 255
     bc4:	4f 4f       	sbci	r20, 0xFF	; 255
     bc6:	5f 4f       	sbci	r21, 0xFF	; 255
     bc8:	20 3c       	cpi	r18, 0xC0	; 192
     bca:	67 e2       	ldi	r22, 0x27	; 39
     bcc:	36 07       	cpc	r19, r22
     bce:	69 e0       	ldi	r22, 0x09	; 9
     bd0:	46 07       	cpc	r20, r22
     bd2:	60 e0       	ldi	r22, 0x00	; 0
     bd4:	56 07       	cpc	r21, r22
     bd6:	81 f7       	brne	.-32     	; 0xbb8 <read_sonar+0xf6>
		else
			break;
	}

	if(i==600000)
		ultrasonics[1] = 1;	//Indicates time out
     bd8:	81 e0       	ldi	r24, 0x01	; 1
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	a0 e0       	ldi	r26, 0x00	; 0
     bde:	b0 e0       	ldi	r27, 0x00	; 0
     be0:	8c 83       	std	Y+4, r24	; 0x04
     be2:	9d 83       	std	Y+5, r25	; 0x05
     be4:	ae 83       	std	Y+6, r26	; 0x06
     be6:	bf 83       	std	Y+7, r27	; 0x07

	//Falling edge found

	result_left=TCNT1;
     be8:	8c b5       	in	r24, 0x2c	; 44
     bea:	9d b5       	in	r25, 0x2d	; 45

	//Stop Timer
	TCCR1B=0x00;
     bec:	1e bc       	out	0x2e, r1	; 46

	if(result_left > 60000)
     bee:	81 56       	subi	r24, 0x61	; 97
     bf0:	9a 4e       	sbci	r25, 0xEA	; 234
     bf2:	48 f0       	brcs	.+18     	; 0xc06 <read_sonar+0x144>
		ultrasonics[1] = 2;	//No obstacle
     bf4:	82 e0       	ldi	r24, 0x02	; 2
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	a0 e0       	ldi	r26, 0x00	; 0
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	8c 83       	std	Y+4, r24	; 0x04
     bfe:	9d 83       	std	Y+5, r25	; 0x05
     c00:	ae 83       	std	Y+6, r26	; 0x06
     c02:	bf 83       	std	Y+7, r27	; 0x07
     c04:	0c c0       	rjmp	.+24     	; 0xc1e <read_sonar+0x15c>
	else
		ultrasonics[1] = i/58;
     c06:	ca 01       	movw	r24, r20
     c08:	b9 01       	movw	r22, r18
     c0a:	2a e3       	ldi	r18, 0x3A	; 58
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <__udivmodsi4>
     c16:	2c 83       	std	Y+4, r18	; 0x04
     c18:	3d 83       	std	Y+5, r19	; 0x05
     c1a:	4e 83       	std	Y+6, r20	; 0x06
     c1c:	5f 83       	std	Y+7, r21	; 0x07
     c1e:	df 91       	pop	r29
     c20:	cf 91       	pop	r28
     c22:	08 95       	ret

00000c24 <map_values>:
const double weights_out[OUTPUT_SIZE][HIDDEN_SIZE] = {
	{-2.16599511469715,	-1.20308188511324, 0.632717479384773, -1.65436533180512, -0.136132471238167},
	{1.30759079539261, 0.486704697620971, 0.137919809101367, -1.68646298537118, -0.326572646910357}
};

double map_values(double in_1, double max_in, double min_in, double max_out, double min_out) {
     c24:	2f 92       	push	r2
     c26:	3f 92       	push	r3
     c28:	4f 92       	push	r4
     c2a:	5f 92       	push	r5
     c2c:	6f 92       	push	r6
     c2e:	7f 92       	push	r7
     c30:	8f 92       	push	r8
     c32:	9f 92       	push	r9
     c34:	af 92       	push	r10
     c36:	bf 92       	push	r11
     c38:	cf 92       	push	r12
     c3a:	df 92       	push	r13
     c3c:	ef 92       	push	r14
     c3e:	ff 92       	push	r15
     c40:	0f 93       	push	r16
     c42:	1f 93       	push	r17
     c44:	df 93       	push	r29
     c46:	cf 93       	push	r28
     c48:	00 d0       	rcall	.+0      	; 0xc4a <map_values+0x26>
     c4a:	00 d0       	rcall	.+0      	; 0xc4c <map_values+0x28>
     c4c:	cd b7       	in	r28, 0x3d	; 61
     c4e:	de b7       	in	r29, 0x3e	; 62
     c50:	3b 01       	movw	r6, r22
     c52:	4c 01       	movw	r8, r24
     c54:	29 83       	std	Y+1, r18	; 0x01
     c56:	3a 83       	std	Y+2, r19	; 0x02
     c58:	4b 83       	std	Y+3, r20	; 0x03
     c5a:	5c 83       	std	Y+4, r21	; 0x04
     c5c:	c6 01       	movw	r24, r12
     c5e:	b5 01       	movw	r22, r10
     c60:	29 8c       	ldd	r2, Y+25	; 0x19
     c62:	3a 8c       	ldd	r3, Y+26	; 0x1a
     c64:	4b 8c       	ldd	r4, Y+27	; 0x1b
     c66:	5c 8c       	ldd	r5, Y+28	; 0x1c
     c68:	a2 01       	movw	r20, r4
     c6a:	91 01       	movw	r18, r2
     c6c:	0e 94 37 08 	call	0x106e	; 0x106e <__subsf3>
     c70:	5b 01       	movw	r10, r22
     c72:	6c 01       	movw	r12, r24
     c74:	c4 01       	movw	r24, r8
     c76:	b3 01       	movw	r22, r6
     c78:	a8 01       	movw	r20, r16
     c7a:	97 01       	movw	r18, r14
     c7c:	0e 94 37 08 	call	0x106e	; 0x106e <__subsf3>
     c80:	9b 01       	movw	r18, r22
     c82:	ac 01       	movw	r20, r24
     c84:	c6 01       	movw	r24, r12
     c86:	b5 01       	movw	r22, r10
     c88:	0e 94 89 0a 	call	0x1512	; 0x1512 <__mulsf3>
     c8c:	5b 01       	movw	r10, r22
     c8e:	6c 01       	movw	r12, r24
     c90:	69 81       	ldd	r22, Y+1	; 0x01
     c92:	7a 81       	ldd	r23, Y+2	; 0x02
     c94:	8b 81       	ldd	r24, Y+3	; 0x03
     c96:	9c 81       	ldd	r25, Y+4	; 0x04
     c98:	a8 01       	movw	r20, r16
     c9a:	97 01       	movw	r18, r14
     c9c:	0e 94 37 08 	call	0x106e	; 0x106e <__subsf3>
     ca0:	9b 01       	movw	r18, r22
     ca2:	ac 01       	movw	r20, r24
     ca4:	c6 01       	movw	r24, r12
     ca6:	b5 01       	movw	r22, r10
     ca8:	0e 94 9c 08 	call	0x1138	; 0x1138 <__divsf3>
     cac:	a2 01       	movw	r20, r4
     cae:	91 01       	movw	r18, r2
     cb0:	0e 94 38 08 	call	0x1070	; 0x1070 <__addsf3>
	return (max_out - min_out)*(in_1 - min_in) / (max_in - min_in) + min_out;
};
     cb4:	0f 90       	pop	r0
     cb6:	0f 90       	pop	r0
     cb8:	0f 90       	pop	r0
     cba:	0f 90       	pop	r0
     cbc:	cf 91       	pop	r28
     cbe:	df 91       	pop	r29
     cc0:	1f 91       	pop	r17
     cc2:	0f 91       	pop	r16
     cc4:	ff 90       	pop	r15
     cc6:	ef 90       	pop	r14
     cc8:	df 90       	pop	r13
     cca:	cf 90       	pop	r12
     ccc:	bf 90       	pop	r11
     cce:	af 90       	pop	r10
     cd0:	9f 90       	pop	r9
     cd2:	8f 90       	pop	r8
     cd4:	7f 90       	pop	r7
     cd6:	6f 90       	pop	r6
     cd8:	5f 90       	pop	r5
     cda:	4f 90       	pop	r4
     cdc:	3f 90       	pop	r3
     cde:	2f 90       	pop	r2
     ce0:	08 95       	ret

00000ce2 <network>:
void network(double output[], double ultra_left, double ultra_right, double PIR_left, double PIR_right)
{
     ce2:	2f 92       	push	r2
     ce4:	3f 92       	push	r3
     ce6:	4f 92       	push	r4
     ce8:	5f 92       	push	r5
     cea:	6f 92       	push	r6
     cec:	7f 92       	push	r7
     cee:	8f 92       	push	r8
     cf0:	9f 92       	push	r9
     cf2:	af 92       	push	r10
     cf4:	bf 92       	push	r11
     cf6:	cf 92       	push	r12
     cf8:	df 92       	push	r13
     cfa:	ef 92       	push	r14
     cfc:	ff 92       	push	r15
     cfe:	0f 93       	push	r16
     d00:	1f 93       	push	r17
     d02:	df 93       	push	r29
     d04:	cf 93       	push	r28
     d06:	cd b7       	in	r28, 0x3d	; 61
     d08:	de b7       	in	r29, 0x3e	; 62
     d0a:	a8 97       	sbiw	r28, 0x28	; 40
     d0c:	0f b6       	in	r0, 0x3f	; 63
     d0e:	f8 94       	cli
     d10:	de bf       	out	0x3e, r29	; 62
     d12:	0f be       	out	0x3f, r0	; 63
     d14:	cd bf       	out	0x3d, r28	; 61
     d16:	9e a3       	std	Y+38, r25	; 0x26
     d18:	8d a3       	std	Y+37, r24	; 0x25
	 //normalization
	 double input[INPUT_SIZE] = {ultra_left, ultra_right, PIR_left, PIR_right};
     d1a:	49 83       	std	Y+1, r20	; 0x01
     d1c:	5a 83       	std	Y+2, r21	; 0x02
     d1e:	6b 83       	std	Y+3, r22	; 0x03
     d20:	7c 83       	std	Y+4, r23	; 0x04
     d22:	0d 83       	std	Y+5, r16	; 0x05
     d24:	1e 83       	std	Y+6, r17	; 0x06
     d26:	2f 83       	std	Y+7, r18	; 0x07
     d28:	38 87       	std	Y+8, r19	; 0x08
     d2a:	c9 86       	std	Y+9, r12	; 0x09
     d2c:	da 86       	std	Y+10, r13	; 0x0a
     d2e:	eb 86       	std	Y+11, r14	; 0x0b
     d30:	fc 86       	std	Y+12, r15	; 0x0c
     d32:	8d 86       	std	Y+13, r8	; 0x0d
     d34:	9e 86       	std	Y+14, r9	; 0x0e
     d36:	af 86       	std	Y+15, r10	; 0x0f
     d38:	b8 8a       	std	Y+16, r11	; 0x10
     d3a:	3e 01       	movw	r6, r28
     d3c:	08 94       	sec
     d3e:	61 1c       	adc	r6, r1
     d40:	71 1c       	adc	r7, r1
	 for (int i = 0; i < INPUT_SIZE; i++) {
		 input[i] = map_values(input[i], 1, 0, 1, -1);
     d42:	0f 2e       	mov	r0, r31
     d44:	f0 e0       	ldi	r31, 0x00	; 0
     d46:	2f 2e       	mov	r2, r31
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	3f 2e       	mov	r3, r31
     d4c:	f0 e8       	ldi	r31, 0x80	; 128
     d4e:	4f 2e       	mov	r4, r31
     d50:	ff eb       	ldi	r31, 0xBF	; 191
     d52:	5f 2e       	mov	r5, r31
     d54:	f0 2d       	mov	r31, r0
};
void network(double output[], double ultra_left, double ultra_right, double PIR_left, double PIR_right)
{
	 //normalization
	 double input[INPUT_SIZE] = {ultra_left, ultra_right, PIR_left, PIR_right};
	 for (int i = 0; i < INPUT_SIZE; i++) {
     d56:	41 e1       	ldi	r20, 0x11	; 17
     d58:	84 2e       	mov	r8, r20
     d5a:	91 2c       	mov	r9, r1
     d5c:	8c 0e       	add	r8, r28
     d5e:	9d 1e       	adc	r9, r29
		 input[i] = map_values(input[i], 1, 0, 1, -1);
     d60:	00 d0       	rcall	.+0      	; 0xd62 <network+0x80>
     d62:	00 d0       	rcall	.+0      	; 0xd64 <network+0x82>
     d64:	f3 01       	movw	r30, r6
     d66:	60 81       	ld	r22, Z
     d68:	71 81       	ldd	r23, Z+1	; 0x01
     d6a:	82 81       	ldd	r24, Z+2	; 0x02
     d6c:	93 81       	ldd	r25, Z+3	; 0x03
     d6e:	ed b7       	in	r30, 0x3d	; 61
     d70:	fe b7       	in	r31, 0x3e	; 62
     d72:	21 82       	std	Z+1, r2	; 0x01
     d74:	32 82       	std	Z+2, r3	; 0x02
     d76:	43 82       	std	Z+3, r4	; 0x03
     d78:	54 82       	std	Z+4, r5	; 0x04
     d7a:	20 e0       	ldi	r18, 0x00	; 0
     d7c:	30 e0       	ldi	r19, 0x00	; 0
     d7e:	40 e8       	ldi	r20, 0x80	; 128
     d80:	5f e3       	ldi	r21, 0x3F	; 63
     d82:	0f 2e       	mov	r0, r31
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	ef 2e       	mov	r14, r31
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	ff 2e       	mov	r15, r31
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	0f 2f       	mov	r16, r31
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	1f 2f       	mov	r17, r31
     d94:	f0 2d       	mov	r31, r0
     d96:	59 01       	movw	r10, r18
     d98:	6a 01       	movw	r12, r20
     d9a:	0e 94 12 06 	call	0xc24	; 0xc24 <map_values>
     d9e:	0f 90       	pop	r0
     da0:	0f 90       	pop	r0
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	f3 01       	movw	r30, r6
     da8:	61 93       	st	Z+, r22
     daa:	71 93       	st	Z+, r23
     dac:	81 93       	st	Z+, r24
     dae:	91 93       	st	Z+, r25
     db0:	3f 01       	movw	r6, r30
};
void network(double output[], double ultra_left, double ultra_right, double PIR_left, double PIR_right)
{
	 //normalization
	 double input[INPUT_SIZE] = {ultra_left, ultra_right, PIR_left, PIR_right};
	 for (int i = 0; i < INPUT_SIZE; i++) {
     db2:	e8 15       	cp	r30, r8
     db4:	f9 05       	cpc	r31, r9
     db6:	a1 f6       	brne	.-88     	; 0xd60 <network+0x7e>
		 input[i] = map_values(input[i], 1, 0, 1, -1);
	 }

	 double hidden_result[HIDDEN_SIZE] = { 0,0,0,0,0 };
     db8:	84 e1       	ldi	r24, 0x14	; 20
     dba:	11 92       	st	Z+, r1
     dbc:	8a 95       	dec	r24
     dbe:	e9 f7       	brne	.-6      	; 0xdba <network+0xd8>
     dc0:	3d e5       	ldi	r19, 0x5D	; 93
     dc2:	23 2e       	mov	r2, r19
     dc4:	31 e0       	ldi	r19, 0x01	; 1
     dc6:	33 2e       	mov	r3, r19
     dc8:	23 01       	movw	r4, r6
     dca:	88 24       	eor	r8, r8
     dcc:	99 24       	eor	r9, r9
     dce:	62 c0       	rjmp	.+196    	; 0xe94 <network+0x1b2>
	// compute hidden layer
	for (int i = 0; i<HIDDEN_SIZE; i++) {
		for (int j = 0; j<INPUT_SIZE; j++) {
			hidden_result[i] += input[j] * weights_hidden[i][j];
     dd0:	f5 01       	movw	r30, r10
     dd2:	61 91       	ld	r22, Z+
     dd4:	71 91       	ld	r23, Z+
     dd6:	81 91       	ld	r24, Z+
     dd8:	91 91       	ld	r25, Z+
     dda:	5f 01       	movw	r10, r30
     ddc:	f6 01       	movw	r30, r12
     dde:	21 91       	ld	r18, Z+
     de0:	31 91       	ld	r19, Z+
     de2:	41 91       	ld	r20, Z+
     de4:	51 91       	ld	r21, Z+
     de6:	6f 01       	movw	r12, r30
     de8:	0e 94 89 0a 	call	0x1512	; 0x1512 <__mulsf3>
     dec:	9b 01       	movw	r18, r22
     dee:	ac 01       	movw	r20, r24
     df0:	c8 01       	movw	r24, r16
     df2:	b7 01       	movw	r22, r14
     df4:	0e 94 38 08 	call	0x1070	; 0x1070 <__addsf3>
     df8:	7b 01       	movw	r14, r22
     dfa:	8c 01       	movw	r16, r24
	 }

	 double hidden_result[HIDDEN_SIZE] = { 0,0,0,0,0 };
	// compute hidden layer
	for (int i = 0; i<HIDDEN_SIZE; i++) {
		for (int j = 0; j<INPUT_SIZE; j++) {
     dfc:	a6 14       	cp	r10, r6
     dfe:	b7 04       	cpc	r11, r7
     e00:	39 f7       	brne	.-50     	; 0xdd0 <network+0xee>
     e02:	cb 01       	movw	r24, r22
     e04:	d8 01       	movw	r26, r16
     e06:	f2 01       	movw	r30, r4
     e08:	80 83       	st	Z, r24
     e0a:	91 83       	std	Z+1, r25	; 0x01
     e0c:	a2 83       	std	Z+2, r26	; 0x02
     e0e:	b3 83       	std	Z+3, r27	; 0x03
			hidden_result[i] += input[j] * weights_hidden[i][j];
		}
		hidden_result[i] += bias_hidden[i];
		hidden_result[i] = 2 / (1 + exp(-2 * hidden_result[i])) - 1;
     e10:	c8 01       	movw	r24, r16
     e12:	b7 01       	movw	r22, r14
     e14:	f1 01       	movw	r30, r2
     e16:	21 91       	ld	r18, Z+
     e18:	31 91       	ld	r19, Z+
     e1a:	41 91       	ld	r20, Z+
     e1c:	51 91       	ld	r21, Z+
     e1e:	1f 01       	movw	r2, r30
     e20:	0e 94 38 08 	call	0x1070	; 0x1070 <__addsf3>
     e24:	20 e0       	ldi	r18, 0x00	; 0
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	40 e0       	ldi	r20, 0x00	; 0
     e2a:	50 ec       	ldi	r21, 0xC0	; 192
     e2c:	0e 94 89 0a 	call	0x1512	; 0x1512 <__mulsf3>
     e30:	0e 94 09 09 	call	0x1212	; 0x1212 <exp>
     e34:	20 e0       	ldi	r18, 0x00	; 0
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	40 e8       	ldi	r20, 0x80	; 128
     e3a:	5f e3       	ldi	r21, 0x3F	; 63
     e3c:	0e 94 38 08 	call	0x1070	; 0x1070 <__addsf3>
     e40:	9b 01       	movw	r18, r22
     e42:	ac 01       	movw	r20, r24
     e44:	60 e0       	ldi	r22, 0x00	; 0
     e46:	70 e0       	ldi	r23, 0x00	; 0
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	90 e4       	ldi	r25, 0x40	; 64
     e4c:	0e 94 9c 08 	call	0x1138	; 0x1138 <__divsf3>
     e50:	20 e0       	ldi	r18, 0x00	; 0
     e52:	30 e0       	ldi	r19, 0x00	; 0
     e54:	40 e8       	ldi	r20, 0x80	; 128
     e56:	5f e3       	ldi	r21, 0x3F	; 63
     e58:	0e 94 37 08 	call	0x106e	; 0x106e <__subsf3>
     e5c:	f2 01       	movw	r30, r4
     e5e:	61 93       	st	Z+, r22
     e60:	71 93       	st	Z+, r23
     e62:	81 93       	st	Z+, r24
     e64:	91 93       	st	Z+, r25
     e66:	2f 01       	movw	r4, r30
		 input[i] = map_values(input[i], 1, 0, 1, -1);
	 }

	 double hidden_result[HIDDEN_SIZE] = { 0,0,0,0,0 };
	// compute hidden layer
	for (int i = 0; i<HIDDEN_SIZE; i++) {
     e68:	08 94       	sec
     e6a:	81 1c       	adc	r8, r1
     e6c:	91 1c       	adc	r9, r1
     e6e:	f5 e0       	ldi	r31, 0x05	; 5
     e70:	8f 16       	cp	r8, r31
     e72:	91 04       	cpc	r9, r1
     e74:	79 f4       	brne	.+30     	; 0xe94 <network+0x1b2>
     e76:	2e e2       	ldi	r18, 0x2E	; 46
     e78:	42 2e       	mov	r4, r18
     e7a:	23 e0       	ldi	r18, 0x03	; 3
     e7c:	52 2e       	mov	r5, r18
     e7e:	91 e7       	ldi	r25, 0x71	; 113
     e80:	29 2e       	mov	r2, r25
     e82:	91 e0       	ldi	r25, 0x01	; 1
     e84:	39 2e       	mov	r3, r25
     e86:	88 24       	eor	r8, r8
     e88:	99 24       	eor	r9, r9
		hidden_result[i] = 2 / (1 + exp(-2 * hidden_result[i])) - 1;
	}
	static double outer_result[OUTPUT_SIZE] = { 0,0 };
	// compute outer layer
	for (int m = 0;  m < OUTPUT_SIZE; m++) {
		for (int n = 0; n < HIDDEN_SIZE; n++) {
     e8a:	ce 01       	movw	r24, r28
     e8c:	85 96       	adiw	r24, 0x25	; 37
     e8e:	98 a7       	std	Y+40, r25	; 0x28
     e90:	8f a3       	std	Y+39, r24	; 0x27
     e92:	62 c0       	rjmp	.+196    	; 0xf58 <network+0x276>
		 input[i] = map_values(input[i], 1, 0, 1, -1);
	 }

	 double hidden_result[HIDDEN_SIZE] = { 0,0,0,0,0 };
	// compute hidden layer
	for (int i = 0; i<HIDDEN_SIZE; i++) {
     e94:	f2 01       	movw	r30, r4
     e96:	e0 80       	ld	r14, Z
     e98:	f1 80       	ldd	r15, Z+1	; 0x01
     e9a:	02 81       	ldd	r16, Z+2	; 0x02
     e9c:	13 81       	ldd	r17, Z+3	; 0x03
     e9e:	64 01       	movw	r12, r8
     ea0:	84 e0       	ldi	r24, 0x04	; 4
     ea2:	cc 0c       	add	r12, r12
     ea4:	dd 1c       	adc	r13, r13
     ea6:	8a 95       	dec	r24
     ea8:	e1 f7       	brne	.-8      	; 0xea2 <network+0x1c0>
     eaa:	8d e0       	ldi	r24, 0x0D	; 13
     eac:	91 e0       	ldi	r25, 0x01	; 1
     eae:	c8 0e       	add	r12, r24
     eb0:	d9 1e       	adc	r13, r25
     eb2:	5e 01       	movw	r10, r28
     eb4:	08 94       	sec
     eb6:	a1 1c       	adc	r10, r1
     eb8:	b1 1c       	adc	r11, r1
     eba:	8a cf       	rjmp	.-236    	; 0xdd0 <network+0xee>
	}
	static double outer_result[OUTPUT_SIZE] = { 0,0 };
	// compute outer layer
	for (int m = 0;  m < OUTPUT_SIZE; m++) {
		for (int n = 0; n < HIDDEN_SIZE; n++) {
			outer_result[m] += hidden_result[n] * weights_out[m][n];
     ebc:	f5 01       	movw	r30, r10
     ebe:	61 91       	ld	r22, Z+
     ec0:	71 91       	ld	r23, Z+
     ec2:	81 91       	ld	r24, Z+
     ec4:	91 91       	ld	r25, Z+
     ec6:	5f 01       	movw	r10, r30
     ec8:	f6 01       	movw	r30, r12
     eca:	21 91       	ld	r18, Z+
     ecc:	31 91       	ld	r19, Z+
     ece:	41 91       	ld	r20, Z+
     ed0:	51 91       	ld	r21, Z+
     ed2:	6f 01       	movw	r12, r30
     ed4:	0e 94 89 0a 	call	0x1512	; 0x1512 <__mulsf3>
     ed8:	9b 01       	movw	r18, r22
     eda:	ac 01       	movw	r20, r24
     edc:	c8 01       	movw	r24, r16
     ede:	b7 01       	movw	r22, r14
     ee0:	0e 94 38 08 	call	0x1070	; 0x1070 <__addsf3>
     ee4:	7b 01       	movw	r14, r22
     ee6:	8c 01       	movw	r16, r24
		hidden_result[i] = 2 / (1 + exp(-2 * hidden_result[i])) - 1;
	}
	static double outer_result[OUTPUT_SIZE] = { 0,0 };
	// compute outer layer
	for (int m = 0;  m < OUTPUT_SIZE; m++) {
		for (int n = 0; n < HIDDEN_SIZE; n++) {
     ee8:	8f a1       	ldd	r24, Y+39	; 0x27
     eea:	98 a5       	ldd	r25, Y+40	; 0x28
     eec:	a8 16       	cp	r10, r24
     eee:	b9 06       	cpc	r11, r25
     ef0:	29 f7       	brne	.-54     	; 0xebc <network+0x1da>
			outer_result[m] += hidden_result[n] * weights_out[m][n];
		}
		outer_result[m] += bias_out[m];
		outer_result[m] = 2 / (1 + exp(-2 * outer_result[m])) - 1;
     ef2:	c8 01       	movw	r24, r16
     ef4:	b7 01       	movw	r22, r14
     ef6:	f1 01       	movw	r30, r2
     ef8:	21 91       	ld	r18, Z+
     efa:	31 91       	ld	r19, Z+
     efc:	41 91       	ld	r20, Z+
     efe:	51 91       	ld	r21, Z+
     f00:	1f 01       	movw	r2, r30
     f02:	0e 94 38 08 	call	0x1070	; 0x1070 <__addsf3>
     f06:	20 e0       	ldi	r18, 0x00	; 0
     f08:	30 e0       	ldi	r19, 0x00	; 0
     f0a:	40 e0       	ldi	r20, 0x00	; 0
     f0c:	50 ec       	ldi	r21, 0xC0	; 192
     f0e:	0e 94 89 0a 	call	0x1512	; 0x1512 <__mulsf3>
     f12:	0e 94 09 09 	call	0x1212	; 0x1212 <exp>
     f16:	20 e0       	ldi	r18, 0x00	; 0
     f18:	30 e0       	ldi	r19, 0x00	; 0
     f1a:	40 e8       	ldi	r20, 0x80	; 128
     f1c:	5f e3       	ldi	r21, 0x3F	; 63
     f1e:	0e 94 38 08 	call	0x1070	; 0x1070 <__addsf3>
     f22:	9b 01       	movw	r18, r22
     f24:	ac 01       	movw	r20, r24
     f26:	60 e0       	ldi	r22, 0x00	; 0
     f28:	70 e0       	ldi	r23, 0x00	; 0
     f2a:	80 e0       	ldi	r24, 0x00	; 0
     f2c:	90 e4       	ldi	r25, 0x40	; 64
     f2e:	0e 94 9c 08 	call	0x1138	; 0x1138 <__divsf3>
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	30 e0       	ldi	r19, 0x00	; 0
     f36:	40 e8       	ldi	r20, 0x80	; 128
     f38:	5f e3       	ldi	r21, 0x3F	; 63
     f3a:	0e 94 37 08 	call	0x106e	; 0x106e <__subsf3>
     f3e:	f2 01       	movw	r30, r4
     f40:	61 93       	st	Z+, r22
     f42:	71 93       	st	Z+, r23
     f44:	81 93       	st	Z+, r24
     f46:	91 93       	st	Z+, r25
     f48:	2f 01       	movw	r4, r30
		hidden_result[i] += bias_hidden[i];
		hidden_result[i] = 2 / (1 + exp(-2 * hidden_result[i])) - 1;
	}
	static double outer_result[OUTPUT_SIZE] = { 0,0 };
	// compute outer layer
	for (int m = 0;  m < OUTPUT_SIZE; m++) {
     f4a:	08 94       	sec
     f4c:	81 1c       	adc	r8, r1
     f4e:	91 1c       	adc	r9, r1
     f50:	f2 e0       	ldi	r31, 0x02	; 2
     f52:	8f 16       	cp	r8, r31
     f54:	91 04       	cpc	r9, r1
     f56:	a1 f0       	breq	.+40     	; 0xf80 <network+0x29e>
     f58:	f2 01       	movw	r30, r4
     f5a:	e0 80       	ld	r14, Z
     f5c:	f1 80       	ldd	r15, Z+1	; 0x01
     f5e:	02 81       	ldd	r16, Z+2	; 0x02
     f60:	13 81       	ldd	r17, Z+3	; 0x03
     f62:	84 e1       	ldi	r24, 0x14	; 20
     f64:	90 e0       	ldi	r25, 0x00	; 0
     f66:	88 9e       	mul	r8, r24
     f68:	60 01       	movw	r12, r0
     f6a:	89 9e       	mul	r8, r25
     f6c:	d0 0c       	add	r13, r0
     f6e:	98 9e       	mul	r9, r24
     f70:	d0 0c       	add	r13, r0
     f72:	11 24       	eor	r1, r1
     f74:	e9 e7       	ldi	r30, 0x79	; 121
     f76:	f1 e0       	ldi	r31, 0x01	; 1
     f78:	ce 0e       	add	r12, r30
     f7a:	df 1e       	adc	r13, r31
     f7c:	53 01       	movw	r10, r6
     f7e:	9e cf       	rjmp	.-196    	; 0xebc <network+0x1da>
		outer_result[m] += bias_out[m];
		outer_result[m] = 2 / (1 + exp(-2 * outer_result[m])) - 1;
	}
	//denormalization
	for (int i = 0; i < OUTPUT_SIZE; i++) {
		outer_result[i] = map_values(outer_result[i], 1, -1, 1, 0);
     f80:	00 d0       	rcall	.+0      	; 0xf82 <network+0x2a0>
     f82:	00 d0       	rcall	.+0      	; 0xf84 <network+0x2a2>
     f84:	60 91 2e 03 	lds	r22, 0x032E
     f88:	70 91 2f 03 	lds	r23, 0x032F
     f8c:	80 91 30 03 	lds	r24, 0x0330
     f90:	90 91 31 03 	lds	r25, 0x0331
     f94:	0f 2e       	mov	r0, r31
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	6f 2e       	mov	r6, r31
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	7f 2e       	mov	r7, r31
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	8f 2e       	mov	r8, r31
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	9f 2e       	mov	r9, r31
     fa6:	f0 2d       	mov	r31, r0
     fa8:	ed b7       	in	r30, 0x3d	; 61
     faa:	fe b7       	in	r31, 0x3e	; 62
     fac:	61 82       	std	Z+1, r6	; 0x01
     fae:	72 82       	std	Z+2, r7	; 0x02
     fb0:	83 82       	std	Z+3, r8	; 0x03
     fb2:	94 82       	std	Z+4, r9	; 0x04
     fb4:	20 e0       	ldi	r18, 0x00	; 0
     fb6:	30 e0       	ldi	r19, 0x00	; 0
     fb8:	40 e8       	ldi	r20, 0x80	; 128
     fba:	5f e3       	ldi	r21, 0x3F	; 63
     fbc:	0f 2e       	mov	r0, r31
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	ef 2e       	mov	r14, r31
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	ff 2e       	mov	r15, r31
     fc6:	f0 e8       	ldi	r31, 0x80	; 128
     fc8:	0f 2f       	mov	r16, r31
     fca:	ff eb       	ldi	r31, 0xBF	; 191
     fcc:	1f 2f       	mov	r17, r31
     fce:	f0 2d       	mov	r31, r0
     fd0:	59 01       	movw	r10, r18
     fd2:	6a 01       	movw	r12, r20
     fd4:	0e 94 12 06 	call	0xc24	; 0xc24 <map_values>
     fd8:	1b 01       	movw	r2, r22
     fda:	2c 01       	movw	r4, r24
     fdc:	60 93 2e 03 	sts	0x032E, r22
     fe0:	70 93 2f 03 	sts	0x032F, r23
     fe4:	80 93 30 03 	sts	0x0330, r24
     fe8:	90 93 31 03 	sts	0x0331, r25
     fec:	60 91 32 03 	lds	r22, 0x0332
     ff0:	70 91 33 03 	lds	r23, 0x0333
     ff4:	80 91 34 03 	lds	r24, 0x0334
     ff8:	90 91 35 03 	lds	r25, 0x0335
     ffc:	ed b7       	in	r30, 0x3d	; 61
     ffe:	fe b7       	in	r31, 0x3e	; 62
    1000:	61 82       	std	Z+1, r6	; 0x01
    1002:	72 82       	std	Z+2, r7	; 0x02
    1004:	83 82       	std	Z+3, r8	; 0x03
    1006:	94 82       	std	Z+4, r9	; 0x04
    1008:	a6 01       	movw	r20, r12
    100a:	95 01       	movw	r18, r10
    100c:	0e 94 12 06 	call	0xc24	; 0xc24 <map_values>
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
    1016:	0f 90       	pop	r0
    1018:	60 93 32 03 	sts	0x0332, r22
    101c:	70 93 33 03 	sts	0x0333, r23
    1020:	80 93 34 03 	sts	0x0334, r24
    1024:	90 93 35 03 	sts	0x0335, r25
	}
	
	output[0] = outer_result[0];
    1028:	ed a1       	ldd	r30, Y+37	; 0x25
    102a:	fe a1       	ldd	r31, Y+38	; 0x26
    102c:	20 82       	st	Z, r2
    102e:	31 82       	std	Z+1, r3	; 0x01
    1030:	42 82       	std	Z+2, r4	; 0x02
    1032:	53 82       	std	Z+3, r5	; 0x03
	output[1] = outer_result[1];
    1034:	64 83       	std	Z+4, r22	; 0x04
    1036:	75 83       	std	Z+5, r23	; 0x05
    1038:	86 83       	std	Z+6, r24	; 0x06
    103a:	97 83       	std	Z+7, r25	; 0x07
}
    103c:	a8 96       	adiw	r28, 0x28	; 40
    103e:	0f b6       	in	r0, 0x3f	; 63
    1040:	f8 94       	cli
    1042:	de bf       	out	0x3e, r29	; 62
    1044:	0f be       	out	0x3f, r0	; 63
    1046:	cd bf       	out	0x3d, r28	; 61
    1048:	cf 91       	pop	r28
    104a:	df 91       	pop	r29
    104c:	1f 91       	pop	r17
    104e:	0f 91       	pop	r16
    1050:	ff 90       	pop	r15
    1052:	ef 90       	pop	r14
    1054:	df 90       	pop	r13
    1056:	cf 90       	pop	r12
    1058:	bf 90       	pop	r11
    105a:	af 90       	pop	r10
    105c:	9f 90       	pop	r9
    105e:	8f 90       	pop	r8
    1060:	7f 90       	pop	r7
    1062:	6f 90       	pop	r6
    1064:	5f 90       	pop	r5
    1066:	4f 90       	pop	r4
    1068:	3f 90       	pop	r3
    106a:	2f 90       	pop	r2
    106c:	08 95       	ret

0000106e <__subsf3>:
    106e:	50 58       	subi	r21, 0x80	; 128

00001070 <__addsf3>:
    1070:	bb 27       	eor	r27, r27
    1072:	aa 27       	eor	r26, r26
    1074:	0e d0       	rcall	.+28     	; 0x1092 <__addsf3x>
    1076:	a3 c1       	rjmp	.+838    	; 0x13be <__fp_round>
    1078:	94 d1       	rcall	.+808    	; 0x13a2 <__fp_pscA>
    107a:	30 f0       	brcs	.+12     	; 0x1088 <__addsf3+0x18>
    107c:	99 d1       	rcall	.+818    	; 0x13b0 <__fp_pscB>
    107e:	20 f0       	brcs	.+8      	; 0x1088 <__addsf3+0x18>
    1080:	31 f4       	brne	.+12     	; 0x108e <__addsf3+0x1e>
    1082:	9f 3f       	cpi	r25, 0xFF	; 255
    1084:	11 f4       	brne	.+4      	; 0x108a <__addsf3+0x1a>
    1086:	1e f4       	brtc	.+6      	; 0x108e <__addsf3+0x1e>
    1088:	64 c1       	rjmp	.+712    	; 0x1352 <__fp_nan>
    108a:	0e f4       	brtc	.+2      	; 0x108e <__addsf3+0x1e>
    108c:	e0 95       	com	r30
    108e:	e7 fb       	bst	r30, 7
    1090:	5a c1       	rjmp	.+692    	; 0x1346 <__fp_inf>

00001092 <__addsf3x>:
    1092:	e9 2f       	mov	r30, r25
    1094:	a5 d1       	rcall	.+842    	; 0x13e0 <__fp_split3>
    1096:	80 f3       	brcs	.-32     	; 0x1078 <__addsf3+0x8>
    1098:	ba 17       	cp	r27, r26
    109a:	62 07       	cpc	r22, r18
    109c:	73 07       	cpc	r23, r19
    109e:	84 07       	cpc	r24, r20
    10a0:	95 07       	cpc	r25, r21
    10a2:	18 f0       	brcs	.+6      	; 0x10aa <__addsf3x+0x18>
    10a4:	71 f4       	brne	.+28     	; 0x10c2 <__addsf3x+0x30>
    10a6:	9e f5       	brtc	.+102    	; 0x110e <__stack+0xf>
    10a8:	bd c1       	rjmp	.+890    	; 0x1424 <__fp_zero>
    10aa:	0e f4       	brtc	.+2      	; 0x10ae <__addsf3x+0x1c>
    10ac:	e0 95       	com	r30
    10ae:	0b 2e       	mov	r0, r27
    10b0:	ba 2f       	mov	r27, r26
    10b2:	a0 2d       	mov	r26, r0
    10b4:	0b 01       	movw	r0, r22
    10b6:	b9 01       	movw	r22, r18
    10b8:	90 01       	movw	r18, r0
    10ba:	0c 01       	movw	r0, r24
    10bc:	ca 01       	movw	r24, r20
    10be:	a0 01       	movw	r20, r0
    10c0:	11 24       	eor	r1, r1
    10c2:	ff 27       	eor	r31, r31
    10c4:	59 1b       	sub	r21, r25
    10c6:	99 f0       	breq	.+38     	; 0x10ee <__addsf3x+0x5c>
    10c8:	59 3f       	cpi	r21, 0xF9	; 249
    10ca:	50 f4       	brcc	.+20     	; 0x10e0 <__addsf3x+0x4e>
    10cc:	50 3e       	cpi	r21, 0xE0	; 224
    10ce:	68 f1       	brcs	.+90     	; 0x112a <__stack+0x2b>
    10d0:	1a 16       	cp	r1, r26
    10d2:	f0 40       	sbci	r31, 0x00	; 0
    10d4:	a2 2f       	mov	r26, r18
    10d6:	23 2f       	mov	r18, r19
    10d8:	34 2f       	mov	r19, r20
    10da:	44 27       	eor	r20, r20
    10dc:	58 5f       	subi	r21, 0xF8	; 248
    10de:	f3 cf       	rjmp	.-26     	; 0x10c6 <__addsf3x+0x34>
    10e0:	46 95       	lsr	r20
    10e2:	37 95       	ror	r19
    10e4:	27 95       	ror	r18
    10e6:	a7 95       	ror	r26
    10e8:	f0 40       	sbci	r31, 0x00	; 0
    10ea:	53 95       	inc	r21
    10ec:	c9 f7       	brne	.-14     	; 0x10e0 <__addsf3x+0x4e>
    10ee:	7e f4       	brtc	.+30     	; 0x110e <__stack+0xf>
    10f0:	1f 16       	cp	r1, r31
    10f2:	ba 0b       	sbc	r27, r26
    10f4:	62 0b       	sbc	r22, r18
    10f6:	73 0b       	sbc	r23, r19
    10f8:	84 0b       	sbc	r24, r20
    10fa:	ba f0       	brmi	.+46     	; 0x112a <__stack+0x2b>
    10fc:	91 50       	subi	r25, 0x01	; 1
    10fe:	a1 f0       	breq	.+40     	; 0x1128 <__stack+0x29>
    1100:	ff 0f       	add	r31, r31
    1102:	bb 1f       	adc	r27, r27
    1104:	66 1f       	adc	r22, r22
    1106:	77 1f       	adc	r23, r23
    1108:	88 1f       	adc	r24, r24
    110a:	c2 f7       	brpl	.-16     	; 0x10fc <__addsf3x+0x6a>
    110c:	0e c0       	rjmp	.+28     	; 0x112a <__stack+0x2b>
    110e:	ba 0f       	add	r27, r26
    1110:	62 1f       	adc	r22, r18
    1112:	73 1f       	adc	r23, r19
    1114:	84 1f       	adc	r24, r20
    1116:	48 f4       	brcc	.+18     	; 0x112a <__stack+0x2b>
    1118:	87 95       	ror	r24
    111a:	77 95       	ror	r23
    111c:	67 95       	ror	r22
    111e:	b7 95       	ror	r27
    1120:	f7 95       	ror	r31
    1122:	9e 3f       	cpi	r25, 0xFE	; 254
    1124:	08 f0       	brcs	.+2      	; 0x1128 <__stack+0x29>
    1126:	b3 cf       	rjmp	.-154    	; 0x108e <__addsf3+0x1e>
    1128:	93 95       	inc	r25
    112a:	88 0f       	add	r24, r24
    112c:	08 f0       	brcs	.+2      	; 0x1130 <__stack+0x31>
    112e:	99 27       	eor	r25, r25
    1130:	ee 0f       	add	r30, r30
    1132:	97 95       	ror	r25
    1134:	87 95       	ror	r24
    1136:	08 95       	ret

00001138 <__divsf3>:
    1138:	0c d0       	rcall	.+24     	; 0x1152 <__divsf3x>
    113a:	41 c1       	rjmp	.+642    	; 0x13be <__fp_round>
    113c:	39 d1       	rcall	.+626    	; 0x13b0 <__fp_pscB>
    113e:	40 f0       	brcs	.+16     	; 0x1150 <__divsf3+0x18>
    1140:	30 d1       	rcall	.+608    	; 0x13a2 <__fp_pscA>
    1142:	30 f0       	brcs	.+12     	; 0x1150 <__divsf3+0x18>
    1144:	21 f4       	brne	.+8      	; 0x114e <__divsf3+0x16>
    1146:	5f 3f       	cpi	r21, 0xFF	; 255
    1148:	19 f0       	breq	.+6      	; 0x1150 <__divsf3+0x18>
    114a:	fd c0       	rjmp	.+506    	; 0x1346 <__fp_inf>
    114c:	51 11       	cpse	r21, r1
    114e:	6b c1       	rjmp	.+726    	; 0x1426 <__fp_szero>
    1150:	00 c1       	rjmp	.+512    	; 0x1352 <__fp_nan>

00001152 <__divsf3x>:
    1152:	46 d1       	rcall	.+652    	; 0x13e0 <__fp_split3>
    1154:	98 f3       	brcs	.-26     	; 0x113c <__divsf3+0x4>

00001156 <__divsf3_pse>:
    1156:	99 23       	and	r25, r25
    1158:	c9 f3       	breq	.-14     	; 0x114c <__divsf3+0x14>
    115a:	55 23       	and	r21, r21
    115c:	b1 f3       	breq	.-20     	; 0x114a <__divsf3+0x12>
    115e:	95 1b       	sub	r25, r21
    1160:	55 0b       	sbc	r21, r21
    1162:	bb 27       	eor	r27, r27
    1164:	aa 27       	eor	r26, r26
    1166:	62 17       	cp	r22, r18
    1168:	73 07       	cpc	r23, r19
    116a:	84 07       	cpc	r24, r20
    116c:	38 f0       	brcs	.+14     	; 0x117c <__divsf3_pse+0x26>
    116e:	9f 5f       	subi	r25, 0xFF	; 255
    1170:	5f 4f       	sbci	r21, 0xFF	; 255
    1172:	22 0f       	add	r18, r18
    1174:	33 1f       	adc	r19, r19
    1176:	44 1f       	adc	r20, r20
    1178:	aa 1f       	adc	r26, r26
    117a:	a9 f3       	breq	.-22     	; 0x1166 <__divsf3_pse+0x10>
    117c:	33 d0       	rcall	.+102    	; 0x11e4 <__divsf3_pse+0x8e>
    117e:	0e 2e       	mov	r0, r30
    1180:	3a f0       	brmi	.+14     	; 0x1190 <__divsf3_pse+0x3a>
    1182:	e0 e8       	ldi	r30, 0x80	; 128
    1184:	30 d0       	rcall	.+96     	; 0x11e6 <__divsf3_pse+0x90>
    1186:	91 50       	subi	r25, 0x01	; 1
    1188:	50 40       	sbci	r21, 0x00	; 0
    118a:	e6 95       	lsr	r30
    118c:	00 1c       	adc	r0, r0
    118e:	ca f7       	brpl	.-14     	; 0x1182 <__divsf3_pse+0x2c>
    1190:	29 d0       	rcall	.+82     	; 0x11e4 <__divsf3_pse+0x8e>
    1192:	fe 2f       	mov	r31, r30
    1194:	27 d0       	rcall	.+78     	; 0x11e4 <__divsf3_pse+0x8e>
    1196:	66 0f       	add	r22, r22
    1198:	77 1f       	adc	r23, r23
    119a:	88 1f       	adc	r24, r24
    119c:	bb 1f       	adc	r27, r27
    119e:	26 17       	cp	r18, r22
    11a0:	37 07       	cpc	r19, r23
    11a2:	48 07       	cpc	r20, r24
    11a4:	ab 07       	cpc	r26, r27
    11a6:	b0 e8       	ldi	r27, 0x80	; 128
    11a8:	09 f0       	breq	.+2      	; 0x11ac <__divsf3_pse+0x56>
    11aa:	bb 0b       	sbc	r27, r27
    11ac:	80 2d       	mov	r24, r0
    11ae:	bf 01       	movw	r22, r30
    11b0:	ff 27       	eor	r31, r31
    11b2:	93 58       	subi	r25, 0x83	; 131
    11b4:	5f 4f       	sbci	r21, 0xFF	; 255
    11b6:	2a f0       	brmi	.+10     	; 0x11c2 <__divsf3_pse+0x6c>
    11b8:	9e 3f       	cpi	r25, 0xFE	; 254
    11ba:	51 05       	cpc	r21, r1
    11bc:	68 f0       	brcs	.+26     	; 0x11d8 <__divsf3_pse+0x82>
    11be:	c3 c0       	rjmp	.+390    	; 0x1346 <__fp_inf>
    11c0:	32 c1       	rjmp	.+612    	; 0x1426 <__fp_szero>
    11c2:	5f 3f       	cpi	r21, 0xFF	; 255
    11c4:	ec f3       	brlt	.-6      	; 0x11c0 <__divsf3_pse+0x6a>
    11c6:	98 3e       	cpi	r25, 0xE8	; 232
    11c8:	dc f3       	brlt	.-10     	; 0x11c0 <__divsf3_pse+0x6a>
    11ca:	86 95       	lsr	r24
    11cc:	77 95       	ror	r23
    11ce:	67 95       	ror	r22
    11d0:	b7 95       	ror	r27
    11d2:	f7 95       	ror	r31
    11d4:	9f 5f       	subi	r25, 0xFF	; 255
    11d6:	c9 f7       	brne	.-14     	; 0x11ca <__divsf3_pse+0x74>
    11d8:	88 0f       	add	r24, r24
    11da:	91 1d       	adc	r25, r1
    11dc:	96 95       	lsr	r25
    11de:	87 95       	ror	r24
    11e0:	97 f9       	bld	r25, 7
    11e2:	08 95       	ret
    11e4:	e1 e0       	ldi	r30, 0x01	; 1
    11e6:	66 0f       	add	r22, r22
    11e8:	77 1f       	adc	r23, r23
    11ea:	88 1f       	adc	r24, r24
    11ec:	bb 1f       	adc	r27, r27
    11ee:	62 17       	cp	r22, r18
    11f0:	73 07       	cpc	r23, r19
    11f2:	84 07       	cpc	r24, r20
    11f4:	ba 07       	cpc	r27, r26
    11f6:	20 f0       	brcs	.+8      	; 0x1200 <__divsf3_pse+0xaa>
    11f8:	62 1b       	sub	r22, r18
    11fa:	73 0b       	sbc	r23, r19
    11fc:	84 0b       	sbc	r24, r20
    11fe:	ba 0b       	sbc	r27, r26
    1200:	ee 1f       	adc	r30, r30
    1202:	88 f7       	brcc	.-30     	; 0x11e6 <__divsf3_pse+0x90>
    1204:	e0 95       	com	r30
    1206:	08 95       	ret
    1208:	19 f4       	brne	.+6      	; 0x1210 <__divsf3_pse+0xba>
    120a:	0e f0       	brts	.+2      	; 0x120e <__divsf3_pse+0xb8>
    120c:	9c c0       	rjmp	.+312    	; 0x1346 <__fp_inf>
    120e:	0a c1       	rjmp	.+532    	; 0x1424 <__fp_zero>
    1210:	a0 c0       	rjmp	.+320    	; 0x1352 <__fp_nan>

00001212 <exp>:
    1212:	ee d0       	rcall	.+476    	; 0x13f0 <__fp_splitA>
    1214:	c8 f3       	brcs	.-14     	; 0x1208 <__divsf3_pse+0xb2>
    1216:	96 38       	cpi	r25, 0x86	; 134
    1218:	c0 f7       	brcc	.-16     	; 0x120a <__divsf3_pse+0xb4>
    121a:	07 f8       	bld	r0, 7
    121c:	0f 92       	push	r0
    121e:	e8 94       	clt
    1220:	2b e3       	ldi	r18, 0x3B	; 59
    1222:	3a ea       	ldi	r19, 0xAA	; 170
    1224:	48 eb       	ldi	r20, 0xB8	; 184
    1226:	5f e7       	ldi	r21, 0x7F	; 127
    1228:	82 d1       	rcall	.+772    	; 0x152e <__mulsf3_pse>
    122a:	0f 92       	push	r0
    122c:	0f 92       	push	r0
    122e:	0f 92       	push	r0
    1230:	4d b7       	in	r20, 0x3d	; 61
    1232:	5e b7       	in	r21, 0x3e	; 62
    1234:	0f 92       	push	r0
    1236:	3a d1       	rcall	.+628    	; 0x14ac <modf>
    1238:	ec e8       	ldi	r30, 0x8C	; 140
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	8d d0       	rcall	.+282    	; 0x1358 <__fp_powser>
    123e:	4f 91       	pop	r20
    1240:	5f 91       	pop	r21
    1242:	ef 91       	pop	r30
    1244:	ff 91       	pop	r31
    1246:	e5 95       	asr	r30
    1248:	ee 1f       	adc	r30, r30
    124a:	ff 1f       	adc	r31, r31
    124c:	49 f0       	breq	.+18     	; 0x1260 <exp+0x4e>
    124e:	fe 57       	subi	r31, 0x7E	; 126
    1250:	e0 68       	ori	r30, 0x80	; 128
    1252:	44 27       	eor	r20, r20
    1254:	ee 0f       	add	r30, r30
    1256:	44 1f       	adc	r20, r20
    1258:	fa 95       	dec	r31
    125a:	e1 f7       	brne	.-8      	; 0x1254 <exp+0x42>
    125c:	41 95       	neg	r20
    125e:	55 0b       	sbc	r21, r21
    1260:	f1 d0       	rcall	.+482    	; 0x1444 <ldexp>
    1262:	0f 90       	pop	r0
    1264:	07 fe       	sbrs	r0, 7
    1266:	e5 c0       	rjmp	.+458    	; 0x1432 <inverse>
    1268:	08 95       	ret

0000126a <__fixsfsi>:
    126a:	04 d0       	rcall	.+8      	; 0x1274 <__fixunssfsi>
    126c:	68 94       	set
    126e:	b1 11       	cpse	r27, r1
    1270:	da c0       	rjmp	.+436    	; 0x1426 <__fp_szero>
    1272:	08 95       	ret

00001274 <__fixunssfsi>:
    1274:	bd d0       	rcall	.+378    	; 0x13f0 <__fp_splitA>
    1276:	88 f0       	brcs	.+34     	; 0x129a <__fixunssfsi+0x26>
    1278:	9f 57       	subi	r25, 0x7F	; 127
    127a:	90 f0       	brcs	.+36     	; 0x12a0 <__fixunssfsi+0x2c>
    127c:	b9 2f       	mov	r27, r25
    127e:	99 27       	eor	r25, r25
    1280:	b7 51       	subi	r27, 0x17	; 23
    1282:	a0 f0       	brcs	.+40     	; 0x12ac <__fixunssfsi+0x38>
    1284:	d1 f0       	breq	.+52     	; 0x12ba <__fixunssfsi+0x46>
    1286:	66 0f       	add	r22, r22
    1288:	77 1f       	adc	r23, r23
    128a:	88 1f       	adc	r24, r24
    128c:	99 1f       	adc	r25, r25
    128e:	1a f0       	brmi	.+6      	; 0x1296 <__fixunssfsi+0x22>
    1290:	ba 95       	dec	r27
    1292:	c9 f7       	brne	.-14     	; 0x1286 <__fixunssfsi+0x12>
    1294:	12 c0       	rjmp	.+36     	; 0x12ba <__fixunssfsi+0x46>
    1296:	b1 30       	cpi	r27, 0x01	; 1
    1298:	81 f0       	breq	.+32     	; 0x12ba <__fixunssfsi+0x46>
    129a:	c4 d0       	rcall	.+392    	; 0x1424 <__fp_zero>
    129c:	b1 e0       	ldi	r27, 0x01	; 1
    129e:	08 95       	ret
    12a0:	c1 c0       	rjmp	.+386    	; 0x1424 <__fp_zero>
    12a2:	67 2f       	mov	r22, r23
    12a4:	78 2f       	mov	r23, r24
    12a6:	88 27       	eor	r24, r24
    12a8:	b8 5f       	subi	r27, 0xF8	; 248
    12aa:	39 f0       	breq	.+14     	; 0x12ba <__fixunssfsi+0x46>
    12ac:	b9 3f       	cpi	r27, 0xF9	; 249
    12ae:	cc f3       	brlt	.-14     	; 0x12a2 <__fixunssfsi+0x2e>
    12b0:	86 95       	lsr	r24
    12b2:	77 95       	ror	r23
    12b4:	67 95       	ror	r22
    12b6:	b3 95       	inc	r27
    12b8:	d9 f7       	brne	.-10     	; 0x12b0 <__fixunssfsi+0x3c>
    12ba:	3e f4       	brtc	.+14     	; 0x12ca <__fixunssfsi+0x56>
    12bc:	90 95       	com	r25
    12be:	80 95       	com	r24
    12c0:	70 95       	com	r23
    12c2:	61 95       	neg	r22
    12c4:	7f 4f       	sbci	r23, 0xFF	; 255
    12c6:	8f 4f       	sbci	r24, 0xFF	; 255
    12c8:	9f 4f       	sbci	r25, 0xFF	; 255
    12ca:	08 95       	ret

000012cc <__floatunsisf>:
    12cc:	e8 94       	clt
    12ce:	09 c0       	rjmp	.+18     	; 0x12e2 <__floatsisf+0x12>

000012d0 <__floatsisf>:
    12d0:	97 fb       	bst	r25, 7
    12d2:	3e f4       	brtc	.+14     	; 0x12e2 <__floatsisf+0x12>
    12d4:	90 95       	com	r25
    12d6:	80 95       	com	r24
    12d8:	70 95       	com	r23
    12da:	61 95       	neg	r22
    12dc:	7f 4f       	sbci	r23, 0xFF	; 255
    12de:	8f 4f       	sbci	r24, 0xFF	; 255
    12e0:	9f 4f       	sbci	r25, 0xFF	; 255
    12e2:	99 23       	and	r25, r25
    12e4:	a9 f0       	breq	.+42     	; 0x1310 <__floatsisf+0x40>
    12e6:	f9 2f       	mov	r31, r25
    12e8:	96 e9       	ldi	r25, 0x96	; 150
    12ea:	bb 27       	eor	r27, r27
    12ec:	93 95       	inc	r25
    12ee:	f6 95       	lsr	r31
    12f0:	87 95       	ror	r24
    12f2:	77 95       	ror	r23
    12f4:	67 95       	ror	r22
    12f6:	b7 95       	ror	r27
    12f8:	f1 11       	cpse	r31, r1
    12fa:	f8 cf       	rjmp	.-16     	; 0x12ec <__floatsisf+0x1c>
    12fc:	fa f4       	brpl	.+62     	; 0x133c <__floatsisf+0x6c>
    12fe:	bb 0f       	add	r27, r27
    1300:	11 f4       	brne	.+4      	; 0x1306 <__floatsisf+0x36>
    1302:	60 ff       	sbrs	r22, 0
    1304:	1b c0       	rjmp	.+54     	; 0x133c <__floatsisf+0x6c>
    1306:	6f 5f       	subi	r22, 0xFF	; 255
    1308:	7f 4f       	sbci	r23, 0xFF	; 255
    130a:	8f 4f       	sbci	r24, 0xFF	; 255
    130c:	9f 4f       	sbci	r25, 0xFF	; 255
    130e:	16 c0       	rjmp	.+44     	; 0x133c <__floatsisf+0x6c>
    1310:	88 23       	and	r24, r24
    1312:	11 f0       	breq	.+4      	; 0x1318 <__floatsisf+0x48>
    1314:	96 e9       	ldi	r25, 0x96	; 150
    1316:	11 c0       	rjmp	.+34     	; 0x133a <__floatsisf+0x6a>
    1318:	77 23       	and	r23, r23
    131a:	21 f0       	breq	.+8      	; 0x1324 <__floatsisf+0x54>
    131c:	9e e8       	ldi	r25, 0x8E	; 142
    131e:	87 2f       	mov	r24, r23
    1320:	76 2f       	mov	r23, r22
    1322:	05 c0       	rjmp	.+10     	; 0x132e <__floatsisf+0x5e>
    1324:	66 23       	and	r22, r22
    1326:	71 f0       	breq	.+28     	; 0x1344 <__floatsisf+0x74>
    1328:	96 e8       	ldi	r25, 0x86	; 134
    132a:	86 2f       	mov	r24, r22
    132c:	70 e0       	ldi	r23, 0x00	; 0
    132e:	60 e0       	ldi	r22, 0x00	; 0
    1330:	2a f0       	brmi	.+10     	; 0x133c <__floatsisf+0x6c>
    1332:	9a 95       	dec	r25
    1334:	66 0f       	add	r22, r22
    1336:	77 1f       	adc	r23, r23
    1338:	88 1f       	adc	r24, r24
    133a:	da f7       	brpl	.-10     	; 0x1332 <__floatsisf+0x62>
    133c:	88 0f       	add	r24, r24
    133e:	96 95       	lsr	r25
    1340:	87 95       	ror	r24
    1342:	97 f9       	bld	r25, 7
    1344:	08 95       	ret

00001346 <__fp_inf>:
    1346:	97 f9       	bld	r25, 7
    1348:	9f 67       	ori	r25, 0x7F	; 127
    134a:	80 e8       	ldi	r24, 0x80	; 128
    134c:	70 e0       	ldi	r23, 0x00	; 0
    134e:	60 e0       	ldi	r22, 0x00	; 0
    1350:	08 95       	ret

00001352 <__fp_nan>:
    1352:	9f ef       	ldi	r25, 0xFF	; 255
    1354:	80 ec       	ldi	r24, 0xC0	; 192
    1356:	08 95       	ret

00001358 <__fp_powser>:
    1358:	df 93       	push	r29
    135a:	cf 93       	push	r28
    135c:	1f 93       	push	r17
    135e:	0f 93       	push	r16
    1360:	ff 92       	push	r15
    1362:	ef 92       	push	r14
    1364:	df 92       	push	r13
    1366:	7b 01       	movw	r14, r22
    1368:	8c 01       	movw	r16, r24
    136a:	68 94       	set
    136c:	05 c0       	rjmp	.+10     	; 0x1378 <__fp_powser+0x20>
    136e:	da 2e       	mov	r13, r26
    1370:	ef 01       	movw	r28, r30
    1372:	db d0       	rcall	.+438    	; 0x152a <__mulsf3x>
    1374:	fe 01       	movw	r30, r28
    1376:	e8 94       	clt
    1378:	a5 91       	lpm	r26, Z+
    137a:	25 91       	lpm	r18, Z+
    137c:	35 91       	lpm	r19, Z+
    137e:	45 91       	lpm	r20, Z+
    1380:	55 91       	lpm	r21, Z+
    1382:	ae f3       	brts	.-22     	; 0x136e <__fp_powser+0x16>
    1384:	ef 01       	movw	r28, r30
    1386:	85 de       	rcall	.-758    	; 0x1092 <__addsf3x>
    1388:	fe 01       	movw	r30, r28
    138a:	97 01       	movw	r18, r14
    138c:	a8 01       	movw	r20, r16
    138e:	da 94       	dec	r13
    1390:	79 f7       	brne	.-34     	; 0x1370 <__fp_powser+0x18>
    1392:	df 90       	pop	r13
    1394:	ef 90       	pop	r14
    1396:	ff 90       	pop	r15
    1398:	0f 91       	pop	r16
    139a:	1f 91       	pop	r17
    139c:	cf 91       	pop	r28
    139e:	df 91       	pop	r29
    13a0:	08 95       	ret

000013a2 <__fp_pscA>:
    13a2:	00 24       	eor	r0, r0
    13a4:	0a 94       	dec	r0
    13a6:	16 16       	cp	r1, r22
    13a8:	17 06       	cpc	r1, r23
    13aa:	18 06       	cpc	r1, r24
    13ac:	09 06       	cpc	r0, r25
    13ae:	08 95       	ret

000013b0 <__fp_pscB>:
    13b0:	00 24       	eor	r0, r0
    13b2:	0a 94       	dec	r0
    13b4:	12 16       	cp	r1, r18
    13b6:	13 06       	cpc	r1, r19
    13b8:	14 06       	cpc	r1, r20
    13ba:	05 06       	cpc	r0, r21
    13bc:	08 95       	ret

000013be <__fp_round>:
    13be:	09 2e       	mov	r0, r25
    13c0:	03 94       	inc	r0
    13c2:	00 0c       	add	r0, r0
    13c4:	11 f4       	brne	.+4      	; 0x13ca <__fp_round+0xc>
    13c6:	88 23       	and	r24, r24
    13c8:	52 f0       	brmi	.+20     	; 0x13de <__fp_round+0x20>
    13ca:	bb 0f       	add	r27, r27
    13cc:	40 f4       	brcc	.+16     	; 0x13de <__fp_round+0x20>
    13ce:	bf 2b       	or	r27, r31
    13d0:	11 f4       	brne	.+4      	; 0x13d6 <__fp_round+0x18>
    13d2:	60 ff       	sbrs	r22, 0
    13d4:	04 c0       	rjmp	.+8      	; 0x13de <__fp_round+0x20>
    13d6:	6f 5f       	subi	r22, 0xFF	; 255
    13d8:	7f 4f       	sbci	r23, 0xFF	; 255
    13da:	8f 4f       	sbci	r24, 0xFF	; 255
    13dc:	9f 4f       	sbci	r25, 0xFF	; 255
    13de:	08 95       	ret

000013e0 <__fp_split3>:
    13e0:	57 fd       	sbrc	r21, 7
    13e2:	90 58       	subi	r25, 0x80	; 128
    13e4:	44 0f       	add	r20, r20
    13e6:	55 1f       	adc	r21, r21
    13e8:	59 f0       	breq	.+22     	; 0x1400 <__fp_splitA+0x10>
    13ea:	5f 3f       	cpi	r21, 0xFF	; 255
    13ec:	71 f0       	breq	.+28     	; 0x140a <__fp_splitA+0x1a>
    13ee:	47 95       	ror	r20

000013f0 <__fp_splitA>:
    13f0:	88 0f       	add	r24, r24
    13f2:	97 fb       	bst	r25, 7
    13f4:	99 1f       	adc	r25, r25
    13f6:	61 f0       	breq	.+24     	; 0x1410 <__fp_splitA+0x20>
    13f8:	9f 3f       	cpi	r25, 0xFF	; 255
    13fa:	79 f0       	breq	.+30     	; 0x141a <__fp_splitA+0x2a>
    13fc:	87 95       	ror	r24
    13fe:	08 95       	ret
    1400:	12 16       	cp	r1, r18
    1402:	13 06       	cpc	r1, r19
    1404:	14 06       	cpc	r1, r20
    1406:	55 1f       	adc	r21, r21
    1408:	f2 cf       	rjmp	.-28     	; 0x13ee <__fp_split3+0xe>
    140a:	46 95       	lsr	r20
    140c:	f1 df       	rcall	.-30     	; 0x13f0 <__fp_splitA>
    140e:	08 c0       	rjmp	.+16     	; 0x1420 <__fp_splitA+0x30>
    1410:	16 16       	cp	r1, r22
    1412:	17 06       	cpc	r1, r23
    1414:	18 06       	cpc	r1, r24
    1416:	99 1f       	adc	r25, r25
    1418:	f1 cf       	rjmp	.-30     	; 0x13fc <__fp_splitA+0xc>
    141a:	86 95       	lsr	r24
    141c:	71 05       	cpc	r23, r1
    141e:	61 05       	cpc	r22, r1
    1420:	08 94       	sec
    1422:	08 95       	ret

00001424 <__fp_zero>:
    1424:	e8 94       	clt

00001426 <__fp_szero>:
    1426:	bb 27       	eor	r27, r27
    1428:	66 27       	eor	r22, r22
    142a:	77 27       	eor	r23, r23
    142c:	cb 01       	movw	r24, r22
    142e:	97 f9       	bld	r25, 7
    1430:	08 95       	ret

00001432 <inverse>:
    1432:	9b 01       	movw	r18, r22
    1434:	ac 01       	movw	r20, r24
    1436:	60 e0       	ldi	r22, 0x00	; 0
    1438:	70 e0       	ldi	r23, 0x00	; 0
    143a:	80 e8       	ldi	r24, 0x80	; 128
    143c:	9f e3       	ldi	r25, 0x3F	; 63
    143e:	7c ce       	rjmp	.-776    	; 0x1138 <__divsf3>
    1440:	82 cf       	rjmp	.-252    	; 0x1346 <__fp_inf>
    1442:	ca c0       	rjmp	.+404    	; 0x15d8 <__fp_mpack>

00001444 <ldexp>:
    1444:	d5 df       	rcall	.-86     	; 0x13f0 <__fp_splitA>
    1446:	e8 f3       	brcs	.-6      	; 0x1442 <inverse+0x10>
    1448:	99 23       	and	r25, r25
    144a:	d9 f3       	breq	.-10     	; 0x1442 <inverse+0x10>
    144c:	94 0f       	add	r25, r20
    144e:	51 1d       	adc	r21, r1
    1450:	bb f3       	brvs	.-18     	; 0x1440 <inverse+0xe>
    1452:	91 50       	subi	r25, 0x01	; 1
    1454:	50 40       	sbci	r21, 0x00	; 0
    1456:	94 f0       	brlt	.+36     	; 0x147c <ldexp+0x38>
    1458:	59 f0       	breq	.+22     	; 0x1470 <ldexp+0x2c>
    145a:	88 23       	and	r24, r24
    145c:	32 f0       	brmi	.+12     	; 0x146a <ldexp+0x26>
    145e:	66 0f       	add	r22, r22
    1460:	77 1f       	adc	r23, r23
    1462:	88 1f       	adc	r24, r24
    1464:	91 50       	subi	r25, 0x01	; 1
    1466:	50 40       	sbci	r21, 0x00	; 0
    1468:	c1 f7       	brne	.-16     	; 0x145a <ldexp+0x16>
    146a:	9e 3f       	cpi	r25, 0xFE	; 254
    146c:	51 05       	cpc	r21, r1
    146e:	44 f7       	brge	.-48     	; 0x1440 <inverse+0xe>
    1470:	88 0f       	add	r24, r24
    1472:	91 1d       	adc	r25, r1
    1474:	96 95       	lsr	r25
    1476:	87 95       	ror	r24
    1478:	97 f9       	bld	r25, 7
    147a:	08 95       	ret
    147c:	5f 3f       	cpi	r21, 0xFF	; 255
    147e:	ac f0       	brlt	.+42     	; 0x14aa <ldexp+0x66>
    1480:	98 3e       	cpi	r25, 0xE8	; 232
    1482:	9c f0       	brlt	.+38     	; 0x14aa <ldexp+0x66>
    1484:	bb 27       	eor	r27, r27
    1486:	86 95       	lsr	r24
    1488:	77 95       	ror	r23
    148a:	67 95       	ror	r22
    148c:	b7 95       	ror	r27
    148e:	08 f4       	brcc	.+2      	; 0x1492 <ldexp+0x4e>
    1490:	b1 60       	ori	r27, 0x01	; 1
    1492:	93 95       	inc	r25
    1494:	c1 f7       	brne	.-16     	; 0x1486 <ldexp+0x42>
    1496:	bb 0f       	add	r27, r27
    1498:	58 f7       	brcc	.-42     	; 0x1470 <ldexp+0x2c>
    149a:	11 f4       	brne	.+4      	; 0x14a0 <ldexp+0x5c>
    149c:	60 ff       	sbrs	r22, 0
    149e:	e8 cf       	rjmp	.-48     	; 0x1470 <ldexp+0x2c>
    14a0:	6f 5f       	subi	r22, 0xFF	; 255
    14a2:	7f 4f       	sbci	r23, 0xFF	; 255
    14a4:	8f 4f       	sbci	r24, 0xFF	; 255
    14a6:	9f 4f       	sbci	r25, 0xFF	; 255
    14a8:	e3 cf       	rjmp	.-58     	; 0x1470 <ldexp+0x2c>
    14aa:	bd cf       	rjmp	.-134    	; 0x1426 <__fp_szero>

000014ac <modf>:
    14ac:	fa 01       	movw	r30, r20
    14ae:	dc 01       	movw	r26, r24
    14b0:	aa 0f       	add	r26, r26
    14b2:	bb 1f       	adc	r27, r27
    14b4:	9b 01       	movw	r18, r22
    14b6:	ac 01       	movw	r20, r24
    14b8:	bf 57       	subi	r27, 0x7F	; 127
    14ba:	28 f4       	brcc	.+10     	; 0x14c6 <modf+0x1a>
    14bc:	22 27       	eor	r18, r18
    14be:	33 27       	eor	r19, r19
    14c0:	44 27       	eor	r20, r20
    14c2:	50 78       	andi	r21, 0x80	; 128
    14c4:	1f c0       	rjmp	.+62     	; 0x1504 <modf+0x58>
    14c6:	b7 51       	subi	r27, 0x17	; 23
    14c8:	88 f4       	brcc	.+34     	; 0x14ec <modf+0x40>
    14ca:	ab 2f       	mov	r26, r27
    14cc:	00 24       	eor	r0, r0
    14ce:	46 95       	lsr	r20
    14d0:	37 95       	ror	r19
    14d2:	27 95       	ror	r18
    14d4:	01 1c       	adc	r0, r1
    14d6:	a3 95       	inc	r26
    14d8:	d2 f3       	brmi	.-12     	; 0x14ce <modf+0x22>
    14da:	00 20       	and	r0, r0
    14dc:	69 f0       	breq	.+26     	; 0x14f8 <modf+0x4c>
    14de:	22 0f       	add	r18, r18
    14e0:	33 1f       	adc	r19, r19
    14e2:	44 1f       	adc	r20, r20
    14e4:	b3 95       	inc	r27
    14e6:	da f3       	brmi	.-10     	; 0x14de <modf+0x32>
    14e8:	0d d0       	rcall	.+26     	; 0x1504 <modf+0x58>
    14ea:	c1 cd       	rjmp	.-1150   	; 0x106e <__subsf3>
    14ec:	61 30       	cpi	r22, 0x01	; 1
    14ee:	71 05       	cpc	r23, r1
    14f0:	a0 e8       	ldi	r26, 0x80	; 128
    14f2:	8a 07       	cpc	r24, r26
    14f4:	b9 46       	sbci	r27, 0x69	; 105
    14f6:	30 f4       	brcc	.+12     	; 0x1504 <modf+0x58>
    14f8:	9b 01       	movw	r18, r22
    14fa:	ac 01       	movw	r20, r24
    14fc:	66 27       	eor	r22, r22
    14fe:	77 27       	eor	r23, r23
    1500:	88 27       	eor	r24, r24
    1502:	90 78       	andi	r25, 0x80	; 128
    1504:	30 96       	adiw	r30, 0x00	; 0
    1506:	21 f0       	breq	.+8      	; 0x1510 <modf+0x64>
    1508:	20 83       	st	Z, r18
    150a:	31 83       	std	Z+1, r19	; 0x01
    150c:	42 83       	std	Z+2, r20	; 0x02
    150e:	53 83       	std	Z+3, r21	; 0x03
    1510:	08 95       	ret

00001512 <__mulsf3>:
    1512:	0b d0       	rcall	.+22     	; 0x152a <__mulsf3x>
    1514:	54 cf       	rjmp	.-344    	; 0x13be <__fp_round>
    1516:	45 df       	rcall	.-374    	; 0x13a2 <__fp_pscA>
    1518:	28 f0       	brcs	.+10     	; 0x1524 <__mulsf3+0x12>
    151a:	4a df       	rcall	.-364    	; 0x13b0 <__fp_pscB>
    151c:	18 f0       	brcs	.+6      	; 0x1524 <__mulsf3+0x12>
    151e:	95 23       	and	r25, r21
    1520:	09 f0       	breq	.+2      	; 0x1524 <__mulsf3+0x12>
    1522:	11 cf       	rjmp	.-478    	; 0x1346 <__fp_inf>
    1524:	16 cf       	rjmp	.-468    	; 0x1352 <__fp_nan>
    1526:	11 24       	eor	r1, r1
    1528:	7e cf       	rjmp	.-260    	; 0x1426 <__fp_szero>

0000152a <__mulsf3x>:
    152a:	5a df       	rcall	.-332    	; 0x13e0 <__fp_split3>
    152c:	a0 f3       	brcs	.-24     	; 0x1516 <__mulsf3+0x4>

0000152e <__mulsf3_pse>:
    152e:	95 9f       	mul	r25, r21
    1530:	d1 f3       	breq	.-12     	; 0x1526 <__mulsf3+0x14>
    1532:	95 0f       	add	r25, r21
    1534:	50 e0       	ldi	r21, 0x00	; 0
    1536:	55 1f       	adc	r21, r21
    1538:	62 9f       	mul	r22, r18
    153a:	f0 01       	movw	r30, r0
    153c:	72 9f       	mul	r23, r18
    153e:	bb 27       	eor	r27, r27
    1540:	f0 0d       	add	r31, r0
    1542:	b1 1d       	adc	r27, r1
    1544:	63 9f       	mul	r22, r19
    1546:	aa 27       	eor	r26, r26
    1548:	f0 0d       	add	r31, r0
    154a:	b1 1d       	adc	r27, r1
    154c:	aa 1f       	adc	r26, r26
    154e:	64 9f       	mul	r22, r20
    1550:	66 27       	eor	r22, r22
    1552:	b0 0d       	add	r27, r0
    1554:	a1 1d       	adc	r26, r1
    1556:	66 1f       	adc	r22, r22
    1558:	82 9f       	mul	r24, r18
    155a:	22 27       	eor	r18, r18
    155c:	b0 0d       	add	r27, r0
    155e:	a1 1d       	adc	r26, r1
    1560:	62 1f       	adc	r22, r18
    1562:	73 9f       	mul	r23, r19
    1564:	b0 0d       	add	r27, r0
    1566:	a1 1d       	adc	r26, r1
    1568:	62 1f       	adc	r22, r18
    156a:	83 9f       	mul	r24, r19
    156c:	a0 0d       	add	r26, r0
    156e:	61 1d       	adc	r22, r1
    1570:	22 1f       	adc	r18, r18
    1572:	74 9f       	mul	r23, r20
    1574:	33 27       	eor	r19, r19
    1576:	a0 0d       	add	r26, r0
    1578:	61 1d       	adc	r22, r1
    157a:	23 1f       	adc	r18, r19
    157c:	84 9f       	mul	r24, r20
    157e:	60 0d       	add	r22, r0
    1580:	21 1d       	adc	r18, r1
    1582:	82 2f       	mov	r24, r18
    1584:	76 2f       	mov	r23, r22
    1586:	6a 2f       	mov	r22, r26
    1588:	11 24       	eor	r1, r1
    158a:	9f 57       	subi	r25, 0x7F	; 127
    158c:	50 40       	sbci	r21, 0x00	; 0
    158e:	8a f0       	brmi	.+34     	; 0x15b2 <__mulsf3_pse+0x84>
    1590:	e1 f0       	breq	.+56     	; 0x15ca <__mulsf3_pse+0x9c>
    1592:	88 23       	and	r24, r24
    1594:	4a f0       	brmi	.+18     	; 0x15a8 <__mulsf3_pse+0x7a>
    1596:	ee 0f       	add	r30, r30
    1598:	ff 1f       	adc	r31, r31
    159a:	bb 1f       	adc	r27, r27
    159c:	66 1f       	adc	r22, r22
    159e:	77 1f       	adc	r23, r23
    15a0:	88 1f       	adc	r24, r24
    15a2:	91 50       	subi	r25, 0x01	; 1
    15a4:	50 40       	sbci	r21, 0x00	; 0
    15a6:	a9 f7       	brne	.-22     	; 0x1592 <__mulsf3_pse+0x64>
    15a8:	9e 3f       	cpi	r25, 0xFE	; 254
    15aa:	51 05       	cpc	r21, r1
    15ac:	70 f0       	brcs	.+28     	; 0x15ca <__mulsf3_pse+0x9c>
    15ae:	cb ce       	rjmp	.-618    	; 0x1346 <__fp_inf>
    15b0:	3a cf       	rjmp	.-396    	; 0x1426 <__fp_szero>
    15b2:	5f 3f       	cpi	r21, 0xFF	; 255
    15b4:	ec f3       	brlt	.-6      	; 0x15b0 <__mulsf3_pse+0x82>
    15b6:	98 3e       	cpi	r25, 0xE8	; 232
    15b8:	dc f3       	brlt	.-10     	; 0x15b0 <__mulsf3_pse+0x82>
    15ba:	86 95       	lsr	r24
    15bc:	77 95       	ror	r23
    15be:	67 95       	ror	r22
    15c0:	b7 95       	ror	r27
    15c2:	f7 95       	ror	r31
    15c4:	e7 95       	ror	r30
    15c6:	9f 5f       	subi	r25, 0xFF	; 255
    15c8:	c1 f7       	brne	.-16     	; 0x15ba <__mulsf3_pse+0x8c>
    15ca:	fe 2b       	or	r31, r30
    15cc:	88 0f       	add	r24, r24
    15ce:	91 1d       	adc	r25, r1
    15d0:	96 95       	lsr	r25
    15d2:	87 95       	ror	r24
    15d4:	97 f9       	bld	r25, 7
    15d6:	08 95       	ret

000015d8 <__fp_mpack>:
    15d8:	9f 3f       	cpi	r25, 0xFF	; 255
    15da:	31 f0       	breq	.+12     	; 0x15e8 <__fp_mpack_finite+0xc>

000015dc <__fp_mpack_finite>:
    15dc:	91 50       	subi	r25, 0x01	; 1
    15de:	20 f4       	brcc	.+8      	; 0x15e8 <__fp_mpack_finite+0xc>
    15e0:	87 95       	ror	r24
    15e2:	77 95       	ror	r23
    15e4:	67 95       	ror	r22
    15e6:	b7 95       	ror	r27
    15e8:	88 0f       	add	r24, r24
    15ea:	91 1d       	adc	r25, r1
    15ec:	96 95       	lsr	r25
    15ee:	87 95       	ror	r24
    15f0:	97 f9       	bld	r25, 7
    15f2:	08 95       	ret

000015f4 <__udivmodsi4>:
    15f4:	a1 e2       	ldi	r26, 0x21	; 33
    15f6:	1a 2e       	mov	r1, r26
    15f8:	aa 1b       	sub	r26, r26
    15fa:	bb 1b       	sub	r27, r27
    15fc:	fd 01       	movw	r30, r26
    15fe:	0d c0       	rjmp	.+26     	; 0x161a <__udivmodsi4_ep>

00001600 <__udivmodsi4_loop>:
    1600:	aa 1f       	adc	r26, r26
    1602:	bb 1f       	adc	r27, r27
    1604:	ee 1f       	adc	r30, r30
    1606:	ff 1f       	adc	r31, r31
    1608:	a2 17       	cp	r26, r18
    160a:	b3 07       	cpc	r27, r19
    160c:	e4 07       	cpc	r30, r20
    160e:	f5 07       	cpc	r31, r21
    1610:	20 f0       	brcs	.+8      	; 0x161a <__udivmodsi4_ep>
    1612:	a2 1b       	sub	r26, r18
    1614:	b3 0b       	sbc	r27, r19
    1616:	e4 0b       	sbc	r30, r20
    1618:	f5 0b       	sbc	r31, r21

0000161a <__udivmodsi4_ep>:
    161a:	66 1f       	adc	r22, r22
    161c:	77 1f       	adc	r23, r23
    161e:	88 1f       	adc	r24, r24
    1620:	99 1f       	adc	r25, r25
    1622:	1a 94       	dec	r1
    1624:	69 f7       	brne	.-38     	; 0x1600 <__udivmodsi4_loop>
    1626:	60 95       	com	r22
    1628:	70 95       	com	r23
    162a:	80 95       	com	r24
    162c:	90 95       	com	r25
    162e:	9b 01       	movw	r18, r22
    1630:	ac 01       	movw	r20, r24
    1632:	bd 01       	movw	r22, r26
    1634:	cf 01       	movw	r24, r30
    1636:	08 95       	ret

00001638 <_exit>:
    1638:	f8 94       	cli

0000163a <__stop_program>:
    163a:	ff cf       	rjmp	.-2      	; 0x163a <__stop_program>
