--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf

Design file:              xillydemo.ncd
Physical constraint file: xillydemo.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.02 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X98Y90.C6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.849ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y87.AQ     Tcklo                 0.631   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X100Y89.D4     net (fanout=2)        0.885   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X100Y89.CMUX   Topdc                 0.539   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X98Y90.B5      net (fanout=1)        0.430   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X98Y90.B       Tilo                  0.124   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X98Y90.C6      net (fanout=1)        0.160   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X98Y90.CLK     Tas                   0.045   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (1.339ns logic, 1.475ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X102Y65.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.812ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.777ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y67.AQ     Tcklo                 0.631   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X102Y66.D1     net (fanout=2)        0.845   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X102Y66.CMUX   Topdc                 0.539   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X102Y65.A6     net (fanout=1)        0.309   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X102Y65.A      Tilo                  0.124   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X102Y65.B5     net (fanout=1)        0.286   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X102Y65.CLK    Tas                   0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (1.337ns logic, 1.440ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X90Y71.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.661ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.626ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control2<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y69.AQ      Tcklo                 0.562   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X91Y69.D3      net (fanout=2)        0.654   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X91Y69.CMUX    Topdc                 0.536   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_F
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X90Y71.A5      net (fanout=1)        0.421   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X90Y71.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X90Y71.B5      net (fanout=1)        0.286   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X90Y71.CLK     Tas                   0.043   U_ila_pro_2/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.626ns (1.265ns logic, 1.361ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X102Y66.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.212ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.247ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y67.AQ     Tcklo                 0.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X102Y66.A6     net (fanout=2)        0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X102Y66.CLK    Tah         (-Th)     0.075   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.106ns logic, 0.141ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X91Y69.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.308ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control2<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y69.AQ      Tcklo                 0.163   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X91Y69.A5      net (fanout=2)        0.226   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X91Y69.CLK     Tah         (-Th)     0.046   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.117ns logic, 0.226ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X103Y66.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.399ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y67.AQ     Tcklo                 0.181   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X102Y66.A6     net (fanout=2)        0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X102Y66.A      Tilo                  0.045   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X103Y66.BX     net (fanout=1)        0.133   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X103Y66.CLK    Tckdi       (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.160ns logic, 0.274ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 36 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X100Y87.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.645ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.790ns (Levels of Logic = 0)
  Clock Path Skew:      -3.558ns (2.166 - 5.724)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    icon_control1<13> falling
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.191ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.BMUX   Tshcko                0.655   U_ila_pro_1/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X100Y87.SR     net (fanout=10)       0.821   U_ila_pro_1/U0/I_NO_D.U_ILA/iARM
    SLICE_X100Y87.CLK    Trck                  0.314   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.790ns (0.969ns logic, 0.821ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X93Y69.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.471ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.694ns (Levels of Logic = 0)
  Clock Path Skew:      -3.480ns (2.238 - 5.718)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    icon_control2<13> falling
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.191ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y71.AQ      Tcko                  0.456   U_ila_pro_2/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X93Y69.SR      net (fanout=11)       0.836   U_ila_pro_2/U0/I_NO_D.U_ILA/iARM
    SLICE_X93Y69.CLK     Trck                  0.402   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.694ns (0.858ns logic, 0.836ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X102Y67.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.882ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.360ns (Levels of Logic = 0)
  Clock Path Skew:      -3.225ns (2.498 - 5.723)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.191ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y67.BQ     Tcko                  0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X102Y67.SR     net (fanout=11)       0.590   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X102Y67.CLK    Trck                  0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.770ns logic, 0.590ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X102Y67.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.654ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.503ns (1.892 - 2.395)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.191ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y67.BQ     Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X102Y67.SR     net (fanout=11)       0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X102Y67.CLK    Tremck      (-Th)    -0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.204ns logic, 0.244ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X93Y69.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.690ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      -0.405ns (1.986 - 2.391)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    icon_control2<13> falling
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.191ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y71.AQ      Tcko                  0.141   U_ila_pro_2/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X93Y69.SR      net (fanout=11)       0.356   U_ila_pro_2/U0/I_NO_D.U_ILA/iARM
    SLICE_X93Y69.CLK     Tremck      (-Th)    -0.085   U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.226ns logic, 0.356ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X100Y87.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.815ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.624ns (Levels of Logic = 0)
  Clock Path Skew:      -0.488ns (1.908 - 2.396)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    icon_control1<13> falling
  Clock Uncertainty:    0.297ns

  Clock Uncertainty:          0.297ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.191ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y83.BMUX   Tshcko                0.202   U_ila_pro_1/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X100Y87.SR     net (fanout=10)       0.359   U_ila_pro_1/U0/I_NO_D.U_ILA/iARM
    SLICE_X100Y87.CLK    Tremck      (-Th)    -0.063   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.265ns logic, 0.359ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5522 paths analyzed, 879 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.223ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X98Y77.B6), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.188ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y39.DOPADOP0Trcko_DOPA            2.454   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X105Y98.D4     net (fanout=1)        0.779   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<8>
    SLICE_X105Y98.D      Tilo                  0.124   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X104Y98.B2     net (fanout=1)        0.868   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X104Y98.B      Tilo                  0.124   U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X101Y93.D3     net (fanout=1)        1.022   U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X101Y93.D      Tilo                  0.124   icon_control1<3>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X98Y77.A5      net (fanout=1)        1.154   icon_control1<3>
    SLICE_X98Y77.A       Tilo                  0.124   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X98Y77.B6      net (fanout=1)        0.372   U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X98Y77.CLK     Tas                   0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (2.993ns logic, 4.195ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.137ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y39.DOADO6  Trcko_DOA             2.454   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X105Y99.A1     net (fanout=1)        1.010   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<6>
    SLICE_X105Y99.A      Tilo                  0.124   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X104Y98.B4     net (fanout=1)        0.586   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X104Y98.B      Tilo                  0.124   U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X101Y93.D3     net (fanout=1)        1.022   U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X101Y93.D      Tilo                  0.124   icon_control1<3>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X98Y77.A5      net (fanout=1)        1.154   icon_control1<3>
    SLICE_X98Y77.A       Tilo                  0.124   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X98Y77.B6      net (fanout=1)        0.372   U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X98Y77.CLK     Tas                   0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.137ns (2.993ns logic, 4.144ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.064ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y39.DOADO5  Trcko_DOA             2.454   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X105Y98.A2     net (fanout=1)        1.006   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<5>
    SLICE_X105Y98.A      Tilo                  0.124   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24
    SLICE_X104Y98.B3     net (fanout=1)        0.517   U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X104Y98.B      Tilo                  0.124   U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26
    SLICE_X101Y93.D3     net (fanout=1)        1.022   U_ila_pro_1/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X101Y93.D      Tilo                  0.124   icon_control1<3>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X98Y77.A5      net (fanout=1)        1.154   icon_control1<3>
    SLICE_X98Y77.A       Tilo                  0.124   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X98Y77.B6      net (fanout=1)        0.372   U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X98Y77.CLK     Tas                   0.043   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.064ns (2.993ns logic, 4.071ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (SLICE_X86Y55.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.CQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X98Y77.D2      net (fanout=5)        1.021   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X98Y77.DMUX    Tilo                  0.388   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X98Y64.A2      net (fanout=9)        1.957   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X98Y64.A       Tilo                  0.124   icon_control2<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE
    SLICE_X86Y55.CE      net (fanout=15)       2.083   icon_control2<19>
    SLICE_X86Y55.CLK     Tceck                 0.374   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<0>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (1.404ns logic, 5.061ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.320ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.AQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X98Y77.D1      net (fanout=6)        0.877   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X98Y77.DMUX    Tilo                  0.387   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X98Y64.A2      net (fanout=9)        1.957   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X98Y64.A       Tilo                  0.124   icon_control2<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE
    SLICE_X86Y55.CE      net (fanout=15)       2.083   icon_control2<19>
    SLICE_X86Y55.CLK     Tceck                 0.374   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<0>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (1.403ns logic, 4.917ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.142ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.DQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X98Y77.D3      net (fanout=5)        0.705   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X98Y77.DMUX    Tilo                  0.381   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X98Y64.A2      net (fanout=9)        1.957   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X98Y64.A       Tilo                  0.124   icon_control2<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE
    SLICE_X86Y55.CE      net (fanout=15)       2.083   icon_control2<19>
    SLICE_X86Y55.CLK     Tceck                 0.374   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<0>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.142ns (1.397ns logic, 4.745ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X86Y54.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.451ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.CQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X98Y77.D2      net (fanout=5)        1.021   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X98Y77.DMUX    Tilo                  0.388   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X98Y64.A2      net (fanout=9)        1.957   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X98Y64.A       Tilo                  0.124   icon_control2<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE
    SLICE_X86Y54.CE      net (fanout=15)       2.069   icon_control2<19>
    SLICE_X86Y54.CLK     Tceck                 0.374   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.451ns (1.404ns logic, 5.047ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.AQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X98Y77.D1      net (fanout=6)        0.877   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X98Y77.DMUX    Tilo                  0.387   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X98Y64.A2      net (fanout=9)        1.957   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X98Y64.A       Tilo                  0.124   icon_control2<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE
    SLICE_X86Y54.CE      net (fanout=15)       2.069   icon_control2<19>
    SLICE_X86Y54.CLK     Tceck                 0.374   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (1.403ns logic, 4.903ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.DQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X98Y77.D3      net (fanout=5)        0.705   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X98Y77.DMUX    Tilo                  0.381   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X98Y64.A2      net (fanout=9)        1.957   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X98Y64.A       Tilo                  0.124   icon_control2<19>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[15].U_LCE
    SLICE_X86Y54.CE      net (fanout=15)       2.069   icon_control2<19>
    SLICE_X86Y54.CLK     Tceck                 0.374   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (1.397ns logic, 4.731ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X100Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y76.CQ     Tcko                  0.141   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE
    SLICE_X100Y76.A6     net (fanout=2)        0.082   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<2>
    SLICE_X100Y76.CLK    Tah         (-Th)     0.075   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.066ns logic, 0.082ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_STAT/U_TDO (SLICE_X100Y76.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE to U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y76.AQ     Tcko                  0.141   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE
    SLICE_X100Y76.A5     net (fanout=2)        0.113   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<0>
    SLICE_X100Y76.CLK    Tah         (-Th)     0.075   U_icon_pro/U0/U_ICON/iTDO_VEC<15>
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO_next
                                                       U_icon_pro/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.066ns logic, 0.113ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X100Y88.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y88.AQ     Tcko                  0.141   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X100Y88.A5     net (fanout=2)        0.114   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X100Y88.CLK    Tah         (-Th)     0.075   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.066ns logic, 0.114ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X5Y39.CLKARDCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X5Y39.CLKBWRCLK
  Clock network: RF_TX_TOP_INST/CLK_40MHz_0_DEG
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: U_ila_pro_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X5Y31.CLKARDCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.829ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X99Y77.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.456   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X92Y73.D1      net (fanout=3)        1.031   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X92Y73.D       Tilo                  0.124   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X99Y77.CE      net (fanout=3)        0.978   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X99Y77.CLK     Tceck                 0.205   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.785ns logic, 2.009ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X99Y77.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.456   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X92Y73.D1      net (fanout=3)        1.031   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X92Y73.D       Tilo                  0.124   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X99Y77.CE      net (fanout=3)        0.978   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X99Y77.CLK     Tceck                 0.205   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.785ns logic, 2.009ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X99Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.456   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X92Y73.D1      net (fanout=3)        1.031   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X92Y73.D       Tilo                  0.124   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X99Y76.CE      net (fanout=3)        0.686   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X99Y76.CLK     Tceck                 0.205   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.785ns logic, 1.717ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X94Y73.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X92Y73.A5      net (fanout=3)        0.266   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X92Y73.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X94Y73.SR      net (fanout=2)        0.202   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X94Y73.CLK     Tcksr       (-Th)     0.009   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.177ns logic, 0.468ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X94Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X92Y73.A5      net (fanout=3)        0.266   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X92Y73.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X94Y72.SR      net (fanout=2)        0.257   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X94Y72.CLK     Tcksr       (-Th)     0.009   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.177ns logic, 0.523ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X94Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X92Y73.A5      net (fanout=3)        0.266   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X92Y73.A       Tilo                  0.045   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X94Y72.SR      net (fanout=2)        0.257   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X94Y72.CLK     Tcksr       (-Th)     0.009   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.177ns logic, 0.523ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.094ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X87Y73.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.059ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.456   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X87Y73.A3      net (fanout=3)        0.508   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X87Y73.CLK     Tas                   0.095   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.551ns logic, 0.508ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X87Y73.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y73.AQ      Tcko                  0.141   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X87Y73.A3      net (fanout=3)        0.180   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X87Y73.CLK     Tah         (-Th)     0.046   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.095ns logic, 0.180ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1149 paths analyzed, 303 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X97Y69.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.284ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      5.249ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.CQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X98Y77.D2      net (fanout=5)        1.021   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X98Y77.DMUX    Tilo                  0.388   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X97Y69.SR      net (fanout=3)        0.562   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X97Y69.CLK     Trck                  0.405   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.249ns (1.559ns logic, 3.690ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.139ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      5.104ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.AQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X98Y77.D1      net (fanout=6)        0.877   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X98Y77.DMUX    Tilo                  0.387   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X97Y69.SR      net (fanout=3)        0.562   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X97Y69.CLK     Trck                  0.405   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (1.558ns logic, 3.546ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.961ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.926ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.DQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X98Y77.D3      net (fanout=5)        0.705   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X98Y77.DMUX    Tilo                  0.381   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X97Y69.SR      net (fanout=3)        0.562   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X97Y69.CLK     Trck                  0.405   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (1.552ns logic, 3.374ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X98Y69.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.278ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      5.243ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.CQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X98Y77.D2      net (fanout=5)        1.021   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X98Y77.DMUX    Tilo                  0.388   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X98Y69.SR      net (fanout=3)        0.642   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X98Y69.CLK     Trck                  0.319   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.473ns logic, 3.770ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.133ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.AQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X98Y77.D1      net (fanout=6)        0.877   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X98Y77.DMUX    Tilo                  0.387   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X98Y69.SR      net (fanout=3)        0.642   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X98Y69.CLK     Trck                  0.319   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (1.472ns logic, 3.626ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.955ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.DQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X98Y77.D3      net (fanout=5)        0.705   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X98Y77.DMUX    Tilo                  0.381   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X98Y69.SR      net (fanout=3)        0.642   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X98Y69.CLK     Trck                  0.319   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.466ns logic, 3.454ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X98Y69.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.278ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      5.243ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.CQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X98Y77.D2      net (fanout=5)        1.021   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X98Y77.DMUX    Tilo                  0.388   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X98Y69.SR      net (fanout=3)        0.642   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X98Y69.CLK     Trck                  0.319   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.473ns logic, 3.770ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.133ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.AQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X98Y77.D1      net (fanout=6)        0.877   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X98Y77.DMUX    Tilo                  0.387   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X98Y69.SR      net (fanout=3)        0.642   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X98Y69.CLK     Trck                  0.319   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (1.472ns logic, 3.626ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.955ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y76.DQ      Tcko                  0.518   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X98Y77.D3      net (fanout=5)        0.705   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X98Y77.DMUX    Tilo                  0.381   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X96Y69.B1      net (fanout=9)        1.617   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X96Y69.B       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X96Y69.A4      net (fanout=4)        0.490   icon_control2<13>
    SLICE_X96Y69.A       Tilo                  0.124   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X98Y69.SR      net (fanout=3)        0.642   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X98Y69.CLK     Trck                  0.319   U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.466ns logic, 3.454ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X106Y60.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.144ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y60.BQ     Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X106Y60.C6     net (fanout=2)        0.085   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X106Y60.CLK    Tah         (-Th)     0.047   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.094ns logic, 0.085ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X106Y59.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.181ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y59.DQ     Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X106Y59.D5     net (fanout=2)        0.122   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X106Y59.CLK    Tah         (-Th)     0.047   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.216ns (0.094ns logic, 0.122ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X104Y70.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.171ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y71.AQ     Tcko                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X104Y70.AX     net (fanout=1)        0.124   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X104Y70.CLK    Tckdi       (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.206ns (0.082ns logic, 0.124ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 696 paths analyzed, 651 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X66Y40.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.030ns (data path)
  Source:               U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.030ns (Levels of Logic = 0)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.AQ      Tcko                  0.456   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X66Y40.A4      net (fanout=17)       3.574   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.456ns logic, 3.574ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X66Y41.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.894ns (data path)
  Source:               U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.894ns (Levels of Logic = 0)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.AQ      Tcko                  0.456   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X66Y41.A4      net (fanout=17)       3.438   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (0.456ns logic, 3.438ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X66Y42.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.749ns (data path)
  Source:               U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.749ns (Levels of Logic = 0)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y62.AQ      Tcko                  0.456   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X66Y42.A4      net (fanout=17)       3.293   U_ila_pro_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
    -------------------------------------------------  ---------------------------
    Total                                      3.749ns (0.456ns logic, 3.293ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X3Y44.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.150ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.BQ       Tcko                  0.456   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X3Y44.CX       net (fanout=1)        0.598   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X3Y44.CLK      Tdick                 0.061   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.517ns logic, 0.598ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X3Y44.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.089ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.054ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.AQ       Tcko                  0.456   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X3Y44.BX       net (fanout=1)        0.517   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X3Y44.CLK      Tdick                 0.081   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.537ns logic, 0.517ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X3Y44.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.228ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.AQ       Tcko                  0.141   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X3Y44.BX       net (fanout=1)        0.188   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X3Y44.CLK      Tckdi       (-Th)     0.066   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.075ns logic, 0.188ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X3Y44.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.311ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.BQ       Tcko                  0.141   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X3Y44.CX       net (fanout=1)        0.240   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X3Y44.CLK      Tckdi       (-Th)     0.070   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.071ns logic, 0.240ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y98.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.094ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.AQ      Tcko                  0.456   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y98.BX      net (fanout=1)        0.522   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X28Y98.CLK     Tdick                 0.081   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.537ns logic, 0.522ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y98.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.070ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.BQ      Tcko                  0.456   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y98.CX      net (fanout=1)        0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X28Y98.CLK     Tdick                 0.061   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.035ns (0.517ns logic, 0.518ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X28Y98.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.254ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.AQ      Tcko                  0.141   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y98.BX      net (fanout=1)        0.214   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X28Y98.CLK     Tckdi       (-Th)     0.066   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.075ns logic, 0.214ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X28Y98.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.283ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.BQ      Tcko                  0.141   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y98.CX      net (fanout=1)        0.212   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X28Y98.CLK     Tckdi       (-Th)     0.070   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.071ns logic, 0.212ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 124870 paths analyzed, 18175 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.298ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2 (SLICE_X26Y77.C2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.950ns (Levels of Logic = 2)
  Clock Path Skew:      -0.313ns (1.320 - 1.633)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.AQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0
    SLICE_X8Y34.D2       net (fanout=96)       4.266   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[0]
    SLICE_X8Y34.CMUX     Topdc                 0.539   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/vpos[11]_v_data_start_reg[11]12
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_8
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7
    SLICE_X26Y77.C2      net (fanout=1)        2.654   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7
    SLICE_X26Y77.CLK     Tas                   0.035   xillybus_ins/system_i/axi4lite_0_M_RDATA<63>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]23
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.950ns (1.030ns logic, 6.920ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.942ns (Levels of Logic = 2)
  Clock Path Skew:      -0.313ns (1.320 - 1.633)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.AQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0
    SLICE_X8Y34.C2       net (fanout=96)       4.252   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[0]
    SLICE_X8Y34.CMUX     Tilo                  0.545   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/vpos[11]_v_data_start_reg[11]12
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_7
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7
    SLICE_X26Y77.C2      net (fanout=1)        2.654   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7
    SLICE_X26Y77.CLK     Tas                   0.035   xillybus_ins/system_i/axi4lite_0_M_RDATA<63>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]23
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.942ns (1.036ns logic, 6.906ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 2)
  Clock Path Skew:      -0.313ns (1.320 - 1.633)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1
    SLICE_X8Y34.C5       net (fanout=96)       4.077   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[1]
    SLICE_X8Y34.CMUX     Tilo                  0.545   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/vpos[11]_v_data_start_reg[11]12
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_7
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7
    SLICE_X26Y77.C2      net (fanout=1)        2.654   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux22_6_f7
    SLICE_X26Y77.CLK     Tas                   0.035   xillybus_ins/system_i/axi4lite_0_M_RDATA<63>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]23
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (1.036ns logic, 6.731ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1 (SLICE_X27Y58.C1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (1.333 - 1.633)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1
    SLICE_X8Y33.D2       net (fanout=96)       4.627   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[1]
    SLICE_X8Y33.CMUX     Topdc                 0.539   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_8
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
    SLICE_X27Y58.C1      net (fanout=1)        2.193   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
    SLICE_X27Y58.CLK     Tas                   0.079   xillybus_ins/system_i/axi4lite_0_M_RDATA<51>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]11
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (1.074ns logic, 6.820ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.886ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (1.333 - 1.633)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_1
    SLICE_X8Y33.C2       net (fanout=96)       4.613   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[1]
    SLICE_X8Y33.CMUX     Tilo                  0.545   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_7
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
    SLICE_X27Y58.C1      net (fanout=1)        2.193   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
    SLICE_X27Y58.CLK     Tas                   0.079   xillybus_ins/system_i/axi4lite_0_M_RDATA<51>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]11
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (1.080ns logic, 6.806ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (1.333 - 1.633)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y108.AQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[3]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr_0
    SLICE_X8Y33.D3       net (fanout=96)       4.268   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/axi_slave_ins/reg_rd_addr[0]
    SLICE_X8Y33.CMUX     Topdc                 0.539   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_8
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
    SLICE_X27Y58.C1      net (fanout=1)        2.193   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/mux11_6_f7
    SLICE_X27Y58.CLK     Tas                   0.079   xillybus_ins/system_i/axi4lite_0_M_RDATA<51>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_addr[3]11
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/registers_ins/rd_data_1
    -------------------------------------------------  ---------------------------
    Total                                      7.535ns (1.074ns logic, 6.461ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12 (SLICE_X43Y129.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.014ns (Levels of Logic = 2)
  Clock Path Skew:      -0.121ns (1.455 - 1.576)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.489   xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         xillybus_ins/system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y108.A5       net (fanout=5)        2.705   xillybus_ins/M_AXI_WREADY
    SLICE_X27Y108.A        Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d<1>
                                                         xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1
    SLICE_X28Y125.A1       net (fanout=11)       1.956   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd
    SLICE_X28Y125.AMUX     Tilo                  0.354   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]
                                                         xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv1
    SLICE_X43Y129.CE       net (fanout=8)        1.181   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv
    SLICE_X43Y129.CLK      Tceck                 0.205   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]
                                                         xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12
    ---------------------------------------------------  ---------------------------
    Total                                        8.014ns (2.172ns logic, 5.842ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_WVALID (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.739ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (1.455 - 1.450)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_WVALID to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y92.DQ      Tcko                  0.456   xillybus_ins/M_AXI_WVALID
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_WVALID
    SLICE_X27Y108.A1     net (fanout=6)        1.463   xillybus_ins/M_AXI_WVALID
    SLICE_X27Y108.A      Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d<1>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1
    SLICE_X28Y125.A1     net (fanout=11)       1.956   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd
    SLICE_X28Y125.AMUX   Tilo                  0.354   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv1
    SLICE_X43Y129.CE     net (fanout=8)        1.181   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv
    SLICE_X43Y129.CLK    Tceck                 0.205   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.139ns logic, 4.600ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.538ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.735 - 0.767)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y120.DQ     Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold
    SLICE_X27Y108.A4     net (fanout=4)        1.262   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_hold
    SLICE_X27Y108.A      Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d<1>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd1
    SLICE_X28Y125.A1     net (fanout=11)       1.956   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/pseudo_fifo_rd
    SLICE_X28Y125.AMUX   Tilo                  0.354   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_BE[3]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv1
    SLICE_X43Y129.CE     net (fanout=8)        1.181   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv
    SLICE_X43Y129.CLK    Tceck                 0.205   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff[15]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_read_from_fifo_backoff_12
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (1.139ns logic, 4.399ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8 (SLICE_X61Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_8 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.365ns (0.903 - 0.538)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_8 to xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y99.CQ      Tcko                  0.141   xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset[12]
                                                       xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset_8
    SLICE_X61Y102.A5     net (fanout=2)        0.271   xillybus_ins/xillybus_core_ins/rd_arbiter_ins/recvbuf_end_offset[8]
    SLICE_X61Y102.CLK    Tah         (-Th)     0.046   xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset[11]
                                                       xillybus_ins/xillybus_core_ins/mux3511
                                                       xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/rd_end_offset_8
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.095ns logic, 0.271ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address (RAMB18_X2Y41.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_20 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.385ns (0.917 - 0.532)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_20 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X31Y95.AQ        Tcko                  0.141   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[23]
                                                         xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_20
    RAMB18_X2Y41.DIBDI4    net (fanout=3)        0.401   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[20]
    RAMB18_X2Y41.CLKBWRCLK Trckd_DIB   (-Th)     0.155   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
                                                         xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
    ---------------------------------------------------  ---------------------------
    Total                                        0.387ns (-0.014ns logic, 0.401ns route)
                                                         (-3.6% logic, 103.6% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3 (SLICE_X33Y100.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.365ns (0.875 - 0.510)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3 to xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y98.DQ      Tcko                  0.141   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg[3]
                                                       xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_3
    SLICE_X33Y100.A4     net (fanout=3)        0.272   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg[3]
    SLICE_X33Y100.CLK    Tah         (-Th)     0.046   xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data[31]
                                                       xillybus_ins/xillybus_core_ins/bar_registers_ins/Mmux_rd_addr[5]_dma_control_reg[31]_select_6_OUT26
                                                       xillybus_ins/xillybus_core_ins/bar_registers_ins/rd_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.095ns logic, 0.272ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
  Logical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
  Location pin: RAMB18_X2Y40.RDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
  Logical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
  Location pin: RAMB18_X2Y40.WRCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: audio_ins/record_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: audio_ins/record_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y7.CLKARDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point audio_ins/audio_mclk (OLOGIC_X0Y20.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_ins/clk_div_1 (FF)
  Destination:          audio_ins/audio_mclk (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.840ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.828 - 0.918)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_ins/clk_div_1 to audio_ins/audio_mclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.518   audio_ins/clk_div<1>
                                                       audio_ins/clk_div_1
    OLOGIC_X0Y20.D1      net (fanout=2)        0.531   audio_ins/clk_div<1>
    OLOGIC_X0Y20.CLK     Todck                 0.791   audio_ins/audio_mclk
                                                       audio_ins/audio_mclk
    -------------------------------------------------  ---------------------------
    Total                                      1.840ns (1.309ns logic, 0.531ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_ins/clk_div_1 (FF)
  Destination:          audio_ins/clk_div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_ins/clk_div_1 to audio_ins/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.518   audio_ins/clk_div<1>
                                                       audio_ins/clk_div_1
    SLICE_X0Y19.B2       net (fanout=2)        0.668   audio_ins/clk_div<1>
    SLICE_X0Y19.CLK      Tas                   0.043   audio_ins/clk_div<1>
                                                       audio_ins/Mcount_clk_div_xor<1>11
                                                       audio_ins/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.561ns logic, 0.668ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio_ins/clk_div_0 (FF)
  Destination:          audio_ins/clk_div_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio_ins/clk_div_0 to audio_ins/clk_div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.518   audio_ins/clk_div<1>
                                                       audio_ins/clk_div_0
    SLICE_X0Y19.A3       net (fanout=2)        0.538   audio_ins/clk_div<0>
    SLICE_X0Y19.CLK      Tas                   0.047   audio_ins/clk_div<1>
                                                       audio_ins/Mcount_clk_div_xor<0>11_INV_0
                                                       audio_ins/clk_div_0
    -------------------------------------------------  ---------------------------
    Total                                      1.103ns (0.565ns logic, 0.538ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_ins/clk_div_0 (FF)
  Destination:          audio_ins/clk_div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_ins/clk_div_0 to audio_ins/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.164   audio_ins/clk_div<1>
                                                       audio_ins/clk_div_0
    SLICE_X0Y19.B3       net (fanout=2)        0.189   audio_ins/clk_div<0>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.076   audio_ins/clk_div<1>
                                                       audio_ins/Mcount_clk_div_xor<1>11
                                                       audio_ins/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.088ns logic, 0.189ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point audio_ins/clk_div_0 (SLICE_X0Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_ins/clk_div_0 (FF)
  Destination:          audio_ins/clk_div_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_ins/clk_div_0 to audio_ins/clk_div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.164   audio_ins/clk_div<1>
                                                       audio_ins/clk_div_0
    SLICE_X0Y19.A3       net (fanout=2)        0.189   audio_ins/clk_div<0>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.075   audio_ins/clk_div<1>
                                                       audio_ins/Mcount_clk_div_xor<0>11_INV_0
                                                       audio_ins/clk_div_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.089ns logic, 0.189ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point audio_ins/clk_div_1 (SLICE_X0Y19.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio_ins/clk_div_1 (FF)
  Destination:          audio_ins/clk_div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio_ins/clk_div_1 to audio_ins/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.164   audio_ins/clk_div<1>
                                                       audio_ins/clk_div_1
    SLICE_X0Y19.B2       net (fanout=2)        0.245   audio_ins/clk_div<1>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.076   audio_ins/clk_div<1>
                                                       audio_ins/Mcount_clk_div_xor<1>11
                                                       audio_ins/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.088ns logic, 0.245ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100_BUFGP/BUFG/I0
  Logical resource: clk_100_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 
5.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.347ns.
--------------------------------------------------------------------------------

Paths for end point vga4_green<2> (AB21.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.153ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<8> (FF)
  Destination:          vga4_green<2> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      5.347ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<8> to vga4_green<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y33.OQ      Tockq                 0.448   vga4_green_2_OBUF
                                                       xillybus_ins/vga_iob_ff<8>
    AB21.O               net (fanout=1)        0.001   vga4_green_2_OBUF
    AB21.PAD             Tioop                 4.898   vga4_green<2>
                                                       vga4_green_2_OBUF
                                                       vga4_green<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (5.346ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga4_green<0> (AB22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.155ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<6> (FF)
  Destination:          vga4_green<0> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      5.345ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<6> to vga4_green<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y35.OQ      Tockq                 0.448   vga4_green_0_OBUF
                                                       xillybus_ins/vga_iob_ff<6>
    AB22.O               net (fanout=1)        0.001   vga4_green_0_OBUF
    AB22.PAD             Tioop                 4.896   vga4_green<0>
                                                       vga4_green_0_OBUF
                                                       vga4_green<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (5.344ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_vsync (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.158ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<0> (FF)
  Destination:          vga_vsync (PAD)
  Requirement:          5.500ns
  Data Path Delay:      5.342ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<0> to vga_vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y28.OQ      Tockq                 0.448   vga_vsync_OBUF
                                                       xillybus_ins/vga_iob_ff<0>
    Y19.O                net (fanout=1)        0.001   vga_vsync_OBUF
    Y19.PAD              Tioop                 4.893   vga_vsync
                                                       vga_vsync_OBUF
                                                       vga_vsync
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (5.341ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 5.5 ns;
--------------------------------------------------------------------------------

Paths for end point vga4_red<2> (V19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.556ns (data path)
  Source:               xillybus_ins/vga_iob_ff<12> (FF)
  Destination:          vga4_red<2> (PAD)
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<12> to vga4_red<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y37.OQ      Tockq                 0.177   vga4_red_2_OBUF
                                                       xillybus_ins/vga_iob_ff<12>
    V19.O                net (fanout=1)        0.001   vga4_red_2_OBUF
    V19.PAD              Tioop                 1.378   vga4_red<2>
                                                       vga4_red_2_OBUF
                                                       vga4_red<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (1.555ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<1> (U20.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.561ns (data path)
  Source:               xillybus_ins/vga_iob_ff<11> (FF)
  Destination:          vga4_red<1> (PAD)
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<11> to vga4_red<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y40.OQ      Tockq                 0.177   vga4_red_1_OBUF
                                                       xillybus_ins/vga_iob_ff<11>
    U20.O                net (fanout=1)        0.001   vga4_red_1_OBUF
    U20.PAD              Tioop                 1.383   vga4_red<1>
                                                       vga4_red_1_OBUF
                                                       vga4_red<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (1.560ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<3> (V18.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.574ns (data path)
  Source:               xillybus_ins/vga_iob_ff<13> (FF)
  Destination:          vga4_red<3> (PAD)
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<13> to vga4_red<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y38.OQ      Tockq                 0.177   vga4_red_3_OBUF
                                                       xillybus_ins/vga_iob_ff<13>
    V18.O                net (fanout=1)        0.001   vga4_red_3_OBUF
    V18.PAD              Tioop                 1.396   vga4_red<3>
                                                       vga4_red_3_OBUF
                                                       vga4_red<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (1.573ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP         
"CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CP_CLK_40MHz_FROM_CP_EXT = PERIOD TIMEGRP
        "CP_CLK_40MHz_FROM_CP_EXT_TS_GROUP" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1
  Logical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_IN
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1
  Logical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_CORE_INST/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_IN
--------------------------------------------------------------------------------
Slack: 22.845ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_FROM_CHILIPEPPER_BUFG_INST/I0
  Logical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_FROM_CHILIPEPPER_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CP_CLK_40MHz_FROM_CP_EXT_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clk
out0         = PERIOD TIMEGRP         
"xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkou
t0"         TS_gclk / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3952 paths analyzed, 1038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.890ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y29.RSTRAMB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          15.384ns
  Data Path Delay:      1.809ns (Levels of Logic = 0)
  Clock Path Skew:      -6.719ns (2.348 - 9.067)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 15.384ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.240ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X36Y61.AQ        Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    RAMB18_X2Y29.RSTRAMB   net (fanout=3)        0.932   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    RAMB18_X2Y29.CLKBWRCLK Trcck_RSTRAM          0.359   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        1.809ns (0.877ns logic, 0.932ns route)
                                                         (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (SLICE_X36Y64.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.317ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.741 - 0.805)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y29.DOBDO13 Trcko_DOB             2.454   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X33Y58.D1      net (fanout=1)        1.632   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X33Y58.D       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X33Y61.D5      net (fanout=2)        0.558   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X33Y61.DMUX    Tilo                  0.325   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X36Y64.CE      net (fanout=5)        1.055   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X36Y64.CLK     Tceck                 0.169   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (3.072ns logic, 3.245ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.004ns (Levels of Logic = 2)
  Clock Path Skew:      -0.203ns (1.417 - 1.620)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.BQ      Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1
    SLICE_X33Y58.D6      net (fanout=1)        1.255   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
    SLICE_X33Y58.D       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X33Y61.D5      net (fanout=2)        0.558   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X33Y61.DMUX    Tilo                  0.325   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X36Y64.CE      net (fanout=5)        1.055   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X36Y64.CLK     Tceck                 0.169   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.136ns logic, 2.868ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (1.417 - 1.547)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X33Y58.D5      net (fanout=2)        1.082   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X33Y58.D       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X33Y61.D5      net (fanout=2)        0.558   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X33Y61.DMUX    Tilo                  0.325   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X36Y64.CE      net (fanout=5)        1.055   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X36Y64.CLK     Tceck                 0.169   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.136ns logic, 2.695ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (SLICE_X36Y64.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.317ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.741 - 0.805)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y29.DOBDO13 Trcko_DOB             2.454   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X33Y58.D1      net (fanout=1)        1.632   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X33Y58.D       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X33Y61.D5      net (fanout=2)        0.558   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X33Y61.DMUX    Tilo                  0.325   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X36Y64.CE      net (fanout=5)        1.055   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X36Y64.CLK     Tceck                 0.169   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (3.072ns logic, 3.245ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.004ns (Levels of Logic = 2)
  Clock Path Skew:      -0.203ns (1.417 - 1.620)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.BQ      Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1
    SLICE_X33Y58.D6      net (fanout=1)        1.255   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
    SLICE_X33Y58.D       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X33Y61.D5      net (fanout=2)        0.558   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X33Y61.DMUX    Tilo                  0.325   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X36Y64.CE      net (fanout=5)        1.055   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X36Y64.CLK     Tceck                 0.169   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.136ns logic, 2.868ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.831ns (Levels of Logic = 2)
  Clock Path Skew:      -0.130ns (1.417 - 1.547)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X33Y58.D5      net (fanout=2)        1.082   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X33Y58.D       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X33Y61.D5      net (fanout=2)        0.558   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X33Y61.DMUX    Tilo                  0.325   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X36Y64.CE      net (fanout=5)        1.055   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X36Y64.CLK     Tceck                 0.169   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.136ns logic, 2.695ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X3Y9.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.394 - 0.290)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X53Y21.DQ          Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]
                                                           xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_6
    RAMB18_X3Y9.ADDRARDADDR7 net (fanout=5)        0.274   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]
    RAMB18_X3Y9.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                           xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    -----------------------------------------------------  ---------------------------
    Total                                          0.232ns (-0.042ns logic, 0.274ns route)
                                                           (-18.1% logic, 118.1% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2 (SLICE_X34Y60.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y60.CQ      Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<2><7>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6
    SLICE_X34Y60.B6      net (fanout=5)        0.081   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<2><6>
    SLICE_X34Y60.CLK     Tah         (-Th)     0.076   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<8>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[8]_reduce_xor_111_xo<0>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.065ns logic, 0.081ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset (SLICE_X42Y30.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce_7 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce_7 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.DQ      Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[7]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce_7
    SLICE_X42Y30.D5      net (fanout=1)        0.088   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[7]
    SLICE_X42Y30.CLK     Tah         (-Th)     0.082   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[3]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/debounce[7]_rt
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_reset
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.059ns logic, 0.088ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Location pin: RAMB18_X3Y9.CLKARDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y29.CLKARDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y29.CLKBWRCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF 
= PERIOD TIMEGRP         
"RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF"         
TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF = PERIOD TIMEGRP
        "RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_180_DEG_UNBUF"
        TS_CP_CLK_40MHz_FROM_CP_EXT PHASE 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.845ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_BUFG_INST/I0
  Logical resource: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_UNBUF
--------------------------------------------------------------------------------
Slack: 23.526ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: CP_TX_DAC_CLK_EXT_OBUF/CLK
  Logical resource: RF_TX_TOP_INST/CP_TX_DAC_CLK_ODDR_INST/CK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: RF_TX_TOP_INST/CLK_40MHz_180_DEG
--------------------------------------------------------------------------------
Slack: 23.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: CP_TX_DAC_CLK_EXT_OBUF/SR
  Logical resource: RF_TX_TOP_INST/CP_TX_DAC_CLK_ODDR_INST/SR
  Location pin: OLOGIC_X1Y128.SR
  Clock network: RF_TX_TOP_INST/NOT_CLK_GEN_PLL_LOCKED
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = 
PERIOD TIMEGRP         "RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF" 
        TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16941185 paths analyzed, 7024 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.227ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ (SLICE_X104Y124.D4), 378497 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.145ns (Levels of Logic = 14)
  Clock Path Skew:      0.023ns (0.850 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y116.B2     net (fanout=18)       0.900   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y116.BMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311
    SLICE_X64Y118.B1     net (fanout=5)        1.016   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<8>
    SLICE_X64Y118.COUT   Topcyb                0.674   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_lut<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<3>
    SLICE_X64Y119.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<3>
    SLICE_X64Y119.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_RESET_shift6
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<6>
    SLICE_X65Y131.A1     net (fanout=16)       1.261   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<6>
    SLICE_X65Y131.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_last_value<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out111
    SLICE_X59Y134.A3     net (fanout=27)       1.156   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1<0>
    SLICE_X59Y134.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_9<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out1_bypass11
    SLICE_X88Y124.B6     net (fanout=50)       3.817   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2<0>
    SLICE_X88Y124.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>11
    SLICE_X90Y124.A2     net (fanout=7)        0.873   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>
    SLICE_X90Y124.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<8>11
    SLICE_X90Y124.B5     net (fanout=2)        0.306   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<8>
    SLICE_X90Y124.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_xor<9>11
    SLICE_X92Y124.C2     net (fanout=2)        0.807   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
    SLICE_X92Y124.DMUX   Topcd                 0.659   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_15<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_lut<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_cy<10>
    SLICE_X100Y123.B2    net (fanout=2)        0.990   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0287[12:0]<10>
    SLICE_X100Y123.CMUX  Topbc                 0.879   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_lut<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_xor<11>
    SLICE_X104Y124.C3    net (fanout=1)        0.955   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im<11>
    SLICE_X104Y124.C     Tilo                  0.124   U_ila_pro_1/U0/iTRIG_IN<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131_SW0
    SLICE_X104Y124.D4    net (fanout=1)        0.465   N254
    SLICE_X104Y124.CLK   Tas                   0.045   U_ila_pro_1/U0/iTRIG_IN<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131
                                                       U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     19.145ns (5.472ns logic, 13.673ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 14)
  Clock Path Skew:      0.023ns (0.850 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y116.B2     net (fanout=18)       0.900   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y116.BMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311
    SLICE_X64Y118.B1     net (fanout=5)        1.016   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<8>
    SLICE_X64Y118.COUT   Topcyb                0.622   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_lutdi1
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<3>
    SLICE_X64Y119.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<3>
    SLICE_X64Y119.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_RESET_shift6
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<6>
    SLICE_X65Y131.A1     net (fanout=16)       1.261   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant3_out1_INV_34_o_cy<6>
    SLICE_X65Y131.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_last_value<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out111
    SLICE_X59Y134.A3     net (fanout=27)       1.156   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1<0>
    SLICE_X59Y134.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_9<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out1_bypass11
    SLICE_X88Y124.B6     net (fanout=50)       3.817   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2<0>
    SLICE_X88Y124.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>11
    SLICE_X90Y124.A2     net (fanout=7)        0.873   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>
    SLICE_X90Y124.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<8>11
    SLICE_X90Y124.B5     net (fanout=2)        0.306   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<8>
    SLICE_X90Y124.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_xor<9>11
    SLICE_X92Y124.C2     net (fanout=2)        0.807   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
    SLICE_X92Y124.DMUX   Topcd                 0.659   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_15<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_lut<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_cy<10>
    SLICE_X100Y123.B2    net (fanout=2)        0.990   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0287[12:0]<10>
    SLICE_X100Y123.CMUX  Topbc                 0.879   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_lut<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_xor<11>
    SLICE_X104Y124.C3    net (fanout=1)        0.955   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im<11>
    SLICE_X104Y124.C     Tilo                  0.124   U_ila_pro_1/U0/iTRIG_IN<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131_SW0
    SLICE_X104Y124.D4    net (fanout=1)        0.465   N254
    SLICE_X104Y124.CLK   Tas                   0.045   U_ila_pro_1/U0/iTRIG_IN<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131
                                                       U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (5.420ns logic, 13.673ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Requirement:          25.000ns
  Data Path Delay:      19.091ns (Levels of Logic = 14)
  Clock Path Skew:      0.023ns (0.850 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y116.B2     net (fanout=18)       0.900   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y116.BMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311
    SLICE_X66Y118.B1     net (fanout=5)        1.022   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<8>
    SLICE_X66Y118.COUT   Topcyb                0.657   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_lut<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy<3>
    SLICE_X66Y119.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy<3>
    SLICE_X66Y119.CMUX   Tcinc                 0.415   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant4_out1
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant4_out1_cy<6>
    SLICE_X65Y131.A3     net (fanout=17)       1.220   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant4_out1
    SLICE_X65Y131.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_last_value<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out111
    SLICE_X59Y134.A3     net (fanout=27)       1.156   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1<0>
    SLICE_X59Y134.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_9<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_Q_out1_bypass11
    SLICE_X88Y124.B6     net (fanout=50)       3.817   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2<0>
    SLICE_X88Y124.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>11
    SLICE_X90Y124.A2     net (fanout=7)        0.873   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<4>
    SLICE_X90Y124.A      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<8>11
    SLICE_X90Y124.B5     net (fanout=2)        0.306   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_cy<8>
    SLICE_X90Y124.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd1_xor<9>11
    SLICE_X92Y124.C2     net (fanout=2)        0.807   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd_91
    SLICE_X92Y124.DMUX   Topcd                 0.659   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im_15<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_lut<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0287[12:0]_Madd2_cy<10>
    SLICE_X100Y123.B2    net (fanout=2)        0.990   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0287[12:0]<10>
    SLICE_X100Y123.CMUX  Topbc                 0.879   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_lut<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_1_Madd_xor<11>
    SLICE_X104Y124.C3    net (fanout=1)        0.955   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im<11>
    SLICE_X104Y124.C     Tilo                  0.124   U_ila_pro_1/U0/iTRIG_IN<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131_SW0
    SLICE_X104Y124.D4    net (fanout=1)        0.465   N254
    SLICE_X104Y124.CLK   Tas                   0.045   U_ila_pro_1/U0/iTRIG_IN<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out131
                                                       U_ila_pro_1/U0/I_TQ0.G_TW[7].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     19.091ns (5.453ns logic, 13.638ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X104Y123.D4), 194267 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.961ns (Levels of Logic = 15)
  Clock Path Skew:      0.025ns (0.852 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y116.B2     net (fanout=18)       0.900   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y116.BMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311
    SLICE_X65Y117.B1     net (fanout=5)        0.880   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<8>
    SLICE_X65Y117.COUT   Topcyb                0.674   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass<0>1_cy
    SLICE_X82Y118.C1     net (fanout=4)        1.143   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1
    SLICE_X82Y118.CMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass<2>1
    SLICE_X85Y140.B2     net (fanout=7)        1.906   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<1>
    SLICE_X85Y140.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121
    SLICE_X105Y132.A4    net (fanout=24)       2.907   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1<1>
    SLICE_X105Y132.A     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut<2>
    SLICE_X104Y128.D1    net (fanout=4)        1.010   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Maddsub_n0270[18:0]_Madd2_lut<5>
    SLICE_X104Y128.D     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_xor<3>11
    SLICE_X104Y129.A1    net (fanout=2)        0.836   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31
    SLICE_X104Y129.COUT  Topcya                0.637   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<6>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_lut<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<6>
    SLICE_X104Y130.CIN   net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<6>
    SLICE_X104Y130.AMUX  Tcina                 0.403   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<10>
    SLICE_X105Y125.C4    net (fanout=2)        0.820   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0286[12:0]<7>
    SLICE_X105Y125.COUT  Topcyc                0.522   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value<8>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_lut<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy<8>
    SLICE_X105Y126.CIN   net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy<8>
    SLICE_X105Y126.AMUX  Tcina                 0.410   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_xor<11>
    SLICE_X104Y123.C2    net (fanout=1)        0.949   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re<9>
    SLICE_X104Y123.C     Tilo                  0.124   U_ila_pro_1/U0/iTRIG_IN<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121_SW0
    SLICE_X104Y123.D4    net (fanout=1)        0.465   N272
    SLICE_X104Y123.CLK   Tas                   0.045   U_ila_pro_1/U0/iTRIG_IN<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121
                                                       U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     18.961ns (6.018ns logic, 12.943ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.941ns (Levels of Logic = 15)
  Clock Path Skew:      0.025ns (0.852 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y116.B2     net (fanout=18)       0.900   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y116.BMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311
    SLICE_X65Y117.B1     net (fanout=5)        0.880   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<8>
    SLICE_X65Y117.COUT   Topcyb                0.674   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass<0>1_cy
    SLICE_X82Y118.C1     net (fanout=4)        1.143   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1
    SLICE_X82Y118.CMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass<2>1
    SLICE_X85Y140.B2     net (fanout=7)        1.906   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<1>
    SLICE_X85Y140.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121
    SLICE_X105Y132.A4    net (fanout=24)       2.907   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1<1>
    SLICE_X105Y132.A     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut<2>
    SLICE_X100Y133.A2    net (fanout=4)        1.001   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Maddsub_n0270[18:0]_Madd2_lut<5>
    SLICE_X100Y133.A     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_41
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_xor<4>11
    SLICE_X104Y129.B4    net (fanout=2)        0.805   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_41
    SLICE_X104Y129.COUT  Topcyb                0.657   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<6>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_lut<4>1_INV_0
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<6>
    SLICE_X104Y130.CIN   net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<6>
    SLICE_X104Y130.AMUX  Tcina                 0.403   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<10>
    SLICE_X105Y125.C4    net (fanout=2)        0.820   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0286[12:0]<7>
    SLICE_X105Y125.COUT  Topcyc                0.522   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value<8>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_lut<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy<8>
    SLICE_X105Y126.CIN   net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy<8>
    SLICE_X105Y126.AMUX  Tcina                 0.410   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_xor<11>
    SLICE_X104Y123.C2    net (fanout=1)        0.949   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re<9>
    SLICE_X104Y123.C     Tilo                  0.124   U_ila_pro_1/U0/iTRIG_IN<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121_SW0
    SLICE_X104Y123.D4    net (fanout=1)        0.465   N272
    SLICE_X104Y123.CLK   Tas                   0.045   U_ila_pro_1/U0/iTRIG_IN<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121
                                                       U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     18.941ns (6.038ns logic, 12.903ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.936ns (Levels of Logic = 15)
  Clock Path Skew:      0.025ns (0.852 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y115.D1     net (fanout=18)       0.931   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y115.DMUX   Tilo                  0.357   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1261
    SLICE_X65Y117.A2     net (fanout=5)        0.845   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<3>
    SLICE_X65Y117.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass<0>1_cy
    SLICE_X82Y118.C1     net (fanout=4)        1.143   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1
    SLICE_X82Y118.CMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass<2>1
    SLICE_X85Y140.B2     net (fanout=7)        1.906   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<1>
    SLICE_X85Y140.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121
    SLICE_X105Y132.A4    net (fanout=24)       2.907   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1<1>
    SLICE_X105Y132.A     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut<2>
    SLICE_X104Y128.D1    net (fanout=4)        1.010   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Maddsub_n0270[18:0]_Madd2_lut<5>
    SLICE_X104Y128.D     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_xor<3>11
    SLICE_X104Y129.A1    net (fanout=2)        0.836   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd_31
    SLICE_X104Y129.COUT  Topcya                0.637   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<6>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_lut<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<6>
    SLICE_X104Y130.CIN   net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<6>
    SLICE_X104Y130.AMUX  Tcina                 0.403   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_15<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd2_cy<10>
    SLICE_X105Y125.C4    net (fanout=2)        0.820   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0286[12:0]<7>
    SLICE_X105Y125.COUT  Topcyc                0.522   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value<8>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_lut<7>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy<8>
    SLICE_X105Y126.CIN   net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_cy<8>
    SLICE_X105Y126.AMUX  Tcina                 0.410   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_Madd_xor<11>
    SLICE_X104Y123.C2    net (fanout=1)        0.949   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re<9>
    SLICE_X104Y123.C     Tilo                  0.124   U_ila_pro_1/U0/iTRIG_IN<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121_SW0
    SLICE_X104Y123.D4    net (fanout=1)        0.465   N272
    SLICE_X104Y123.CLK   Tas                   0.045   U_ila_pro_1/U0/iTRIG_IN<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Mmux_TXD_INTERLACING_MUX_out1121
                                                       U_ila_pro_1/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     18.936ns (5.997ns logic, 12.939ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11 (SLICE_X90Y147.B2), 92395 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.867ns (Levels of Logic = 13)
  Clock Path Skew:      0.038ns (0.865 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y116.B2     net (fanout=18)       0.900   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y116.BMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1311
    SLICE_X65Y117.B1     net (fanout=5)        0.880   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<8>
    SLICE_X65Y117.COUT   Topcyb                0.674   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass<0>1_cy
    SLICE_X82Y118.C1     net (fanout=4)        1.143   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1
    SLICE_X82Y118.CMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass<2>1
    SLICE_X85Y140.B2     net (fanout=7)        1.906   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<1>
    SLICE_X85Y140.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121
    SLICE_X103Y131.A5    net (fanout=24)       2.735   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1<1>
    SLICE_X103Y131.A     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out1_bypass21
    SLICE_X94Y143.C1     net (fanout=48)       1.914   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1<1>
    SLICE_X94Y143.COUT   Topcyc                0.504   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut<3>1
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
    SLICE_X94Y144.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
    SLICE_X94Y144.AMUX   Tcina                 0.390   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<8>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<8>
    SLICE_X93Y146.D2     net (fanout=2)        0.966   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd_53
    SLICE_X93Y146.COUT   Topcyd                0.525   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_lut<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
    SLICE_X93Y147.DMUX   Tcind                 0.495   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<9>
    SLICE_X90Y147.B2     net (fanout=4)        0.971   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0274[14:0]<9>
    SLICE_X90Y147.CLK    Tas                   0.658   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_lut<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_xor<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11
    -------------------------------------------------  ---------------------------
    Total                                     18.867ns (6.325ns logic, 12.542ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.842ns (Levels of Logic = 13)
  Clock Path Skew:      0.038ns (0.865 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y115.D1     net (fanout=18)       0.931   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y115.DMUX   Tilo                  0.357   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1261
    SLICE_X65Y117.A2     net (fanout=5)        0.845   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<3>
    SLICE_X65Y117.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lut<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass<0>1_cy
    SLICE_X82Y118.C1     net (fanout=4)        1.143   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1
    SLICE_X82Y118.CMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass<2>1
    SLICE_X85Y140.B2     net (fanout=7)        1.906   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<1>
    SLICE_X85Y140.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121
    SLICE_X103Y131.A5    net (fanout=24)       2.735   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1<1>
    SLICE_X103Y131.A     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out1_bypass21
    SLICE_X94Y143.C1     net (fanout=48)       1.914   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1<1>
    SLICE_X94Y143.COUT   Topcyc                0.504   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut<3>1
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
    SLICE_X94Y144.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
    SLICE_X94Y144.AMUX   Tcina                 0.390   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<8>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<8>
    SLICE_X93Y146.D2     net (fanout=2)        0.966   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd_53
    SLICE_X93Y146.COUT   Topcyd                0.525   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_lut<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
    SLICE_X93Y147.DMUX   Tcind                 0.495   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<9>
    SLICE_X90Y147.B2     net (fanout=4)        0.971   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0274[14:0]<9>
    SLICE_X90Y147.CLK    Tas                   0.658   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_lut<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_xor<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11
    -------------------------------------------------  ---------------------------
    Total                                     18.842ns (6.304ns logic, 12.538ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 (FF)
  Destination:          RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11 (FF)
  Requirement:          25.000ns
  Data Path Delay:      18.821ns (Levels of Logic = 13)
  Clock Path Skew:      0.038ns (0.865 - 0.827)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 0.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10 to RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y116.CQ     Tcko                  0.518   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1_10
    SLICE_X65Y114.A1     net (fanout=5)        1.127   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>
    SLICE_X65Y114.COUT   Topcya                0.656   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Unit_Delay_out1<10>_rt
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mcompar_Compare_To_Constant3_out1_cy<3>
    SLICE_X65Y115.AMUX   Tcina                 0.520   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out111_cy
    SLICE_X64Y115.D1     net (fanout=18)       0.931   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Compare_To_Constant3_out1
    SLICE_X64Y115.DMUX   Tilo                  0.357   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_HEADER_MESSAGE_MUX_COUNTER/Mmux_Switch1_out1261
    SLICE_X65Y117.A2     net (fanout=5)        0.845   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1<3>
    SLICE_X65Y117.COUT   Topcya                0.635   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_lutdi
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mcompar_Compare_To_Constant2_out1_cy<3>
    SLICE_X65Y118.CMUX   Tcinc                 0.417   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<0>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out2_bypass<0>1_cy
    SLICE_X82Y118.C1     net (fanout=4)        1.143   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1
    SLICE_X82Y118.CMUX   Tilo                  0.360   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2<1>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/u_Message_Data/QPSK_Modulator_out1_bypass<2>1
    SLICE_X85Y140.B2     net (fanout=7)        1.906   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1<1>
    SLICE_X85Y140.B      Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value<2>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out121
    SLICE_X103Y131.A5    net (fanout=24)       2.735   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1<1>
    SLICE_X103Y131.A     Tilo                  0.124   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0286[12:0]_Madd1_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Mmux_HEADER_MESSAGE_MUX_I_out1_bypass21
    SLICE_X94Y143.C1     net (fanout=48)       1.914   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1<1>
    SLICE_X94Y143.COUT   Topcyc                0.504   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_lut<3>1
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
    SLICE_X94Y144.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<4>
    SLICE_X94Y144.AMUX   Tcina                 0.390   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<8>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd3_cy<8>
    SLICE_X93Y146.D2     net (fanout=2)        0.966   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd_53
    SLICE_X93Y146.COUT   Topcyd                0.525   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_lut<5>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
    SLICE_X93Y147.CIN    net (fanout=1)        0.000   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<5>
    SLICE_X93Y147.DMUX   Tcind                 0.495   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Mmult_n0274[14:0]_Madd4_cy<9>
    SLICE_X90Y147.B2     net (fanout=4)        0.971   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/n0274[14:0]<9>
    SLICE_X90Y147.CLK    Tas                   0.658   RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_lut<9>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/Madd_add_temp_12_Madd_xor<11>
                                                       RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re_5_11
    -------------------------------------------------  ---------------------------
    Total                                     18.821ns (6.283ns logic, 12.538ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP
        "RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF"
        TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y9.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_12 (FF)
  Destination:          RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.117 - 0.058)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_12 to RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.AQ      Tcko                  0.164   RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32<15>
                                                       RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_12
    RAMB18_X2Y9.DIADI12  net (fanout=2)        0.206   RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32<12>
    RAMB18_X2Y9.CLKBWRCLKTrckd_DIA   (-Th)     0.296   RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-0.132ns logic, 0.206ns route)
                                                       (-178.4% logic, 278.4% route)

--------------------------------------------------------------------------------

Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y9.DIADI13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_13 (FF)
  Destination:          RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.117 - 0.058)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_13 to RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.BQ      Tcko                  0.164   RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32<15>
                                                       RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_13
    RAMB18_X2Y9.DIADI13  net (fanout=2)        0.224   RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32<13>
    RAMB18_X2Y9.CLKBWRCLKTrckd_DIA   (-Th)     0.296   RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (-0.132ns logic, 0.224ns route)
                                                       (-143.5% logic, 243.5% route)

--------------------------------------------------------------------------------

Paths for end point RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y9.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_14 (FF)
  Destination:          RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.117 - 0.058)
  Source Clock:         RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Destination Clock:    RF_TX_TOP_INST/CLK_40MHz_0_DEG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_14 to RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y24.CQ      Tcko                  0.164   RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32<15>
                                                       RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32_14
    RAMB18_X2Y9.DIADI14  net (fanout=2)        0.231   RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32<14>
    RAMB18_X2Y9.CLKBWRCLKTrckd_DIA   (-Th)     0.296   RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.132ns logic, 0.231ns route)
                                                       (-133.3% logic, 233.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF = PERIOD TIMEGRP
        "RF_TX_TOP_INST_CLK_RST_CTRL_INST_CLK_40MHZ_0_DEG_UNBUF"
        TS_CP_CLK_40MHz_FROM_CP_EXT HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.424ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y15.CLKARDCLK
  Clock network: RF_TX_TOP_INST/CLK_40MHz_0_DEG
--------------------------------------------------------------------------------
Slack: 22.424ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X4Y15.CLKBWRCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 22.424ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y9.CLKBWRCLK
  Clock network: RF_TX_TOP_INST/CLK_40MHz_0_DEG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gclk                        |     10.000ns|      4.000ns|      5.779ns|            0|            0|            4|         3952|
| TS_xillybus_ins_system_i_xilly|     15.385ns|      8.890ns|          N/A|            0|            0|         3952|            0|
| vga_0_xillyvga_0_xillyvga_core|             |             |             |             |             |             |             |
| _ins_vga_clk_ins_clkout0      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CP_CLK_40MHz_FROM_CP_EXT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CP_CLK_40MHz_FROM_CP_EXT    |     25.000ns|     10.000ns|     19.227ns|            0|            0|            0|     16941185|
| TS_RF_TX_TOP_INST_CLK_RST_CTRL|     25.000ns|      2.155ns|          N/A|            0|            0|            0|            0|
| _INST_CLK_40MHZ_180_DEG_UNBUF |             |             |             |             |             |             |             |
| TS_RF_TX_TOP_INST_CLK_RST_CTRL|     25.000ns|     19.227ns|          N/A|            0|            0|     16941185|            0|
| _INST_CLK_40MHZ_0_DEG_UNBUF   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_100 to Pad
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
vga4_blue<0> |        14.569(R)|      SLOW  |         5.049(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<1> |        14.568(R)|      SLOW  |         5.047(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<2> |        14.582(R)|      SLOW  |         5.062(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<3> |        14.571(R)|      SLOW  |         5.051(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<0>|        14.598(R)|      SLOW  |         5.074(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<1>|        14.588(R)|      SLOW  |         5.064(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<2>|        14.599(R)|      SLOW  |         5.076(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<3>|        14.587(R)|      SLOW  |         5.064(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<0>  |        14.581(R)|      SLOW  |         5.057(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<1>  |        14.558(R)|      SLOW  |         5.035(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<2>  |        14.554(R)|      SLOW  |         5.030(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<3>  |        14.572(R)|      SLOW  |         5.048(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_hsync    |        14.573(R)|      SLOW  |         5.055(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_vsync    |        14.586(R)|      SLOW  |         5.067(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
-------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock CP_CLK_40MHz_FROM_CP_EXT
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
CP_CLK_40MHz_FROM_CP_EXT|   19.227|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.502|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17077460 paths, 0 nets, and 28664 connections

Design statistics:
   Minimum period:  19.227ns{1}   (Maximum frequency:  52.010MHz)
   Maximum path delay from/to any node:   5.347ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 27 14:38:13 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 704 MB



