$comment
	File created using the following command:
		vcd file Assignment8.msim.vcd -direction
$end
$date
	Wed Sep 08 13:32:41 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module assignment8_vhd_vec_tst $end
$var wire 1 ! f $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_x1 $end
$var wire 1 / ww_x2 $end
$var wire 1 0 ww_x3 $end
$var wire 1 1 ww_f $end
$var wire 1 2 \f~output_o\ $end
$var wire 1 3 \x3~input_o\ $end
$var wire 1 4 \x2~input_o\ $end
$var wire 1 5 \x1~input_o\ $end
$var wire 1 6 \f~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
00
01
02
x3
x4
x5
x6
$end
#746
04
#756
03
05
#3581
x2
x1
x!
#4194
06
#7735
02
01
0!
#100000
1$
10
#100650
13
#200000
0$
1#
00
1/
#200640
14
#200756
03
#203801
16
#204246
06
#207382
12
11
1!
#207787
02
01
0!
#300000
1$
10
#300650
13
#303860
16
#307441
12
11
1!
#400000
0$
0#
1"
00
0/
1.
#400650
15
#400746
04
#400756
03
#404246
06
#407787
02
01
0!
#500000
1$
10
#500650
13
#503860
16
#507441
12
11
1!
#600000
0$
1#
00
1/
#600640
14
#600756
03
#700000
1$
10
#700650
13
#800000
