// Seed: 960092008
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input tri1 id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10,
    input logic id_11,
    output logic id_12,
    input id_13,
    input id_14
);
  type_26(
      id_4[1'h0], id_8, id_7, id_14
  ); type_27(
      1, id_14
  );
  assign id_10 = id_9;
  logic id_15;
endmodule
