lbl_80D42D2C:
/* 80D42D2C 00000000  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80D42D30 00000004  7C 08 02 A6 */	mflr r0
/* 80D42D34 00000008  90 01 00 44 */	stw r0, 0x44(r1)
/* 80D42D38 0000000C  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 80D42D3C 00000010  F3 E1 00 38 */	psq_st f31, 56(r1), 0, 0 /* qr0 */
/* 80D42D40 00000014  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80D42D44 00000018  F3 C1 00 28 */	psq_st f30, 40(r1), 0, 0 /* qr0 */
/* 80D42D48 00000000  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80D42D4C 00000004  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80D42D50 00000008  7C 7E 1B 78 */	mr r30, r3
/* 80D42D54 0000000C  3C 60 80 D4 */	lis r3, l_DATA@ha
/* 80D42D58 00000010  3B E3 3D 88 */	addi r31, r3, l_DATA@l
/* 80D42D5C 00000014  38 9F 00 88 */	addi r4, r31, 0x88
/* 80D42D60 00000018  88 1E 07 2D */	lbz r0, 0x72d(r30)
/* 80D42D64 0000001C  1C 00 00 0C */	mulli r0, r0, 0xc
/* 80D42D68 00000020  7C 64 02 14 */	add r3, r4, r0
/* 80D42D6C 00000024  C0 43 00 08 */	lfs f2, 8(r3)
/* 80D42D70 00000028  C0 23 00 04 */	lfs f1, 4(r3)
/* 80D42D74 0000002C  7C 04 04 2E */	lfsx f0, r4, r0
/* 80D42D78 00000030  D0 01 00 08 */	stfs f0, 8(r1)
/* 80D42D7C 00000034  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 80D42D80 00000038  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80D42D84 0000003C  80 1E 00 B0 */	lwz r0, 0xb0(r30)
/* 80D42D88 00000040  54 00 86 3E */	rlwinm r0, r0, 0x10, 0x18, 0x1f
/* 80D42D8C 00000044  28 00 00 FF */	cmplwi r0, 0xff
/* 80D42D90 00000048  40 82 00 08 */	bne lbl_80D42D98
/* 80D42D94 0000004C  38 00 00 00 */	li r0, 0
lbl_80D42D98:
/* 80D42D98 00000000  54 00 06 3E */	clrlwi r0, r0, 0x18
/* 80D42D9C 00000004  2C 00 00 01 */	cmpwi r0, 1
/* 80D42DA0 00000008  41 82 00 30 */	beq lbl_80D42DD0
/* 80D42DA4 0000000C  40 80 00 10 */	bge lbl_80D42DB4
/* 80D42DA8 00000010  2C 00 00 00 */	cmpwi r0, 0
/* 80D42DAC 00000014  40 80 00 14 */	bge lbl_80D42DC0
/* 80D42DB0 00000018  48 00 00 74 */	b lbl_80D42E24
lbl_80D42DB4:
/* 80D42DB4 00000000  2C 00 00 03 */	cmpwi r0, 3
/* 80D42DB8 00000004  40 80 00 6C */	bge lbl_80D42E24
/* 80D42DBC 00000008  48 00 00 4C */	b lbl_80D42E08
lbl_80D42DC0:
/* 80D42DC0 00000000  C3 FF 00 00 */	lfs f31, 0(r31)	/* effective address: 80D43D88 */
/* 80D42DC4 00000004  38 7F 00 00 */	addi r3, r31, 0
/* 80D42DC8 00000008  C3 C3 00 10 */	lfs f30, 0x10(r3)	/* effective address: 80D43D98 */
/* 80D42DCC 0000000C  48 00 00 58 */	b lbl_80D42E24
lbl_80D42DD0:
/* 80D42DD0 00000000  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80D42DD4 00000004  C0 1F 00 84 */	lfs f0, 0x84(r31)	/* effective address: 80D43E0C */
/* 80D42DD8 00000008  EC 01 00 28 */	fsubs f0, f1, f0
/* 80D42DDC 0000000C  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 80D42DE0 00000010  38 7F 00 00 */	addi r3, r31, 0
/* 80D42DE4 00000014  C0 63 00 04 */	lfs f3, 4(r3)	/* effective address: 80D43D8C */
/* 80D42DE8 00000018  FF E0 18 90 */	fmr f31, f3
/* 80D42DEC 0000001C  C0 5F 00 B8 */	lfs f2, 0xb8(r31)	/* effective address: 80D43E40 */
/* 80D42DF0 00000020  C0 23 00 10 */	lfs f1, 0x10(r3)	/* effective address: 80D43D98 */
/* 80D42DF4 00000024  C0 1F 00 00 */	lfs f0, 0(r31)	/* effective address: 80D43D88 */
/* 80D42DF8 00000028  EC 00 18 24 */	fdivs f0, f0, f3
/* 80D42DFC 0000002C  EC 01 00 24 */	fdivs f0, f1, f0
/* 80D42E00 00000030  EF C2 00 2A */	fadds f30, f2, f0
/* 80D42E04 00000034  48 00 00 20 */	b lbl_80D42E24
lbl_80D42E08:
/* 80D42E08 00000000  38 7F 00 00 */	addi r3, r31, 0
/* 80D42E0C 00000004  C0 43 00 08 */	lfs f2, 8(r3)	/* effective address: 80D43D90 */
/* 80D42E10 00000008  FF E0 10 90 */	fmr f31, f2
/* 80D42E14 0000000C  C0 23 00 10 */	lfs f1, 0x10(r3)	/* effective address: 80D43D98 */
/* 80D42E18 00000010  C0 1F 00 00 */	lfs f0, 0(r31)	/* effective address: 80D43D88 */
/* 80D42E1C 00000014  EC 00 10 24 */	fdivs f0, f0, f2
/* 80D42E20 00000018  EF C1 00 24 */	fdivs f30, f1, f0
lbl_80D42E24:
/* 80D42E24 00000000  3C 60 80 3E */	lis r3, now__14mDoMtx_stack_c@ha
/* 80D42E28 00000004  38 63 D4 70 */	addi r3, r3, now__14mDoMtx_stack_c@l
/* 80D42E2C 00000008  C0 3E 04 D0 */	lfs f1, 0x4d0(r30)
/* 80D42E30 0000000C  C0 5E 04 D4 */	lfs f2, 0x4d4(r30)
/* 80D42E34 00000010  C0 7E 04 D8 */	lfs f3, 0x4d8(r30)
/* 80D42E38 00000014  4B 60 3A B0 */	b PSMTXTrans
/* 80D42E3C 00000018  38 7E 04 E4 */	addi r3, r30, 0x4e4
/* 80D42E40 0000001C  4B 2C A0 94 */	b XYZrotM__14mDoMtx_stack_cFRC5csXyz
/* 80D42E44 00000020  FC 20 F8 90 */	fmr f1, f31
/* 80D42E48 00000024  FC 40 F8 90 */	fmr f2, f31
/* 80D42E4C 00000028  FC 60 F8 90 */	fmr f3, f31
/* 80D42E50 0000002C  4B 2C 9F E8 */	b scaleM__14mDoMtx_stack_cFfff
/* 80D42E54 00000030  3C 60 80 3E */	lis r3, now__14mDoMtx_stack_c@ha
/* 80D42E58 00000034  38 63 D4 70 */	addi r3, r3, now__14mDoMtx_stack_c@l
/* 80D42E5C 00000038  80 9E 05 70 */	lwz r4, 0x570(r30)
/* 80D42E60 0000003C  38 84 00 24 */	addi r4, r4, 0x24
/* 80D42E64 00000040  4B 60 36 4C */	b PSMTXCopy
/* 80D42E68 00000044  3C 60 80 3E */	lis r3, now__14mDoMtx_stack_c@ha
/* 80D42E6C 00000048  38 63 D4 70 */	addi r3, r3, now__14mDoMtx_stack_c@l
/* 80D42E70 0000004C  38 81 00 08 */	addi r4, r1, 8
/* 80D42E74 00000050  7C 85 23 78 */	mr r5, r4
/* 80D42E78 00000054  4B 60 3E F4 */	b PSMTXMultVec
/* 80D42E7C 00000058  3C 60 80 3E */	lis r3, now__14mDoMtx_stack_c@ha
/* 80D42E80 0000005C  38 63 D4 70 */	addi r3, r3, now__14mDoMtx_stack_c@l
/* 80D42E84 00000060  38 9E 05 74 */	addi r4, r30, 0x574
/* 80D42E88 00000064  4B 60 36 28 */	b PSMTXCopy
/* 80D42E8C 00000068  38 7E 07 04 */	addi r3, r30, 0x704
/* 80D42E90 0000006C  38 81 00 08 */	addi r4, r1, 8
/* 80D42E94 00000070  4B 52 C3 48 */	b SetC__8cM3dGCylFRC4cXyz
/* 80D42E98 00000074  38 7E 07 04 */	addi r3, r30, 0x704
/* 80D42E9C 00000078  FC 20 F0 90 */	fmr f1, f30
/* 80D42EA0 0000007C  4B 52 C3 58 */	b SetH__8cM3dGCylFf
/* 80D42EA4 00000080  38 7E 07 04 */	addi r3, r30, 0x704
/* 80D42EA8 00000084  38 9F 00 00 */	addi r4, r31, 0
/* 80D42EAC 00000088  C0 04 00 0C */	lfs f0, 0xc(r4)	/* effective address: 80D43D94 */
/* 80D42EB0 0000008C  EC 20 07 F2 */	fmuls f1, f0, f31
/* 80D42EB4 00000090  4B 52 C3 4C */	b SetR__8cM3dGCylFf
/* 80D42EB8 00000094  E3 E1 00 38 */	psq_l f31, 56(r1), 0, 0 /* qr0 */
/* 80D42EBC 00000000  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 80D42EC0 0000009C  E3 C1 00 28 */	psq_l f30, 40(r1), 0, 0 /* qr0 */
/* 80D42EC4 00000000  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 80D42EC8 00000004  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80D42ECC 00000008  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80D42ED0 0000000C  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80D42ED4 00000010  7C 08 03 A6 */	mtlr r0
/* 80D42ED8 00000014  38 21 00 40 */	addi r1, r1, 0x40
/* 80D42EDC 00000018  4E 80 00 20 */	blr 
