// Seed: 2227214187
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  supply1 id_3 = id_0;
  assign id_3 = id_0;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_3;
  always_ff assert (1) id_3 = id_0;
  assign id_1 = 1;
  always_ff id_3 = id_0;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output tri  id_2,
    input  wire id_3
);
  uwire id_5 = id_1 == id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  always assign id_5 = id_5 - 1;
endmodule
