// Seed: 3980622652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  assign id_6[1] = id_2;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_6;
  module_0(
      id_3, id_1, id_3, id_4, id_1
  );
  assign id_1 = {"", 1} ? id_6 : 1;
endmodule
