From 76b8d897c14693e8b61651c6f9b7a25cbf2c2291 Mon Sep 17 00:00:00 2001
From: Liang Chen <cl@rock-chips.com>
Date: Tue, 9 Apr 2019 16:00:17 +0800
Subject: [PATCH] soc: rockchip: pvtm: fix wrong bit offset of ring sel for
 RK1808 SoCs

Change-Id: I476a9c77cf23b972eee6846e21eb1a3c6f263cca
Signed-off-by: Liang Chen <cl@rock-chips.com>
---
 drivers/soc/rockchip/rockchip_pvtm.c | 4 +---
 1 file changed, 1 insertion(+), 3 deletions(-)

diff --git a/drivers/soc/rockchip/rockchip_pvtm.c b/drivers/soc/rockchip/rockchip_pvtm.c
index c12a5e5fc6bd..457d5254accc 100644
--- a/drivers/soc/rockchip/rockchip_pvtm.c
+++ b/drivers/soc/rockchip/rockchip_pvtm.c
@@ -265,10 +265,8 @@ static void px30_pvtm_set_ring_sel(struct rockchip_pvtm *pvtm,
 static void rk1808_pvtm_set_ring_sel(struct rockchip_pvtm *pvtm,
 				     unsigned int sub_ch)
 {
-	unsigned int ch = pvtm->channel->ch;
-
 	regmap_write(pvtm->grf, pvtm->con,
-		     wr_mask_bit(sub_ch, (ch * 0x4 + 0x2), 0x7));
+		     wr_mask_bit(sub_ch, 0x2, 0x7));
 }
 
 static void rk3399_pvtm_set_ring_sel(struct rockchip_pvtm *pvtm,
-- 
2.35.3

