Analysis & Synthesis report for STPC4K
Mon Jun 28 15:16:01 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for scankdpp4:inst|keybpg:key|LPM_COUNTER:count4
 11. Parameter Settings for User Entity Instance: scankdpp4:inst|keybpg:key|LPM_COUNTER:count4
 12. Port Connectivity Checks: "scankdpp4:inst|sftd15:sft"
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jun 28 15:16:01 2021        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; STPC4K                                       ;
; Top-level Entity Name       ; STPCT4K                                      ;
; Family                      ; Cyclone                                      ;
; Total logic elements        ; 203                                          ;
; Total pins                  ; 48                                           ;
; Total virtual pins          ; 0                                            ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                        ; STPCT4K            ; STPC4K             ;
; Family name                                                  ; Cyclone            ; Stratix            ;
; Use smart compilation                                        ; On                 ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; stpct4.vhd                       ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd                    ;
; cnt16.vhd                        ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd                     ;
; debounceg.vhd                    ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd                 ;
; decod4.vhd                       ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/decod4.vhd                    ;
; keybpg.vhd                       ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd                    ;
; keyps4.vhd                       ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd                    ;
; scankdpp4.vhd                    ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/scankdpp4.vhd                 ;
; segd7.vhd                        ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/segd7.vhd                     ;
; sel4.vhd                         ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sel4.vhd                      ;
; sftd15.vhd                       ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sftd15.vhd                    ;
; STPCT4K.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf                   ;
; clcok.vhd                        ; yes             ; User VHDL File                     ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd                     ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; db/cntr_n8i.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/CIC-560/Examples/Chapter6/6-13 stpct4k/db/cntr_n8i.tdf               ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Total logic elements                        ; 203    ;
;     -- Combinational with no register       ; 87     ;
;     -- Register only                        ; 41     ;
;     -- Combinational with a register        ; 75     ;
;                                             ;        ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 52     ;
;     -- 3 input functions                    ; 43     ;
;     -- 2 input functions                    ; 62     ;
;     -- 1 input functions                    ; 4      ;
;     -- 0 input functions                    ; 1      ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 126    ;
;     -- arithmetic mode                      ; 77     ;
;     -- qfbk mode                            ; 0      ;
;     -- register cascade mode                ; 0      ;
;     -- synchronous clear/load mode          ; 32     ;
;     -- asynchronous clear/load mode         ; 45     ;
;                                             ;        ;
; Total registers                             ; 116    ;
; Total logic cells in carry chains           ; 83     ;
; I/O pins                                    ; 48     ;
; Maximum fan-out node                        ; SYSCLK ;
; Maximum fan-out                             ; 64     ;
; Total fan-out                               ; 775    ;
; Average fan-out                             ; 3.09   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                        ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                           ; Library Name ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+--------------+
; |STPCT4K                              ; 203 (0)     ; 116          ; 0           ; 48   ; 0            ; 87 (0)       ; 41 (0)            ; 75 (0)           ; 83 (0)          ; 0 (0)      ; |STPCT4K                                                                      ; work         ;
;    |clock:inst2|                      ; 31 (31)     ; 24           ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 24 (24)          ; 23 (23)         ; 0 (0)      ; |STPCT4K|clock:inst2                                                          ; work         ;
;    |scankdpp4:inst|                   ; 83 (21)     ; 51           ; 0           ; 0    ; 0            ; 32 (19)      ; 25 (2)            ; 26 (0)           ; 20 (0)          ; 0 (0)      ; |STPCT4K|scankdpp4:inst                                                       ; work         ;
;       |keybpg:key|                    ; 42 (4)      ; 29           ; 0           ; 0    ; 0            ; 13 (0)       ; 4 (4)             ; 25 (0)           ; 20 (0)          ; 0 (0)      ; |STPCT4K|scankdpp4:inst|keybpg:key                                            ; work         ;
;          |debounceg:u0|               ; 23 (23)     ; 16           ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; 0 (0)      ; |STPCT4K|scankdpp4:inst|keybpg:key|debounceg:u0                               ; work         ;
;          |decod4:u2|                  ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |STPCT4K|scankdpp4:inst|keybpg:key|decod4:u2                                  ; work         ;
;          |keyps4:u3|                  ; 5 (5)       ; 5            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0 (0)           ; 0 (0)      ; |STPCT4K|scankdpp4:inst|keybpg:key|keyps4:u3                                  ; work         ;
;          |lpm_counter:count4|         ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |STPCT4K|scankdpp4:inst|keybpg:key|lpm_counter:count4                         ; work         ;
;             |cntr_n8i:auto_generated| ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |STPCT4K|scankdpp4:inst|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated ; work         ;
;          |sel4:u1|                    ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |STPCT4K|scankdpp4:inst|keybpg:key|sel4:u1                                    ; work         ;
;       |sftd15:sft|                    ; 20 (20)     ; 20           ; 0           ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |STPCT4K|scankdpp4:inst|sftd15:sft                                            ; work         ;
;    |stpct4:inst1|                     ; 89 (65)     ; 41           ; 0           ; 0    ; 0            ; 48 (40)      ; 16 (16)           ; 25 (9)           ; 40 (24)         ; 0 (0)      ; |STPCT4K|stpct4:inst1                                                         ; work         ;
;       |cnt16:cntn|                    ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; 0 (0)      ; |STPCT4K|stpct4:inst1|cnt16:cntn                                              ; work         ;
;       |segd7:dec1|                    ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |STPCT4K|stpct4:inst1|segd7:dec1                                              ; work         ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+---------------------------------------+-----------------------------------+
; Register name                         ; Reason for Removal                ;
+---------------------------------------+-----------------------------------+
; scankdpp4:inst|divd[0]                ; Merged with clock:inst2|scount[0] ;
; scankdpp4:inst|divd[1]                ; Merged with clock:inst2|scount[1] ;
; scankdpp4:inst|divd[2]                ; Merged with clock:inst2|scount[2] ;
; scankdpp4:inst|divd[3]                ; Merged with clock:inst2|scount[3] ;
; scankdpp4:inst|divd[4]                ; Merged with clock:inst2|scount[4] ;
; scankdpp4:inst|divd[5]                ; Merged with clock:inst2|scount[5] ;
; scankdpp4:inst|divd[6]                ; Merged with clock:inst2|scount[6] ;
; Total Number of Removed Registers = 7 ;                                   ;
+---------------------------------------+-----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 116   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 41    ;
; Number of registers using Asynchronous Load  ; 4     ;
; Number of registers using Clock Enable       ; 36    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STPCT4K|stpct4:inst1|cnt16:cntn|ct[15]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |STPCT4K|scankdpp4:inst|keybpg:key|debounceg:u0|count[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |STPCT4K|stpct4:inst1|Mux0                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |STPCT4K|scankdpp4:inst|Mux4                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for scankdpp4:inst|keybpg:key|LPM_COUNTER:count4 ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scankdpp4:inst|keybpg:key|LPM_COUNTER:count4 ;
+------------------------+-------------------+----------------------------------------------+
; Parameter Name         ; Value             ; Type                                         ;
+------------------------+-------------------+----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                               ;
; LPM_WIDTH              ; 4                 ; Signed Integer                               ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                      ;
; LPM_MODULUS            ; 0                 ; Signed Integer                               ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                      ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                      ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                      ;
; DEVICE_FAMILY          ; Cyclone           ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                      ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                           ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                           ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                      ;
; LABWIDE_SCLR           ; ON                ; Untyped                                      ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                      ;
; CBXI_PARAMETER         ; cntr_n8i          ; Untyped                                      ;
+------------------------+-------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scankdpp4:inst|sftd15:sft"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sfto ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 28 15:15:30 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off STPCT4K -c STPC4K
Info: Found 2 design units, including 1 entities, in source file stpct4.vhd
    Info: Found design unit 1: stpct4-stpct4_arch
    Info: Found entity 1: stpct4
Info: Found 2 design units, including 1 entities, in source file cnt16.vhd
    Info: Found design unit 1: cnt16-cnt16_arch
    Info: Found entity 1: cnt16
Info: Found 2 design units, including 1 entities, in source file debounceg.vhd
    Info: Found design unit 1: debounceg-debounceg_arch
    Info: Found entity 1: debounceg
Info: Found 2 design units, including 1 entities, in source file decod4.vhd
    Info: Found design unit 1: decod4-decod4_arch
    Info: Found entity 1: decod4
Info: Found 2 design units, including 1 entities, in source file fir.vhd
    Info: Found design unit 1: fir-SYN
    Info: Found entity 1: fir
Info: Found 2 design units, including 1 entities, in source file keybpg.vhd
    Info: Found design unit 1: keybpg-keybpg_ARCH
    Info: Found entity 1: keybpg
Info: Found 2 design units, including 1 entities, in source file keyps4.vhd
    Info: Found design unit 1: keyps4-keyps4_arch
    Info: Found entity 1: keyps4
Info: Found 2 design units, including 1 entities, in source file scankdpp4.vhd
    Info: Found design unit 1: scankdpp4-scankdpp4_arch
    Info: Found entity 1: scankdpp4
Info: Found 2 design units, including 1 entities, in source file segd7.vhd
    Info: Found design unit 1: segd7-segd7_arch
    Info: Found entity 1: segd7
Info: Found 2 design units, including 1 entities, in source file sel4.vhd
    Info: Found design unit 1: sel4-sel4_arch
    Info: Found entity 1: sel4
Info: Found 2 design units, including 1 entities, in source file sftd15.vhd
    Info: Found design unit 1: sftd15-sftd15_arch
    Info: Found entity 1: sftd15
Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4.bdf is missing
Info: Found 1 design units, including 1 entities, in source file STPCT4K.bdf
    Info: Found entity 1: STPCT4K
Info: Found 2 design units, including 1 entities, in source file clcoker.vhd
    Info: Found design unit 1: clocker-clocker_arch
    Info: Found entity 1: clocker
Info: Found 2 design units, including 1 entities, in source file clock2.vhd
    Info: Found design unit 1: clock2-clock2_arch
    Info: Found entity 1: clock2
Info: Found 2 design units, including 1 entities, in source file clcok.vhd
    Info: Found design unit 1: clock-clock_arch
    Info: Found entity 1: clock
Info: Elaborating entity "STPCT4K" for the top level hierarchy
Info: Elaborating entity "scankdpp4" for hierarchy "scankdpp4:inst"
Warning (10036): Verilog HDL or VHDL warning at scankdpp4.vhd(21): object "sfto" assigned a value but never read
Info: Elaborating entity "keybpg" for hierarchy "scankdpp4:inst|keybpg:key"
Info: Elaborating entity "LPM_COUNTER" for hierarchy "scankdpp4:inst|keybpg:key|LPM_COUNTER:count4"
Info: Elaborated megafunction instantiation "scankdpp4:inst|keybpg:key|LPM_COUNTER:count4"
Info: Instantiated megafunction "scankdpp4:inst|keybpg:key|LPM_COUNTER:count4" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_MODULUS" = "0"
    Info: Parameter "LPM_DIRECTION" = "UNUSED"
    Info: Parameter "LPM_AVALUE" = "UNUSED"
    Info: Parameter "LPM_SVALUE" = "UNUSED"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_CONNECTIVITY"
    Info: Parameter "LPM_PVALUE" = "UNUSED"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_n8i.tdf
    Info: Found entity 1: cntr_n8i
Info: Elaborating entity "cntr_n8i" for hierarchy "scankdpp4:inst|keybpg:key|LPM_COUNTER:count4|cntr_n8i:auto_generated"
Info: Elaborating entity "debounceg" for hierarchy "scankdpp4:inst|keybpg:key|debounceg:u0"
Info: Elaborating entity "sel4" for hierarchy "scankdpp4:inst|keybpg:key|sel4:u1"
Info: Elaborating entity "decod4" for hierarchy "scankdpp4:inst|keybpg:key|decod4:u2"
Info: Elaborating entity "keyps4" for hierarchy "scankdpp4:inst|keybpg:key|keyps4:u3"
Info: Elaborating entity "sftd15" for hierarchy "scankdpp4:inst|sftd15:sft"
Warning (10492): VHDL Process Statement warning at sftd15.vhd(46): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "stpct4" for hierarchy "stpct4:inst1"
Warning (10492): VHDL Process Statement warning at stpct4.vhd(41): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stpct4.vhd(43): signal "PRSD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stpct4.vhd(49): signal "clr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at stpct4.vhd(84): signal "ENP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "cnt16" for hierarchy "stpct4:inst1|cnt16:cntn"
Info: Elaborating entity "segd7" for hierarchy "stpct4:inst1|segd7:dec1"
Info: Elaborating entity "clock" for hierarchy "clock:inst2"
Warning (10492): VHDL Process Statement warning at clcok.vhd(21): signal "scount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at clcok.vhd(30): signal "exclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer clock:inst2|Mux0
Info: Implemented 251 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 36 output pins
    Info: Implemented 203 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 249 megabytes
    Info: Processing ended: Mon Jun 28 15:16:01 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:06


