# This is the QIP file for DSP Builder for Intel FPGAs system 'motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5'

set_global_assignment -name VHDL_FILE ./../../dsp_builder_gen/motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_safe_path.vhd
set_global_assignment -name VHDL_FILE ./../../dsp_builder_gen/motor_kit_sim_20MHz/motor_kit_sim_20MHz_MotorModel_Fraction_to_Pulse5.vhd
