<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml MOSES_FPGA_Design.twx MOSES_FPGA_Design.ncd -o
MOSES_FPGA_Design.twr MOSES_FPGA_Design.pcf -ucf ffpci104_fcg006rd.ucf

</twCmdLine><twDesign>MOSES_FPGA_Design.ncd</twDesign><twDesignPath>MOSES_FPGA_Design.ncd</twDesignPath><twPCF>MOSES_FPGA_Design.pcf</twPCF><twPcfPath>MOSES_FPGA_Design.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff665"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-12-04, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3224 - The clock lb_lclko_fb associated with TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; does not clock any registered input components.</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; ignored during timing analysis</twWarn><twWarn anchorID="4">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="5">WARNING:Timing:3224 - The clock lb_lclko_fb associated with TIMEGRP &quot;LB_IOPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; does not clock any registered input components.</twWarn><twWarn anchorID="6">WARNING:Timing:3225 - Timing constraint TIMEGRP &quot;LB_IOPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; ignored during timing analysis</twWarn><twWarn anchorID="7">WARNING:Timing:3391 - Timing constraint TIMEGRP &quot;LB_IOPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;; does not specify a data valid duration and will not be hold checked. To enable hold checking on this offset constraint please specify a data valid duration using the VALID &lt;duration&gt; option.</twWarn><twWarn anchorID="8">WARNING:Timing:3224 - The clock lb_lclko_fb associated with TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER COMP &quot;lb_lclko_fb&quot;; does not clock any registered output components.</twWarn><twWarn anchorID="9">WARNING:Timing:3225 - Timing constraint TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER COMP &quot;lb_lclko_fb&quot;; ignored during timing analysis</twWarn><twWarn anchorID="10">WARNING:Timing:3224 - The clock lb_lclko_fb associated with TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER COMP &quot;lb_lclko_fb&quot;; does not clock any registered output components.</twWarn><twWarn anchorID="11">WARNING:Timing:3225 - Timing constraint TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER COMP &quot;lb_lclko_fb&quot;; ignored during timing analysis</twWarn><twInfo anchorID="12">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="13">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="14">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="15">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>en_dqs&lt;0&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.292</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.308</twSlack><twNet>en_dqs&lt;1&gt;</twNet><twDel>0.292</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.308</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X51Y31.DQ</twSrc><twDest>IODELAY_X2Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.292</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>en_dqs&lt;2&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y30.AQ</twSrc><twDest>IODELAY_X0Y60.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;*/u_phy_io/en_dqs[*]&quot; MAXDELAY = 600 ps;" ScopeName="">NET &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y60.DATAOUT</twSrc><twDest>ILOGIC_X0Y60.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y60.DATAOUT</twSrc><twDest>ILOGIC_X0Y60.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X2Y62.DATAOUT</twSrc><twDest>ILOGIC_X2Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X2Y62.DATAOUT</twSrc><twDest>ILOGIC_X2Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="NET &quot;*/u_phy_io/gen_dqs*.u_iob_dqs/en_dqs_sync&quot; MAXDELAY = 850 ps;" ScopeName="">NET         &quot;u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_clk100M_SE&quot; = PERIOD &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clk100M_SE = PERIOD TIMEGRP &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.334</twMinPer></twConstHead><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_clk100M_SE = PERIOD TIMEGRP &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Tdcmpco" slack="0.834" period="5.000" constraintValue="5.000" deviceLimit="4.166" freqLimit="240.038" physResource="CLK_CONTROL/DCM_BASE0/CLK2X" logResource="CLK_CONTROL/DCM_BASE0/CLK2X" locationPin="DCM_ADV_X0Y11.CLK2X" clockNet="CLK_CONTROL/ddr2_clk2001"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tdcmpc" slack="1.668" period="10.000" constraintValue="10.000" deviceLimit="8.332" freqLimit="120.019" physResource="CLK_CONTROL/DCM_BASE0/CLKIN" logResource="CLK_CONTROL/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="clk100M_SE"/><twPinLimit anchorID="28" type="MINPERIOD" name="Tdcmpco" slack="1.668" period="10.000" constraintValue="10.000" deviceLimit="8.332" freqLimit="120.019" physResource="CLK_CONTROL/DCM_BASE0/CLK0" logResource="CLK_CONTROL/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="CLK_CONTROL/clk100M_SE_clk0"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_clk50&quot; = PERIOD &quot;TNM_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk50 = PERIOD TIMEGRP &quot;TNM_clk50&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.332</twMinPer></twConstHead><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP &quot;TNM_clk50&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MAXPERIOD" name="Tdcmpc" slack="11.251" period="20.000" constraintValue="20.000" deviceLimit="31.251" freqLimit="31.999" physResource="CLK_CONTROL/DCM_BASE1/CLKIN" logResource="CLK_CONTROL/DCM_BASE1/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk50"/><twPinLimit anchorID="32" type="MAXPERIOD" name="Tdcmpco" slack="11.251" period="20.000" constraintValue="20.000" deviceLimit="31.251" freqLimit="31.999" physResource="CLK_CONTROL/DCM_BASE1/CLK0" logResource="CLK_CONTROL/DCM_BASE1/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="CLK_CONTROL/lb_lclk_internal"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tdcmpc" slack="11.668" period="20.000" constraintValue="20.000" deviceLimit="8.332" freqLimit="120.019" physResource="CLK_CONTROL/DCM_BASE1/CLKIN" logResource="CLK_CONTROL/DCM_BASE1/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk50"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="42" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="u_DDR2_CORE/u_ddr2_infrastructure/clk0_bufg_in"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = FROM EN_DQS_FF TO TNM_DQ_CE_IDDR 3.85 ns DATAPATHONLY;" ScopeName="">TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP         &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.692</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>1.158</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y58.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y58.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>2.692</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathFromToDelay"><twSlack>1.167</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y62.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y62.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y60.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathFromToDelay"><twSlack>1.167</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twTotPathDel>2.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.850</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y60.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y60.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y60.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y60.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.161</twLogDel><twRouteDel>0.522</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP &quot;EN_DQS_FF&quot; TO TIMEGRP
        &quot;TNM_DQ_CE_IDDR&quot; 3.85 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X2Y62.DDLY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="51"><twSlack>2.526</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X51Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X2Y62.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X2Y62.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y62.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y62.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.257</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>2.526</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>89.4</twPctLog><twPctRoute>10.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y62.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="52"><twSlack>2.756</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y62.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y62.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y62.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y60.DDLY), 1 path
</twPathRptBanner><twRacePath anchorID="53"><twSlack>2.756</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X0Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y60.DATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y60.DATAOUT</twSite><twDelType>Tioddo_DATAIN</twDelType><twDelInfo twEdge="twRising">1.728</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y60.DDLY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y60.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twLogDel>2.276</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>2.756</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="54" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_DQ_CE&quot; = FROM &quot;TNM_DQ_CE_IDDR&quot; TO &quot;TNM_DQS_FLOPS&quot; 2.4 ns;" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         2.4 ns;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.127</twMaxDel><twMinPer>4.206</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y42.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>0.273</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.192</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.094</twRouteDel><twTotDel>2.192</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>0.297</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.168</twTotPathDel><twClkSkew dest = "0.296" src = "0.196">-0.100</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y42.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.094</twRouteDel><twTotDel>2.168</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y40.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>0.274</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.196</twTotPathDel><twClkSkew dest = "0.301" src = "0.196">-0.105</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>1.098</twRouteDel><twTotDel>2.196</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>0.298</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.172</twTotPathDel><twClkSkew dest = "0.301" src = "0.196">-0.105</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y40.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.098</twRouteDel><twTotDel>2.172</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y47.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>0.375</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.075</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y47.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y47.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>2.075</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>0.399</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>2.051</twTotPathDel><twClkSkew dest = "0.281" src = "0.196">-0.085</twClkSkew><twDelConst>2.400</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y58.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y58.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y47.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y47.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.977</twRouteDel><twTotDel>2.051</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;0&gt;</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        2.4 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y68.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="67"><twSlack>1.008</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y68.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="68"><twSlack>1.034</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y68.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y68.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="69"><twSlack>1.013</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.075</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="70"><twSlack>1.039</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.245" src = "0.183">0.062</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y64.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y64.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>1.101</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;2&gt;</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X2Y67.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="71"><twSlack>1.022</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.207">0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y67.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y67.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>1.079</twTotDel><twDestClk twEdge ="twRising">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="72"><twSlack>1.048</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.207">0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y62.CLK</twSrcSite><twSrcClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X2Y62.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X2Y67.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X2Y67.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>1.105</twTotDel><twDestClk twEdge ="twFalling">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs&lt;1&gt;</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="73" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RD_DATA_SEL&quot; = FROM &quot;TNM_RD_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>208</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>208</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.027</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9 (SLICE_X22Y39.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>13.973</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twDest><twTotPathDel>5.596</twTotPathDel><twClkSkew dest = "3.345" src = "3.577">0.232</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.079</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;9&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rd_data_fifo_out&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_9_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>5.004</twRouteDel><twTotDel>5.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_14 (SLICE_X25Y40.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>14.236</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_14</twDest><twTotPathDel>5.238</twTotPathDel><twClkSkew dest = "3.250" src = "3.577">0.327</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.315</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;14&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.354</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_14</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>4.669</twRouteDel><twTotDel>5.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_14 (SLICE_X25Y41.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>14.296</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_14</twDest><twTotPathDel>5.176</twTotPathDel><twClkSkew dest = "3.248" src = "3.577">0.329</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;14&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.297</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_14</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>4.607</twRouteDel><twTotDel>5.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4 (SLICE_X7Y40.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="80"><twSlack>1.740</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4</twDest><twClkSkew dest = "3.596" src = "3.327">0.269</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;4&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_4</twBEL></twPathDel><twLogDel>0.291</twLogDel><twRouteDel>1.917</twRouteDel><twTotDel>2.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_4 (SLICE_X7Y29.AX), 1 path
</twPathRptBanner><twRacePath anchorID="81"><twSlack>1.753</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_4</twDest><twClkSkew dest = "0.567" src = "0.495">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[0].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.A5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;4&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.685</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_4</twBEL></twPathDel><twLogDel>0.291</twLogDel><twRouteDel>1.534</twRouteDel><twTotDel>1.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21 (SLICE_X7Y45.B6), 1 path
</twPathRptBanner><twRacePath anchorID="82"><twSlack>1.826</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21</twDest><twClkSkew dest = "3.579" src = "3.327">0.252</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X20Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;21&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>rd_data_fifo_out&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_21_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>2.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="83" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_SEL_MUX&quot; = FROM &quot;TNM_RDEN_SEL_MUX&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.096</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1 (SLICE_X6Y43.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>17.904</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1</twDest><twTotPathDel>2.049</twTotPathDel><twClkSkew dest = "0.593" src = "0.569">-0.024</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y43.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.572</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rd_data_fifo_out&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_1_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_1</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>2.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_16 (SLICE_X7Y49.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>17.965</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_16</twDest><twTotPathDel>1.927</twTotPathDel><twClkSkew dest = "0.532" src = "0.569">0.037</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>rd_data_fifo_out&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_16_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_16</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>1.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17 (SLICE_X7Y49.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>17.967</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17</twDest><twTotPathDel>1.925</twTotPathDel><twClkSkew dest = "0.532" src = "0.569">0.037</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rd_data_fifo_out&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_17_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_17</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>1.448</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_10 (SLICE_X16Y41.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="90"><twSlack>0.587</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_10</twDest><twClkSkew dest = "0.537" src = "0.530">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.217</twDelInfo><twComp>rd_data_fifo_out&lt;43&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_10_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_10</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>0.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_15 (SLICE_X18Y41.D5), 1 path
</twPathRptBanner><twRacePath anchorID="91"><twSlack>0.600</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_15</twDest><twClkSkew dest = "0.563" src = "0.530">0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>rd_data_fifo_out&lt;47&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_15_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_15</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>0.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8 (SLICE_X16Y41.A4), 1 path
</twPathRptBanner><twRacePath anchorID="92"><twSlack>0.690</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twDest><twClkSkew dest = "0.537" src = "0.530">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X14Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>rd_data_fifo_out&lt;43&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_8_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_8</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.502</twRouteDel><twTotDel>0.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="93" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_0&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>145</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>145</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.744</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (SLICE_X30Y25.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>14.256</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twTotPathDel>5.319</twTotPathDel><twClkSkew dest = "3.274" src = "3.500">0.226</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.228</twRouteDel><twTotDel>5.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (SLICE_X30Y25.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>14.256</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twTotPathDel>5.319</twTotPathDel><twClkSkew dest = "3.274" src = "3.500">0.226</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>4.228</twRouteDel><twTotDel>5.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (SLICE_X30Y25.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>14.258</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twTotPathDel>5.317</twTotPathDel><twClkSkew dest = "3.274" src = "3.500">0.226</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;33&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y25.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>4.228</twRouteDel><twTotDel>5.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270 (SLICE_X30Y24.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="100"><twSlack>0.283</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270</twDest><twClkSkew dest = "3.524" src = "3.256">0.268</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.190</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270_rstpot1</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>0.224</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>0.750</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (SLICE_X30Y25.C6), 1 path
</twPathRptBanner><twRacePath anchorID="101"><twSlack>0.344</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twClkSkew dest = "3.520" src = "3.256">0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;47&gt;11</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.588</twRouteDel><twTotDel>0.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (SLICE_X30Y25.B2), 1 path
</twPathRptBanner><twRacePath anchorID="102"><twSlack>0.757</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twClkSkew dest = "3.520" src = "3.256">0.264</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/wr_data_fall&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0001&lt;46&gt;11</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>1.002</twRouteDel><twTotDel>1.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_PHY_INIT_DATA_SEL_90&quot; = FROM &quot;TNM_PHY_INIT_DATA_SEL&quot; TO RAMS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.273</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y5.ENARDENL), 4 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>15.727</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twTotPathDel>4.040</twTotPathDel><twClkSkew dest = "3.466" src = "3.500">0.034</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.REGCLKARDRCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>4.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>15.745</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twTotPathDel>4.040</twTotPathDel><twClkSkew dest = "3.484" src = "3.500">0.016</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.REGCLKARDRCLKL</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>4.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>15.749</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twTotPathDel>4.040</twTotPathDel><twClkSkew dest = "3.488" src = "3.500">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.288</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>3.018</twRouteDel><twTotDel>4.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf (RAMB36_X0Y5.ENARDENL), 4 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="110"><twSlack>2.180</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.760" src = "3.256">0.504</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y5.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.777</twRouteDel><twTotDel>2.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="111"><twSlack>2.189</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.751" src = "3.256">0.495</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.777</twRouteDel><twTotDel>2.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="112"><twSlack>2.194</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType="RAM">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twClkSkew dest = "3.746" src = "3.256">0.490</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="26"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twSrc><twDest BELType='RAM'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X31Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>89</twFanCnt><twDelInfo twEdge="twRising">2.105</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/wdf_rden</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y5.REGCLKARDRCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twRising">-0.395</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/gen_no_ecc.gen_wdf[0].u_wdf</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>2.777</twRouteDel><twTotDel>2.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_GATE_DLY&quot; = FROM &quot;TNM_GATE_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.906</twMaxDel></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (SLICE_X51Y31.DX), 5 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>16.094</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.408</twTotPathDel><twClkSkew dest = "3.313" src = "3.612">0.299</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.841</twRouteDel><twTotDel>3.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>16.374</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.128</twTotPathDel><twClkSkew dest = "3.313" src = "3.612">0.299</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[7].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>16.449</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twTotPathDel>3.053</twTotPathDel><twClkSkew dest = "3.313" src = "3.612">0.299</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X10Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[6].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.878</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>2.486</twRouteDel><twTotDel>3.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>17.600</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.960</twTotPathDel><twClkSkew dest = "3.376" src = "3.617">0.241</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.503</twRouteDel><twTotDel>1.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>17.819</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twTotPathDel>1.741</twTotPathDel><twClkSkew dest = "3.376" src = "3.617">0.241</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X9Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.284</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>1.284</twRouteDel><twTotDel>1.741</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="124"><twSlack>0.160</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twClkSkew dest = "3.630" src = "3.382">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X3Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (SLICE_X0Y29.A5), 1 path
</twPathRptBanner><twRacePath anchorID="125"><twSlack>0.268</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twDest><twClkSkew dest = "3.630" src = "3.403">0.227</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X2Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.499</twRouteDel><twTotDel>0.694</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (SLICE_X0Y30.A5), 1 path
</twPathRptBanner><twRacePath anchorID="126"><twSlack>0.281</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twClkSkew dest = "3.630" src = "3.382">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X3Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.533</twRouteDel><twTotDel>0.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="127" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_RDEN_DLY&quot; = FROM &quot;TNM_RDEN_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.835</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X28Y36.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>18.165</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.389</twTotPathDel><twClkSkew dest = "3.250" src = "3.497">0.247</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>1.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X28Y36.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>18.403</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.151</twTotPathDel><twClkSkew dest = "3.250" src = "3.497">0.247</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X28Y36.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>18.494</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.060</twTotPathDel><twClkSkew dest = "3.250" src = "3.497">0.247</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X28Y36.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="134"><twSlack>0.049</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.494" src = "3.278">0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X30Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X28Y36.A5), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>0.270</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.494" src = "3.252">0.242</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.516</twRouteDel><twTotDel>0.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X28Y36.A3), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>0.309</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.494" src = "3.252">0.242</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X29Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y36.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.555</twRouteDel><twTotDel>0.750</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="137" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_MC_CAL_RDEN_DLY&quot; = FROM &quot;TNM_CAL_RDEN_DLY&quot; TO FFS &quot;TS_SYS_CLK&quot; * 4;" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.888</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y34.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>18.112</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.412</twTotPathDel><twClkSkew dest = "3.249" src = "3.526">0.277</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y34.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>18.286</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "3.249" src = "3.526">0.277</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y34.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>18.375</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.149</twTotPathDel><twClkSkew dest = "3.249" src = "3.526">0.277</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.692</twRouteDel><twTotDel>1.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_SYS_CLK * 4;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y34.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="144"><twSlack>0.285</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.493" src = "3.279">0.214</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>0.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y34.A6), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>0.336</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.493" src = "3.267">0.226</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X39Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.566</twRouteDel><twTotDel>0.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X32Y34.A4), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>0.419</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.493" src = "3.279">0.214</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X34Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y34.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.637</twRouteDel><twTotDel>0.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_clk100M_SE&quot; = PERIOD &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50 %;" ScopeName="">TS_CLK_CONTROL_ddr2_clk2001 = PERIOD TIMEGRP &quot;CLK_CONTROL_ddr2_clk2001&quot;         TS_clk100M_SE / 2 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X32Y48.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.570</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twTotPathDel>1.280</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X32Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_10</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>1.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X30Y49.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.571</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twTotPathDel>1.279</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X30Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.825</twRouteDel><twTotDel>1.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X31Y49.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.588</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twTotPathDel>1.262</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.150</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_5</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;7&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_CONTROL_ddr2_clk2001 = PERIOD TIMEGRP &quot;CLK_CONTROL_ddr2_clk2001&quot;
        TS_clk100M_SE / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X29Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_20</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_21</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X31Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y47.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;19&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_17</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X29Y45.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twSrcClk><twPathDel><twSite>SLICE_X29Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y45.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst200_sync_r_23</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">ddr2_clk0</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="160"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_CONTROL_ddr2_clk2001 = PERIOD TIMEGRP &quot;CLK_CONTROL_ddr2_clk2001&quot;
        TS_clk100M_SE / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="161" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="162" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" logResource="u_DDR2_CORE/u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="ddr2_clk0"/><twPinLimit anchorID="163" type="MINPERIOD" name="Tbgper_I" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="CLK_CONTROL/ddr2_clk200_BUFG/I0" logResource="CLK_CONTROL/ddr2_clk200_BUFG/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="CLK_CONTROL/ddr2_clk2001"/></twPinLimitRpt></twConst><twConst anchorID="164" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC &quot;TS_clk100M_SE&quot; = PERIOD &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50 %;" ScopeName="">TS_CLK_CONTROL_clk50_internal = PERIOD TIMEGRP &quot;CLK_CONTROL_clk50_internal&quot;         TS_clk100M_SE * 2 HIGH 50%;</twConstName><twItemCnt>6890</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2588</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>22.004</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point DDR2_Manager0/DFF0/Q (SLICE_X9Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.501</twSlack><twSrc BELType="RAM">DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_DATA</twSrc><twDest BELType="FF">DDR2_Manager0/DFF0/Q</twDest><twTotPathDel>1.392</twTotPathDel><twClkSkew dest = "3.344" src = "7.245">3.901</twClkSkew><twDelConst>5.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.123" fPhaseErr="0.110" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.208</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_DATA</twSrc><twDest BELType='FF'>DDR2_Manager0/DFF0/Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X0Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk0_tb</twSrcClk><twPathDel><twSite>RAMB36_X0Y6.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_DATA</twComp><twBEL>DDR2_Manager0/DDR2_BC0/FIFO36_72_WRITE_DATA</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>DDR2_Manager0/write_data_fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>DDR2_Manager0/write_data_fifo_empty_reg</twComp><twBEL>DDR2_Manager0/DFF0/Q</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>0.485</twRouteDel><twTotDel>1.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OUTPUT_GPIO/user_Q_0 (SLICE_X7Y78.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.272</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_0</twDest><twTotPathDel>6.509</twTotPathDel><twClkSkew dest = "1.220" src = "1.314">0.094</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X21Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>input_gpio_interrupt_enable_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>output_gpio_wren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_0_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>OUTPUT_GPIO/user_Q_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;3&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_0</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>5.548</twRouteDel><twTotDel>6.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OUTPUT_GPIO/user_Q_1 (SLICE_X7Y78.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.272</twSlack><twSrc BELType="FF">PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType="FF">OUTPUT_GPIO/user_Q_1</twDest><twTotPathDel>6.509</twTotPathDel><twClkSkew dest = "1.220" src = "1.314">0.094</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.125</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>PLX_SLAVE/ctrlState_FSM_FFd5</twSrc><twDest BELType='FF'>OUTPUT_GPIO/user_Q_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X21Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ds_readyn_gpio_signal</twComp><twBEL>PLX_SLAVE/ctrlState_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.047</twDelInfo><twComp>ds_readyn_gpio_signal</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>input_gpio_interrupt_enable_wren11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N63</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/iTRIG_IN&lt;83&gt;</twComp><twBEL>output_gpio_wren1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>output_gpio_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>OUTPUT_GPIO/user_Q_0_not0001</twComp><twBEL>OUTPUT_GPIO/user_Q_0_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y78.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>OUTPUT_GPIO/user_Q_0_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y78.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>output_gpio_register&lt;3&gt;</twComp><twBEL>OUTPUT_GPIO/user_Q_1</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>5.548</twRouteDel><twTotDel>6.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_CONTROL_clk50_internal = PERIOD TIMEGRP &quot;CLK_CONTROL_clk50_internal&quot;
        TS_clk100M_SE * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y12.DIBDIU14), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.457</twTotPathDel><twClkSkew dest = "0.624" src = "0.453">-0.171</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X40Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;141&gt;</twComp><twBEL>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y12.DIBDIU14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;148&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y12.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X0Y22.DIBDIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[226].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "0.704" src = "0.502">-0.202</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[226].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X10Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;226&gt;</twComp><twBEL>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[226].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIBDIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.391</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;226&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y22.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAMB36_X0Y16.DIBDIL7), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twTotPathDel>0.534</twTotPathDel><twClkSkew dest = "0.729" src = "0.534">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk50</twSrcClk><twPathDel><twSite>SLICE_X8Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;132&gt;</twComp><twBEL>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y16.DIBDIL7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.387</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/iDATA&lt;132&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>DDR2_DataManager_ILA0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>0.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk50</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="177"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_CONTROL_clk50_internal = PERIOD TIMEGRP &quot;CLK_CONTROL_clk50_internal&quot;
        TS_clk100M_SE * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="178" type="MAXPERIOD" name="Tdcmpc" slack="11.251" period="20.000" constraintValue="20.000" deviceLimit="31.251" freqLimit="31.999" physResource="CLK_CONTROL/DCM_BASE1/CLKIN" logResource="CLK_CONTROL/DCM_BASE1/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk50"/><twPinLimit anchorID="179" type="MAXPERIOD" name="Tdcmpco" slack="11.251" period="20.000" constraintValue="20.000" deviceLimit="31.251" freqLimit="31.999" physResource="CLK_CONTROL/DCM_BASE1/CLK0" logResource="CLK_CONTROL/DCM_BASE1/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="CLK_CONTROL/lb_lclk_internal"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tdcmpc" slack="11.668" period="20.000" constraintValue="20.000" deviceLimit="8.332" freqLimit="120.019" physResource="CLK_CONTROL/DCM_BASE1/CLKIN" logResource="CLK_CONTROL/DCM_BASE1/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="clk50"/></twPinLimitRpt></twConst><twConst anchorID="181" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="TIMESPEC &quot;TS_clk50&quot; = PERIOD &quot;TNM_clk50&quot; 20 ns HIGH 50 %;" ScopeName="">TS_CLK_CONTROL_lb_lclk_internal = PERIOD TIMEGRP         &quot;CLK_CONTROL_lb_lclk_internal&quot; TS_clk50 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPinLimitRpt anchorID="182"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_CONTROL_lb_lclk_internal = PERIOD TIMEGRP
        &quot;CLK_CONTROL_lb_lclk_internal&quot; TS_clk50 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="183" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="lb_lclko_plx_OBUF/SR" logResource="CLK_CONTROL/ODDR1/SR" locationPin="OLOGIC_X0Y177.SR" clockNet="CLK_CONTROL/rst"/><twPinLimit anchorID="184" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="lb_lclko_loop_OBUF/SR" logResource="CLK_CONTROL/ODDR0/SR" locationPin="OLOGIC_X0Y183.SR" clockNet="CLK_CONTROL/rst"/><twPinLimit anchorID="185" type="MINPERIOD" name="Tbgper_I" slack="18.334" period="20.000" constraintValue="20.000" deviceLimit="1.666" freqLimit="600.240" physResource="CLK_CONTROL/BUFG5/I0" logResource="CLK_CONTROL/BUFG5/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="CLK_CONTROL/lb_lclk_internal"/></twPinLimitRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.550</twMinPer></twConstHead><twPinLimitRpt anchorID="187"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="188" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="ddr2_cs_n/REV" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV" locationPin="OLOGIC_X2Y72.REV" clockNet="rst0_tb"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y62.SR" clockNet="rst0_tb"/><twPinLimit anchorID="190" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y63.SR" clockNet="rst0_tb"/></twPinLimitRpt></twConst><twConst anchorID="191" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE         1.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="192"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE
        1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="193" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y71.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="194" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y45.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="195" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="u_DDR2_CORE/rst90"/></twPinLimitRpt></twConst><twConst anchorID="196" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK&quot; = PERIOD &quot;SYS_CLK&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="198" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y63.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y62.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="200" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y60.C" clockNet="u_DDR2_CORE/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="201" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0&quot; TS_SYS_CLK_200 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.550</twMinPer></twConstHead><twPinLimitRpt anchorID="202"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0&quot; TS_SYS_CLK_200 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="203" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="ddr2_cs_n/REV" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV" locationPin="OLOGIC_X2Y72.REV" clockNet="rst0_tb"/><twPinLimit anchorID="204" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y62.SR" clockNet="rst0_tb"/><twPinLimit anchorID="205" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y63.SR" clockNet="rst0_tb"/></twPinLimitRpt></twConst><twConst anchorID="206" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0&quot; TS_SYS_CLK_200         PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="207"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0&quot; TS_SYS_CLK_200
        PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="208" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y71.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="209" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y45.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="210" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="u_DDR2_CORE/rst90"/></twPinLimitRpt></twConst><twConst anchorID="211" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK_200&quot; = PERIOD &quot;SYS_CLK_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot; TS_SYS_CLK_200 /         0.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPinLimitRpt anchorID="212"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot; TS_SYS_CLK_200 /
        0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="213" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y63.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="214" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y62.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="215" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y60.C" clockNet="u_DDR2_CORE/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="216" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk2001 HIGH 50%;</twConstName><twItemCnt>2692</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1624</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.511</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9 (SLICE_X22Y39.B1), 2 paths
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.489</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twDest><twTotPathDel>4.333</twTotPathDel><twClkSkew dest = "1.247" src = "1.354">0.107</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;9&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rd_data_fifo_out&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_9_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>3.762</twRouteDel><twTotDel>4.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.766</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twDest><twTotPathDel>4.056</twTotPathDel><twClkSkew dest = "1.247" src = "1.354">0.107</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;9&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.925</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rd_data_fifo_out&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_9_mux00001</twBEL><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_9</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>3.485</twRouteDel><twTotDel>4.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X0Y31.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.712</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>3.972</twTotPathDel><twClkSkew dest = "3.386" src = "3.503">0.117</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.180</twLogDel><twRouteDel>2.792</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.446</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>3.503</twTotPathDel><twClkSkew dest = "1.288" src = "1.268">-0.020</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X34Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.591</twRouteDel><twTotDel>3.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.100</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twTotPathDel>2.838</twTotPathDel><twClkSkew dest = "0.554" src = "0.545">-0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X10Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y31.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>1.676</twRouteDel><twTotDel>2.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X0Y30.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.892</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>3.782</twTotPathDel><twClkSkew dest = "3.376" src = "3.503">0.127</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X28Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>1.180</twLogDel><twRouteDel>2.602</twRouteDel><twTotDel>3.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.626</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew dest = "1.278" src = "1.268">-0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X34Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.768</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.280</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twTotPathDel>2.648</twTotPathDel><twClkSkew dest = "0.544" src = "0.545">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X10Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N24</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_init_rden_r</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y30.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>1.486</twRouteDel><twTotDel>2.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk2001 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (SLICE_X14Y41.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twDest><twTotPathDel>0.684</twTotPathDel><twClkSkew dest = "3.547" src = "3.242">-0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X27Y41.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.489</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (SLICE_X14Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twDest><twTotPathDel>0.693</twTotPathDel><twClkSkew dest = "3.547" src = "3.242">-0.305</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (SLICE_X19Y41.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.190</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twDest><twTotPathDel>0.661</twTotPathDel><twClkSkew dest = "3.514" src = "3.242">-0.272</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X27Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/phy_calib_rden_sel&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="239"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk2001 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="240" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="ddr2_cs_n/REV" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n/REV" locationPin="OLOGIC_X2Y72.REV" clockNet="rst0_tb"/><twPinLimit anchorID="241" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N0/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y62.SR" clockNet="rst0_tb"/><twPinLimit anchorID="242" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/dqs_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR" locationPin="OLOGIC_X0Y63.SR" clockNet="rst0_tb"/></twPinLimitRpt></twConst><twConst anchorID="243" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk2001 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>359</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>344</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.172</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X25Y29.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.621</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>2.695</twTotPathDel><twClkSkew dest = "3.284" src = "3.519">0.235</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X36Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>2.133</twRouteDel><twTotDel>2.695</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.908</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twTotPathDel>2.428</twTotPathDel><twClkSkew dest = "3.284" src = "3.507">0.223</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X36Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y29.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>1.866</twRouteDel><twTotDel>2.428</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce (SLICE_X32Y24.AI), 4 paths
</twPathRptBanner><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.695</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twTotPathDel>2.589</twTotPathDel><twClkSkew dest = "3.252" src = "3.519">0.267</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_DDR2_CORE/clkdiv0</twSrcClk><twPathDel><twSite>SLICE_X36Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y24.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y24.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>1.551</twRouteDel><twTotDel>2.589</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.815</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twTotPathDel>2.508</twTotPathDel><twClkSkew dest = "3.252" src = "3.488">0.236</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;2&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y24.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y24.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>1.472</twRouteDel><twTotDel>2.508</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.970</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twTotPathDel>2.334</twTotPathDel><twClkSkew dest = "3.252" src = "3.507">0.255</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X36Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/ctrl_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y24.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y24.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y24.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dm_ce</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dm_ce</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>1.284</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1 (SLICE_X20Y28.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.738</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twDest><twTotPathDel>1.656</twTotPathDel><twClkSkew dest = "0.468" src = "0.503">0.035</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X25Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/dq_oe_n&lt;1&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/Mshreg_dq_oe_n_1</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>0.782</twRouteDel><twTotDel>1.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk2001 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9 (SLICE_X41Y29.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X41Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y29.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_1 (SLICE_X43Y29.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.468</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_0</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_1</twDest><twTotPathDel>0.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_0</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X43Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_21 (SLICE_X28Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_20</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_21</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_20</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twSrcClk><twPathDel><twSite>SLICE_X28Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r&lt;23&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_infrastructure/rst90_sync_r_21</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">u_DDR2_CORE/clk90</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="262"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk2001 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="263" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y71.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="264" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y45.SR" clockNet="u_DDR2_CORE/rst90"/><twPinLimit anchorID="265" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/dq_out/SR" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y72.SR" clockNet="u_DDR2_CORE/rst90"/></twPinLimitRpt></twConst><twConst anchorID="266" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk2001 / 0.5 HIGH 50%;</twConstName><twItemCnt>8065</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2877</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.456</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9 (SLICE_X27Y33.BX), 2 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.772</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9</twDest><twTotPathDel>3.711</twTotPathDel><twClkSkew dest = "3.292" src = "3.610">0.318</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;9&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.538</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>3.178</twRouteDel><twTotDel>3.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.139</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9</twDest><twTotPathDel>3.344</twTotPathDel><twClkSkew dest = "3.292" src = "3.610">0.318</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;9&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.538</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_9</twBEL></twPathDel><twLogDel>0.533</twLogDel><twRouteDel>2.811</twRouteDel><twTotDel>3.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11 (SLICE_X27Y31.DX), 2 paths
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.831</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11</twDest><twTotPathDel>3.679</twTotPathDel><twClkSkew dest = "3.284" src = "3.575">0.291</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X48Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg3b_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.546</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>3.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.904</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11</twDest><twTotPathDel>3.606</twTotPathDel><twClkSkew dest = "3.284" src = "3.575">0.291</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X48Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg2a_out_rise</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.546</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_rise&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r&lt;11&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_11</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>3.039</twRouteDel><twTotDel>3.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (SLICE_X25Y30.AX), 2 paths
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.855</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twTotPathDel>3.618</twTotPathDel><twClkSkew dest = "3.286" src = "3.614">0.328</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.082</twRouteDel><twTotDel>3.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.295</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twTotPathDel>3.178</twTotPathDel><twClkSkew dest = "3.286" src = "3.614">0.328</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X50Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg2a_out_fall</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.054</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/rd_data_fall&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y30.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r&lt;15&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk2001 / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0 (SLICE_X18Y32.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "3.597" src = "3.317">-0.280</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X17Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3 (SLICE_X18Y32.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew dest = "3.597" src = "3.317">-0.280</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X17Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y32.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r1_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0 (SLICE_X17Y37.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0</twSrc><twDest BELType="FF">u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew dest = "3.586" src = "3.329">-0.257</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.140" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.199</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0</twSrc><twDest BELType='FF'>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk0_tb</twSrcClk><twPathDel><twSite>SLICE_X16Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1&lt;3&gt;</twComp><twBEL>u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_bit1_r1_0</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">u_DDR2_CORE/clkdiv0</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="285"><twPinLimitBanner>Component Switching Limit Checks: TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP
        &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;
        TS_CLK_CONTROL_ddr2_clk2001 / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="286" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_idelay_dqs/C" locationPin="IODELAY_X0Y63.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="287" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y62.C" clockNet="u_DDR2_CORE/clkdiv0"/><twPinLimit anchorID="288" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" logResource="u_DDR2_CORE/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y60.C" clockNet="u_DDR2_CORE/clkdiv0"/></twPinLimitRpt></twConst><twConst anchorID="289" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_CLK_CONTROL_lb_lclk_internal_0 = PERIOD TIMEGRP         &quot;CLK_CONTROL_lb_lclk_internal_0&quot; TS_CLK_CONTROL_clk50_internal HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPinLimitRpt anchorID="290"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_CONTROL_lb_lclk_internal_0 = PERIOD TIMEGRP
        &quot;CLK_CONTROL_lb_lclk_internal_0&quot; TS_CLK_CONTROL_clk50_internal HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="291" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="lb_lclko_plx_OBUF/SR" logResource="CLK_CONTROL/ODDR1/SR" locationPin="OLOGIC_X0Y177.SR" clockNet="CLK_CONTROL/rst"/><twPinLimit anchorID="292" type="MINHIGHPULSE" name="Tospwh" slack="17.600" period="20.000" constraintValue="10.000" deviceLimit="1.200" physResource="lb_lclko_loop_OBUF/SR" logResource="CLK_CONTROL/ODDR0/SR" locationPin="OLOGIC_X0Y183.SR" clockNet="CLK_CONTROL/rst"/><twPinLimit anchorID="293" type="MINPERIOD" name="Tbgper_I" slack="18.334" period="20.000" constraintValue="20.000" deviceLimit="1.666" freqLimit="600.240" physResource="CLK_CONTROL/BUFG5/I0" logResource="CLK_CONTROL/BUFG5/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="CLK_CONTROL/lb_lclk_internal"/></twPinLimitRpt></twConst><twConst anchorID="294" twConstType="OFFSETINDELAY" ><twConstHead uID="35"><twConstName UCFConstName="TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="295" twConstType="OFFSETINDELAY" ><twConstHead uID="36"><twConstName UCFConstName="TIMEGRP &quot;LB_IPAD&quot; OFFSET = IN 8.8 ns BEFORE &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_IOPAD&quot; OFFSET = IN 8.8 ns BEFORE COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="296" twConstType="OFFSETOUTDELAY" ><twConstHead uID="37"><twConstName UCFConstName="TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_OPAD&quot; OFFSET = OUT 10.8 ns AFTER COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="297" twConstType="OFFSETOUTDELAY" ><twConstHead uID="38"><twConstName UCFConstName="TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER &quot;lb_lclko_fb&quot;;" ScopeName="">TIMEGRP &quot;LB_IOPAD&quot; OFFSET = OUT 11.9 ns AFTER COMP &quot;lb_lclko_fb&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConstRollupTable uID="9" anchorID="298"><twConstRollup name="TS_clk100M_SE" fullName="TS_clk100M_SE = PERIOD TIMEGRP &quot;TNM_clk100M_SE&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.334" actualRollup="11.002" errors="0" errorRollup="1" items="0" itemsRollup="18030"/><twConstRollup name="TS_CLK_CONTROL_ddr2_clk2001" fullName="TS_CLK_CONTROL_ddr2_clk2001 = PERIOD TIMEGRP &quot;CLK_CONTROL_ddr2_clk2001&quot;         TS_clk100M_SE / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.511" errors="0" errorRollup="0" items="24" itemsRollup="11116"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk2001 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.511" actualRollup="N/A" errors="0" errorRollup="0" items="2692" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk2001 PHASE 1.25 ns HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.172" actualRollup="N/A" errors="0" errorRollup="0" items="359" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_1&quot;         TS_CLK_CONTROL_ddr2_clk2001 / 0.5 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.456" actualRollup="N/A" errors="0" errorRollup="0" items="8065" itemsRollup="0"/><twConstRollup name="TS_CLK_CONTROL_clk50_internal" fullName="TS_CLK_CONTROL_clk50_internal = PERIOD TIMEGRP &quot;CLK_CONTROL_clk50_internal&quot;         TS_clk100M_SE * 2 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="22.004" actualRollup="2.400" errors="1" errorRollup="0" items="6890" itemsRollup="0"/><twConstRollup name="TS_CLK_CONTROL_lb_lclk_internal_0" fullName="TS_CLK_CONTROL_lb_lclk_internal_0 = PERIOD TIMEGRP         &quot;CLK_CONTROL_lb_lclk_internal_0&quot; TS_CLK_CONTROL_clk50_internal HIGH         50%;" type="child" depth="2" requirement="20.000" prefType="period" actual="2.400" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="10" anchorID="299"><twConstRollup name="TS_clk50" fullName="TS_clk50 = PERIOD TIMEGRP &quot;TNM_clk50&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.332" actualRollup="2.400" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_CLK_CONTROL_lb_lclk_internal" fullName="TS_CLK_CONTROL_lb_lclk_internal = PERIOD TIMEGRP         &quot;CLK_CONTROL_lb_lclk_internal&quot; TS_clk50 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="2.400" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="11" anchorID="300"><twConstRollup name="TS_SYS_CLK" fullName="TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.550" errors="0" errorRollup="0" items="0" itemsRollup="456"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="6.027" actualRollup="N/A" errors="0" errorRollup="0" items="208" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_SEL_MUX" fullName="TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="2.096" actualRollup="N/A" errors="0" errorRollup="0" items="64" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="5.744" actualRollup="N/A" errors="0" errorRollup="0" items="145" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="4.273" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="3.906" actualRollup="N/A" errors="0" errorRollup="0" items="25" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="1.835" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_SYS_CLK * 4;" type="child" depth="1" requirement="20.000" prefType="maxdelay" actual="1.888" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in&quot; TS_SYS_CLK HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.550" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in&quot; TS_SYS_CLK PHASE         1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in&quot; TS_SYS_CLK / 0.5         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.999" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="12" anchorID="301"><twConstRollup name="TS_SYS_CLK_200" fullName="TS_SYS_CLK_200 = PERIOD TIMEGRP &quot;SYS_CLK_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.550" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk0_bufg_in_0&quot; TS_SYS_CLK_200 HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.550" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clk90_bufg_in_0&quot; TS_SYS_CLK_200         PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0" fullName="TS_u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0 = PERIOD TIMEGRP         &quot;u_DDR2_CORE_u_ddr2_infrastructure_clkdiv0_bufg_in_0&quot; TS_SYS_CLK_200 /         0.5 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.999" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="302">1</twUnmetConstCnt><twDataSheet anchorID="303" twNameLen="15"><twClk2SUList anchorID="304" twDestWidth="13"><twDest>ddr2_dqs&lt;0&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>2.103</twFallRise><twFallFall>2.127</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>2.103</twFallRise><twFallFall>2.127</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="305" twDestWidth="13"><twDest>ddr2_dqs&lt;1&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.768</twFallRise><twFallFall>1.792</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.768</twFallRise><twFallFall>1.792</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.432</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.432</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="306" twDestWidth="13"><twDest>ddr2_dqs&lt;2&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.957</twFallRise><twFallFall>1.981</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.957</twFallRise><twFallFall>1.981</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="307" twDestWidth="13"><twDest>ddr2_dqs&lt;3&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="308" twDestWidth="13"><twDest>ddr2_dqs_n&lt;0&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;0&gt;</twSrc><twFallRise>2.103</twFallRise><twFallFall>2.127</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;0&gt;</twSrc><twFallRise>2.103</twFallRise><twFallFall>2.127</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.692</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="309" twDestWidth="13"><twDest>ddr2_dqs_n&lt;1&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;1&gt;</twSrc><twFallRise>1.768</twFallRise><twFallFall>1.792</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;1&gt;</twSrc><twFallRise>1.768</twFallRise><twFallFall>1.792</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.432</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.432</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="310" twDestWidth="13"><twDest>ddr2_dqs_n&lt;2&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;2&gt;</twSrc><twFallRise>1.957</twFallRise><twFallFall>1.981</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;2&gt;</twSrc><twFallRise>1.957</twFallRise><twFallFall>1.981</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="311" twDestWidth="13"><twDest>ddr2_dqs_n&lt;3&gt;</twDest><twClk2SU><twSrc>ddr2_dqs&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>ddr2_dqs_n&lt;3&gt;</twSrc><twFallRise>1.998</twFallRise><twFallFall>2.022</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkn</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseFall>2.683</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="312" twDestWidth="8"><twDest>mainclkn</twDest><twClk2SU><twSrc>mainclkn</twSrc><twRiseRise>6.728</twRiseRise><twFallRise>1.762</twFallRise><twRiseFall>3.242</twRiseFall><twFallFall>2.787</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseRise>6.728</twRiseRise><twFallRise>1.762</twFallRise><twRiseFall>3.242</twRiseFall><twFallFall>2.787</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="313" twDestWidth="8"><twDest>mainclkp</twDest><twClk2SU><twSrc>mainclkn</twSrc><twRiseRise>6.728</twRiseRise><twFallRise>1.762</twFallRise><twRiseFall>3.242</twRiseFall><twFallFall>2.787</twFallFall></twClk2SU><twClk2SU><twSrc>mainclkp</twSrc><twRiseRise>6.728</twRiseRise><twFallRise>1.762</twFallRise><twRiseFall>3.242</twRiseFall><twFallFall>2.787</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="314"><twErrCnt>1</twErrCnt><twScore>501</twScore><twSetupScore>501</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>18554</twPathCnt><twNetCnt>8</twNetCnt><twConnCnt>10758</twConnCnt></twConstCov><twStats anchorID="315"><twMinPer>22.004</twMinPer><twFootnote number="1" /><twMaxFreq>45.446</twMaxFreq><twMaxFromToDel>6.027</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct 21 18:37:54 2014 </twTimestamp></twFoot><twClientInfo anchorID="316"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 416 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
