// ADD R - 1110_000_0100_0_AAAA_DDDD_0000_0000_BBBB
// ADD I - 1110_001_0100_0_AAAA_DDDD_0000_IIII_IIII
// SUB R - 1110_000_0010_0_AAAA_DDDD_0000_0000_BBBB
// SUB I - 1110_001_0010_0_AAAA_DDDD_0000_IIII_IIII
// CMP R - 1110_000_0010_1_AAAA_DDDD_0000_0000_BBBB
// CMP I - 1110_001_0010_1_AAAA_DDDD_0000_IIII_IIII
// AND   - 1110_000_0000_0_AAAA_DDDD_0000_0000_BBBB
// ORR   - 1110_000_1100_0_AAAA_DDDD_0000_0000_BBBB
// LDR   - 1110_010_1100_1_AAAA_DDDD_IIII_IIII_IIII
// STR   - 1110_010_1100_0_AAAA_DDDD_IIII_IIII_IIII
// COND_1010_IIII_IIII_IIII_IIII_IIII_IIII

// Equal            - COND = 0000 
// Not Equal        - COND = 0001 
// Greater or Equal - COND = 1010 
// Greater          - COND = 1100 
// Less or Equal    - COND = 1101 
// Less             - COND = 1011 

1110_000_0010_0_1111_0000_0000_0000_1111	//  MAIN	SUB  R0 R15 R15
1110_001_0100_0_0000_0001_0000_0000_0001	//  		ADD  R1 R0 #1
1110_000_1100_0_0000_0010_0000_0000_0001	//  		ORR  R2 R0 R1
1110_001_0100_0_0000_0010_0000_0000_0010	//  		ADD  R2 R0 #2
1110_001_0010_1_0010_0000_0000_0000_0000	//  		SUBS R0 R2 #0
0000_1010_0000_0000_0000_0000_0000_0001		//  		BEQ  TAG1
1110_000_0000_0_0010_0010_0000_0000_0000	//  		AND  R2 R2 R0
1110_000_0000_0_0010_0001_0000_0000_0000	//  		AND  R1 R2 R0
1110_000_0100_0_0001_1001_0000_0000_0000	//  TAG1	ADD  R9 R1 R0
1110_010_1100_0_0000_1001_0000_0000_1001	//  		STR  R9 [R0, #9]
1110_010_1100_1_0000_0011_0000_0000_1001	//  		LDR  R3 [R0, #9]
1110_000_0000_0_0011_0010_0000_0000_0010	//  		AND  R2 R3 R2