
AVRASM ver. 2.2.7  C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm Thu Jan 16 02:43:47 2020

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m16adef.inc'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(23): warning: Register r17 already defined by the .DEF directive
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(29): warning: Register r30 already defined by the .DEF directive
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(33): warning: Register r28 already defined by the .DEF directive
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(34): warning: Register r29 already defined by the .DEF directive
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(35): warning: Register r28 already defined by the .DEF directive
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(36): warning: Register r29 already defined by the .DEF directive
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(85): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\io.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(87): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\uart.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(89): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\adc.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(91): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\timer.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(93): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\spi.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(95): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\screen.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(97): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\char_array.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(99): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\csgo.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.3.300\avrasm\inc\m16adef.inc'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(85): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\io.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(87): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\uart.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(89): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\adc.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(91): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\timer.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(93): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\spi.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(95): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\screen.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(97): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\char_array.asm'
C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\main.asm(99): Including file 'C:\Users\alexa\Documents\Documents\Cours\2019-2020_MIQ4\Bas Niveau\Github\Bas-Niveau\Code\projet_bn1\projet_bn1\csgo.asm'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m16Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega16A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega16A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M16ADEF_INC_
                                 #define _M16ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega16A
                                 #pragma AVRPART ADMIN PART_NAME ATmega16A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x94
                                 .equ	SIGNATURE_002	= 0x03
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEWEE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SE	= 6	; Sleep Enable
                                 .equ	SM2	= 7	; Sleep Mode Select
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special function I/O register
                                 ;.equ	PSR10	= 0	; Prescaler reset
                                 .equ	PSR2	= 1	; Prescaler reset
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Waveform Generation Mode
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Waveform Genration Mode
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 ; SFIOR - Special Function IO Register
                                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	I2BR	= TWBR	; For compatibility
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	I2CR	= TWCR	; For compatibility
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	I2IE	= TWIE	; For compatibility
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	I2EN	= TWEN	; For compatibility
                                 .equ	ENI2C	= TWEN	; For compatibility
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	I2WC	= TWWC	; For compatibility
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	I2STO	= TWSTO	; For compatibility
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	I2STA	= TWSTA	; For compatibility
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	I2EA	= TWEA	; For compatibility
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 .equ	I2INT	= TWINT	; For compatibility
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	I2SR	= TWSR	; For compatibility
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWS0	= TWPS0	; For compatibility
                                 .equ	I2GCE	= TWPS0	; For compatibility
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS1	= TWPS1	; For compatibility
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	I2S3	= TWS3	; For compatibility
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	I2S4	= TWS4	; For compatibility
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	I2S5	= TWS5	; For compatibility
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	I2S6	= TWS6	; For compatibility
                                 .equ	TWS7	= 7	; TWI Status
                                 .equ	I2S7	= TWS7	; For compatibility
                                 
                                 ; TWDR - TWI Data register
                                 .equ	I2DR	= TWDR	; For compatibility
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	I2AR	= TWAR	; For compatibility
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMCR	= SPMCSR	; For compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	CKOPT	= 4	; Oscillator Options
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 1024
                                 .equ	RAMEND	= 0x045f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x01ff
                                 .equ	EEPROMEND	= 0x01ff
                                 .equ	EEADRBITS	= 9
                                 #pragma AVRPART MEMORY PROG_FLASH 16384
                                 #pragma AVRPART MEMORY EEPROM 512
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1c00
                                 .equ	NRWW_STOP_ADDR	= 0x1fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1bff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x1f80
                                 .equ	SECONDBOOTSTART	= 0x1f00
                                 .equ	THIRDBOOTSTART	= 0x1e00
                                 .equ	FOURTHBOOTSTART	= 0x1c00
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M16ADEF_INC_ */
                                 
                                 
                                 ; main.asm
                                 ;
                                 ; Created: 25/10/2019 13:42:48
                                 ; Author : jsoudier01 & atessier01
                                 ;
                                 ;code programme
                                 
                                 .def tri = r1						;timerInterruptRegister.
                                 
                                 .def reg_init = r16					;registre d'initialisation de tout les paramtre et temporaire
                                 
                                 ;.def reg_posX = r28					;position du personnage en X
                                 ;.def reg_posY = r29					;position du personnage en Y
                                 
                                 .def reg_spi = r24					;registre d'envoi et rception en spi & tempo MS
                                 .def reg_addrL = r19				;registres de slection d'adresse dans la mmoire SPI (LOW)
                                 .def reg_addrH = r20				;registres de slection d'adresse dans la mmoire SPI (HIGH)
                                 
                                 .def reg_cpt1 = r21					;registre temporaire de comptage pour l'affichage sur l'cran
                                 .def reg_cpt2 = r22					;idem
                                 .def reg_cpt3 = r17					;registre de comptage tempo
                                 .def reg_screen = r17				;registre d'affichage sur l'cran
                                 
                                 .def reg_cptT0 = r23				;prescaler du timer0 pour ralentire le clignotement
                                 
                                 .def reg_vol = r25					;registre de son et de volume
                                 
                                 .def reg_TX = r30					;registre d'envoi en bluetooth
                                 .def reg_RX = r18					;registre de rception en bluetooth
                                 
                                 ;.def reg_csgo_orientation = r13		;orientation du personnage
                                 .def reg_csgo_mapL = r28				;position du personnage dans la map
                                 .def reg_csgo_mapH = r29
                                 .def reg_calcul1 = r28
                                 .def reg_calcul2 = r29
                                 
                                 .dseg
000060                           	num_son:		.byte 1				;variable SRAM de son (LOW)
000061                           	num_son2:		.byte 1				;idem (HIGH)
000062                           	C_Wait:			.byte 5				;variable avec le caractre de chargement pour les images
000067                           	Table:			.byte 8				;table de conversion
00006f                           	conv:			.byte 1				;varaible de convertion de la poistion du personnage X
000070                           	convB:			.byte 1				;idem Y
000071                           	conv2:			.byte 1				;idem afficher ou non
000072                           	dead:			.byte 1				;variable de test si le personnage est en vie
000073                           	pos_rand:		.byte 1				;position de dpart du personnage (case 0  181)
000074                           	pos_x:			.byte 1				;position en x du joueur
000075                           	pos_y:			.byte 1				;position en y du joueur
000076                           	numero_mapL:	.byte 1				;adresse de la case actuelle dans la mmoire
000077                           	numero_mapH:	.byte 1
000078                           	pos_x_adv:		.byte 1				;position en x de l'adversaire
000079                           	pos_y_adv:		.byte 1				;position en y de l'adversaire
00007a                           	orientation:	.byte 1				;orientation du personnage
00007b                           	adv_ok:			.byte 1				;Si l'adversaire est juste devant nous
                                 
                                 .cseg  ; codesegment
                                 .org	0x00
000000 c02f                         rjmp	RESET						;vecteur de reset
                                 .org 0x0C							; 7:  $00C TIMER1 COMPA Timer/Counter1 Cmp Match A 
00000c 9518                      	reti
                                 .org 0x0A							; 6:  $00A TIMER1 CAPT Timer/Counter1 Capture Event
00000a 9518                      	reti
                                 .org 0x10							; 9:  $010 TIMER1 OVF Timer/Counter1 Overflow
000010 940c 0084                 	jmp		TI1_Interrupt
                                 .org 0x12							; 10: $012 TIMER0 OVF Timer/Counter0 Overflow
000012 940c 00a8                 	jmp		TI0_interrupt
                                 .org 0x16							; 12: $016 USART, RXC USART, Rx Complete
000016 940c 004f                 	jmp		UART_Interrupt
                                 
                                 .org 0x30							; se placer  la case mmoire 30 en hexa
                                 RESET:								; adresse du vecteur de reset
000030 e004                      	ldi		r16,high(RAMEND)		; initialisation de la pile
000031 bf0e                      	out		SPH,r16
000032 e50f                      	ldi		r16,low(RAMEND)
000033 bf0d                      	out		SPL,r16
                                 
000034 ef1f                      	ldi		reg_cpt3,255			;tempo de dbut
000035 d09b                      	rcall	tempo_US
                                 
000036 efdf                      	ldi		reg_csgo_mapH,255				;on n'affiche pas le pseronnage
                                 
                                 
                                 	;ajout des programmes pour la gestion des modules
                                 	.include "io.asm"
                                 
                                 
                                 IO_Init:
000037 e000                      	ldi		reg_init,0x00			;porta en entre
000038 bb0a                      	out		DDRA,reg_init
000039 eb0f                      	ldi		reg_init,0xBF			;portb en entre sur miso
00003a bb07                      	out		DDRB,reg_init
00003b ef0f                      	ldi		reg_init,0xFF			;portc en sortie
00003c bb04                      	out		DDRC,reg_init
00003d ee02                      	ldi		reg_init,0xE2			;portd en sortie sur TX, BUZZER et LED
00003e bb01                      	out		DDRD,reg_init
00003f c000                      IO_INC:
                                 	.include "uart.asm"
                                 
                                 
                                 USART_Init:									; Set baud rate to UBRR0 
000040 e3e3                      	ldi		reg_TX,baud
000041 b9e9                      	out		UBRRL, reg_TX					; Enable receiver and transmitter  
000042 e0e0                      	ldi		reg_TX,0 
000043 bde0                      	out		UBRRH, reg_TX    
000044 e0e0                      	ldi		reg_TX,0
000045 b9eb                      	out		UCSRA,reg_TX
000046 e9e8                      	ldi		reg_TX,(1<<RXEN)|(1<<TXEN)|(1<<RXCIE)   
000047 b9ea                      	out		UCSRB,reg_TX					; Set frame format: 8data, 2stop bit   
000048 e8ee                      	ldi		reg_TX,(1<<URSEL)|(1<<USBS)|(3<<UCSZ0)   
000049 bde0                      	out		UCSRC,reg_TX  
                                 
00004a c00d                      	rjmp	UART_INC					;go to main
                                 
                                 ;mov		reg_TX,reg_XXXX
                                 ;ori		reg_TX,   0x80 (posX), 0x40 (posY), 0x00 (Kill)
                                 USART_Transmit:								; Wait for empty transmit buffer
00004b 9b5d                      	sbis	UCSRA,UDRE 
00004c cffe                      	rjmp	USART_Transmit					; Put data (r16) into buffer, sends the data   
00004d b9ec                      	out		UDR,reg_TX   
00004e 9508                      	ret 
                                 
                                 UART_Interrupt:
00004f b61f                      	in		tri,SREG						; save content of flag reg.
000050 b12c                      	in		reg_RX,UDR
000051 3020                      	cpi		reg_RX,0						;test si on recoit un coup
000052 f411                      	brne	END_UART
000053 9320 0072                 	sts		dead,reg_RX
                                 END_UART:
000055 732f                      	andi	reg_RX,0x3F						;sinon c'est une position
000056 be1f                      	out		SREG,tri						; restore flag register
000057 9518                      	reti 									; Return from interrupt
                                 
                                 
                                 	;CODE POUR METTRE A JOUR LA POSITION DE L'ADVERSAIRE
                                 	;sts		pos_x_adv,registre_X
                                 	;sts		pos_y_adv,registreY
                                 UART_INC:
                                 	.include "adc.asm"
                                 
000058 e600                      	ldi		reg_init,(1<<ADLAR)|(1<<REFS0)							;ext ref / left adjust / mux to ADC0
000059 b907                      	out		ADMUX,reg_init
00005a ec06                      	ldi		reg_init,(1<<ADEN)|(1<<ADSC)|(1<<ADPS2)|(1<<ADPS1)		;adc enable / adc start / no auto trig / no interrupt / div 64
00005b b906                      	out		ADCSRA,reg_init
00005c c008                      	rjmp	ADC_INC
                                 
                                 rand:
00005d 94f8                      	cli																;dsactivation des interruptions
00005e 9936                      	sbic	ADCSRA,ADSC												;test de fin de conversion
00005f cffd                      	rjmp	rand
000060 b195                      	in		reg_vol,ADCH											;lecture de la valeur converti
000061 9390 0073                 	sts		pos_rand,reg_vol										;stockage de la position du personnage
000063 9478                      	sei																;ractivation des interruptions
000064 9508                      	ret
                                 ADC_INC:
                                 	.include "timer.asm"
                                 
                                 	sbis	PINA,1
                                 .endmacro
                                 .macro bGan[]
                                 	sbic	PINA,1
                                 .endmacro
                                 .macro bBa[]
                                 	sbis	PINA,2
                                 .endmacro
                                 .macro bBan[]
                                 	sbic	PINA,2
                                 .endmacro
                                 .macro bDr[]
                                 	sbis	PINA,3
                                 .endmacro
                                 .macro bDrn[]
                                 	sbic	PINA,3
                                 .endmacro
                                 .macro bHa[]
                                 	sbis	PINA,4
                                 .endmacro
                                 .macro bHan[]
                                 	sbic	PINA,4
                                 .endmacro
                                 .macro bB[]
                                 	sbis	PINA,5
                                 .endmacro
                                 .macro bBn[]
                                 	sbic	PINA,5
                                 .endmacro
                                 .macro bA[]
                                 	sbis	PINA,6
                                 .endmacro
                                 .macro bAn[]
                                 	sbic	PINA,6
                                 .endmacro
                                 .macro bSta[]
                                 	sbis	PINA,7
                                 .endmacro
                                 .macro bStan[]
                                 	sbic	PINA,7
                                 .endmacro
                                 .macro bSel[]
                                 	sbis	PIND,2
                                 .endmacro
                                 .macro bSeln[]
                                 	sbic	PIND,2
                                 .endmacro
                                 .macro bL[]
                                 	sbis	PIND,3
                                 .endmacro
                                 .macro bLn[]
                                 	sbic	PIND,3
                                 .endmacro
                                 .macro bR[]
                                 	sbis	PIND,4
                                 .endmacro
                                 .macro bRn[]
                                 	sbic	PIND,4
                                 .endmacro
                                 
                                 TIMER_Init:
000065 e095                      	ldi		reg_vol,(1<<CS02)|(1<<CS00)				;timer0 pour le clignotement de la position du personage (normal mode)
000066 bf93                      	out		TCCR0,reg_vol							;prescaler max de 1024
000067 b799                      	in		reg_vol,TIMSK
000068 6091                      	ori		reg_vol,(1<<TOIE0)						;en interruption
000069 bf99                      	out		TIMSK,reg_vol
00006a e070                      	ldi		reg_cptT0,0
                                 
00006b e892                      	ldi		reg_vol,(1<<WGM11)|(1<<COM1A1)			;timer1 pour le son et le rglage du volume (fast PWM mode)
00006c bd9f                      	out		TCCR1A,reg_vol
00006d e19a                      	ldi		reg_vol,(1<<WGM13)|(1<<WGM12)|(1<<CS11)	;prescaler par 8 soit 8MHz/(8*2*ICR1)
00006e bd9e                      	out		TCCR1B,reg_vol
00006f b798                      	in		reg_vol,TIFR							;clear flag
000070 7f9b                      	andi	reg_vol,0xFB
000071 bf98                      	out		TIFR,reg_vol
000072 b799                      	in		reg_vol,TIMSK							;interrupt enable
000073 6394                      	ori		reg_vol,(1<<TICIE1)|(1<<TOIE1)|(1<<OCIE1A)
000074 bf99                      	out		TIMSK,reg_vol
                                 
000075 e090                      	ldi		reg_vol,0								;rglage du volume au dpart
000076 bd9b                      	out		OCR1AH,reg_vol
000077 e091                      	ldi		reg_vol,1
000078 bd9a                      	out		OCR1AL,reg_vol
                                 
000079 e694                      	ldi		reg_vol,100								;rglage de la frquence de dpart
00007a bd97                      	out		ICR1H,reg_vol
00007b ef9f                      	ldi		reg_vol,255
00007c bd96                      	out		ICR1L,reg_vol
                                 
00007d e194                      	ldi		reg_vol,20								;rglage du pointage dans l'eeprom de l'atmega qui contient le son
00007e 9390 0060                 	sts		num_son,reg_vol
000080 e092                      	ldi		reg_vol,2
000081 9390 0061                 	sts		num_son2,reg_vol
                                 	
                                 
000083 c02b                      	rjmp	TIMER_INC
                                 
                                 
                                 TI1_Interrupt:
000084 b61f                      	in		tri,SREG								;save content of flag reg.
                                 
000085 9190 0061                 	lds		reg_vol,num_son2						;chargement de l'addresse du son  jouer
000087 3092                      	cpi		reg_vol,2
000088 f4c8                      	brsh	No_sound
                                 
                                 conv_son:
000089 99e1                      	sbic	EECR,EEWE								;test de d'criture dans l'eeprom
00008a cffe                      	rjmp	conv_son
                                 
                                 	
00008b bb9f                      	out		EEARH,reg_vol							;recherche de l'adresse  lire depuis la SRAM
00008c 9190 0060                 	lds		reg_vol,num_son
00008e bb9e                      	out		EEARL,reg_vol
                                 	
00008f 9ae0                      	sbi		EECR,EERE								;test de fin de lecture
000090 b39d                      	in		reg_vol,EEDR							;lecture
000091 bd97                      	out		ICR1H,reg_vol							;set freq
                                 
                                 
                                 	;gestion du volume
000092 e090                      	ldi		reg_vol,0
000093 bd9b                      	out		OCR1AH,reg_vol
000094 b195                      	in		reg_vol,ADCH							;on lit la valeur de l'adc convertie
000095 bd9a                      	out		OCR1AL,reg_vol
                                 
000096 b196                      	in		reg_vol,ADCSRA
000097 6490                      	ori		reg_vol,(1<<ADSC)						;relance d'une conversion
000098 b996                      	out		ADCSRA,reg_vol
000099 e090                      	ldi		reg_vol,0
00009a bd9d                      	out		TCNT1H,reg_vol							;affectation du volume
00009b bd9c                      	out		TCNT1L,reg_vol
                                 
                                 	;gestion de la led
00009c 9986                      	sbic	PIND,6									;blink led
00009d 9896                      	cbi		PORTD,6
00009e 9b86                      	sbis	PIND,6
00009f 9a96                      	sbi		PORTD,6
                                 
                                 	
                                 
0000a0 be1f                      	out		SREG,tri								;restore flag register
0000a1 9518                      	reti 											;return from interrupt
                                 
                                 No_sound:
0000a2 e090                      	ldi		reg_vol,0								;pas de son  jouer
0000a3 bd9a                      	out		OCR1AL,reg_vol
0000a4 e090                      	ldi		reg_vol,0
0000a5 bd9d                      	out		TCNT1H,reg_vol
0000a6 bd9c                      	out		TCNT1L,reg_vol
0000a7 9518                      	reti
                                 
                                 TI0_interrupt:
0000a8 b61f                      	in		tri,SREG								;save content of flag reg.
0000a9 9573                      	inc		reg_cptT0								;variable de comptage pour diviseur la frquence
0000aa 3170                      	cpi		reg_cptT0,16
0000ab f409                      	brne	END_T0
0000ac e070                      	ldi		reg_cptT0,0
                                 END_T0:
0000ad be1f                      	out		SREG,tri								;restore flag register
0000ae 9518                      TIMER_INC:
                                 	.include "spi.asm"
                                 
                                 .equ WRDI = 0x04
                                 .equ READ = 0x03
                                 .equ WRITE = 0x02
                                 
                                 .macro WR_DI[]										;macro pour mettre la mmoire SPI en lecture
                                 	cbi		PORTB,4									;clear CS
                                 	ldi		reg_spi,WRDI							;send ordre de lecture
                                 	rcall	SPI_Transmit							;envoi
                                 	sbi		PORTB,4									;set CS
                                 .endmacro
                                 
                                 SPI_Init:
0000af e581                      	ldi		reg_spi,(1<<SPE)|(1<<MSTR)|(1<<SPR0)	; ON / MASTER / fosc/16
0000b0 b98d                      	out		SPCR,reg_spi
0000b1 9ac4                      	sbi		PORTB,4									;set SS
0000b2 98c4
0000b3 e084
0000b4 d002
0000b5 9ac4                      	WR_DI[]
0000b6 c010                      	rjmp	SPI_INC
                                 
                                 SPI_Transmit:										;attente transmission
0000b7 b98f                      	out		SPDR,reg_spi							;envoi msg
                                 Wait_SPI:
0000b8 9b77                      	sbis	SPSR,SPIF								;test si fini
0000b9 cffe                      	rjmp	Wait_SPI
0000ba b18f                      	in		reg_spi,SPDR							;lecture de la rponse
0000bb 9508                      	ret
                                 
                                 Read_Mem:
0000bc 98c4                      	cbi		PORTB,4									;clear SS
0000bd e083                      	ldi		reg_spi,READ							;instruction de lecture mmoire
0000be dff8                      	rcall	SPI_Transmit
0000bf 2f84                      	mov		reg_spi,reg_addrH						;slection de l'adresse H
0000c0 dff6                      	rcall	SPI_Transmit
0000c1 2f83                      	mov		reg_spi,reg_addrL						;slection de l'adresse L
0000c2 dff4                      	rcall	SPI_Transmit
0000c3 e080                      	ldi		reg_spi,0x00							;lecture de la rponse
0000c4 dff2                      	rcall	SPI_Transmit
0000c5 9ac4                      	sbi		PORTB,4									;set SS
0000c6 9508                      	ret
                                 SPI_INC:
                                 	.include "screen.asm"
                                 
                                 	sbi		PORTB,0
                                 	cbi		PORTB,1
                                 .endmacro
                                 
                                 .macro screenR[]					;choix du ct de l'cran  droite
                                 	sbi		PORTB,1
                                 	cbi		PORTB,0
                                 .endmacro
                                 
                                 .macro Enable[]						;validation de la commande sur l'cran
                                 	cbi		PORTB,3
                                 	ldi		reg_cpt3,250
                                 	rcall	tempo_US
                                 	sbi		PORTB,3
                                 .endmacro
                                 
                                 .macro SetPosX[]					;pos de 0  7 ( changer  chaque fois)
                                 	RS_clear[]
                                 	ori		reg_screen,0xB8
                                 	out		PORTC,reg_screen
                                 	Enable[]
                                 	RS_set[]
                                 .endmacro
                                 
                                 .macro SetPosY[]					;pos de 0  64 (auto)
                                 	RS_clear[]
                                 	ori		reg_screen,0x40
                                 	out		PORTC,reg_screen
                                 	Enable[]
                                 	RS_set[]
                                 .endmacro
                                 
                                 .macro RS_clear[]					;changement de bit instruction/donnes
                                 	cbi		PORTB,2
                                 .endmacro
                                 
                                 .macro RS_set[]						;changement de bit instruction/donnes
                                 	sbi		PORTB,2
                                 .endmacro
                                 
                                 .macro ScreenWrite[]				;affichage sur l'cran
                                 	out		PORTC,reg_screen
                                 	Enable[]
                                 .endmacro
                                 
                                 .macro placePosPerso[]				;converti la position xy du personnage pour faire un test  l'affichage sur l'ecran
                                 	mov		reg_screen,reg_csgo_mapL		;test Y
                                 	andi	reg_screen,7
                                 	ldi		XL,LOW(Table)			;table de convertion 2^(8-X) = Y
                                 	ldi		XH,HIGH(Table)
                                 	add		XL,reg_screen			;test X
                                 	ld		reg_screen,X
                                 	sts		conv,reg_screen
                                 
                                 	ldi		reg_screen,255			;convertion des positions par 8 pixels
                                 	cpi		reg_csgo_mapL,8
                                 	brlo	END_PERSO
                                 	cpi		reg_csgo_mapL,16
                                 	ldi		reg_screen,191
                                 	brlo	END_PERSO
                                 	ldi		reg_screen,127
                                 END_PERSO:
                                 	sub		reg_screen,reg_csgo_mapH		;affectation de la SRAM
                                 	sts		convB,reg_screen
                                 	ldi		reg_screen,7
                                 	cpi		reg_csgo_mapL,8
                                 	brlo	END_PERSO2
                                 	cpi		reg_csgo_mapL,16
                                 	ldi		reg_screen,6
                                 	brlo	END_PERSO2
                                 	ldi		reg_screen,5
                                 END_PERSO2:
                                 	sts		conv2,reg_screen
                                 .endmacro
                                 
                                 .macro SetPosPerso[]				;affiche le point  l'endroit calcul
                                 	cpi		reg_csgo_mapH,255
                                 	breq	END_SetPerso
                                 	lds		reg_screen,conv2
                                 	cp		reg_cpt2,reg_screen
                                 	brne	END_SetPerso
                                 	lds		reg_screen,convB
                                 	andi	reg_screen,0x3F
                                 	cp		reg_cpt1,reg_screen
                                 	brne	END_SetPerso
                                 	lds		reg_screen,conv
                                 	or		reg_spi,reg_screen
                                 END_SetPerso:
                                 .endmacro
                                 
                                 .macro ClearPosPerso[]				;efface le point  l'endroit calcul
                                 	lds		reg_screen,conv2
                                 	cp		reg_cpt2,reg_screen
                                 	brne	END_ClearPerso
                                 	lds		reg_screen,convB
                                 	andi	reg_screen,0x3F
                                 	cp		reg_cpt1,reg_screen
                                 	brne	END_ClearPerso
                                 	lds		reg_screen,conv
                                 	com		reg_screen
                                 	and		reg_spi,reg_screen
                                 END_ClearPerso:
                                 .endmacro
                                 
                                 SCREEN_Init:
0000c7 9ac3                      	sbi		PORTB,3					;set E and clear RS
0000c8 98c2                      	cbi		PORTB,2
0000c9 e31f                      	ldi		reg_screen,63			;instruction de dbut de l'cran pour activer l'affichage
0000ca bb15                      	out		PORTC,reg_screen
0000cb 98c3
0000cc ef1a
0000cd d003
0000ce 9ac3                      	Enable[]						;validation
0000cf 9ac2                      	RS_set[]						;mode donnes
0000d0 c108                      	rjmp	SCREEN_INC
                                 
                                 tempo_US:							;boucle de temporisation
0000d1 951a                      	dec		reg_cpt3
0000d2 0000                      	nop
0000d3 f7e9                      	brne	tempo_US
0000d4 9508                      	ret
                                 
                                 ;full reg_addrL/H
                                 writeFullSreen:						;fonction d'affichage de la mmoire SPI vers l'cran
0000d5 2f1c
0000d6 7017
0000d7 e6a7
0000d8 e0b0
0000d9 0fa1
0000da 911c
0000db 9310 006f
0000dd ef1f
0000de 30c8
0000df f020
0000e0 31c0
0000e1 eb1f
0000e2 f008
0000e3 e71f
0000e4 1b1d
0000e5 9310 0070
0000e7 e017
0000e8 30c8
0000e9 f020
0000ea 31c0
0000eb e016
0000ec f008
0000ed e015
0000ee 9310 0071                 	placePosPerso[]
0000f0 9ac1
0000f1 98c0                      	screenR[]						;set side screen
0000f2 e060                      	ldi		reg_cpt2,0				;reset var
                                 loop1:
0000f3 e050                      	ldi		reg_cpt1,0
0000f4 e010                      	ldi		reg_screen,0			;set pos Y = 0
0000f5 98c2
0000f6 6410
0000f7 bb15
0000f8 98c3
0000f9 ef1a
0000fa dfd6
0000fb 9ac3
0000fc 9ac2                      	SetPosY[]
0000fd 2f16                      	mov		reg_screen,reg_cpt2		;set pos X = reg_cpt2
0000fe 98c2
0000ff 6b18
000100 bb15
000101 98c3
000102 ef1a
000103 dfcd
000104 9ac3
000105 9ac2                      	SetPosX[]
                                 loop2:
000106 dfb5                      	rcall	Read_Mem				;lecture de la mmoire spi
000107 2f18                      	mov		reg_screen,reg_spi
000108 bb15
000109 98c3
00010a ef1a
00010b dfc5
00010c 9ac3                      	ScreenWrite[]					;criture sur l'cran
00010d 9533                      	inc		reg_addrL				;incrment de l'adresse LOW
00010e 3030                      	cpi		reg_addrL,0
00010f f409                      	brne	addr_carry1				;test du carry
000110 9543                      	inc		reg_addrH
                                 addr_carry1:
                                 
000111 9553                      	inc		reg_cpt1				;incrment du compteur 1
000112 ff56                      	sbrs	reg_cpt1,6				;test de fin de boucle = 64
000113 cff2                      	rjmp	loop2
                                 
000114 9563                      	inc		reg_cpt2				;incrment du copteur 2
000115 ff63                      	sbrs	reg_cpt2,3				;test de fin de boucle = 8
000116 cfdc                      	rjmp	loop1
                                 
000117 9ac0
000118 98c1                      	screenL[]						;set side screen
000119 e060                      	ldi		reg_cpt2,0				;reset var
                                 loop3:
00011a e050                      	ldi		reg_cpt1,0
00011b e010                      	ldi		reg_screen,0			;set pos Y = 0
00011c 98c2
00011d 6410
00011e bb15
00011f 98c3
000120 ef1a
000121 dfaf
000122 9ac3
000123 9ac2                      	SetPosY[]
000124 2f16                      	mov		reg_screen,reg_cpt2		;set pos X = reg_cpt2
000125 98c2
000126 6b18
000127 bb15
000128 98c3
000129 ef1a
00012a dfa6
00012b 9ac3
00012c 9ac2                      	SetPosX[]
                                 loop4:
00012d df8e                      	rcall	Read_Mem				;lecture de la mmoire spi
00012e 3078                      	cpi		reg_cptT0,8
00012f f468                      	brsh	PRINT
000130 9110 0071
000132 1761
000133 f449
000134 9110 0070
000136 731f
000137 1751
000138 f421
000139 9110 006f
00013b 9510
00013c 2381                      	ClearPosPerso[]
                                 PRINT:
00013d 3078                      	cpi		reg_cptT0,8
00013e f070                      	brlo	PRINT1
00013f 3fdf
000140 f061
000141 9110 0071
000143 1761
000144 f441
000145 9110 0070
000147 731f
000148 1751
000149 f419
00014a 9110 006f
00014c 2b81                      	SetPosPerso[]
                                 PRINT1:
00014d 2f18                      	mov		reg_screen,reg_spi
00014e bb15
00014f 98c3
000150 ef1a
000151 df7f
000152 9ac3                      	ScreenWrite[]					;criture sur l'cran
000153 9533                      	inc		reg_addrL				;incrment de l'adresse LOW
000154 3030                      	cpi		reg_addrL,0
000155 f409                      	brne	addr_carry2				;test du carry
000156 9543                      	inc		reg_addrH
                                 addr_carry2:
                                 
000157 9553                      	inc		reg_cpt1				;incrment du compteur 1
000158 ff56                      	sbrs	reg_cpt1,6				;test de fin de boucle = 64
000159 cfd3                      	rjmp	loop4
                                 
00015a 9563                      	inc		reg_cpt2				;incrment du copteur 2
00015b ff63                      	sbrs	reg_cpt2,3				;test de fin de boucle = 8
00015c cfbd                      	rjmp	loop3
00015d 9508                      	ret
                                 
                                 
                                 clearFullSreen:						;fonction pour effacer l'cran (ressemble beaucoup  "writeFullSreen")
00015e 9ac1
00015f 98c0                      	screenR[]						;set side screen
000160 e060                      	ldi		reg_cpt2,0				;reset var
                                 loop5:
000161 e050                      	ldi		reg_cpt1,0
000162 e010                      	ldi		reg_screen,0			;set pos Y = 0
000163 98c2
000164 6410
000165 bb15
000166 98c3
000167 ef1a
000168 df68
000169 9ac3
00016a 9ac2                      	SetPosY[]
00016b 2f16                      	mov		reg_screen,reg_cpt2		;set pos X = reg_cpt2
00016c 98c2
00016d 6b18
00016e bb15
00016f 98c3
000170 ef1a
000171 df5f
000172 9ac3
000173 9ac2                      	SetPosX[]
                                 loop6:
000174 e010                      	ldi		reg_screen,0
000175 bb15
000176 98c3
000177 ef1a
000178 df58
000179 9ac3                      	ScreenWrite[]					;criture sur l'cran
                                 
00017a 9553                      	inc		reg_cpt1				;incrment du compteur 1
00017b ff56                      	sbrs	reg_cpt1,6				;test de fin de boucle = 64
00017c cff7                      	rjmp	loop6
                                 
00017d 9563                      	inc		reg_cpt2				;incrment du copteur 2
00017e ff63                      	sbrs	reg_cpt2,3				;test de fin de boucle = 8
00017f cfe1                      	rjmp	loop5
                                 
000180 9ac0
000181 98c1                      	screenL[]						;set side screen
000182 e060                      	ldi		reg_cpt2,0				;reset var
                                 loop7:
000183 e050                      	ldi		reg_cpt1,0
000184 e010                      	ldi		reg_screen,0			;set pos Y = 0
000185 98c2
000186 6410
000187 bb15
000188 98c3
000189 ef1a
00018a df46
00018b 9ac3
00018c 9ac2                      	SetPosY[]
00018d 2f16                      	mov		reg_screen,reg_cpt2		;set pos X = reg_cpt2
00018e 98c2
00018f 6b18
000190 bb15
000191 98c3
000192 ef1a
000193 df3d
000194 9ac3
000195 9ac2                      	SetPosX[]
                                 loop8:
000196 e010                      	ldi		reg_screen,0
000197 bb15
000198 98c3
000199 ef1a
00019a df36
00019b 9ac3                      	ScreenWrite[]					;criture sur l'cran
                                 
00019c 9553                      	inc		reg_cpt1				;incrment du compteur 1
00019d ff56                      	sbrs	reg_cpt1,6				;test de fin de boucle = 64
00019e cff7                      	rjmp	loop8
                                 
00019f 9563                      	inc		reg_cpt2				;incrment du copteur 2
0001a0 ff63                      	sbrs	reg_cpt2,3				;test de fin de boucle = 8
0001a1 cfe1                      	rjmp	loop7
0001a2 9508                      	ret
                                 
                                 writeChar:							;affiche un caractre de la SRAM sur l'cran
0001a3 9ac0
0001a4 98c1                      	screenL[]
0001a5 e01a                      	ldi		reg_screen,10
0001a6 0f13                      	add		reg_screen,reg_addrL	;placement sur l'cran
0001a7 98c2
0001a8 6410
0001a9 bb15
0001aa 98c3
0001ab ef1a
0001ac df24
0001ad 9ac3
0001ae 9ac2                      	SetPosY[]
0001af e014                      	ldi		reg_screen,4
0001b0 98c2
0001b1 6b18
0001b2 bb15
0001b3 98c3
0001b4 ef1a
0001b5 df1b
0001b6 9ac3
0001b7 9ac2                      	SetPosX[]
0001b8 e6a2                      	ldi		XL,LOW(C_Wait)			;placement dans la SRAM
0001b9 e0b0                      	ldi		XH,HIGH(C_Wait)
0001ba 911d                      	ld		reg_screen,X+			;affichage du caractre en 5*8
0001bb bb15
0001bc 98c3
0001bd ef1a
0001be df12
0001bf 9ac3                      	ScreenWrite[]
0001c0 911d                      	ld		reg_screen,X+
0001c1 bb15
0001c2 98c3
0001c3 ef1a
0001c4 df0c
0001c5 9ac3                      	ScreenWrite[]
0001c6 911d                      	ld		reg_screen,X+
0001c7 bb15
0001c8 98c3
0001c9 ef1a
0001ca df06
0001cb 9ac3                      	ScreenWrite[]
0001cc 911d                      	ld		reg_screen,X+
0001cd bb15
0001ce 98c3
0001cf ef1a
0001d0 df00
0001d1 9ac3                      	ScreenWrite[]
0001d2 911d                      	ld		reg_screen,X+
0001d3 bb15
0001d4 98c3
0001d5 ef1a
0001d6 defa
0001d7 9ac3                      	ScreenWrite[]
0001d8 9508                      SCREEN_INC:
                                 	.include "char_array.asm"
                                 
0001d9 e6a2                      	ldi		XL,LOW(C_Wait)			;load '#'
0001da e0b0                      	ldi		XH,HIGH(C_Wait)
0001db e104                      	ldi		reg_init,0x14
0001dc 930d                      	st		X+,reg_init
0001dd ef0f                      	ldi		reg_init,0xFF
0001de 930d                      	st		X+,reg_init
0001df e104                      	ldi		reg_init,0x14
0001e0 930d                      	st		X+,reg_init
0001e1 ef0f                      	ldi		reg_init,0xFF
0001e2 930d                      	st		X+,reg_init
0001e3 e104                      	ldi		reg_init,0x14
0001e4 930c                      	st		X,reg_init
0001e5 e6a7                      	ldi		XL,LOW(Table)			;load table decod bin to hex (Y = 2^(8-X))
0001e6 e0b0                      	ldi		XH,HIGH(Table)
0001e7 e800                      	ldi		reg_init,0x80
0001e8 930d                      	st		X+,reg_init
0001e9 e400                      	ldi		reg_init,0x40
0001ea 930d                      	st		X+,reg_init
0001eb e200                      	ldi		reg_init,0x20
0001ec 930d                      	st		X+,reg_init
0001ed e100                      	ldi		reg_init,0x10
0001ee 930d                      	st		X+,reg_init
0001ef e008                      	ldi		reg_init,0x08
0001f0 930d                      	st		X+,reg_init
0001f1 e004                      	ldi		reg_init,0x04
0001f2 930d                      	st		X+,reg_init
0001f3 e002                      	ldi		reg_init,0x02
0001f4 930d                      	st		X+,reg_init
0001f5 e001                      	ldi		reg_init,0x01
0001f6 930c                      	st		X,reg_init
0001f7 e001                      	ldi		reg_init,1
0001f8 9300 0072                 	sts		dead,reg_init			;personnage en vie
0001fa c000                      	rjmp	CHAR_INC
                                 
                                 .macro Fenetre_Debut[]				;affichage de "JOUER / RESEAU / MENTION"
                                 	ldi		reg_addrL,0x00
                                 	ldi		reg_addrH,0x60
                                 	add		reg_addrH,reg_init
                                 	rcall	writeFullSreen
                                 
                                 .endmacro
                                 
                                 .macro CONNECTED[]					;affichage de "connecte"
                                 	ldi		reg_addrL,0x00
                                 	ldi		reg_addrH,0x6C
                                 	rcall	writeFullSreen
                                 .endmacro
                                 
                                 .macro NO_CONNECTED[]				;affichage de "non connecte"
                                 	ldi		reg_addrL,0x00
                                 	ldi		reg_addrH,0x70
                                 	rcall	writeFullSreen
                                 .endmacro
                                 
                                 .macro MENTION_MA[]					;affichage des mentions
                                 	ldi		reg_addrL,0x00
                                 	ldi		reg_addrH,0x74
                                 	rcall	writeFullSreen
                                 .endmacro
                                 
                                 .macro CONN1[]						;affichage du chargement pendant le test de connection
                                 	rcall	clearFullSreen
                                 	ldi		reg_addrL,0
                                 	rcall	writeChar
                                 .endmacro
                                 
                                 .macro CONN2[]						;affichage du chargement pendant le test de connection suite
                                 	ldi		reg_addrL,6
                                 	rcall	writeChar
                                 .endmacro
                                 
                                 .macro CONN3[]						;affichage du chargement pendant le test de connection suite 2
                                 	ldi		reg_addrL,12
                                 	rcall	writeChar
                                 .endmacro
                                 CHAR_INC:
                                 	.include "csgo.asm"
                                 
                                 
                                 csgo_init:
0001fb e000                      	ldi		r16,0x00					;placement orientation Nord
0001fc 9300 007a                 	sts		orientation,r16
0001fe e008                      	ldi		r16,0x08					;placement  la case 124 de la mmoire
0001ff 9300 0076                 	sts		numero_mapL,r16
000201 e408                      	ldi		r16,0x48
000202 9300 0077                 	sts		numero_mapH,r16
000204 e000                      	ldi		r16,0x00
000205 9300 0078                 	sts		pos_x_adv,r16
000207 9300 0079                 	sts		pos_y_adv,r16
000209 c037                      	rjmp	Affichage_Image
00020a c0af                      	rjmp	CSGO_INC
                                 
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Mouvement du personnage
                                 Avancer:
00020b 9130 0076                 	lds		reg_addrL,numero_mapL		;on se replace  la case actuelle dans la mmoire
00020d 9140 0077                 	lds		reg_addrH,numero_mapH
00020f 9100 007a                 	lds		r16,orientation
000211 0f30                      	add		reg_addrL,r16				;on se place  la case mmoire qui contient l'adresse de la case qui est en face de nous
000212 dea9                      	rcall	Read_Mem					;cette adresse vaut 0xFF si on est face  un mur
000213 2f08                      	mov		r16,reg_spi
000214 3f0f                      	cpi		r16,255						;si la donne ne vaut pas 0xFF
000215 f411                      	brne	Mouvement_Confirme			;alors on confirme le mouvement et cette donne devient la prochaine adresse
000216 c0e0                      	rjmp	start						;sinon on revient au start
                                 Reculer:
000217 c0df                      	rjmp	start
                                 Mouvement_Confirme:
000218 e018                      	ldi		r17,0x08					;on calcule l'adresse de la nouvelle case  partir de son numro: addr = 0x4800 + 8*n
000219 9f01                      	mul		r16,r17
00021a 9200 0076                 	sts		numero_mapL,r0
00021c 9210 0077                 	sts		numero_mapH,r1
00021e e408                      	ldi		r16,0x48
00021f 91c0 0077                 	lds		reg_calcul1, numero_mapH
000221 0fc0                      	add		reg_calcul1,r16
000222 93c0 0077                 	sts		numero_mapH,reg_calcul1
000224 9100 0077                 	lds		r16,numero_mapH				;on stocke la nouvelle position en x y dans la mmoire
000226 9110 0076                 	lds		r17,numero_mapL
000228 5f1a                      	subi	r17,-0x06
000229 de92                      	rcall	Read_Mem					;on rcupre la position x
00022a 9380 0074                 	sts		pos_x,reg_spi
00022c 5f1f                      	subi	r17,-0x01
00022d de8e                      	rcall	Read_Mem					;on rcupre la position y
00022e 9380 0075                 	sts		pos_y,reg_spi
000230 c010                      	rjmp	Affichage_Image
                                 Tourner_Gauche:
000231 9100 007a                 	lds		r16,orientation				;on augmente d'un l'orientation
000233 5f0f                      	subi	r16,-0x01
000234 fd02                      	sbrc	r16,2
000235 e000                      	ldi		r16,0x00
000236 9300 007a                 	sts		orientation,r16
000238 c008                      	rjmp	Affichage_Image
                                 Tourner_Droite:
000239 9100 007a                 	lds		r16,orientation				;on diminue d'un l'orientation
00023b 5001                      	subi	r16,0x01
00023c fd07                      	sbrc	r16,7
00023d e003                      	ldi		r16,0x03
00023e 9300 007a                 	sts		orientation,r16
000240 c000                      	rjmp	Affichage_Image
                                 
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Mise  jour de l'affichage
                                 Affichage_Image:
000241 9130 0076                 	lds		reg_addrL,numero_mapL		;on se replace  la case actuelle dans la mmoire
000243 9140 0077                 	lds		reg_addrH,numero_mapH
000245 9100 007a                 	lds		r16,orientation				;on se place  la bonne orientation
000247 3000                      	cpi		r16,0x00
000248 f031                      	breq	Orientation_Nord
000249 3001                      	cpi		r16,0x01
00024a f059                      	breq	Orientation_Ouest
00024b 3002                      	cpi		r16,0x02
00024c f071                      	breq	Orientation_Sud
00024d 3003                      	cpi		r16,0x03
00024e f099                      	breq	Orientation_Est
                                 Orientation_Nord:
00024f 5f3c                      	subi	reg_addrL,-0x04				;placement  la vue Nord-Ouest
000250 de6b                      	rcall	Read_Mem					;lecture de la mmoire spi
000251 2f08                      	mov		r16,reg_spi
000252 e110                      	ldi		r17,0x10					;slection du quartet de l'orientation Nord
000253 9f10                      	mul		r17,r16
000254 2d01                      	mov		r16,r1
000255 c011                      	rjmp	Determination_Image_1
                                 Orientation_Ouest:
000256 5f3c                      	subi	reg_addrL,-0x04				;placement  la vue Nord-Ouest
000257 de64                      	rcall	Read_Mem					;lecture de la mmoire spi
000258 2f08                      	mov		r16,reg_spi
000259 700f                      	andi	r16,0x0F					;slection du quartet de l'orientation Ouest
00025a c00c                      	rjmp	Determination_Image_1
                                 Orientation_Sud:
00025b 5f3b                      	subi	reg_addrL,-0x05				;placement  la vue Sud-Est
00025c de5f                      	rcall	Read_Mem					;lecture de la mmoire spi
00025d 2f08                      	mov		r16,reg_spi
00025e e110                      	ldi		r17,0x10					;slection du quartet de l'orientation Sud
00025f 9f10                      	mul		r17,r16
000260 2d01                      	mov		r16,r1
000261 c005                      	rjmp	Determination_Image_1
                                 Orientation_Est:
000262 5f3b                      	subi	reg_addrL,-0x05				;placement  la vue Sud-Est
000263 de58                      	rcall	Read_Mem					;lecture de la mmoire spi
000264 2f08                      	mov		r16,reg_spi
000265 700f                      	andi	r16,0x0F					;slection du quartet de l'orientation Est
000266 c000                      	rjmp	Determination_Image_1
                                 Determination_Image_1:
000267 3008                      	cpi		r16,0x08					;on vrifie si l'image correspond au code 8 (mur trs proche)
000268 f411                      	brne	Determination_Image_2		;sinon, on calcule  quelle image correspond le code
000269 e004                      	ldi		r16,0x04					;si on est contre un mur proche, on charge le code 0x04
00026a c005                      	rjmp	CREATION_IMAGE
                                 Determination_Image_2:
00026b e014                      	ldi		r17,0x04					;on regarde  quelle image correspond le code
00026c 9f10                      	mul		r17,r16
00026d 2d00                      	mov		r16,r0
00026e 5f08                      	subi	r16,-0x08
00026f c004                      	rjmp	DETECTION_ADVERSAIRE
                                 CREATION_IMAGE:
000270 e030                      	ldi		reg_addrL,0x00				;on va chercher l'image correspondant au code dans la mmoire et on l'affiche
000271 2f40                      	mov		reg_addrH,r16
000272 de62                      	rcall	writeFullSreen
000273 c083                      	rjmp	start
                                 
                                 DETECTION_ADVERSAIRE:
000274 91c0 007a                 	lds		reg_calcul1,orientation				;on se place  la bonne orientation
000276 30c0                      	cpi		reg_calcul1,0x00
000277 f031                      	breq	Detection_Nord
000278 30c1                      	cpi		reg_calcul1,0x01
000279 f0e1                      	breq	Detection_Ouest
00027a 30c2                      	cpi		reg_calcul1,0x02
00027b f091                      	breq	Detection_Sud
00027c 30c3                      	cpi		reg_calcul1,0x03
00027d f041                      	breq	Detection_Est
                                 Detection_Nord:
00027e 91c0 0074                 	lds		reg_calcul1,pos_x
000280 91d0 0078                 	lds		reg_calcul2,pos_x_adv
000282 5fdf                      	subi	reg_calcul2,-0x01
000283 17cd                      	cp		reg_calcul1,reg_calcul2
000284 f0c9                      	breq	CI_X_OK
000285 c02b                      	rjmp	Adversaire_Pas_OK
                                 Detection_Est:
000286 91c0 0075                 	lds		reg_calcul1,pos_y
000288 91d0 0079                 	lds		reg_calcul2,pos_y_adv
00028a 5fdf                      	subi	reg_calcul2,-0x01
00028b 17cd                      	cp		reg_calcul1,reg_calcul2
00028c f0c1                      	breq	CI_Y_OK
00028d c023                      	rjmp	Adversaire_Pas_OK
                                 Detection_Sud:
00028e 91c0 0074                 	lds		reg_calcul1,pos_x
000290 91d0 0078                 	lds		reg_calcul2,pos_x_adv
000292 50d1                      	subi	reg_calcul2,0x01
000293 17cd                      	cp		reg_calcul1,reg_calcul2
000294 f049                      	breq	CI_X_OK
000295 c01b                      	rjmp	Adversaire_Pas_OK
                                 Detection_Ouest:
000296 91c0 0075                 	lds		reg_calcul1,pos_y
000298 91c0 0079                 	lds		reg_calcul1,pos_y_adv
00029a 50d1                      	subi	reg_calcul2,0x01
00029b 17cd                      	cp		reg_calcul1,reg_calcul2
00029c f041                      	breq	CI_Y_OK
00029d c013                      	rjmp	Adversaire_Pas_OK
                                 CI_X_OK:
00029e 91c0 0075                 	lds		reg_calcul1,pos_y
0002a0 91d0 0079                 	lds		reg_calcul2,pos_y_adv
0002a2 17cd                      	cp		reg_calcul1,reg_calcul2
0002a3 f041                      	breq	Adversaire_OK
0002a4 c00c                      	rjmp	Adversaire_Pas_OK
                                 CI_Y_OK:
0002a5 91c0 0074                 	lds		reg_calcul1,pos_x
0002a7 91d0 0078                 	lds		reg_calcul2,pos_x_adv
0002a9 17cd                      	cp		reg_calcul1,reg_calcul2
0002aa f009                      	breq	Adversaire_OK
0002ab c005                      	rjmp	Adversaire_Pas_OK
                                 Adversaire_OK:
0002ac e0c1                      	ldi		reg_calcul1,0x01
0002ad 93c0 007b                 	sts		adv_ok,reg_calcul1
0002af 5e00                      	subi	r16,-0x20
0002b0 cfbf                      	rjmp	CREATION_IMAGE
                                 Adversaire_Pas_OK:
0002b1 e0c0                      	ldi		reg_calcul1,0x00
0002b2 93c0 007b                 	sts		adv_ok,reg_calcul1
0002b4 cfbb                      	rjmp	CREATION_IMAGE
                                 
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Attaque de la cible
                                 ATTAQUER:
0002b5 9100 007b                 	lds		r16,adv_ok
0002b7 3001                      	cpi		r16,0x01
0002b8 f009                      	breq	ON_ENVOIE_LA_SAUCE
0002b9 c03d                      	rjmp	start
                                 ON_ENVOIE_LA_SAUCE:
                                 	;on envoie par bluetooth le signal de fin de jeu
                                 CSGO_INC:
                                 	
0002ba 9478                      	sei
                                 
                                 	/*rcall	rand
                                 	lds		reg_init,pos_rand
                                 	sbrs	reg_init,7
                                 	cbi		PORTD,6
                                 	sbrc	reg_init,7
                                 	sbi		PORTD,6*/
                                 
0002bb e008                      	ldi		reg_init,8						;initialisation du curseur
                                 
                                 	
                                 
                                 loopMain:
0002bc 2f60                      	mov		reg_cpt2,reg_init				;rcupration de la position du curseur
0002bd 9bcc                      	bHa[]									;test du bouton "vers le haut"
0002be c009                      	rjmp	UP
0002bf 9bca                      	bBa[]									;test du bouton "vers le bas"
0002c0 c00e                      	rjmp	DOWN
                                 END:
0002c1 e030
0002c2 e640
0002c3 0f40
0002c4 de10                      	Fenetre_Debut[]							;affichage des caractres de la page principale
0002c5 9bce                      	bA[]									;test du bouton validation
0002c6 c00f                      	rjmp	CHOIX
                                 END_CHOIX:
0002c7 cff4                      	rjmp	loopMain						;boucle infini
                                 
                                 UP:
0002c8 3008                      	cpi		reg_init,8						;test si on est tout en haut
0002c9 f3b9                      	breq	END
0002ca 3004                      	cpi		reg_init,4						;test si on est au milieu
0002cb e008                      	ldi		reg_init,8
0002cc f3a1                      	breq	END
0002cd e004                      	ldi		reg_init,4
0002ce cff2                      	rjmp	END
                                 
                                 DOWN:
0002cf 3000                      	cpi		reg_init,0						;idem
0002d0 f381                      	breq	END
0002d1 3004                      	cpi		reg_init,4
0002d2 e000                      	ldi		reg_init,0
0002d3 f369                      	breq	END
0002d4 e004                      	ldi		reg_init,4
0002d5 cfeb                      	rjmp	END
                                 
                                 CHOIX:
0002d6 3004                      	cpi		reg_init,4						;test du curseur pour guiller la fonction
0002d7 f1f1                      	breq	RESEAU
0002d8 3000                      	cpi		reg_init,0
0002d9 f011                      	breq	MENTION
0002da e000                      	ldi		reg_init,0
0002db c008                      	rjmp	GAME
                                 
                                 MENTION:
0002dc e030
0002dd e744
0002de ddf6                      	MENTION_MA[]							;affichage des mentions
0002df 9bcd                      	bB[]
0002e0 e008                      	ldi		reg_init,8
0002e1 9bcd                      	bB[]
0002e2 cfd9                      	rjmp	loopMain
0002e3 cff8                      	rjmp	MENTION
                                 
                                 GAME:
0002e4 9bcc                      	bHa[]									;choix du mode de jeu
0002e5 e000                      	ldi		reg_init,0
0002e6 9bca                      	bBa[]
0002e7 e004                      	ldi		reg_init,4
                                 
0002e8 e030                      	ldi		reg_addrL,0x00					;affichage en fonction du curseur
0002e9 e748                      	ldi		reg_addrH,0x78
0002ea 0f40                      	add		reg_addrH,reg_init
0002eb dde9                      	rcall	writeFullSreen
                                 
0002ec 9bce                      	bA[]
0002ed e4d8                      	ldi		reg_csgo_mapH,0x48
0002ee 9bce                      	bA[]
0002ef cf51                      	rjmp	Affichage_Image					;lancement du jeu (1 mode disponible pour l'instant
                                 
0002f0 9bcd                      	bB[]									;test de retour  l'cran principale
0002f1 e008                      	ldi		reg_init,8
0002f2 9bcd                      	bB[]
0002f3 efdf                      	ldi		reg_csgo_mapH,255
0002f4 9bcd                      	bB[]
0002f5 cfc6                      	rjmp	loopMain
0002f6 cfed                      	rjmp	GAME
                                 
                                 start:
0002f7 9bc9                      	bGa[]									;boule du jeu
0002f8 cf38                      	rjmp	Tourner_Gauche
0002f9 9bcb                      	bDr[]
0002fa cf3e                      	rjmp	Tourner_Droite
0002fb 9bcc                      	bHa[]
0002fc cf0e                      	rjmp	Avancer
0002fd cff9                      	rjmp start
0002fe 9110 0072                 	lds		reg_cpt3,dead
000300 3010                      	cpi		reg_cpt3,0
000301 f489                      	brne	en_vie
000302 e030                      	ldi		reg_addrL,0x00
000303 e548                      	ldi		reg_addrH,0x58
000304 ddd0                      	rcall	writeFullSreen
000305 ef1f                      	ldi		reg_cpt3,255
000306 d02f                      	rcall	tempo_MS
000307 ef1f                      	ldi		reg_cpt3,255
000308 d02d                      	rcall	tempo_MS
000309 ef1f                      	ldi		reg_cpt3,255
00030a d02b                      	rcall	tempo_MS
00030b ef1f                      	ldi		reg_cpt3,255
00030c d029                      	rcall	tempo_MS
00030d ef1f                      	ldi		reg_cpt3,255
00030e d027                      	rcall	tempo_MS
00030f ef1f                      	ldi		reg_cpt3,255
000310 d025                      	rcall	tempo_MS
000311 ef1f                      	ldi		reg_cpt3,255
000312 d023                      	rcall	tempo_MS
                                 	;jmp	GAME
                                 en_vie:
000313 e614                      	ldi		reg_cpt3,100
000314 d021                      	rcall	tempo_MS
000315 cf2b                      	rjmp	Affichage_Image
                                 	;rjmp	start
                                 
                                 RESEAU:										;boucle du test de connection rseau
000316 de47
000317 e030
000318 de8a                      	CONN1[]
                                 
000319 e0e1                      	ldi		reg_TX,1						;ping en UART
00031a dd30                      	rcall	USART_Transmit
                                 
00031b e036
00031c de86                      	CONN2[]
                                 
00031d ef1f                      	ldi		reg_cpt3,255
00031e d017                      	rcall	tempo_MS
                                 
00031f e03c
000320 de82                      	CONN3[]
                                 
                                 loopReseau1:
                                 
000321 fd01                      	sbrc	reg_init,1
000322 c00e                      	rjmp	loopReseau2
                                 
000323 3021                      	cpi		reg_RX,1						;rsultat du ping
000324 f041                      	breq	loopReseau3
                                 
000325 e0e1                      	ldi		reg_TX,1						;ping en UART
000326 dd24                      	rcall	USART_Transmit
                                 
000327 ef1f                      	ldi		reg_cpt3,255
000328 d00d                      	rcall	tempo_MS
                                 
000329 e030
00032a e740
00032b dda9                      	NO_CONNECTED[]
                                 
00032c c004                      	rjmp	loopReseau2
                                 
                                 loopReseau3:
                                 
00032d e002                      	ldi		reg_init,2						;une fois connecter on le reste !!!
00032e e030
00032f e64c
000330 dda4                      	CONNECTED[]
                                 
                                 
                                 loopReseau2:
000331 9bcd                      	bB[]
000332 e008                      	ldi		reg_init,8
000333 9bcd                      	bB[]
000334 cf87                      	rjmp	loopMain
000335 cfeb                      	rjmp	loopReseau1
                                 
                                 ; sous programme de temporisation
                                 tempo_MS:
000336 ef8f                      	ldi	reg_spi, 255
                                 boucletempo_MS:
000337 0000                      	nop
000338 958a                      	dec	reg_spi
000339 f7e9                      	brne boucletempo_MS
00033a 951a                      	dec	reg_cpt3
00033b f7d1                      	brne tempo_MS
00033c 9508                      	ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16A" register use summary:
x  :  19 y  :   0 z  :   0 r0 :   2 r1 :   9 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 117 r17: 126 r18:   5 r19:  23 r20:  14 
r21:  14 r22:  19 r23:   6 r24:  22 r25:  51 r26:   5 r27:   4 r28:  30 
r29:  20 r30:  13 r31:   0 
Registers used: 18 out of 35 (51.4%)

"ATmega16A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   6 adiw  :   0 and   :   1 
andi  :   7 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  23 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 
brne  :  14 brpl  :   0 brsh  :   2 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :  39 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :  10 cpc   :   0 
cpi   :  31 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  12 inc   :  13 jmp   :   3 
ld    :   6 ldd   :   0 ldi   : 156 lds   :  34 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  19 movw  :   0 mul   :   4 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   1 ori   :  13 out   :  60 pop   :   0 
push  :   0 rcall :  58 ret   :   9 reti  :   6 rjmp  :  64 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  42 sbic  :   3 sbis  :  20 
sbiw  :   0 sbr   :   0 sbrc  :   3 sbrs  :   8 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  13 std   :   0 sts   :  22 
sub   :   1 subi  :  14 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 39 out of 113 (34.5%)

"ATmega16A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00067a   1580      0   1580   16384   9.6%
[.dseg] 0x000060 0x00007c      0     28     28    1024   2.7%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 6 warnings
