
FINAL_ANEMOKikiwiOptiv3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a388  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000618  0800a4c8  0800a4c8  0000b4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aae0  0800aae0  0000c1f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800aae0  0800aae0  0000bae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aae8  0800aae8  0000c1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aae8  0800aae8  0000bae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aaec  0800aaec  0000baec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800aaf0  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  200001f0  0800ace0  0000c1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000600  0800ace0  0000c600  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bcc5  00000000  00000000  0000c219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002128  00000000  00000000  00017ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  0001a008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e8  00000000  00000000  0001abb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001710e  00000000  00000000  0001b498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d417  00000000  00000000  000325a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a2a1  00000000  00000000  0003f9bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9c5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004524  00000000  00000000  000c9ca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000ce1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001f0 	.word	0x200001f0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800a4b0 	.word	0x0800a4b0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f4 	.word	0x200001f4
 800017c:	0800a4b0 	.word	0x0800a4b0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_fmul>:
 8000d74:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d78:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d7c:	bf1e      	ittt	ne
 8000d7e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d82:	ea92 0f0c 	teqne	r2, ip
 8000d86:	ea93 0f0c 	teqne	r3, ip
 8000d8a:	d06f      	beq.n	8000e6c <__aeabi_fmul+0xf8>
 8000d8c:	441a      	add	r2, r3
 8000d8e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d92:	0240      	lsls	r0, r0, #9
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d9a:	d01e      	beq.n	8000dda <__aeabi_fmul+0x66>
 8000d9c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000da4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000db4:	bf3e      	ittt	cc
 8000db6:	0049      	lslcc	r1, r1, #1
 8000db8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dbc:	005b      	lslcc	r3, r3, #1
 8000dbe:	ea40 0001 	orr.w	r0, r0, r1
 8000dc2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dc6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dc8:	d81d      	bhi.n	8000e06 <__aeabi_fmul+0x92>
 8000dca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dd2:	bf08      	it	eq
 8000dd4:	f020 0001 	biceq.w	r0, r0, #1
 8000dd8:	4770      	bx	lr
 8000dda:	f090 0f00 	teq	r0, #0
 8000dde:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000de2:	bf08      	it	eq
 8000de4:	0249      	lsleq	r1, r1, #9
 8000de6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dee:	3a7f      	subs	r2, #127	@ 0x7f
 8000df0:	bfc2      	ittt	gt
 8000df2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000df6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dfa:	4770      	bxgt	lr
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	3a01      	subs	r2, #1
 8000e06:	dc5d      	bgt.n	8000ec4 <__aeabi_fmul+0x150>
 8000e08:	f112 0f19 	cmn.w	r2, #25
 8000e0c:	bfdc      	itt	le
 8000e0e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e12:	4770      	bxle	lr
 8000e14:	f1c2 0200 	rsb	r2, r2, #0
 8000e18:	0041      	lsls	r1, r0, #1
 8000e1a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e1e:	f1c2 0220 	rsb	r2, r2, #32
 8000e22:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e26:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e2a:	f140 0000 	adc.w	r0, r0, #0
 8000e2e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e32:	bf08      	it	eq
 8000e34:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e38:	4770      	bx	lr
 8000e3a:	f092 0f00 	teq	r2, #0
 8000e3e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e42:	bf02      	ittt	eq
 8000e44:	0040      	lsleq	r0, r0, #1
 8000e46:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e4a:	3a01      	subeq	r2, #1
 8000e4c:	d0f9      	beq.n	8000e42 <__aeabi_fmul+0xce>
 8000e4e:	ea40 000c 	orr.w	r0, r0, ip
 8000e52:	f093 0f00 	teq	r3, #0
 8000e56:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e5a:	bf02      	ittt	eq
 8000e5c:	0049      	lsleq	r1, r1, #1
 8000e5e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e62:	3b01      	subeq	r3, #1
 8000e64:	d0f9      	beq.n	8000e5a <__aeabi_fmul+0xe6>
 8000e66:	ea41 010c 	orr.w	r1, r1, ip
 8000e6a:	e78f      	b.n	8000d8c <__aeabi_fmul+0x18>
 8000e6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	bf18      	it	ne
 8000e76:	ea93 0f0c 	teqne	r3, ip
 8000e7a:	d00a      	beq.n	8000e92 <__aeabi_fmul+0x11e>
 8000e7c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e80:	bf18      	it	ne
 8000e82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e86:	d1d8      	bne.n	8000e3a <__aeabi_fmul+0xc6>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e90:	4770      	bx	lr
 8000e92:	f090 0f00 	teq	r0, #0
 8000e96:	bf17      	itett	ne
 8000e98:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e9c:	4608      	moveq	r0, r1
 8000e9e:	f091 0f00 	teqne	r1, #0
 8000ea2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000ea6:	d014      	beq.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ea8:	ea92 0f0c 	teq	r2, ip
 8000eac:	d101      	bne.n	8000eb2 <__aeabi_fmul+0x13e>
 8000eae:	0242      	lsls	r2, r0, #9
 8000eb0:	d10f      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000eb2:	ea93 0f0c 	teq	r3, ip
 8000eb6:	d103      	bne.n	8000ec0 <__aeabi_fmul+0x14c>
 8000eb8:	024b      	lsls	r3, r1, #9
 8000eba:	bf18      	it	ne
 8000ebc:	4608      	movne	r0, r1
 8000ebe:	d108      	bne.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ec0:	ea80 0001 	eor.w	r0, r0, r1
 8000ec4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ec8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ecc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed0:	4770      	bx	lr
 8000ed2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eda:	4770      	bx	lr

08000edc <__aeabi_fdiv>:
 8000edc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ee4:	bf1e      	ittt	ne
 8000ee6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eea:	ea92 0f0c 	teqne	r2, ip
 8000eee:	ea93 0f0c 	teqne	r3, ip
 8000ef2:	d069      	beq.n	8000fc8 <__aeabi_fdiv+0xec>
 8000ef4:	eba2 0203 	sub.w	r2, r2, r3
 8000ef8:	ea80 0c01 	eor.w	ip, r0, r1
 8000efc:	0249      	lsls	r1, r1, #9
 8000efe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f02:	d037      	beq.n	8000f74 <__aeabi_fdiv+0x98>
 8000f04:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f08:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f0c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f10:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f14:	428b      	cmp	r3, r1
 8000f16:	bf38      	it	cc
 8000f18:	005b      	lslcc	r3, r3, #1
 8000f1a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f1e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f22:	428b      	cmp	r3, r1
 8000f24:	bf24      	itt	cs
 8000f26:	1a5b      	subcs	r3, r3, r1
 8000f28:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f2c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f36:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f3a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f3e:	bf24      	itt	cs
 8000f40:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f44:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f48:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f4c:	bf24      	itt	cs
 8000f4e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f52:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f56:	011b      	lsls	r3, r3, #4
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f5e:	d1e0      	bne.n	8000f22 <__aeabi_fdiv+0x46>
 8000f60:	2afd      	cmp	r2, #253	@ 0xfd
 8000f62:	f63f af50 	bhi.w	8000e06 <__aeabi_fmul+0x92>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f6c:	bf08      	it	eq
 8000f6e:	f020 0001 	biceq.w	r0, r0, #1
 8000f72:	4770      	bx	lr
 8000f74:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f78:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f7c:	327f      	adds	r2, #127	@ 0x7f
 8000f7e:	bfc2      	ittt	gt
 8000f80:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f84:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f88:	4770      	bxgt	lr
 8000f8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f8e:	f04f 0300 	mov.w	r3, #0
 8000f92:	3a01      	subs	r2, #1
 8000f94:	e737      	b.n	8000e06 <__aeabi_fmul+0x92>
 8000f96:	f092 0f00 	teq	r2, #0
 8000f9a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f9e:	bf02      	ittt	eq
 8000fa0:	0040      	lsleq	r0, r0, #1
 8000fa2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fa6:	3a01      	subeq	r2, #1
 8000fa8:	d0f9      	beq.n	8000f9e <__aeabi_fdiv+0xc2>
 8000faa:	ea40 000c 	orr.w	r0, r0, ip
 8000fae:	f093 0f00 	teq	r3, #0
 8000fb2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fb6:	bf02      	ittt	eq
 8000fb8:	0049      	lsleq	r1, r1, #1
 8000fba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fbe:	3b01      	subeq	r3, #1
 8000fc0:	d0f9      	beq.n	8000fb6 <__aeabi_fdiv+0xda>
 8000fc2:	ea41 010c 	orr.w	r1, r1, ip
 8000fc6:	e795      	b.n	8000ef4 <__aeabi_fdiv+0x18>
 8000fc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fcc:	ea92 0f0c 	teq	r2, ip
 8000fd0:	d108      	bne.n	8000fe4 <__aeabi_fdiv+0x108>
 8000fd2:	0242      	lsls	r2, r0, #9
 8000fd4:	f47f af7d 	bne.w	8000ed2 <__aeabi_fmul+0x15e>
 8000fd8:	ea93 0f0c 	teq	r3, ip
 8000fdc:	f47f af70 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e776      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000fe4:	ea93 0f0c 	teq	r3, ip
 8000fe8:	d104      	bne.n	8000ff4 <__aeabi_fdiv+0x118>
 8000fea:	024b      	lsls	r3, r1, #9
 8000fec:	f43f af4c 	beq.w	8000e88 <__aeabi_fmul+0x114>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e76e      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8000ff4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ff8:	bf18      	it	ne
 8000ffa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ffe:	d1ca      	bne.n	8000f96 <__aeabi_fdiv+0xba>
 8001000:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001004:	f47f af5c 	bne.w	8000ec0 <__aeabi_fmul+0x14c>
 8001008:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800100c:	f47f af3c 	bne.w	8000e88 <__aeabi_fmul+0x114>
 8001010:	e75f      	b.n	8000ed2 <__aeabi_fmul+0x15e>
 8001012:	bf00      	nop

08001014 <__gesf2>:
 8001014:	f04f 3cff 	mov.w	ip, #4294967295
 8001018:	e006      	b.n	8001028 <__cmpsf2+0x4>
 800101a:	bf00      	nop

0800101c <__lesf2>:
 800101c:	f04f 0c01 	mov.w	ip, #1
 8001020:	e002      	b.n	8001028 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__cmpsf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	f84d cd04 	str.w	ip, [sp, #-4]!
 800102c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001030:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	bf18      	it	ne
 800103a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800103e:	d011      	beq.n	8001064 <__cmpsf2+0x40>
 8001040:	b001      	add	sp, #4
 8001042:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001046:	bf18      	it	ne
 8001048:	ea90 0f01 	teqne	r0, r1
 800104c:	bf58      	it	pl
 800104e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001052:	bf88      	it	hi
 8001054:	17c8      	asrhi	r0, r1, #31
 8001056:	bf38      	it	cc
 8001058:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800105c:	bf18      	it	ne
 800105e:	f040 0001 	orrne.w	r0, r0, #1
 8001062:	4770      	bx	lr
 8001064:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001068:	d102      	bne.n	8001070 <__cmpsf2+0x4c>
 800106a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800106e:	d105      	bne.n	800107c <__cmpsf2+0x58>
 8001070:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001074:	d1e4      	bne.n	8001040 <__cmpsf2+0x1c>
 8001076:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800107a:	d0e1      	beq.n	8001040 <__cmpsf2+0x1c>
 800107c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_cfrcmple>:
 8001084:	4684      	mov	ip, r0
 8001086:	4608      	mov	r0, r1
 8001088:	4661      	mov	r1, ip
 800108a:	e7ff      	b.n	800108c <__aeabi_cfcmpeq>

0800108c <__aeabi_cfcmpeq>:
 800108c:	b50f      	push	{r0, r1, r2, r3, lr}
 800108e:	f7ff ffc9 	bl	8001024 <__cmpsf2>
 8001092:	2800      	cmp	r0, #0
 8001094:	bf48      	it	mi
 8001096:	f110 0f00 	cmnmi.w	r0, #0
 800109a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800109c <__aeabi_fcmpeq>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff fff4 	bl	800108c <__aeabi_cfcmpeq>
 80010a4:	bf0c      	ite	eq
 80010a6:	2001      	moveq	r0, #1
 80010a8:	2000      	movne	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmplt>:
 80010b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b4:	f7ff ffea 	bl	800108c <__aeabi_cfcmpeq>
 80010b8:	bf34      	ite	cc
 80010ba:	2001      	movcc	r0, #1
 80010bc:	2000      	movcs	r0, #0
 80010be:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c2:	bf00      	nop

080010c4 <__aeabi_fcmple>:
 80010c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c8:	f7ff ffe0 	bl	800108c <__aeabi_cfcmpeq>
 80010cc:	bf94      	ite	ls
 80010ce:	2001      	movls	r0, #1
 80010d0:	2000      	movhi	r0, #0
 80010d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d6:	bf00      	nop

080010d8 <__aeabi_fcmpge>:
 80010d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010dc:	f7ff ffd2 	bl	8001084 <__aeabi_cfrcmple>
 80010e0:	bf94      	ite	ls
 80010e2:	2001      	movls	r0, #1
 80010e4:	2000      	movhi	r0, #0
 80010e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ea:	bf00      	nop

080010ec <__aeabi_fcmpgt>:
 80010ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f0:	f7ff ffc8 	bl	8001084 <__aeabi_cfrcmple>
 80010f4:	bf34      	ite	cc
 80010f6:	2001      	movcc	r0, #1
 80010f8:	2000      	movcs	r0, #0
 80010fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fe:	bf00      	nop

08001100 <__aeabi_f2iz>:
 8001100:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001104:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001108:	d30f      	bcc.n	800112a <__aeabi_f2iz+0x2a>
 800110a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800110e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001112:	d90d      	bls.n	8001130 <__aeabi_f2iz+0x30>
 8001114:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001118:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800111c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001120:	fa23 f002 	lsr.w	r0, r3, r2
 8001124:	bf18      	it	ne
 8001126:	4240      	negne	r0, r0
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2iz+0x3a>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d105      	bne.n	8001146 <__aeabi_f2iz+0x46>
 800113a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800113e:	bf08      	it	eq
 8001140:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001144:	4770      	bx	lr
 8001146:	f04f 0000 	mov.w	r0, #0
 800114a:	4770      	bx	lr

0800114c <__aeabi_uldivmod>:
 800114c:	b953      	cbnz	r3, 8001164 <__aeabi_uldivmod+0x18>
 800114e:	b94a      	cbnz	r2, 8001164 <__aeabi_uldivmod+0x18>
 8001150:	2900      	cmp	r1, #0
 8001152:	bf08      	it	eq
 8001154:	2800      	cmpeq	r0, #0
 8001156:	bf1c      	itt	ne
 8001158:	f04f 31ff 	movne.w	r1, #4294967295
 800115c:	f04f 30ff 	movne.w	r0, #4294967295
 8001160:	f000 b968 	b.w	8001434 <__aeabi_idiv0>
 8001164:	f1ad 0c08 	sub.w	ip, sp, #8
 8001168:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800116c:	f000 f806 	bl	800117c <__udivmoddi4>
 8001170:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001174:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001178:	b004      	add	sp, #16
 800117a:	4770      	bx	lr

0800117c <__udivmoddi4>:
 800117c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001180:	9d08      	ldr	r5, [sp, #32]
 8001182:	460c      	mov	r4, r1
 8001184:	2b00      	cmp	r3, #0
 8001186:	d14e      	bne.n	8001226 <__udivmoddi4+0xaa>
 8001188:	4694      	mov	ip, r2
 800118a:	458c      	cmp	ip, r1
 800118c:	4686      	mov	lr, r0
 800118e:	fab2 f282 	clz	r2, r2
 8001192:	d962      	bls.n	800125a <__udivmoddi4+0xde>
 8001194:	b14a      	cbz	r2, 80011aa <__udivmoddi4+0x2e>
 8001196:	f1c2 0320 	rsb	r3, r2, #32
 800119a:	4091      	lsls	r1, r2
 800119c:	fa20 f303 	lsr.w	r3, r0, r3
 80011a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80011a4:	4319      	orrs	r1, r3
 80011a6:	fa00 fe02 	lsl.w	lr, r0, r2
 80011aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011ae:	fbb1 f4f7 	udiv	r4, r1, r7
 80011b2:	fb07 1114 	mls	r1, r7, r4, r1
 80011b6:	fa1f f68c 	uxth.w	r6, ip
 80011ba:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011be:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011c2:	fb04 f106 	mul.w	r1, r4, r6
 80011c6:	4299      	cmp	r1, r3
 80011c8:	d90a      	bls.n	80011e0 <__udivmoddi4+0x64>
 80011ca:	eb1c 0303 	adds.w	r3, ip, r3
 80011ce:	f104 30ff 	add.w	r0, r4, #4294967295
 80011d2:	f080 8110 	bcs.w	80013f6 <__udivmoddi4+0x27a>
 80011d6:	4299      	cmp	r1, r3
 80011d8:	f240 810d 	bls.w	80013f6 <__udivmoddi4+0x27a>
 80011dc:	3c02      	subs	r4, #2
 80011de:	4463      	add	r3, ip
 80011e0:	1a59      	subs	r1, r3, r1
 80011e2:	fbb1 f0f7 	udiv	r0, r1, r7
 80011e6:	fb07 1110 	mls	r1, r7, r0, r1
 80011ea:	fb00 f606 	mul.w	r6, r0, r6
 80011ee:	fa1f f38e 	uxth.w	r3, lr
 80011f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011f6:	429e      	cmp	r6, r3
 80011f8:	d90a      	bls.n	8001210 <__udivmoddi4+0x94>
 80011fa:	eb1c 0303 	adds.w	r3, ip, r3
 80011fe:	f100 31ff 	add.w	r1, r0, #4294967295
 8001202:	f080 80fa 	bcs.w	80013fa <__udivmoddi4+0x27e>
 8001206:	429e      	cmp	r6, r3
 8001208:	f240 80f7 	bls.w	80013fa <__udivmoddi4+0x27e>
 800120c:	4463      	add	r3, ip
 800120e:	3802      	subs	r0, #2
 8001210:	2100      	movs	r1, #0
 8001212:	1b9b      	subs	r3, r3, r6
 8001214:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001218:	b11d      	cbz	r5, 8001222 <__udivmoddi4+0xa6>
 800121a:	40d3      	lsrs	r3, r2
 800121c:	2200      	movs	r2, #0
 800121e:	e9c5 3200 	strd	r3, r2, [r5]
 8001222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001226:	428b      	cmp	r3, r1
 8001228:	d905      	bls.n	8001236 <__udivmoddi4+0xba>
 800122a:	b10d      	cbz	r5, 8001230 <__udivmoddi4+0xb4>
 800122c:	e9c5 0100 	strd	r0, r1, [r5]
 8001230:	2100      	movs	r1, #0
 8001232:	4608      	mov	r0, r1
 8001234:	e7f5      	b.n	8001222 <__udivmoddi4+0xa6>
 8001236:	fab3 f183 	clz	r1, r3
 800123a:	2900      	cmp	r1, #0
 800123c:	d146      	bne.n	80012cc <__udivmoddi4+0x150>
 800123e:	42a3      	cmp	r3, r4
 8001240:	d302      	bcc.n	8001248 <__udivmoddi4+0xcc>
 8001242:	4290      	cmp	r0, r2
 8001244:	f0c0 80ee 	bcc.w	8001424 <__udivmoddi4+0x2a8>
 8001248:	1a86      	subs	r6, r0, r2
 800124a:	eb64 0303 	sbc.w	r3, r4, r3
 800124e:	2001      	movs	r0, #1
 8001250:	2d00      	cmp	r5, #0
 8001252:	d0e6      	beq.n	8001222 <__udivmoddi4+0xa6>
 8001254:	e9c5 6300 	strd	r6, r3, [r5]
 8001258:	e7e3      	b.n	8001222 <__udivmoddi4+0xa6>
 800125a:	2a00      	cmp	r2, #0
 800125c:	f040 808f 	bne.w	800137e <__udivmoddi4+0x202>
 8001260:	eba1 040c 	sub.w	r4, r1, ip
 8001264:	2101      	movs	r1, #1
 8001266:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800126a:	fa1f f78c 	uxth.w	r7, ip
 800126e:	fbb4 f6f8 	udiv	r6, r4, r8
 8001272:	fb08 4416 	mls	r4, r8, r6, r4
 8001276:	fb07 f006 	mul.w	r0, r7, r6
 800127a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800127e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8001282:	4298      	cmp	r0, r3
 8001284:	d908      	bls.n	8001298 <__udivmoddi4+0x11c>
 8001286:	eb1c 0303 	adds.w	r3, ip, r3
 800128a:	f106 34ff 	add.w	r4, r6, #4294967295
 800128e:	d202      	bcs.n	8001296 <__udivmoddi4+0x11a>
 8001290:	4298      	cmp	r0, r3
 8001292:	f200 80cb 	bhi.w	800142c <__udivmoddi4+0x2b0>
 8001296:	4626      	mov	r6, r4
 8001298:	1a1c      	subs	r4, r3, r0
 800129a:	fbb4 f0f8 	udiv	r0, r4, r8
 800129e:	fb08 4410 	mls	r4, r8, r0, r4
 80012a2:	fb00 f707 	mul.w	r7, r0, r7
 80012a6:	fa1f f38e 	uxth.w	r3, lr
 80012aa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012ae:	429f      	cmp	r7, r3
 80012b0:	d908      	bls.n	80012c4 <__udivmoddi4+0x148>
 80012b2:	eb1c 0303 	adds.w	r3, ip, r3
 80012b6:	f100 34ff 	add.w	r4, r0, #4294967295
 80012ba:	d202      	bcs.n	80012c2 <__udivmoddi4+0x146>
 80012bc:	429f      	cmp	r7, r3
 80012be:	f200 80ae 	bhi.w	800141e <__udivmoddi4+0x2a2>
 80012c2:	4620      	mov	r0, r4
 80012c4:	1bdb      	subs	r3, r3, r7
 80012c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012ca:	e7a5      	b.n	8001218 <__udivmoddi4+0x9c>
 80012cc:	f1c1 0720 	rsb	r7, r1, #32
 80012d0:	408b      	lsls	r3, r1
 80012d2:	fa22 fc07 	lsr.w	ip, r2, r7
 80012d6:	ea4c 0c03 	orr.w	ip, ip, r3
 80012da:	fa24 f607 	lsr.w	r6, r4, r7
 80012de:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80012e2:	fbb6 f8f9 	udiv	r8, r6, r9
 80012e6:	fa1f fe8c 	uxth.w	lr, ip
 80012ea:	fb09 6618 	mls	r6, r9, r8, r6
 80012ee:	fa20 f307 	lsr.w	r3, r0, r7
 80012f2:	408c      	lsls	r4, r1
 80012f4:	fa00 fa01 	lsl.w	sl, r0, r1
 80012f8:	fb08 f00e 	mul.w	r0, r8, lr
 80012fc:	431c      	orrs	r4, r3
 80012fe:	0c23      	lsrs	r3, r4, #16
 8001300:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001304:	4298      	cmp	r0, r3
 8001306:	fa02 f201 	lsl.w	r2, r2, r1
 800130a:	d90a      	bls.n	8001322 <__udivmoddi4+0x1a6>
 800130c:	eb1c 0303 	adds.w	r3, ip, r3
 8001310:	f108 36ff 	add.w	r6, r8, #4294967295
 8001314:	f080 8081 	bcs.w	800141a <__udivmoddi4+0x29e>
 8001318:	4298      	cmp	r0, r3
 800131a:	d97e      	bls.n	800141a <__udivmoddi4+0x29e>
 800131c:	f1a8 0802 	sub.w	r8, r8, #2
 8001320:	4463      	add	r3, ip
 8001322:	1a1e      	subs	r6, r3, r0
 8001324:	fbb6 f3f9 	udiv	r3, r6, r9
 8001328:	fb09 6613 	mls	r6, r9, r3, r6
 800132c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001330:	b2a4      	uxth	r4, r4
 8001332:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001336:	45a6      	cmp	lr, r4
 8001338:	d908      	bls.n	800134c <__udivmoddi4+0x1d0>
 800133a:	eb1c 0404 	adds.w	r4, ip, r4
 800133e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001342:	d266      	bcs.n	8001412 <__udivmoddi4+0x296>
 8001344:	45a6      	cmp	lr, r4
 8001346:	d964      	bls.n	8001412 <__udivmoddi4+0x296>
 8001348:	3b02      	subs	r3, #2
 800134a:	4464      	add	r4, ip
 800134c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001350:	fba0 8302 	umull	r8, r3, r0, r2
 8001354:	eba4 040e 	sub.w	r4, r4, lr
 8001358:	429c      	cmp	r4, r3
 800135a:	46c6      	mov	lr, r8
 800135c:	461e      	mov	r6, r3
 800135e:	d350      	bcc.n	8001402 <__udivmoddi4+0x286>
 8001360:	d04d      	beq.n	80013fe <__udivmoddi4+0x282>
 8001362:	b155      	cbz	r5, 800137a <__udivmoddi4+0x1fe>
 8001364:	ebba 030e 	subs.w	r3, sl, lr
 8001368:	eb64 0406 	sbc.w	r4, r4, r6
 800136c:	fa04 f707 	lsl.w	r7, r4, r7
 8001370:	40cb      	lsrs	r3, r1
 8001372:	431f      	orrs	r7, r3
 8001374:	40cc      	lsrs	r4, r1
 8001376:	e9c5 7400 	strd	r7, r4, [r5]
 800137a:	2100      	movs	r1, #0
 800137c:	e751      	b.n	8001222 <__udivmoddi4+0xa6>
 800137e:	fa0c fc02 	lsl.w	ip, ip, r2
 8001382:	f1c2 0320 	rsb	r3, r2, #32
 8001386:	40d9      	lsrs	r1, r3
 8001388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800138c:	fa20 f303 	lsr.w	r3, r0, r3
 8001390:	fa00 fe02 	lsl.w	lr, r0, r2
 8001394:	fbb1 f0f8 	udiv	r0, r1, r8
 8001398:	fb08 1110 	mls	r1, r8, r0, r1
 800139c:	4094      	lsls	r4, r2
 800139e:	431c      	orrs	r4, r3
 80013a0:	fa1f f78c 	uxth.w	r7, ip
 80013a4:	0c23      	lsrs	r3, r4, #16
 80013a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013aa:	fb00 f107 	mul.w	r1, r0, r7
 80013ae:	4299      	cmp	r1, r3
 80013b0:	d908      	bls.n	80013c4 <__udivmoddi4+0x248>
 80013b2:	eb1c 0303 	adds.w	r3, ip, r3
 80013b6:	f100 36ff 	add.w	r6, r0, #4294967295
 80013ba:	d22c      	bcs.n	8001416 <__udivmoddi4+0x29a>
 80013bc:	4299      	cmp	r1, r3
 80013be:	d92a      	bls.n	8001416 <__udivmoddi4+0x29a>
 80013c0:	3802      	subs	r0, #2
 80013c2:	4463      	add	r3, ip
 80013c4:	1a5b      	subs	r3, r3, r1
 80013c6:	fbb3 f1f8 	udiv	r1, r3, r8
 80013ca:	fb08 3311 	mls	r3, r8, r1, r3
 80013ce:	b2a4      	uxth	r4, r4
 80013d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80013d4:	fb01 f307 	mul.w	r3, r1, r7
 80013d8:	42a3      	cmp	r3, r4
 80013da:	d908      	bls.n	80013ee <__udivmoddi4+0x272>
 80013dc:	eb1c 0404 	adds.w	r4, ip, r4
 80013e0:	f101 36ff 	add.w	r6, r1, #4294967295
 80013e4:	d213      	bcs.n	800140e <__udivmoddi4+0x292>
 80013e6:	42a3      	cmp	r3, r4
 80013e8:	d911      	bls.n	800140e <__udivmoddi4+0x292>
 80013ea:	3902      	subs	r1, #2
 80013ec:	4464      	add	r4, ip
 80013ee:	1ae4      	subs	r4, r4, r3
 80013f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013f4:	e73b      	b.n	800126e <__udivmoddi4+0xf2>
 80013f6:	4604      	mov	r4, r0
 80013f8:	e6f2      	b.n	80011e0 <__udivmoddi4+0x64>
 80013fa:	4608      	mov	r0, r1
 80013fc:	e708      	b.n	8001210 <__udivmoddi4+0x94>
 80013fe:	45c2      	cmp	sl, r8
 8001400:	d2af      	bcs.n	8001362 <__udivmoddi4+0x1e6>
 8001402:	ebb8 0e02 	subs.w	lr, r8, r2
 8001406:	eb63 060c 	sbc.w	r6, r3, ip
 800140a:	3801      	subs	r0, #1
 800140c:	e7a9      	b.n	8001362 <__udivmoddi4+0x1e6>
 800140e:	4631      	mov	r1, r6
 8001410:	e7ed      	b.n	80013ee <__udivmoddi4+0x272>
 8001412:	4603      	mov	r3, r0
 8001414:	e79a      	b.n	800134c <__udivmoddi4+0x1d0>
 8001416:	4630      	mov	r0, r6
 8001418:	e7d4      	b.n	80013c4 <__udivmoddi4+0x248>
 800141a:	46b0      	mov	r8, r6
 800141c:	e781      	b.n	8001322 <__udivmoddi4+0x1a6>
 800141e:	4463      	add	r3, ip
 8001420:	3802      	subs	r0, #2
 8001422:	e74f      	b.n	80012c4 <__udivmoddi4+0x148>
 8001424:	4606      	mov	r6, r0
 8001426:	4623      	mov	r3, r4
 8001428:	4608      	mov	r0, r1
 800142a:	e711      	b.n	8001250 <__udivmoddi4+0xd4>
 800142c:	3e02      	subs	r6, #2
 800142e:	4463      	add	r3, ip
 8001430:	e732      	b.n	8001298 <__udivmoddi4+0x11c>
 8001432:	bf00      	nop

08001434 <__aeabi_idiv0>:
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop

08001438 <BME280_CONFIG_SETUP_ref>:
	signed short dig_T2_N, dig_T3_N, dig_P2_N, dig_P3_N, dig_P4_N, dig_P5_N, dig_P6_N, dig_P7_N, dig_P8_N, dig_P9_N, dig_H2_N, dig_H4_N, dig_H5_N;

	volatile int temperature_raw_ref, pressure_raw_ref, humidity_raw_ref = 0;
	volatile int temperature_raw_N, pressure_raw_N, humidity_raw_N = 0;

	void BME280_CONFIG_SETUP_ref(void){
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800143c:	2201      	movs	r2, #1
 800143e:	2120      	movs	r1, #32
 8001440:	482a      	ldr	r0, [pc, #168]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001442:	f003 fc03 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001446:	200a      	movs	r0, #10
 8001448:	f003 f96a 	bl	8004720 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 800144c:	2200      	movs	r2, #0
 800144e:	2120      	movs	r1, #32
 8001450:	4826      	ldr	r0, [pc, #152]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001452:	f003 fbfb 	bl	8004c4c <HAL_GPIO_WritePin>
		config_ref[0] = CTRLMEASREG;
 8001456:	4b26      	ldr	r3, [pc, #152]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 8001458:	2274      	movs	r2, #116	@ 0x74
 800145a:	701a      	strb	r2, [r3, #0]
		config_ref[1] = CTRLMEASVAL;
 800145c:	4b24      	ldr	r3, [pc, #144]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800145e:	2225      	movs	r2, #37	@ 0x25
 8001460:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_ref, 2, 1000); //CONFIG
 8001462:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001466:	2202      	movs	r2, #2
 8001468:	4921      	ldr	r1, [pc, #132]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800146a:	4822      	ldr	r0, [pc, #136]	@ (80014f4 <BME280_CONFIG_SETUP_ref+0xbc>)
 800146c:	f004 fa43 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001470:	2201      	movs	r2, #1
 8001472:	2120      	movs	r1, #32
 8001474:	481d      	ldr	r0, [pc, #116]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001476:	f003 fbe9 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 800147a:	200a      	movs	r0, #10
 800147c:	f003 f950 	bl	8004720 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001480:	2200      	movs	r2, #0
 8001482:	2120      	movs	r1, #32
 8001484:	4819      	ldr	r0, [pc, #100]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 8001486:	f003 fbe1 	bl	8004c4c <HAL_GPIO_WritePin>
		config_ref[0] = CONFIGREG;
 800148a:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800148c:	2275      	movs	r2, #117	@ 0x75
 800148e:	701a      	strb	r2, [r3, #0]
		config_ref[1] = CONFIGVAL;
 8001490:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 8001492:	22a0      	movs	r2, #160	@ 0xa0
 8001494:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_ref, 2, 1000); //CONFIG
 8001496:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800149a:	2202      	movs	r2, #2
 800149c:	4914      	ldr	r1, [pc, #80]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 800149e:	4815      	ldr	r0, [pc, #84]	@ (80014f4 <BME280_CONFIG_SETUP_ref+0xbc>)
 80014a0:	f004 fa29 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	2120      	movs	r1, #32
 80014a8:	4810      	ldr	r0, [pc, #64]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 80014aa:	f003 fbcf 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80014ae:	200a      	movs	r0, #10
 80014b0:	f003 f936 	bl	8004720 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 80014b4:	2200      	movs	r2, #0
 80014b6:	2120      	movs	r1, #32
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 80014ba:	f003 fbc7 	bl	8004c4c <HAL_GPIO_WritePin>
		config_ref[0] = CTRLHUMREG;
 80014be:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 80014c0:	2272      	movs	r2, #114	@ 0x72
 80014c2:	701a      	strb	r2, [r3, #0]
		config_ref[1] = CTRLHUMVAL;
 80014c4:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_ref, 2, 1000); //CONFIG
 80014ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ce:	2202      	movs	r2, #2
 80014d0:	4907      	ldr	r1, [pc, #28]	@ (80014f0 <BME280_CONFIG_SETUP_ref+0xb8>)
 80014d2:	4808      	ldr	r0, [pc, #32]	@ (80014f4 <BME280_CONFIG_SETUP_ref+0xbc>)
 80014d4:	f004 fa0f 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80014d8:	2201      	movs	r2, #1
 80014da:	2120      	movs	r1, #32
 80014dc:	4803      	ldr	r0, [pc, #12]	@ (80014ec <BME280_CONFIG_SETUP_ref+0xb4>)
 80014de:	f003 fbb5 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80014e2:	200a      	movs	r0, #10
 80014e4:	f003 f91c 	bl	8004720 <HAL_Delay>
	}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40020000 	.word	0x40020000
 80014f0:	20000214 	.word	0x20000214
 80014f4:	20000300 	.word	0x20000300

080014f8 <BME280_GET_RAW_VALS_ref>:
	void BME280_GET_RAW_VALS_ref(void){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
		BME280_CONFIG_SETUP_ref();
 80014fc:	f7ff ff9c 	bl	8001438 <BME280_CONFIG_SETUP_ref>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 8001500:	2200      	movs	r2, #0
 8001502:	2120      	movs	r1, #32
 8001504:	481e      	ldr	r0, [pc, #120]	@ (8001580 <BME280_GET_RAW_VALS_ref+0x88>)
 8001506:	f003 fba1 	bl	8004c4c <HAL_GPIO_WritePin>
		config_ref[0] = RAWREAD;
 800150a:	4b1e      	ldr	r3, [pc, #120]	@ (8001584 <BME280_GET_RAW_VALS_ref+0x8c>)
 800150c:	22f7      	movs	r2, #247	@ 0xf7
 800150e:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10); //GET ID
 8001510:	230a      	movs	r3, #10
 8001512:	2201      	movs	r2, #1
 8001514:	491b      	ldr	r1, [pc, #108]	@ (8001584 <BME280_GET_RAW_VALS_ref+0x8c>)
 8001516:	481c      	ldr	r0, [pc, #112]	@ (8001588 <BME280_GET_RAW_VALS_ref+0x90>)
 8001518:	f004 f9ed 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tempread_ref, 8, 10);
 800151c:	230a      	movs	r3, #10
 800151e:	2208      	movs	r2, #8
 8001520:	491a      	ldr	r1, [pc, #104]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001522:	4819      	ldr	r0, [pc, #100]	@ (8001588 <BME280_GET_RAW_VALS_ref+0x90>)
 8001524:	f004 fb2a 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001528:	2201      	movs	r2, #1
 800152a:	2120      	movs	r1, #32
 800152c:	4814      	ldr	r0, [pc, #80]	@ (8001580 <BME280_GET_RAW_VALS_ref+0x88>)
 800152e:	f003 fb8d 	bl	8004c4c <HAL_GPIO_WritePin>

		temperature_raw_ref =(tempread_ref[3]<<12)+(tempread_ref[4]<<4)+(tempread_ref[5]>>4);
 8001532:	4b16      	ldr	r3, [pc, #88]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001534:	78db      	ldrb	r3, [r3, #3]
 8001536:	031a      	lsls	r2, r3, #12
 8001538:	4b14      	ldr	r3, [pc, #80]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 800153a:	791b      	ldrb	r3, [r3, #4]
 800153c:	011b      	lsls	r3, r3, #4
 800153e:	4413      	add	r3, r2
 8001540:	4a12      	ldr	r2, [pc, #72]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001542:	7952      	ldrb	r2, [r2, #5]
 8001544:	0912      	lsrs	r2, r2, #4
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	4413      	add	r3, r2
 800154a:	4a11      	ldr	r2, [pc, #68]	@ (8001590 <BME280_GET_RAW_VALS_ref+0x98>)
 800154c:	6013      	str	r3, [r2, #0]
		pressure_raw_ref = (tempread_ref[0]<<12)+(tempread_ref[1]<<4)+(tempread_ref[2]>>4);
 800154e:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	031a      	lsls	r2, r3, #12
 8001554:	4b0d      	ldr	r3, [pc, #52]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001556:	785b      	ldrb	r3, [r3, #1]
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	4413      	add	r3, r2
 800155c:	4a0b      	ldr	r2, [pc, #44]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 800155e:	7892      	ldrb	r2, [r2, #2]
 8001560:	0912      	lsrs	r2, r2, #4
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	4413      	add	r3, r2
 8001566:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <BME280_GET_RAW_VALS_ref+0x9c>)
 8001568:	6013      	str	r3, [r2, #0]
		humidity_raw_ref= (tempread_ref[6] << 8) + (tempread_ref[7]);
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 800156c:	799b      	ldrb	r3, [r3, #6]
 800156e:	021b      	lsls	r3, r3, #8
 8001570:	4a06      	ldr	r2, [pc, #24]	@ (800158c <BME280_GET_RAW_VALS_ref+0x94>)
 8001572:	79d2      	ldrb	r2, [r2, #7]
 8001574:	4413      	add	r3, r2
 8001576:	4a08      	ldr	r2, [pc, #32]	@ (8001598 <BME280_GET_RAW_VALS_ref+0xa0>)
 8001578:	6013      	str	r3, [r2, #0]
	}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40020000 	.word	0x40020000
 8001584:	20000214 	.word	0x20000214
 8001588:	20000300 	.word	0x20000300
 800158c:	2000020c 	.word	0x2000020c
 8001590:	200002c0 	.word	0x200002c0
 8001594:	200002c4 	.word	0x200002c4
 8001598:	200002c8 	.word	0x200002c8

0800159c <BME280_GET_COMP_VALS_ref>:
	void BME280_GET_COMP_VALS_ref(void){
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 80015a0:	2200      	movs	r2, #0
 80015a2:	2120      	movs	r1, #32
 80015a4:	488b      	ldr	r0, [pc, #556]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 80015a6:	f003 fb51 	bl	8004c4c <HAL_GPIO_WritePin>
		config_ref[0] = COMPTEMPPRES;
 80015aa:	4b8b      	ldr	r3, [pc, #556]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 80015ac:	2288      	movs	r2, #136	@ 0x88
 80015ae:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10);
 80015b0:	230a      	movs	r3, #10
 80015b2:	2201      	movs	r2, #1
 80015b4:	4988      	ldr	r1, [pc, #544]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 80015b6:	4889      	ldr	r0, [pc, #548]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 80015b8:	f004 f99d 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, comp_ref, 24, 120);
 80015bc:	2378      	movs	r3, #120	@ 0x78
 80015be:	2218      	movs	r2, #24
 80015c0:	4987      	ldr	r1, [pc, #540]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015c2:	4886      	ldr	r0, [pc, #536]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 80015c4:	f004 fada 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80015c8:	2201      	movs	r2, #1
 80015ca:	2120      	movs	r1, #32
 80015cc:	4881      	ldr	r0, [pc, #516]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 80015ce:	f003 fb3d 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 80015d2:	200a      	movs	r0, #10
 80015d4:	f003 f8a4 	bl	8004720 <HAL_Delay>

		dig_T1_ref = (comp_ref[0])+(comp_ref[1]<<8);
 80015d8:	4b81      	ldr	r3, [pc, #516]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461a      	mov	r2, r3
 80015de:	4b80      	ldr	r3, [pc, #512]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015e0:	785b      	ldrb	r3, [r3, #1]
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	4413      	add	r3, r2
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	4b7e      	ldr	r3, [pc, #504]	@ (80017e4 <BME280_GET_COMP_VALS_ref+0x248>)
 80015ec:	801a      	strh	r2, [r3, #0]
		dig_T2_ref = (comp_ref[2])+(comp_ref[3]<<8);
 80015ee:	4b7c      	ldr	r3, [pc, #496]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015f0:	789b      	ldrb	r3, [r3, #2]
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b7a      	ldr	r3, [pc, #488]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80015f6:	78db      	ldrb	r3, [r3, #3]
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4413      	add	r3, r2
 80015fe:	b29b      	uxth	r3, r3
 8001600:	b21a      	sxth	r2, r3
 8001602:	4b79      	ldr	r3, [pc, #484]	@ (80017e8 <BME280_GET_COMP_VALS_ref+0x24c>)
 8001604:	801a      	strh	r2, [r3, #0]
		dig_T3_ref = (comp_ref[4])+(comp_ref[5]<<8);
 8001606:	4b76      	ldr	r3, [pc, #472]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001608:	791b      	ldrb	r3, [r3, #4]
 800160a:	461a      	mov	r2, r3
 800160c:	4b74      	ldr	r3, [pc, #464]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800160e:	795b      	ldrb	r3, [r3, #5]
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	b29b      	uxth	r3, r3
 8001614:	4413      	add	r3, r2
 8001616:	b29b      	uxth	r3, r3
 8001618:	b21a      	sxth	r2, r3
 800161a:	4b74      	ldr	r3, [pc, #464]	@ (80017ec <BME280_GET_COMP_VALS_ref+0x250>)
 800161c:	801a      	strh	r2, [r3, #0]
		dig_P1_ref = (comp_ref[6])+(comp_ref[7]<<8);
 800161e:	4b70      	ldr	r3, [pc, #448]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001620:	799b      	ldrb	r3, [r3, #6]
 8001622:	461a      	mov	r2, r3
 8001624:	4b6e      	ldr	r3, [pc, #440]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001626:	79db      	ldrb	r3, [r3, #7]
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	b29b      	uxth	r3, r3
 800162c:	4413      	add	r3, r2
 800162e:	b29a      	uxth	r2, r3
 8001630:	4b6f      	ldr	r3, [pc, #444]	@ (80017f0 <BME280_GET_COMP_VALS_ref+0x254>)
 8001632:	801a      	strh	r2, [r3, #0]
		dig_P2_ref = (comp_ref[8])+(comp_ref[9]<<8);
 8001634:	4b6a      	ldr	r3, [pc, #424]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001636:	7a1b      	ldrb	r3, [r3, #8]
 8001638:	461a      	mov	r2, r3
 800163a:	4b69      	ldr	r3, [pc, #420]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800163c:	7a5b      	ldrb	r3, [r3, #9]
 800163e:	021b      	lsls	r3, r3, #8
 8001640:	b29b      	uxth	r3, r3
 8001642:	4413      	add	r3, r2
 8001644:	b29b      	uxth	r3, r3
 8001646:	b21a      	sxth	r2, r3
 8001648:	4b6a      	ldr	r3, [pc, #424]	@ (80017f4 <BME280_GET_COMP_VALS_ref+0x258>)
 800164a:	801a      	strh	r2, [r3, #0]
		dig_P3_ref = (comp_ref[10])+(comp_ref[11]<<8);
 800164c:	4b64      	ldr	r3, [pc, #400]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800164e:	7a9b      	ldrb	r3, [r3, #10]
 8001650:	461a      	mov	r2, r3
 8001652:	4b63      	ldr	r3, [pc, #396]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001654:	7adb      	ldrb	r3, [r3, #11]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	b29b      	uxth	r3, r3
 800165a:	4413      	add	r3, r2
 800165c:	b29b      	uxth	r3, r3
 800165e:	b21a      	sxth	r2, r3
 8001660:	4b65      	ldr	r3, [pc, #404]	@ (80017f8 <BME280_GET_COMP_VALS_ref+0x25c>)
 8001662:	801a      	strh	r2, [r3, #0]
		dig_P4_ref = (comp_ref[12])+(comp_ref[13]<<8);
 8001664:	4b5e      	ldr	r3, [pc, #376]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001666:	7b1b      	ldrb	r3, [r3, #12]
 8001668:	461a      	mov	r2, r3
 800166a:	4b5d      	ldr	r3, [pc, #372]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800166c:	7b5b      	ldrb	r3, [r3, #13]
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	b29b      	uxth	r3, r3
 8001672:	4413      	add	r3, r2
 8001674:	b29b      	uxth	r3, r3
 8001676:	b21a      	sxth	r2, r3
 8001678:	4b60      	ldr	r3, [pc, #384]	@ (80017fc <BME280_GET_COMP_VALS_ref+0x260>)
 800167a:	801a      	strh	r2, [r3, #0]
		dig_P5_ref = (comp_ref[14])+(comp_ref[15]<<8);
 800167c:	4b58      	ldr	r3, [pc, #352]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800167e:	7b9b      	ldrb	r3, [r3, #14]
 8001680:	461a      	mov	r2, r3
 8001682:	4b57      	ldr	r3, [pc, #348]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001684:	7bdb      	ldrb	r3, [r3, #15]
 8001686:	021b      	lsls	r3, r3, #8
 8001688:	b29b      	uxth	r3, r3
 800168a:	4413      	add	r3, r2
 800168c:	b29b      	uxth	r3, r3
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b5b      	ldr	r3, [pc, #364]	@ (8001800 <BME280_GET_COMP_VALS_ref+0x264>)
 8001692:	801a      	strh	r2, [r3, #0]
		dig_P6_ref = (comp_ref[16])+(comp_ref[17]<<8);
 8001694:	4b52      	ldr	r3, [pc, #328]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001696:	7c1b      	ldrb	r3, [r3, #16]
 8001698:	461a      	mov	r2, r3
 800169a:	4b51      	ldr	r3, [pc, #324]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800169c:	7c5b      	ldrb	r3, [r3, #17]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	4413      	add	r3, r2
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	4b56      	ldr	r3, [pc, #344]	@ (8001804 <BME280_GET_COMP_VALS_ref+0x268>)
 80016aa:	801a      	strh	r2, [r3, #0]
		dig_P7_ref = (comp_ref[18])+(comp_ref[19]<<8);
 80016ac:	4b4c      	ldr	r3, [pc, #304]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016ae:	7c9b      	ldrb	r3, [r3, #18]
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b4b      	ldr	r3, [pc, #300]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016b4:	7cdb      	ldrb	r3, [r3, #19]
 80016b6:	021b      	lsls	r3, r3, #8
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	4413      	add	r3, r2
 80016bc:	b29b      	uxth	r3, r3
 80016be:	b21a      	sxth	r2, r3
 80016c0:	4b51      	ldr	r3, [pc, #324]	@ (8001808 <BME280_GET_COMP_VALS_ref+0x26c>)
 80016c2:	801a      	strh	r2, [r3, #0]
		dig_P8_ref = (comp_ref[20])+(comp_ref[21]<<8);
 80016c4:	4b46      	ldr	r3, [pc, #280]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016c6:	7d1b      	ldrb	r3, [r3, #20]
 80016c8:	461a      	mov	r2, r3
 80016ca:	4b45      	ldr	r3, [pc, #276]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016cc:	7d5b      	ldrb	r3, [r3, #21]
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	4413      	add	r3, r2
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	b21a      	sxth	r2, r3
 80016d8:	4b4c      	ldr	r3, [pc, #304]	@ (800180c <BME280_GET_COMP_VALS_ref+0x270>)
 80016da:	801a      	strh	r2, [r3, #0]
		dig_P9_ref = (comp_ref[22])+(comp_ref[23]<<8);
 80016dc:	4b40      	ldr	r3, [pc, #256]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016de:	7d9b      	ldrb	r3, [r3, #22]
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b3f      	ldr	r3, [pc, #252]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80016e4:	7ddb      	ldrb	r3, [r3, #23]
 80016e6:	021b      	lsls	r3, r3, #8
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	4413      	add	r3, r2
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	4b47      	ldr	r3, [pc, #284]	@ (8001810 <BME280_GET_COMP_VALS_ref+0x274>)
 80016f2:	801a      	strh	r2, [r3, #0]

		config_ref[0] = COMPHUMINIT;
 80016f4:	4b38      	ldr	r3, [pc, #224]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 80016f6:	22a0      	movs	r2, #160	@ 0xa0
 80016f8:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 80016fa:	2200      	movs	r2, #0
 80016fc:	2120      	movs	r1, #32
 80016fe:	4835      	ldr	r0, [pc, #212]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001700:	f003 faa4 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10);
 8001704:	230a      	movs	r3, #10
 8001706:	2201      	movs	r2, #1
 8001708:	4933      	ldr	r1, [pc, #204]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 800170a:	4834      	ldr	r0, [pc, #208]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 800170c:	f004 f8f3 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_ref[24], 1, 120);
 8001710:	2378      	movs	r3, #120	@ 0x78
 8001712:	2201      	movs	r2, #1
 8001714:	493f      	ldr	r1, [pc, #252]	@ (8001814 <BME280_GET_COMP_VALS_ref+0x278>)
 8001716:	4831      	ldr	r0, [pc, #196]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 8001718:	f004 fa30 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800171c:	2201      	movs	r2, #1
 800171e:	2120      	movs	r1, #32
 8001720:	482c      	ldr	r0, [pc, #176]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001722:	f003 fa93 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001726:	200a      	movs	r0, #10
 8001728:	f002 fffa 	bl	8004720 <HAL_Delay>
		dig_H1_ref = comp_ref[24];
 800172c:	4b2c      	ldr	r3, [pc, #176]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800172e:	7e1a      	ldrb	r2, [r3, #24]
 8001730:	4b39      	ldr	r3, [pc, #228]	@ (8001818 <BME280_GET_COMP_VALS_ref+0x27c>)
 8001732:	701a      	strb	r2, [r3, #0]

		config_ref[0] = COMPHUMREST;
 8001734:	4b28      	ldr	r3, [pc, #160]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 8001736:	22e1      	movs	r2, #225	@ 0xe1
 8001738:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); //SET CS LOW
 800173a:	2200      	movs	r2, #0
 800173c:	2120      	movs	r1, #32
 800173e:	4825      	ldr	r0, [pc, #148]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001740:	f003 fa84 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_ref, 1, 10);
 8001744:	230a      	movs	r3, #10
 8001746:	2201      	movs	r2, #1
 8001748:	4923      	ldr	r1, [pc, #140]	@ (80017d8 <BME280_GET_COMP_VALS_ref+0x23c>)
 800174a:	4824      	ldr	r0, [pc, #144]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 800174c:	f004 f8d3 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_ref[25], 7, 120);
 8001750:	2378      	movs	r3, #120	@ 0x78
 8001752:	2207      	movs	r2, #7
 8001754:	4931      	ldr	r1, [pc, #196]	@ (800181c <BME280_GET_COMP_VALS_ref+0x280>)
 8001756:	4821      	ldr	r0, [pc, #132]	@ (80017dc <BME280_GET_COMP_VALS_ref+0x240>)
 8001758:	f004 fa10 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800175c:	2201      	movs	r2, #1
 800175e:	2120      	movs	r1, #32
 8001760:	481c      	ldr	r0, [pc, #112]	@ (80017d4 <BME280_GET_COMP_VALS_ref+0x238>)
 8001762:	f003 fa73 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001766:	200a      	movs	r0, #10
 8001768:	f002 ffda 	bl	8004720 <HAL_Delay>
		dig_H2_ref = (comp_ref[25])+(comp_ref[26]<< 8);
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800176e:	7e5b      	ldrb	r3, [r3, #25]
 8001770:	461a      	mov	r2, r3
 8001772:	4b1b      	ldr	r3, [pc, #108]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001774:	7e9b      	ldrb	r3, [r3, #26]
 8001776:	021b      	lsls	r3, r3, #8
 8001778:	b29b      	uxth	r3, r3
 800177a:	4413      	add	r3, r2
 800177c:	b29b      	uxth	r3, r3
 800177e:	b21a      	sxth	r2, r3
 8001780:	4b27      	ldr	r3, [pc, #156]	@ (8001820 <BME280_GET_COMP_VALS_ref+0x284>)
 8001782:	801a      	strh	r2, [r3, #0]
		dig_H3_ref = comp_ref[27];
 8001784:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001786:	7eda      	ldrb	r2, [r3, #27]
 8001788:	4b26      	ldr	r3, [pc, #152]	@ (8001824 <BME280_GET_COMP_VALS_ref+0x288>)
 800178a:	701a      	strb	r2, [r3, #0]
		dig_H4_ref = (comp_ref[28] << 4) +(comp_ref[29] & 0xF);
 800178c:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 800178e:	7f1b      	ldrb	r3, [r3, #28]
 8001790:	011b      	lsls	r3, r3, #4
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 8001796:	7f5b      	ldrb	r3, [r3, #29]
 8001798:	f003 030f 	and.w	r3, r3, #15
 800179c:	b29b      	uxth	r3, r3
 800179e:	4413      	add	r3, r2
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	4b20      	ldr	r3, [pc, #128]	@ (8001828 <BME280_GET_COMP_VALS_ref+0x28c>)
 80017a6:	801a      	strh	r2, [r3, #0]
		dig_H5_ref = (comp_ref[29] & 0xF0) +(comp_ref[30]<< 4);
 80017a8:	4b0d      	ldr	r3, [pc, #52]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80017aa:	7f5b      	ldrb	r3, [r3, #29]
 80017ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80017b4:	7f9b      	ldrb	r3, [r3, #30]
 80017b6:	011b      	lsls	r3, r3, #4
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	4413      	add	r3, r2
 80017bc:	b29b      	uxth	r3, r3
 80017be:	b21a      	sxth	r2, r3
 80017c0:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <BME280_GET_COMP_VALS_ref+0x290>)
 80017c2:	801a      	strh	r2, [r3, #0]
		dig_H6_ref = comp_ref[31];
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <BME280_GET_COMP_VALS_ref+0x244>)
 80017c6:	7fdb      	ldrb	r3, [r3, #31]
 80017c8:	b25a      	sxtb	r2, r3
 80017ca:	4b19      	ldr	r3, [pc, #100]	@ (8001830 <BME280_GET_COMP_VALS_ref+0x294>)
 80017cc:	701a      	strb	r2, [r3, #0]
	}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40020000 	.word	0x40020000
 80017d8:	20000214 	.word	0x20000214
 80017dc:	20000300 	.word	0x20000300
 80017e0:	20000218 	.word	0x20000218
 80017e4:	20000280 	.word	0x20000280
 80017e8:	20000284 	.word	0x20000284
 80017ec:	20000286 	.word	0x20000286
 80017f0:	20000282 	.word	0x20000282
 80017f4:	20000288 	.word	0x20000288
 80017f8:	2000028a 	.word	0x2000028a
 80017fc:	2000028c 	.word	0x2000028c
 8001800:	2000028e 	.word	0x2000028e
 8001804:	20000290 	.word	0x20000290
 8001808:	20000292 	.word	0x20000292
 800180c:	20000294 	.word	0x20000294
 8001810:	20000296 	.word	0x20000296
 8001814:	20000230 	.word	0x20000230
 8001818:	2000027c 	.word	0x2000027c
 800181c:	20000231 	.word	0x20000231
 8001820:	20000298 	.word	0x20000298
 8001824:	2000027d 	.word	0x2000027d
 8001828:	2000029a 	.word	0x2000029a
 800182c:	2000029c 	.word	0x2000029c
 8001830:	2000027e 	.word	0x2000027e

08001834 <BME280_CALC_FINAL_VALS_ref>:



	void BME280_CALC_FINAL_VALS_ref(void){
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
		int var1, var2, t_fine;
		var1 = ((((temperature_raw_ref >> 3) - ((int32_t)dig_T1_ref << 1))) * ((int32_t)dig_T2_ref)) >> 11;
 800183a:	4b97      	ldr	r3, [pc, #604]	@ (8001a98 <BME280_CALC_FINAL_VALS_ref+0x264>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	10da      	asrs	r2, r3, #3
 8001840:	4b96      	ldr	r3, [pc, #600]	@ (8001a9c <BME280_CALC_FINAL_VALS_ref+0x268>)
 8001842:	881b      	ldrh	r3, [r3, #0]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	4a95      	ldr	r2, [pc, #596]	@ (8001aa0 <BME280_CALC_FINAL_VALS_ref+0x26c>)
 800184a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800184e:	fb02 f303 	mul.w	r3, r2, r3
 8001852:	12db      	asrs	r3, r3, #11
 8001854:	60fb      	str	r3, [r7, #12]
		var2 = (((((temperature_raw_ref >> 4) - ((int32_t)dig_T1_ref)) * ((temperature_raw_ref >> 4) - ((int32_t)dig_T1_ref))) >> 12) * ((int32_t)dig_T3_ref)) >> 14;
 8001856:	4b90      	ldr	r3, [pc, #576]	@ (8001a98 <BME280_CALC_FINAL_VALS_ref+0x264>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	111b      	asrs	r3, r3, #4
 800185c:	4a8f      	ldr	r2, [pc, #572]	@ (8001a9c <BME280_CALC_FINAL_VALS_ref+0x268>)
 800185e:	8812      	ldrh	r2, [r2, #0]
 8001860:	1a9b      	subs	r3, r3, r2
 8001862:	4a8d      	ldr	r2, [pc, #564]	@ (8001a98 <BME280_CALC_FINAL_VALS_ref+0x264>)
 8001864:	6812      	ldr	r2, [r2, #0]
 8001866:	1112      	asrs	r2, r2, #4
 8001868:	498c      	ldr	r1, [pc, #560]	@ (8001a9c <BME280_CALC_FINAL_VALS_ref+0x268>)
 800186a:	8809      	ldrh	r1, [r1, #0]
 800186c:	1a52      	subs	r2, r2, r1
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	131b      	asrs	r3, r3, #12
 8001874:	4a8b      	ldr	r2, [pc, #556]	@ (8001aa4 <BME280_CALC_FINAL_VALS_ref+0x270>)
 8001876:	f9b2 2000 	ldrsh.w	r2, [r2]
 800187a:	fb02 f303 	mul.w	r3, r2, r3
 800187e:	139b      	asrs	r3, r3, #14
 8001880:	60bb      	str	r3, [r7, #8]
		t_fine = var1 + var2;
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	4413      	add	r3, r2
 8001888:	607b      	str	r3, [r7, #4]
		finaltemp_ref = (t_fine * 5 + 128) >> 8;
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	4613      	mov	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	3380      	adds	r3, #128	@ 0x80
 8001894:	121b      	asrs	r3, r3, #8
 8001896:	4a84      	ldr	r2, [pc, #528]	@ (8001aa8 <BME280_CALC_FINAL_VALS_ref+0x274>)
 8001898:	6013      	str	r3, [r2, #0]

		var1 = (((int)t_fine) >> 1) - 64000;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	105b      	asrs	r3, r3, #1
 800189e:	f5a3 437a 	sub.w	r3, r3, #64000	@ 0xfa00
 80018a2:	60fb      	str	r3, [r7, #12]
		var2 = (((var1 >> 2) * (var1 >> 2)) >> 11 ) * ((int)dig_P6_ref);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	109b      	asrs	r3, r3, #2
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	1092      	asrs	r2, r2, #2
 80018ac:	fb02 f303 	mul.w	r3, r2, r3
 80018b0:	12db      	asrs	r3, r3, #11
 80018b2:	4a7e      	ldr	r2, [pc, #504]	@ (8001aac <BME280_CALC_FINAL_VALS_ref+0x278>)
 80018b4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80018b8:	fb02 f303 	mul.w	r3, r2, r3
 80018bc:	60bb      	str	r3, [r7, #8]
		var2 = var2 + ((var1 * ((int)dig_P5_ref)) << 1);
 80018be:	4b7c      	ldr	r3, [pc, #496]	@ (8001ab0 <BME280_CALC_FINAL_VALS_ref+0x27c>)
 80018c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018c4:	461a      	mov	r2, r3
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	fb02 f303 	mul.w	r3, r2, r3
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	4413      	add	r3, r2
 80018d2:	60bb      	str	r3, [r7, #8]
		var2 = (var2 >> 2) + (((int) dig_P4_ref) << 16);
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	109a      	asrs	r2, r3, #2
 80018d8:	4b76      	ldr	r3, [pc, #472]	@ (8001ab4 <BME280_CALC_FINAL_VALS_ref+0x280>)
 80018da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018de:	041b      	lsls	r3, r3, #16
 80018e0:	4413      	add	r3, r2
 80018e2:	60bb      	str	r3, [r7, #8]
		var1 = (((dig_P3_ref * (((var1 >> 2) * (var1 >> 2)) >> 13 )) >> 3) + ((((int) dig_P2_ref) * var1) >> 1 )) >> 18;
 80018e4:	4b74      	ldr	r3, [pc, #464]	@ (8001ab8 <BME280_CALC_FINAL_VALS_ref+0x284>)
 80018e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018ea:	4619      	mov	r1, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	109b      	asrs	r3, r3, #2
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	1092      	asrs	r2, r2, #2
 80018f4:	fb02 f303 	mul.w	r3, r2, r3
 80018f8:	135b      	asrs	r3, r3, #13
 80018fa:	fb01 f303 	mul.w	r3, r1, r3
 80018fe:	10da      	asrs	r2, r3, #3
 8001900:	4b6e      	ldr	r3, [pc, #440]	@ (8001abc <BME280_CALC_FINAL_VALS_ref+0x288>)
 8001902:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001906:	4619      	mov	r1, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	fb01 f303 	mul.w	r3, r1, r3
 800190e:	105b      	asrs	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	149b      	asrs	r3, r3, #18
 8001914:	60fb      	str	r3, [r7, #12]
		var1 = ((((32768 + var1)) * ((int)dig_P1_ref)) >> 15);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800191c:	4a68      	ldr	r2, [pc, #416]	@ (8001ac0 <BME280_CALC_FINAL_VALS_ref+0x28c>)
 800191e:	8812      	ldrh	r2, [r2, #0]
 8001920:	fb02 f303 	mul.w	r3, r2, r3
 8001924:	13db      	asrs	r3, r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
		if (var1 == 0)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d103      	bne.n	8001936 <BME280_CALC_FINAL_VALS_ref+0x102>
		{
			finalpressure_ref = 0;
 800192e:	4b65      	ldr	r3, [pc, #404]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	e04d      	b.n	80019d2 <BME280_CALC_FINAL_VALS_ref+0x19e>
		}
		else{
			finalpressure_ref = (((uint32_t) (((int)1048576)-pressure_raw_ref) - (var2 >> 12))) * 3125;
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	131b      	asrs	r3, r3, #12
 800193a:	461a      	mov	r2, r3
 800193c:	4b62      	ldr	r3, [pc, #392]	@ (8001ac8 <BME280_CALC_FINAL_VALS_ref+0x294>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4413      	add	r3, r2
 8001942:	4a62      	ldr	r2, [pc, #392]	@ (8001acc <BME280_CALC_FINAL_VALS_ref+0x298>)
 8001944:	fb02 f303 	mul.w	r3, r2, r3
 8001948:	f103 4343 	add.w	r3, r3, #3271557120	@ 0xc3000000
 800194c:	f503 03a0 	add.w	r3, r3, #5242880	@ 0x500000
 8001950:	4a5c      	ldr	r2, [pc, #368]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001952:	6013      	str	r3, [r2, #0]
			if (finalpressure_ref < 0x80000000){
 8001954:	4b5b      	ldr	r3, [pc, #364]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	db08      	blt.n	800196e <BME280_CALC_FINAL_VALS_ref+0x13a>
				finalpressure_ref = (finalpressure_ref << 1) / (( uint32_t)var1);
 800195c:	4b59      	ldr	r3, [pc, #356]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	005a      	lsls	r2, r3, #1
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	fbb2 f3f3 	udiv	r3, r2, r3
 8001968:	4a56      	ldr	r2, [pc, #344]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	e007      	b.n	800197e <BME280_CALC_FINAL_VALS_ref+0x14a>
			}
			else{
				finalpressure_ref = (finalpressure_ref / (uint32_t)var1) * 2;
 800196e:	4b55      	ldr	r3, [pc, #340]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	fbb2 f3f3 	udiv	r3, r2, r3
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4a52      	ldr	r2, [pc, #328]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800197c:	6013      	str	r3, [r2, #0]
			}
			var1 = (((int)dig_P9_ref) * ((int) ((( finalpressure_ref >> 3) * ( finalpressure_ref >> 3)) >> 13))) >> 12;
 800197e:	4b54      	ldr	r3, [pc, #336]	@ (8001ad0 <BME280_CALC_FINAL_VALS_ref+0x29c>)
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	4619      	mov	r1, r3
 8001986:	4b4f      	ldr	r3, [pc, #316]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	08db      	lsrs	r3, r3, #3
 800198c:	4a4d      	ldr	r2, [pc, #308]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	08d2      	lsrs	r2, r2, #3
 8001992:	fb02 f303 	mul.w	r3, r2, r3
 8001996:	0b5b      	lsrs	r3, r3, #13
 8001998:	fb01 f303 	mul.w	r3, r1, r3
 800199c:	131b      	asrs	r3, r3, #12
 800199e:	60fb      	str	r3, [r7, #12]
			var2 = (((int) (finalpressure_ref >> 2)) * ((int)dig_P8_ref)) >> 13;
 80019a0:	4b48      	ldr	r3, [pc, #288]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	089b      	lsrs	r3, r3, #2
 80019a6:	461a      	mov	r2, r3
 80019a8:	4b4a      	ldr	r3, [pc, #296]	@ (8001ad4 <BME280_CALC_FINAL_VALS_ref+0x2a0>)
 80019aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ae:	fb02 f303 	mul.w	r3, r2, r3
 80019b2:	135b      	asrs	r3, r3, #13
 80019b4:	60bb      	str	r3, [r7, #8]
			finalpressure_ref = ((uint32_t)((int)finalpressure_ref + ((var1 + var2 + dig_P7_ref) >> 4))); //kPA
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a46      	ldr	r2, [pc, #280]	@ (8001ad8 <BME280_CALC_FINAL_VALS_ref+0x2a4>)
 80019be:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019c2:	4413      	add	r3, r2
 80019c4:	111b      	asrs	r3, r3, #4
 80019c6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	461a      	mov	r2, r3
 80019ce:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac4 <BME280_CALC_FINAL_VALS_ref+0x290>)
 80019d0:	601a      	str	r2, [r3, #0]
		}

		var1 = (t_fine - ((int) 76800));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80019d8:	60fb      	str	r3, [r7, #12]
		var1 = (((((humidity_raw_ref << 14) - (((int) dig_H4_ref) << 20) - (((int)dig_H5_ref) * var1)) + ((int) 16384)) >> 15) * \
 80019da:	4b40      	ldr	r3, [pc, #256]	@ (8001adc <BME280_CALC_FINAL_VALS_ref+0x2a8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	039a      	lsls	r2, r3, #14
 80019e0:	4b3f      	ldr	r3, [pc, #252]	@ (8001ae0 <BME280_CALC_FINAL_VALS_ref+0x2ac>)
 80019e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e6:	051b      	lsls	r3, r3, #20
 80019e8:	1ad2      	subs	r2, r2, r3
 80019ea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae4 <BME280_CALC_FINAL_VALS_ref+0x2b0>)
 80019ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f0:	4619      	mov	r1, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	fb01 f303 	mul.w	r3, r1, r3
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80019fe:	13db      	asrs	r3, r3, #15
		(((((((var1 * ((int) dig_H6_ref)) >> 10) * (((var1 * ((int) dig_H3_ref)) >> 11) + ((int) 32768))) >> 10) + \
 8001a00:	4a39      	ldr	r2, [pc, #228]	@ (8001ae8 <BME280_CALC_FINAL_VALS_ref+0x2b4>)
 8001a02:	f992 2000 	ldrsb.w	r2, [r2]
 8001a06:	4611      	mov	r1, r2
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	fb01 f202 	mul.w	r2, r1, r2
 8001a0e:	1292      	asrs	r2, r2, #10
 8001a10:	4936      	ldr	r1, [pc, #216]	@ (8001aec <BME280_CALC_FINAL_VALS_ref+0x2b8>)
 8001a12:	7809      	ldrb	r1, [r1, #0]
 8001a14:	4608      	mov	r0, r1
 8001a16:	68f9      	ldr	r1, [r7, #12]
 8001a18:	fb00 f101 	mul.w	r1, r0, r1
 8001a1c:	12c9      	asrs	r1, r1, #11
 8001a1e:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001a22:	fb01 f202 	mul.w	r2, r1, r2
 8001a26:	1292      	asrs	r2, r2, #10
 8001a28:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
		((int) 2097152)) * ((int) dig_H2_ref) + 8192) >> 14));
 8001a2c:	4930      	ldr	r1, [pc, #192]	@ (8001af0 <BME280_CALC_FINAL_VALS_ref+0x2bc>)
 8001a2e:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001a32:	fb01 f202 	mul.w	r2, r1, r2
 8001a36:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001a3a:	1392      	asrs	r2, r2, #14
		var1 = (((((humidity_raw_ref << 14) - (((int) dig_H4_ref) << 20) - (((int)dig_H5_ref) * var1)) + ((int) 16384)) >> 15) * \
 8001a3c:	fb02 f303 	mul.w	r3, r2, r3
 8001a40:	60fb      	str	r3, [r7, #12]

		var1 = (var1 - (((((var1 >> 15) * (var1 >> 15)) >> 7) * ((int)dig_H1_ref)) >> 4));
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	13db      	asrs	r3, r3, #15
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	13d2      	asrs	r2, r2, #15
 8001a4a:	fb02 f303 	mul.w	r3, r2, r3
 8001a4e:	11db      	asrs	r3, r3, #7
 8001a50:	4a28      	ldr	r2, [pc, #160]	@ (8001af4 <BME280_CALC_FINAL_VALS_ref+0x2c0>)
 8001a52:	7812      	ldrb	r2, [r2, #0]
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	111b      	asrs	r3, r3, #4
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	60fb      	str	r3, [r7, #12]
		var1 = (var1 < 0 ? 0 : var1);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001a66:	60fb      	str	r3, [r7, #12]
		var1 = (var1 > 419430400 ? 419330400 : var1);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001a6e:	dc01      	bgt.n	8001a74 <BME280_CALC_FINAL_VALS_ref+0x240>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	e000      	b.n	8001a76 <BME280_CALC_FINAL_VALS_ref+0x242>
 8001a74:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <BME280_CALC_FINAL_VALS_ref+0x2c4>)
 8001a76:	60fb      	str	r3, [r7, #12]
		final_humidity_ref = (var1 >> 12)/1024;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	131b      	asrs	r3, r3, #12
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	da01      	bge.n	8001a84 <BME280_CALC_FINAL_VALS_ref+0x250>
 8001a80:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8001a84:	129b      	asrs	r3, r3, #10
 8001a86:	461a      	mov	r2, r3
 8001a88:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <BME280_CALC_FINAL_VALS_ref+0x2c8>)
 8001a8a:	601a      	str	r2, [r3, #0]
	}
 8001a8c:	bf00      	nop
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	200002c0 	.word	0x200002c0
 8001a9c:	20000280 	.word	0x20000280
 8001aa0:	20000284 	.word	0x20000284
 8001aa4:	20000286 	.word	0x20000286
 8001aa8:	20000264 	.word	0x20000264
 8001aac:	20000290 	.word	0x20000290
 8001ab0:	2000028e 	.word	0x2000028e
 8001ab4:	2000028c 	.word	0x2000028c
 8001ab8:	2000028a 	.word	0x2000028a
 8001abc:	20000288 	.word	0x20000288
 8001ac0:	20000282 	.word	0x20000282
 8001ac4:	2000026c 	.word	0x2000026c
 8001ac8:	200002c4 	.word	0x200002c4
 8001acc:	fffff3cb 	.word	0xfffff3cb
 8001ad0:	20000296 	.word	0x20000296
 8001ad4:	20000294 	.word	0x20000294
 8001ad8:	20000292 	.word	0x20000292
 8001adc:	200002c8 	.word	0x200002c8
 8001ae0:	2000029a 	.word	0x2000029a
 8001ae4:	2000029c 	.word	0x2000029c
 8001ae8:	2000027e 	.word	0x2000027e
 8001aec:	2000027d 	.word	0x2000027d
 8001af0:	20000298 	.word	0x20000298
 8001af4:	2000027c 	.word	0x2000027c
 8001af8:	18fe7960 	.word	0x18fe7960
 8001afc:	20000270 	.word	0x20000270

08001b00 <BME280_CONFIG_SETUP_N>:



	void BME280_CONFIG_SETUP_N(void){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001b04:	2201      	movs	r2, #1
 8001b06:	2140      	movs	r1, #64	@ 0x40
 8001b08:	482a      	ldr	r0, [pc, #168]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b0a:	f003 f89f 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001b0e:	200a      	movs	r0, #10
 8001b10:	f002 fe06 	bl	8004720 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001b14:	2200      	movs	r2, #0
 8001b16:	2140      	movs	r1, #64	@ 0x40
 8001b18:	4826      	ldr	r0, [pc, #152]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b1a:	f003 f897 	bl	8004c4c <HAL_GPIO_WritePin>
		config_N[0] = CTRLMEASREG;
 8001b1e:	4b26      	ldr	r3, [pc, #152]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b20:	2274      	movs	r2, #116	@ 0x74
 8001b22:	701a      	strb	r2, [r3, #0]
		config_N[1] = CTRLMEASVAL;
 8001b24:	4b24      	ldr	r3, [pc, #144]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b26:	2225      	movs	r2, #37	@ 0x25
 8001b28:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_N, 2, 1000); //CONFIG
 8001b2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2e:	2202      	movs	r2, #2
 8001b30:	4921      	ldr	r1, [pc, #132]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b32:	4822      	ldr	r0, [pc, #136]	@ (8001bbc <BME280_CONFIG_SETUP_N+0xbc>)
 8001b34:	f003 fedf 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001b38:	2201      	movs	r2, #1
 8001b3a:	2140      	movs	r1, #64	@ 0x40
 8001b3c:	481d      	ldr	r0, [pc, #116]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b3e:	f003 f885 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001b42:	200a      	movs	r0, #10
 8001b44:	f002 fdec 	bl	8004720 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2140      	movs	r1, #64	@ 0x40
 8001b4c:	4819      	ldr	r0, [pc, #100]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b4e:	f003 f87d 	bl	8004c4c <HAL_GPIO_WritePin>
		config_N[0] = CONFIGREG;
 8001b52:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b54:	2275      	movs	r2, #117	@ 0x75
 8001b56:	701a      	strb	r2, [r3, #0]
		config_N[1] = CONFIGVAL;
 8001b58:	4b17      	ldr	r3, [pc, #92]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b5a:	22a0      	movs	r2, #160	@ 0xa0
 8001b5c:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_N, 2, 1000); //CONFIG
 8001b5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b62:	2202      	movs	r2, #2
 8001b64:	4914      	ldr	r1, [pc, #80]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b66:	4815      	ldr	r0, [pc, #84]	@ (8001bbc <BME280_CONFIG_SETUP_N+0xbc>)
 8001b68:	f003 fec5 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	2140      	movs	r1, #64	@ 0x40
 8001b70:	4810      	ldr	r0, [pc, #64]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b72:	f003 f86b 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001b76:	200a      	movs	r0, #10
 8001b78:	f002 fdd2 	bl	8004720 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2140      	movs	r1, #64	@ 0x40
 8001b80:	480c      	ldr	r0, [pc, #48]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001b82:	f003 f863 	bl	8004c4c <HAL_GPIO_WritePin>
		config_N[0] = CTRLHUMREG;
 8001b86:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b88:	2272      	movs	r2, #114	@ 0x72
 8001b8a:	701a      	strb	r2, [r3, #0]
		config_N[1] = CTRLHUMVAL;
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	705a      	strb	r2, [r3, #1]
		HAL_SPI_Transmit(&hspi2, config_N, 2, 1000); //CONFIG
 8001b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b96:	2202      	movs	r2, #2
 8001b98:	4907      	ldr	r1, [pc, #28]	@ (8001bb8 <BME280_CONFIG_SETUP_N+0xb8>)
 8001b9a:	4808      	ldr	r0, [pc, #32]	@ (8001bbc <BME280_CONFIG_SETUP_N+0xbc>)
 8001b9c:	f003 feab 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2140      	movs	r1, #64	@ 0x40
 8001ba4:	4803      	ldr	r0, [pc, #12]	@ (8001bb4 <BME280_CONFIG_SETUP_N+0xb4>)
 8001ba6:	f003 f851 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001baa:	200a      	movs	r0, #10
 8001bac:	f002 fdb8 	bl	8004720 <HAL_Delay>
	}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40020000 	.word	0x40020000
 8001bb8:	20000240 	.word	0x20000240
 8001bbc:	20000300 	.word	0x20000300

08001bc0 <BME280_GET_RAW_VALS_N>:
	void BME280_GET_RAW_VALS_N(void){
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
		BME280_CONFIG_SETUP_N();
 8001bc4:	f7ff ff9c 	bl	8001b00 <BME280_CONFIG_SETUP_N>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2140      	movs	r1, #64	@ 0x40
 8001bcc:	481e      	ldr	r0, [pc, #120]	@ (8001c48 <BME280_GET_RAW_VALS_N+0x88>)
 8001bce:	f003 f83d 	bl	8004c4c <HAL_GPIO_WritePin>
		config_N[0] = RAWREAD;
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c4c <BME280_GET_RAW_VALS_N+0x8c>)
 8001bd4:	22f7      	movs	r2, #247	@ 0xf7
 8001bd6:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10); //GET ID
 8001bd8:	230a      	movs	r3, #10
 8001bda:	2201      	movs	r2, #1
 8001bdc:	491b      	ldr	r1, [pc, #108]	@ (8001c4c <BME280_GET_RAW_VALS_N+0x8c>)
 8001bde:	481c      	ldr	r0, [pc, #112]	@ (8001c50 <BME280_GET_RAW_VALS_N+0x90>)
 8001be0:	f003 fe89 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tempread_N, 8, 10);
 8001be4:	230a      	movs	r3, #10
 8001be6:	2208      	movs	r2, #8
 8001be8:	491a      	ldr	r1, [pc, #104]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001bea:	4819      	ldr	r0, [pc, #100]	@ (8001c50 <BME280_GET_RAW_VALS_N+0x90>)
 8001bec:	f003 ffc6 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	2140      	movs	r1, #64	@ 0x40
 8001bf4:	4814      	ldr	r0, [pc, #80]	@ (8001c48 <BME280_GET_RAW_VALS_N+0x88>)
 8001bf6:	f003 f829 	bl	8004c4c <HAL_GPIO_WritePin>

		temperature_raw_N =(tempread_N[3]<<12)+(tempread_N[4]<<4)+(tempread_N[5]>>4);
 8001bfa:	4b16      	ldr	r3, [pc, #88]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001bfc:	78db      	ldrb	r3, [r3, #3]
 8001bfe:	031a      	lsls	r2, r3, #12
 8001c00:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c02:	791b      	ldrb	r3, [r3, #4]
 8001c04:	011b      	lsls	r3, r3, #4
 8001c06:	4413      	add	r3, r2
 8001c08:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c0a:	7952      	ldrb	r2, [r2, #5]
 8001c0c:	0912      	lsrs	r2, r2, #4
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	4413      	add	r3, r2
 8001c12:	4a11      	ldr	r2, [pc, #68]	@ (8001c58 <BME280_GET_RAW_VALS_N+0x98>)
 8001c14:	6013      	str	r3, [r2, #0]
		pressure_raw_N = (tempread_N[0]<<12)+(tempread_N[1]<<4)+(tempread_N[2]>>4);
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	031a      	lsls	r2, r3, #12
 8001c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c1e:	785b      	ldrb	r3, [r3, #1]
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	4413      	add	r3, r2
 8001c24:	4a0b      	ldr	r2, [pc, #44]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c26:	7892      	ldrb	r2, [r2, #2]
 8001c28:	0912      	lsrs	r2, r2, #4
 8001c2a:	b2d2      	uxtb	r2, r2
 8001c2c:	4413      	add	r3, r2
 8001c2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c5c <BME280_GET_RAW_VALS_N+0x9c>)
 8001c30:	6013      	str	r3, [r2, #0]
		humidity_raw_N = (tempread_N[6] << 8) + (tempread_N[7]);
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c34:	799b      	ldrb	r3, [r3, #6]
 8001c36:	021b      	lsls	r3, r3, #8
 8001c38:	4a06      	ldr	r2, [pc, #24]	@ (8001c54 <BME280_GET_RAW_VALS_N+0x94>)
 8001c3a:	79d2      	ldrb	r2, [r2, #7]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	4a08      	ldr	r2, [pc, #32]	@ (8001c60 <BME280_GET_RAW_VALS_N+0xa0>)
 8001c40:	6013      	str	r3, [r2, #0]
	}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	20000240 	.word	0x20000240
 8001c50:	20000300 	.word	0x20000300
 8001c54:	20000238 	.word	0x20000238
 8001c58:	200002cc 	.word	0x200002cc
 8001c5c:	200002d0 	.word	0x200002d0
 8001c60:	200002d4 	.word	0x200002d4

08001c64 <BME280_GET_COMP_VALS_N>:
	void BME280_GET_COMP_VALS_N(void){
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2140      	movs	r1, #64	@ 0x40
 8001c6c:	488b      	ldr	r0, [pc, #556]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001c6e:	f002 ffed 	bl	8004c4c <HAL_GPIO_WritePin>
		config_N[0] = COMPTEMPPRES;
 8001c72:	4b8b      	ldr	r3, [pc, #556]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001c74:	2288      	movs	r2, #136	@ 0x88
 8001c76:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10);
 8001c78:	230a      	movs	r3, #10
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	4988      	ldr	r1, [pc, #544]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001c7e:	4889      	ldr	r0, [pc, #548]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001c80:	f003 fe39 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, comp_N, 24, 120);
 8001c84:	2378      	movs	r3, #120	@ 0x78
 8001c86:	2218      	movs	r2, #24
 8001c88:	4987      	ldr	r1, [pc, #540]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001c8a:	4886      	ldr	r0, [pc, #536]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001c8c:	f003 ff76 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001c90:	2201      	movs	r2, #1
 8001c92:	2140      	movs	r1, #64	@ 0x40
 8001c94:	4881      	ldr	r0, [pc, #516]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001c96:	f002 ffd9 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001c9a:	200a      	movs	r0, #10
 8001c9c:	f002 fd40 	bl	8004720 <HAL_Delay>

		dig_T1_N = (comp_N[0])+(comp_N[1]<<8);
 8001ca0:	4b81      	ldr	r3, [pc, #516]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b80      	ldr	r3, [pc, #512]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001ca8:	785b      	ldrb	r3, [r3, #1]
 8001caa:	021b      	lsls	r3, r3, #8
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	4413      	add	r3, r2
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b7e      	ldr	r3, [pc, #504]	@ (8001eac <BME280_GET_COMP_VALS_N+0x248>)
 8001cb4:	801a      	strh	r2, [r3, #0]
		dig_T2_N = (comp_N[2])+(comp_N[3]<<8);
 8001cb6:	4b7c      	ldr	r3, [pc, #496]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cb8:	789b      	ldrb	r3, [r3, #2]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	4b7a      	ldr	r3, [pc, #488]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cbe:	78db      	ldrb	r3, [r3, #3]
 8001cc0:	021b      	lsls	r3, r3, #8
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	b21a      	sxth	r2, r3
 8001cca:	4b79      	ldr	r3, [pc, #484]	@ (8001eb0 <BME280_GET_COMP_VALS_N+0x24c>)
 8001ccc:	801a      	strh	r2, [r3, #0]
		dig_T3_N = (comp_N[4])+(comp_N[5]<<8);
 8001cce:	4b76      	ldr	r3, [pc, #472]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cd0:	791b      	ldrb	r3, [r3, #4]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4b74      	ldr	r3, [pc, #464]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cd6:	795b      	ldrb	r3, [r3, #5]
 8001cd8:	021b      	lsls	r3, r3, #8
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	4413      	add	r3, r2
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	b21a      	sxth	r2, r3
 8001ce2:	4b74      	ldr	r3, [pc, #464]	@ (8001eb4 <BME280_GET_COMP_VALS_N+0x250>)
 8001ce4:	801a      	strh	r2, [r3, #0]
		dig_P1_N = (comp_N[6])+(comp_N[7]<<8);
 8001ce6:	4b70      	ldr	r3, [pc, #448]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001ce8:	799b      	ldrb	r3, [r3, #6]
 8001cea:	461a      	mov	r2, r3
 8001cec:	4b6e      	ldr	r3, [pc, #440]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cee:	79db      	ldrb	r3, [r3, #7]
 8001cf0:	021b      	lsls	r3, r3, #8
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	4b6f      	ldr	r3, [pc, #444]	@ (8001eb8 <BME280_GET_COMP_VALS_N+0x254>)
 8001cfa:	801a      	strh	r2, [r3, #0]
		dig_P2_N = (comp_N[8])+(comp_N[9]<<8);
 8001cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001cfe:	7a1b      	ldrb	r3, [r3, #8]
 8001d00:	461a      	mov	r2, r3
 8001d02:	4b69      	ldr	r3, [pc, #420]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d04:	7a5b      	ldrb	r3, [r3, #9]
 8001d06:	021b      	lsls	r3, r3, #8
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	b21a      	sxth	r2, r3
 8001d10:	4b6a      	ldr	r3, [pc, #424]	@ (8001ebc <BME280_GET_COMP_VALS_N+0x258>)
 8001d12:	801a      	strh	r2, [r3, #0]
		dig_P3_N = (comp_N[10])+(comp_N[11]<<8);
 8001d14:	4b64      	ldr	r3, [pc, #400]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d16:	7a9b      	ldrb	r3, [r3, #10]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b63      	ldr	r3, [pc, #396]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d1c:	7adb      	ldrb	r3, [r3, #11]
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	4413      	add	r3, r2
 8001d24:	b29b      	uxth	r3, r3
 8001d26:	b21a      	sxth	r2, r3
 8001d28:	4b65      	ldr	r3, [pc, #404]	@ (8001ec0 <BME280_GET_COMP_VALS_N+0x25c>)
 8001d2a:	801a      	strh	r2, [r3, #0]
		dig_P4_N = (comp_N[12])+(comp_N[13]<<8);
 8001d2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d2e:	7b1b      	ldrb	r3, [r3, #12]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4b5d      	ldr	r3, [pc, #372]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d34:	7b5b      	ldrb	r3, [r3, #13]
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	b21a      	sxth	r2, r3
 8001d40:	4b60      	ldr	r3, [pc, #384]	@ (8001ec4 <BME280_GET_COMP_VALS_N+0x260>)
 8001d42:	801a      	strh	r2, [r3, #0]
		dig_P5_N = (comp_N[14])+(comp_N[15]<<8);
 8001d44:	4b58      	ldr	r3, [pc, #352]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d46:	7b9b      	ldrb	r3, [r3, #14]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4b57      	ldr	r3, [pc, #348]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d4c:	7bdb      	ldrb	r3, [r3, #15]
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	4413      	add	r3, r2
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	b21a      	sxth	r2, r3
 8001d58:	4b5b      	ldr	r3, [pc, #364]	@ (8001ec8 <BME280_GET_COMP_VALS_N+0x264>)
 8001d5a:	801a      	strh	r2, [r3, #0]
		dig_P6_N = (comp_N[16])+(comp_N[17]<<8);
 8001d5c:	4b52      	ldr	r3, [pc, #328]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d5e:	7c1b      	ldrb	r3, [r3, #16]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b51      	ldr	r3, [pc, #324]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d64:	7c5b      	ldrb	r3, [r3, #17]
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	b21a      	sxth	r2, r3
 8001d70:	4b56      	ldr	r3, [pc, #344]	@ (8001ecc <BME280_GET_COMP_VALS_N+0x268>)
 8001d72:	801a      	strh	r2, [r3, #0]
		dig_P7_N = (comp_N[18])+(comp_N[19]<<8);
 8001d74:	4b4c      	ldr	r3, [pc, #304]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d76:	7c9b      	ldrb	r3, [r3, #18]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b4b      	ldr	r3, [pc, #300]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d7c:	7cdb      	ldrb	r3, [r3, #19]
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	4413      	add	r3, r2
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	b21a      	sxth	r2, r3
 8001d88:	4b51      	ldr	r3, [pc, #324]	@ (8001ed0 <BME280_GET_COMP_VALS_N+0x26c>)
 8001d8a:	801a      	strh	r2, [r3, #0]
		dig_P8_N = (comp_N[20])+(comp_N[21]<<8);
 8001d8c:	4b46      	ldr	r3, [pc, #280]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d8e:	7d1b      	ldrb	r3, [r3, #20]
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b45      	ldr	r3, [pc, #276]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001d94:	7d5b      	ldrb	r3, [r3, #21]
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b21a      	sxth	r2, r3
 8001da0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ed4 <BME280_GET_COMP_VALS_N+0x270>)
 8001da2:	801a      	strh	r2, [r3, #0]
		dig_P9_N = (comp_N[22])+(comp_N[23]<<8);
 8001da4:	4b40      	ldr	r3, [pc, #256]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001da6:	7d9b      	ldrb	r3, [r3, #22]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001dac:	7ddb      	ldrb	r3, [r3, #23]
 8001dae:	021b      	lsls	r3, r3, #8
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	4413      	add	r3, r2
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b21a      	sxth	r2, r3
 8001db8:	4b47      	ldr	r3, [pc, #284]	@ (8001ed8 <BME280_GET_COMP_VALS_N+0x274>)
 8001dba:	801a      	strh	r2, [r3, #0]

		config_N[0] = COMPHUMINIT;
 8001dbc:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001dbe:	22a0      	movs	r2, #160	@ 0xa0
 8001dc0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2140      	movs	r1, #64	@ 0x40
 8001dc6:	4835      	ldr	r0, [pc, #212]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001dc8:	f002 ff40 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10);
 8001dcc:	230a      	movs	r3, #10
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4933      	ldr	r1, [pc, #204]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001dd2:	4834      	ldr	r0, [pc, #208]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001dd4:	f003 fd8f 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_N[24], 1, 120);
 8001dd8:	2378      	movs	r3, #120	@ 0x78
 8001dda:	2201      	movs	r2, #1
 8001ddc:	493f      	ldr	r1, [pc, #252]	@ (8001edc <BME280_GET_COMP_VALS_N+0x278>)
 8001dde:	4831      	ldr	r0, [pc, #196]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001de0:	f003 fecc 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001de4:	2201      	movs	r2, #1
 8001de6:	2140      	movs	r1, #64	@ 0x40
 8001de8:	482c      	ldr	r0, [pc, #176]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001dea:	f002 ff2f 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001dee:	200a      	movs	r0, #10
 8001df0:	f002 fc96 	bl	8004720 <HAL_Delay>
		dig_H1_N = comp_N[24];
 8001df4:	4b2c      	ldr	r3, [pc, #176]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001df6:	7e1a      	ldrb	r2, [r3, #24]
 8001df8:	4b39      	ldr	r3, [pc, #228]	@ (8001ee0 <BME280_GET_COMP_VALS_N+0x27c>)
 8001dfa:	701a      	strb	r2, [r3, #0]

		config_N[0] = COMPHUMREST;
 8001dfc:	4b28      	ldr	r3, [pc, #160]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001dfe:	22e1      	movs	r2, #225	@ 0xe1
 8001e00:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); //SET CS LOW
 8001e02:	2200      	movs	r2, #0
 8001e04:	2140      	movs	r1, #64	@ 0x40
 8001e06:	4825      	ldr	r0, [pc, #148]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001e08:	f002 ff20 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, config_N, 1, 10);
 8001e0c:	230a      	movs	r3, #10
 8001e0e:	2201      	movs	r2, #1
 8001e10:	4923      	ldr	r1, [pc, #140]	@ (8001ea0 <BME280_GET_COMP_VALS_N+0x23c>)
 8001e12:	4824      	ldr	r0, [pc, #144]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001e14:	f003 fd6f 	bl	80058f6 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, &comp_N[25], 7, 120);
 8001e18:	2378      	movs	r3, #120	@ 0x78
 8001e1a:	2207      	movs	r2, #7
 8001e1c:	4931      	ldr	r1, [pc, #196]	@ (8001ee4 <BME280_GET_COMP_VALS_N+0x280>)
 8001e1e:	4821      	ldr	r0, [pc, #132]	@ (8001ea4 <BME280_GET_COMP_VALS_N+0x240>)
 8001e20:	f003 feac 	bl	8005b7c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001e24:	2201      	movs	r2, #1
 8001e26:	2140      	movs	r1, #64	@ 0x40
 8001e28:	481c      	ldr	r0, [pc, #112]	@ (8001e9c <BME280_GET_COMP_VALS_N+0x238>)
 8001e2a:	f002 ff0f 	bl	8004c4c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001e2e:	200a      	movs	r0, #10
 8001e30:	f002 fc76 	bl	8004720 <HAL_Delay>
		dig_H2_N = (comp_N[25])+(comp_N[26]<< 8);
 8001e34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e36:	7e5b      	ldrb	r3, [r3, #25]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e3c:	7e9b      	ldrb	r3, [r3, #26]
 8001e3e:	021b      	lsls	r3, r3, #8
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	b21a      	sxth	r2, r3
 8001e48:	4b27      	ldr	r3, [pc, #156]	@ (8001ee8 <BME280_GET_COMP_VALS_N+0x284>)
 8001e4a:	801a      	strh	r2, [r3, #0]
		dig_H3_N = comp_N[27];
 8001e4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e4e:	7eda      	ldrb	r2, [r3, #27]
 8001e50:	4b26      	ldr	r3, [pc, #152]	@ (8001eec <BME280_GET_COMP_VALS_N+0x288>)
 8001e52:	701a      	strb	r2, [r3, #0]
		dig_H4_N = (comp_N[28] << 4) +(comp_N[29] & 0xF);
 8001e54:	4b14      	ldr	r3, [pc, #80]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e56:	7f1b      	ldrb	r3, [r3, #28]
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e5e:	7f5b      	ldrb	r3, [r3, #29]
 8001e60:	f003 030f 	and.w	r3, r3, #15
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	4413      	add	r3, r2
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ef0 <BME280_GET_COMP_VALS_N+0x28c>)
 8001e6e:	801a      	strh	r2, [r3, #0]
		dig_H5_N = (comp_N[29] & 0xF0) +(comp_N[30]<< 4);
 8001e70:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e72:	7f5b      	ldrb	r3, [r3, #29]
 8001e74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e7c:	7f9b      	ldrb	r3, [r3, #30]
 8001e7e:	011b      	lsls	r3, r3, #4
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	4413      	add	r3, r2
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef4 <BME280_GET_COMP_VALS_N+0x290>)
 8001e8a:	801a      	strh	r2, [r3, #0]
		dig_H6_N = comp_N[31];
 8001e8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <BME280_GET_COMP_VALS_N+0x244>)
 8001e8e:	7fdb      	ldrb	r3, [r3, #31]
 8001e90:	b25a      	sxtb	r2, r3
 8001e92:	4b19      	ldr	r3, [pc, #100]	@ (8001ef8 <BME280_GET_COMP_VALS_N+0x294>)
 8001e94:	701a      	strb	r2, [r3, #0]
	}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40020000 	.word	0x40020000
 8001ea0:	20000240 	.word	0x20000240
 8001ea4:	20000300 	.word	0x20000300
 8001ea8:	20000244 	.word	0x20000244
 8001eac:	200002a2 	.word	0x200002a2
 8001eb0:	200002a6 	.word	0x200002a6
 8001eb4:	200002a8 	.word	0x200002a8
 8001eb8:	200002a4 	.word	0x200002a4
 8001ebc:	200002aa 	.word	0x200002aa
 8001ec0:	200002ac 	.word	0x200002ac
 8001ec4:	200002ae 	.word	0x200002ae
 8001ec8:	200002b0 	.word	0x200002b0
 8001ecc:	200002b2 	.word	0x200002b2
 8001ed0:	200002b4 	.word	0x200002b4
 8001ed4:	200002b6 	.word	0x200002b6
 8001ed8:	200002b8 	.word	0x200002b8
 8001edc:	2000025c 	.word	0x2000025c
 8001ee0:	2000029e 	.word	0x2000029e
 8001ee4:	2000025d 	.word	0x2000025d
 8001ee8:	200002ba 	.word	0x200002ba
 8001eec:	2000029f 	.word	0x2000029f
 8001ef0:	200002bc 	.word	0x200002bc
 8001ef4:	200002be 	.word	0x200002be
 8001ef8:	200002a0 	.word	0x200002a0

08001efc <BME280_CALC_FINAL_VALS_N>:



	void BME280_CALC_FINAL_VALS_N(void){
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
		int var1, var2, t_fine;
		var1 = ((((temperature_raw_N >> 3) - ((int32_t)dig_T1_N << 1))) * ((int32_t)dig_T2_N)) >> 11;
 8001f02:	4b97      	ldr	r3, [pc, #604]	@ (8002160 <BME280_CALC_FINAL_VALS_N+0x264>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	10da      	asrs	r2, r3, #3
 8001f08:	4b96      	ldr	r3, [pc, #600]	@ (8002164 <BME280_CALC_FINAL_VALS_N+0x268>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	4a95      	ldr	r2, [pc, #596]	@ (8002168 <BME280_CALC_FINAL_VALS_N+0x26c>)
 8001f12:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f16:	fb02 f303 	mul.w	r3, r2, r3
 8001f1a:	12db      	asrs	r3, r3, #11
 8001f1c:	60fb      	str	r3, [r7, #12]
		var2 = (((((temperature_raw_N >> 4) - ((int32_t)dig_T1_N)) * ((temperature_raw_N >> 4) - ((int32_t)dig_T1_N))) >> 12) * ((int32_t)dig_T3_N)) >> 14;
 8001f1e:	4b90      	ldr	r3, [pc, #576]	@ (8002160 <BME280_CALC_FINAL_VALS_N+0x264>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	111b      	asrs	r3, r3, #4
 8001f24:	4a8f      	ldr	r2, [pc, #572]	@ (8002164 <BME280_CALC_FINAL_VALS_N+0x268>)
 8001f26:	8812      	ldrh	r2, [r2, #0]
 8001f28:	1a9b      	subs	r3, r3, r2
 8001f2a:	4a8d      	ldr	r2, [pc, #564]	@ (8002160 <BME280_CALC_FINAL_VALS_N+0x264>)
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	1112      	asrs	r2, r2, #4
 8001f30:	498c      	ldr	r1, [pc, #560]	@ (8002164 <BME280_CALC_FINAL_VALS_N+0x268>)
 8001f32:	8809      	ldrh	r1, [r1, #0]
 8001f34:	1a52      	subs	r2, r2, r1
 8001f36:	fb02 f303 	mul.w	r3, r2, r3
 8001f3a:	131b      	asrs	r3, r3, #12
 8001f3c:	4a8b      	ldr	r2, [pc, #556]	@ (800216c <BME280_CALC_FINAL_VALS_N+0x270>)
 8001f3e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	139b      	asrs	r3, r3, #14
 8001f48:	60bb      	str	r3, [r7, #8]
		t_fine = var1 + var2;
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	4413      	add	r3, r2
 8001f50:	607b      	str	r3, [r7, #4]
		finaltemp_N = (t_fine * 5 + 128) >> 8;
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	4613      	mov	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4413      	add	r3, r2
 8001f5a:	3380      	adds	r3, #128	@ 0x80
 8001f5c:	121b      	asrs	r3, r3, #8
 8001f5e:	4a84      	ldr	r2, [pc, #528]	@ (8002170 <BME280_CALC_FINAL_VALS_N+0x274>)
 8001f60:	6013      	str	r3, [r2, #0]

		var1 = (((int)t_fine) >> 1) - 64000;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	105b      	asrs	r3, r3, #1
 8001f66:	f5a3 437a 	sub.w	r3, r3, #64000	@ 0xfa00
 8001f6a:	60fb      	str	r3, [r7, #12]
		var2 = (((var1 >> 2) * (var1 >> 2)) >> 11 ) * ((int)dig_P6_N);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	109b      	asrs	r3, r3, #2
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	1092      	asrs	r2, r2, #2
 8001f74:	fb02 f303 	mul.w	r3, r2, r3
 8001f78:	12db      	asrs	r3, r3, #11
 8001f7a:	4a7e      	ldr	r2, [pc, #504]	@ (8002174 <BME280_CALC_FINAL_VALS_N+0x278>)
 8001f7c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001f80:	fb02 f303 	mul.w	r3, r2, r3
 8001f84:	60bb      	str	r3, [r7, #8]
		var2 = var2 + ((var1 * ((int)dig_P5_N)) << 1);
 8001f86:	4b7c      	ldr	r3, [pc, #496]	@ (8002178 <BME280_CALC_FINAL_VALS_N+0x27c>)
 8001f88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	fb02 f303 	mul.w	r3, r2, r3
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	4413      	add	r3, r2
 8001f9a:	60bb      	str	r3, [r7, #8]
		var2 = (var2 >> 2) + (((int) dig_P4_N) << 16);
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	109a      	asrs	r2, r3, #2
 8001fa0:	4b76      	ldr	r3, [pc, #472]	@ (800217c <BME280_CALC_FINAL_VALS_N+0x280>)
 8001fa2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fa6:	041b      	lsls	r3, r3, #16
 8001fa8:	4413      	add	r3, r2
 8001faa:	60bb      	str	r3, [r7, #8]
		var1 = (((dig_P3_N * (((var1 >> 2) * (var1 >> 2)) >> 13 )) >> 3) + ((((int) dig_P2_N) * var1) >> 1 )) >> 18;
 8001fac:	4b74      	ldr	r3, [pc, #464]	@ (8002180 <BME280_CALC_FINAL_VALS_N+0x284>)
 8001fae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	109b      	asrs	r3, r3, #2
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	1092      	asrs	r2, r2, #2
 8001fbc:	fb02 f303 	mul.w	r3, r2, r3
 8001fc0:	135b      	asrs	r3, r3, #13
 8001fc2:	fb01 f303 	mul.w	r3, r1, r3
 8001fc6:	10da      	asrs	r2, r3, #3
 8001fc8:	4b6e      	ldr	r3, [pc, #440]	@ (8002184 <BME280_CALC_FINAL_VALS_N+0x288>)
 8001fca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fce:	4619      	mov	r1, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	fb01 f303 	mul.w	r3, r1, r3
 8001fd6:	105b      	asrs	r3, r3, #1
 8001fd8:	4413      	add	r3, r2
 8001fda:	149b      	asrs	r3, r3, #18
 8001fdc:	60fb      	str	r3, [r7, #12]
		var1 = ((((32768 + var1)) * ((int)dig_P1_N)) >> 15);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8001fe4:	4a68      	ldr	r2, [pc, #416]	@ (8002188 <BME280_CALC_FINAL_VALS_N+0x28c>)
 8001fe6:	8812      	ldrh	r2, [r2, #0]
 8001fe8:	fb02 f303 	mul.w	r3, r2, r3
 8001fec:	13db      	asrs	r3, r3, #15
 8001fee:	60fb      	str	r3, [r7, #12]
		if (var1 == 0)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d103      	bne.n	8001ffe <BME280_CALC_FINAL_VALS_N+0x102>
		{
			finalpressure_N = 0;
 8001ff6:	4b65      	ldr	r3, [pc, #404]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	e04d      	b.n	800209a <BME280_CALC_FINAL_VALS_N+0x19e>
		}
		else{
			finalpressure_N = (((uint32_t) (((int)1048576)-pressure_raw_N) - (var2 >> 12))) * 3125;
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	131b      	asrs	r3, r3, #12
 8002002:	461a      	mov	r2, r3
 8002004:	4b62      	ldr	r3, [pc, #392]	@ (8002190 <BME280_CALC_FINAL_VALS_N+0x294>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4413      	add	r3, r2
 800200a:	4a62      	ldr	r2, [pc, #392]	@ (8002194 <BME280_CALC_FINAL_VALS_N+0x298>)
 800200c:	fb02 f303 	mul.w	r3, r2, r3
 8002010:	f103 4343 	add.w	r3, r3, #3271557120	@ 0xc3000000
 8002014:	f503 03a0 	add.w	r3, r3, #5242880	@ 0x500000
 8002018:	4a5c      	ldr	r2, [pc, #368]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 800201a:	6013      	str	r3, [r2, #0]
			if (finalpressure_N < 0x80000000){
 800201c:	4b5b      	ldr	r3, [pc, #364]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	db08      	blt.n	8002036 <BME280_CALC_FINAL_VALS_N+0x13a>
				finalpressure_N = (finalpressure_N << 1) / (( uint32_t)var1);
 8002024:	4b59      	ldr	r3, [pc, #356]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	005a      	lsls	r2, r3, #1
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002030:	4a56      	ldr	r2, [pc, #344]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	e007      	b.n	8002046 <BME280_CALC_FINAL_VALS_N+0x14a>
			}
			else{
				finalpressure_N = (finalpressure_N / (uint32_t)var1) * 2;
 8002036:	4b55      	ldr	r3, [pc, #340]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4a52      	ldr	r2, [pc, #328]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002044:	6013      	str	r3, [r2, #0]
			}
			var1 = (((int)dig_P9_N) * ((int) ((( finalpressure_N >> 3) * ( finalpressure_N >> 3)) >> 13))) >> 12;
 8002046:	4b54      	ldr	r3, [pc, #336]	@ (8002198 <BME280_CALC_FINAL_VALS_N+0x29c>)
 8002048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204c:	4619      	mov	r1, r3
 800204e:	4b4f      	ldr	r3, [pc, #316]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	08db      	lsrs	r3, r3, #3
 8002054:	4a4d      	ldr	r2, [pc, #308]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	08d2      	lsrs	r2, r2, #3
 800205a:	fb02 f303 	mul.w	r3, r2, r3
 800205e:	0b5b      	lsrs	r3, r3, #13
 8002060:	fb01 f303 	mul.w	r3, r1, r3
 8002064:	131b      	asrs	r3, r3, #12
 8002066:	60fb      	str	r3, [r7, #12]
			var2 = (((int) (finalpressure_N >> 2)) * ((int)dig_P8_N)) >> 13;
 8002068:	4b48      	ldr	r3, [pc, #288]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	089b      	lsrs	r3, r3, #2
 800206e:	461a      	mov	r2, r3
 8002070:	4b4a      	ldr	r3, [pc, #296]	@ (800219c <BME280_CALC_FINAL_VALS_N+0x2a0>)
 8002072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002076:	fb02 f303 	mul.w	r3, r2, r3
 800207a:	135b      	asrs	r3, r3, #13
 800207c:	60bb      	str	r3, [r7, #8]
			finalpressure_N = ((uint32_t)((int)finalpressure_N + ((var1 + var2 + dig_P7_N) >> 4))); //kPA
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	4413      	add	r3, r2
 8002084:	4a46      	ldr	r2, [pc, #280]	@ (80021a0 <BME280_CALC_FINAL_VALS_N+0x2a4>)
 8002086:	f9b2 2000 	ldrsh.w	r2, [r2]
 800208a:	4413      	add	r3, r2
 800208c:	111b      	asrs	r3, r3, #4
 800208e:	4a3f      	ldr	r2, [pc, #252]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002090:	6812      	ldr	r2, [r2, #0]
 8002092:	4413      	add	r3, r2
 8002094:	461a      	mov	r2, r3
 8002096:	4b3d      	ldr	r3, [pc, #244]	@ (800218c <BME280_CALC_FINAL_VALS_N+0x290>)
 8002098:	601a      	str	r2, [r3, #0]
		}

		var1 = (t_fine - ((int) 76800));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80020a0:	60fb      	str	r3, [r7, #12]
		var1 = (((((humidity_raw_N << 14) - (((int) dig_H4_N) << 20) - (((int)dig_H5_N) * var1)) + ((int) 16384)) >> 15) * \
 80020a2:	4b40      	ldr	r3, [pc, #256]	@ (80021a4 <BME280_CALC_FINAL_VALS_N+0x2a8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	039a      	lsls	r2, r3, #14
 80020a8:	4b3f      	ldr	r3, [pc, #252]	@ (80021a8 <BME280_CALC_FINAL_VALS_N+0x2ac>)
 80020aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ae:	051b      	lsls	r3, r3, #20
 80020b0:	1ad2      	subs	r2, r2, r3
 80020b2:	4b3e      	ldr	r3, [pc, #248]	@ (80021ac <BME280_CALC_FINAL_VALS_N+0x2b0>)
 80020b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020b8:	4619      	mov	r1, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	fb01 f303 	mul.w	r3, r1, r3
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80020c6:	13db      	asrs	r3, r3, #15
		(((((((var1 * ((int) dig_H6_N)) >> 10) * (((var1 * ((int) dig_H3_N)) >> 11) + ((int) 32768))) >> 10) + \
 80020c8:	4a39      	ldr	r2, [pc, #228]	@ (80021b0 <BME280_CALC_FINAL_VALS_N+0x2b4>)
 80020ca:	f992 2000 	ldrsb.w	r2, [r2]
 80020ce:	4611      	mov	r1, r2
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	fb01 f202 	mul.w	r2, r1, r2
 80020d6:	1292      	asrs	r2, r2, #10
 80020d8:	4936      	ldr	r1, [pc, #216]	@ (80021b4 <BME280_CALC_FINAL_VALS_N+0x2b8>)
 80020da:	7809      	ldrb	r1, [r1, #0]
 80020dc:	4608      	mov	r0, r1
 80020de:	68f9      	ldr	r1, [r7, #12]
 80020e0:	fb00 f101 	mul.w	r1, r0, r1
 80020e4:	12c9      	asrs	r1, r1, #11
 80020e6:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 80020ea:	fb01 f202 	mul.w	r2, r1, r2
 80020ee:	1292      	asrs	r2, r2, #10
 80020f0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
		((int) 2097152)) * ((int) dig_H2_N) + 8192) >> 14));
 80020f4:	4930      	ldr	r1, [pc, #192]	@ (80021b8 <BME280_CALC_FINAL_VALS_N+0x2bc>)
 80020f6:	f9b1 1000 	ldrsh.w	r1, [r1]
 80020fa:	fb01 f202 	mul.w	r2, r1, r2
 80020fe:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8002102:	1392      	asrs	r2, r2, #14
		var1 = (((((humidity_raw_N << 14) - (((int) dig_H4_N) << 20) - (((int)dig_H5_N) * var1)) + ((int) 16384)) >> 15) * \
 8002104:	fb02 f303 	mul.w	r3, r2, r3
 8002108:	60fb      	str	r3, [r7, #12]

		var1 = (var1 - (((((var1 >> 15) * (var1 >> 15)) >> 7) * ((int)dig_H1_N)) >> 4));
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	13db      	asrs	r3, r3, #15
 800210e:	68fa      	ldr	r2, [r7, #12]
 8002110:	13d2      	asrs	r2, r2, #15
 8002112:	fb02 f303 	mul.w	r3, r2, r3
 8002116:	11db      	asrs	r3, r3, #7
 8002118:	4a28      	ldr	r2, [pc, #160]	@ (80021bc <BME280_CALC_FINAL_VALS_N+0x2c0>)
 800211a:	7812      	ldrb	r2, [r2, #0]
 800211c:	fb02 f303 	mul.w	r3, r2, r3
 8002120:	111b      	asrs	r3, r3, #4
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	60fb      	str	r3, [r7, #12]
		var1 = (var1 < 0 ? 0 : var1);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800212e:	60fb      	str	r3, [r7, #12]
		var1 = (var1 > 419430400 ? 419330400 : var1);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8002136:	dc01      	bgt.n	800213c <BME280_CALC_FINAL_VALS_N+0x240>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	e000      	b.n	800213e <BME280_CALC_FINAL_VALS_N+0x242>
 800213c:	4b20      	ldr	r3, [pc, #128]	@ (80021c0 <BME280_CALC_FINAL_VALS_N+0x2c4>)
 800213e:	60fb      	str	r3, [r7, #12]
		final_humidity_N = (var1 >> 12)/1024;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	131b      	asrs	r3, r3, #12
 8002144:	2b00      	cmp	r3, #0
 8002146:	da01      	bge.n	800214c <BME280_CALC_FINAL_VALS_N+0x250>
 8002148:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 800214c:	129b      	asrs	r3, r3, #10
 800214e:	461a      	mov	r2, r3
 8002150:	4b1c      	ldr	r3, [pc, #112]	@ (80021c4 <BME280_CALC_FINAL_VALS_N+0x2c8>)
 8002152:	601a      	str	r2, [r3, #0]
	}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	200002cc 	.word	0x200002cc
 8002164:	200002a2 	.word	0x200002a2
 8002168:	200002a6 	.word	0x200002a6
 800216c:	200002a8 	.word	0x200002a8
 8002170:	20000268 	.word	0x20000268
 8002174:	200002b2 	.word	0x200002b2
 8002178:	200002b0 	.word	0x200002b0
 800217c:	200002ae 	.word	0x200002ae
 8002180:	200002ac 	.word	0x200002ac
 8002184:	200002aa 	.word	0x200002aa
 8002188:	200002a4 	.word	0x200002a4
 800218c:	20000274 	.word	0x20000274
 8002190:	200002d0 	.word	0x200002d0
 8002194:	fffff3cb 	.word	0xfffff3cb
 8002198:	200002b8 	.word	0x200002b8
 800219c:	200002b6 	.word	0x200002b6
 80021a0:	200002b4 	.word	0x200002b4
 80021a4:	200002d4 	.word	0x200002d4
 80021a8:	200002bc 	.word	0x200002bc
 80021ac:	200002be 	.word	0x200002be
 80021b0:	200002a0 	.word	0x200002a0
 80021b4:	2000029f 	.word	0x2000029f
 80021b8:	200002ba 	.word	0x200002ba
 80021bc:	2000029e 	.word	0x2000029e
 80021c0:	18fe7960 	.word	0x18fe7960
 80021c4:	20000278 	.word	0x20000278

080021c8 <ms5611_init_E>:
	altitude = (1 - pow(r,c))*44330.77;
}

// EAST Functions
static void ms5611_init_E()
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
    EAST_EN;
 80021cc:	2200      	movs	r2, #0
 80021ce:	2180      	movs	r1, #128	@ 0x80
 80021d0:	481e      	ldr	r0, [pc, #120]	@ (800224c <ms5611_init_E+0x84>)
 80021d2:	f002 fd3b 	bl	8004c4c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80021d6:	200a      	movs	r0, #10
 80021d8:	f002 faa2 	bl	8004720 <HAL_Delay>

    ms5611_write_E(CMD_RESET);
 80021dc:	201e      	movs	r0, #30
 80021de:	f000 f839 	bl	8002254 <ms5611_write_E>
    HAL_Delay(15);
 80021e2:	200f      	movs	r0, #15
 80021e4:	f002 fa9c 	bl	8004720 <HAL_Delay>

    prom_E[0] = ms5611_read16bits_E(CMD_PROM_C1);
 80021e8:	20a2      	movs	r0, #162	@ 0xa2
 80021ea:	f000 f853 	bl	8002294 <ms5611_read16bits_E>
 80021ee:	4603      	mov	r3, r0
 80021f0:	461a      	mov	r2, r3
 80021f2:	4b17      	ldr	r3, [pc, #92]	@ (8002250 <ms5611_init_E+0x88>)
 80021f4:	801a      	strh	r2, [r3, #0]
    prom_E[1] = ms5611_read16bits_E(CMD_PROM_C2);
 80021f6:	20a4      	movs	r0, #164	@ 0xa4
 80021f8:	f000 f84c 	bl	8002294 <ms5611_read16bits_E>
 80021fc:	4603      	mov	r3, r0
 80021fe:	461a      	mov	r2, r3
 8002200:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <ms5611_init_E+0x88>)
 8002202:	805a      	strh	r2, [r3, #2]
    prom_E[2] = ms5611_read16bits_E(CMD_PROM_C3);
 8002204:	20a6      	movs	r0, #166	@ 0xa6
 8002206:	f000 f845 	bl	8002294 <ms5611_read16bits_E>
 800220a:	4603      	mov	r3, r0
 800220c:	461a      	mov	r2, r3
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <ms5611_init_E+0x88>)
 8002210:	809a      	strh	r2, [r3, #4]
    prom_E[3] = ms5611_read16bits_E(CMD_PROM_C4);
 8002212:	20a8      	movs	r0, #168	@ 0xa8
 8002214:	f000 f83e 	bl	8002294 <ms5611_read16bits_E>
 8002218:	4603      	mov	r3, r0
 800221a:	461a      	mov	r2, r3
 800221c:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <ms5611_init_E+0x88>)
 800221e:	80da      	strh	r2, [r3, #6]
    prom_E[4] = ms5611_read16bits_E(CMD_PROM_C5);
 8002220:	20aa      	movs	r0, #170	@ 0xaa
 8002222:	f000 f837 	bl	8002294 <ms5611_read16bits_E>
 8002226:	4603      	mov	r3, r0
 8002228:	461a      	mov	r2, r3
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <ms5611_init_E+0x88>)
 800222c:	811a      	strh	r2, [r3, #8]
    prom_E[5] = ms5611_read16bits_E(CMD_PROM_C6);
 800222e:	20ac      	movs	r0, #172	@ 0xac
 8002230:	f000 f830 	bl	8002294 <ms5611_read16bits_E>
 8002234:	4603      	mov	r3, r0
 8002236:	461a      	mov	r2, r3
 8002238:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <ms5611_init_E+0x88>)
 800223a:	815a      	strh	r2, [r3, #10]
    EAST_DIS;
 800223c:	2201      	movs	r2, #1
 800223e:	2180      	movs	r1, #128	@ 0x80
 8002240:	4802      	ldr	r0, [pc, #8]	@ (800224c <ms5611_init_E+0x84>)
 8002242:	f002 fd03 	bl	8004c4c <HAL_GPIO_WritePin>
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40020000 	.word	0x40020000
 8002250:	200002d8 	.word	0x200002d8

08002254 <ms5611_write_E>:

static void ms5611_write_E(uint8_t data)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;
    EAST_EN;
 800225e:	2200      	movs	r2, #0
 8002260:	2180      	movs	r1, #128	@ 0x80
 8002262:	480a      	ldr	r0, [pc, #40]	@ (800228c <ms5611_write_E+0x38>)
 8002264:	f002 fcf2 	bl	8004c4c <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(&hspi2, &data, 1, SPI_TIMEOUT);
 8002268:	1df9      	adds	r1, r7, #7
 800226a:	2332      	movs	r3, #50	@ 0x32
 800226c:	2201      	movs	r2, #1
 800226e:	4808      	ldr	r0, [pc, #32]	@ (8002290 <ms5611_write_E+0x3c>)
 8002270:	f003 fb41 	bl	80058f6 <HAL_SPI_Transmit>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]
    EAST_DIS;
 8002278:	2201      	movs	r2, #1
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	4803      	ldr	r0, [pc, #12]	@ (800228c <ms5611_write_E+0x38>)
 800227e:	f002 fce5 	bl	8004c4c <HAL_GPIO_WritePin>
}
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40020000 	.word	0x40020000
 8002290:	20000300 	.word	0x20000300

08002294 <ms5611_read16bits_E>:

static uint16_t ms5611_read16bits_E(uint8_t reg)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af02      	add	r7, sp, #8
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
    uint8_t byte[3];
    uint16_t return_value;
    EAST_EN;
 800229e:	2200      	movs	r2, #0
 80022a0:	2180      	movs	r1, #128	@ 0x80
 80022a2:	480f      	ldr	r0, [pc, #60]	@ (80022e0 <ms5611_read16bits_E+0x4c>)
 80022a4:	f002 fcd2 	bl	8004c4c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, &reg, byte, 3, SPI_TIMEOUT);
 80022a8:	f107 0208 	add.w	r2, r7, #8
 80022ac:	1df9      	adds	r1, r7, #7
 80022ae:	2332      	movs	r3, #50	@ 0x32
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	2303      	movs	r3, #3
 80022b4:	480b      	ldr	r0, [pc, #44]	@ (80022e4 <ms5611_read16bits_E+0x50>)
 80022b6:	f003 fd79 	bl	8005dac <HAL_SPI_TransmitReceive>
    EAST_DIS;
 80022ba:	2201      	movs	r2, #1
 80022bc:	2180      	movs	r1, #128	@ 0x80
 80022be:	4808      	ldr	r0, [pc, #32]	@ (80022e0 <ms5611_read16bits_E+0x4c>)
 80022c0:	f002 fcc4 	bl	8004c4c <HAL_GPIO_WritePin>

    return_value = ((uint16_t)byte[1] << 8) | (byte[2]);
 80022c4:	7a7b      	ldrb	r3, [r7, #9]
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	b21a      	sxth	r2, r3
 80022ca:	7abb      	ldrb	r3, [r7, #10]
 80022cc:	b21b      	sxth	r3, r3
 80022ce:	4313      	orrs	r3, r2
 80022d0:	b21b      	sxth	r3, r3
 80022d2:	81fb      	strh	r3, [r7, #14]
    return return_value;
 80022d4:	89fb      	ldrh	r3, [r7, #14]
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40020000 	.word	0x40020000
 80022e4:	20000300 	.word	0x20000300

080022e8 <ms5611_read24bits_E>:

static uint32_t ms5611_read24bits_E(uint8_t reg)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b086      	sub	sp, #24
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
    uint8_t byte[4];
    uint32_t return_value;
    EAST_EN;
 80022f2:	2200      	movs	r2, #0
 80022f4:	2180      	movs	r1, #128	@ 0x80
 80022f6:	480f      	ldr	r0, [pc, #60]	@ (8002334 <ms5611_read24bits_E+0x4c>)
 80022f8:	f002 fca8 	bl	8004c4c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi2, &reg, byte, 4, SPI_TIMEOUT);
 80022fc:	f107 0208 	add.w	r2, r7, #8
 8002300:	1df9      	adds	r1, r7, #7
 8002302:	2332      	movs	r3, #50	@ 0x32
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2304      	movs	r3, #4
 8002308:	480b      	ldr	r0, [pc, #44]	@ (8002338 <ms5611_read24bits_E+0x50>)
 800230a:	f003 fd4f 	bl	8005dac <HAL_SPI_TransmitReceive>
    EAST_DIS;
 800230e:	2201      	movs	r2, #1
 8002310:	2180      	movs	r1, #128	@ 0x80
 8002312:	4808      	ldr	r0, [pc, #32]	@ (8002334 <ms5611_read24bits_E+0x4c>)
 8002314:	f002 fc9a 	bl	8004c4c <HAL_GPIO_WritePin>

    return_value = ((uint32_t)byte[1] << 16) | ((uint32_t)(byte[2] << 8)) | (byte[3]);
 8002318:	7a7b      	ldrb	r3, [r7, #9]
 800231a:	041a      	lsls	r2, r3, #16
 800231c:	7abb      	ldrb	r3, [r7, #10]
 800231e:	021b      	lsls	r3, r3, #8
 8002320:	4313      	orrs	r3, r2
 8002322:	7afa      	ldrb	r2, [r7, #11]
 8002324:	4313      	orrs	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
    return return_value;
 8002328:	68fb      	ldr	r3, [r7, #12]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40020000 	.word	0x40020000
 8002338:	20000300 	.word	0x20000300

0800233c <ms5611_readRawTemp_E>:

static uint32_t ms5611_readRawTemp_E()
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
    uint32_t D2;
    ms5611_write_E(tempAddr);
 8002342:	4b09      	ldr	r3, [pc, #36]	@ (8002368 <ms5611_readRawTemp_E+0x2c>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff ff84 	bl	8002254 <ms5611_write_E>
    HAL_Delay(convDelay);
 800234c:	4b07      	ldr	r3, [pc, #28]	@ (800236c <ms5611_readRawTemp_E+0x30>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f002 f9e5 	bl	8004720 <HAL_Delay>
    D2 = ms5611_read24bits_E(0x00);
 8002356:	2000      	movs	r0, #0
 8002358:	f7ff ffc6 	bl	80022e8 <ms5611_read24bits_E>
 800235c:	6078      	str	r0, [r7, #4]

    return D2;
 800235e:	687b      	ldr	r3, [r7, #4]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20000001 	.word	0x20000001
 800236c:	20000004 	.word	0x20000004

08002370 <ms5611_readRawPressure_E>:

static uint32_t ms5611_readRawPressure_E()
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
    uint32_t D1;
    ms5611_write_E(pressAddr);
 8002376:	4b09      	ldr	r3, [pc, #36]	@ (800239c <ms5611_readRawPressure_E+0x2c>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff6a 	bl	8002254 <ms5611_write_E>
    HAL_Delay(convDelay);
 8002380:	4b07      	ldr	r3, [pc, #28]	@ (80023a0 <ms5611_readRawPressure_E+0x30>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f002 f9cb 	bl	8004720 <HAL_Delay>
    D1 = ms5611_read24bits_E(0x00);
 800238a:	2000      	movs	r0, #0
 800238c:	f7ff ffac 	bl	80022e8 <ms5611_read24bits_E>
 8002390:	6078      	str	r0, [r7, #4]

    return D1;
 8002392:	687b      	ldr	r3, [r7, #4]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000000 	.word	0x20000000
 80023a0:	20000004 	.word	0x20000004
 80023a4:	00000000 	.word	0x00000000

080023a8 <Barometer_calculate_E>:
void Barometer_calculate_E()
{
 80023a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023ac:	b0d4      	sub	sp, #336	@ 0x150
 80023ae:	af00      	add	r7, sp, #0
	int32_t dT;
	int64_t TEMP, OFF, SENS, P;
	uint32_t D1, D2;
	float press, r, c;

	D1 = ms5611_readRawPressure_E();
 80023b0:	f7ff ffde 	bl	8002370 <ms5611_readRawPressure_E>
 80023b4:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
	D2 = ms5611_readRawTemp_E();
 80023b8:	f7ff ffc0 	bl	800233c <ms5611_readRawTemp_E>
 80023bc:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130

	dT = D2-((long)prom_E[4]*256);
 80023c0:	4b74      	ldr	r3, [pc, #464]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 80023c2:	891b      	ldrh	r3, [r3, #8]
 80023c4:	021b      	lsls	r3, r3, #8
 80023c6:	461a      	mov	r2, r3
 80023c8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80023cc:	1a9b      	subs	r3, r3, r2
 80023ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	TEMP = 2000 + ((int64_t)dT * prom_E[5])/8388608;
 80023d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80023d6:	17da      	asrs	r2, r3, #31
 80023d8:	469a      	mov	sl, r3
 80023da:	4693      	mov	fp, r2
 80023dc:	4b6d      	ldr	r3, [pc, #436]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 80023de:	895b      	ldrh	r3, [r3, #10]
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	2200      	movs	r2, #0
 80023e4:	461c      	mov	r4, r3
 80023e6:	4615      	mov	r5, r2
 80023e8:	fb04 f20b 	mul.w	r2, r4, fp
 80023ec:	fb0a f305 	mul.w	r3, sl, r5
 80023f0:	4413      	add	r3, r2
 80023f2:	fbaa 8904 	umull	r8, r9, sl, r4
 80023f6:	444b      	add	r3, r9
 80023f8:	4699      	mov	r9, r3
 80023fa:	4642      	mov	r2, r8
 80023fc:	464b      	mov	r3, r9
 80023fe:	2b00      	cmp	r3, #0
 8002400:	da07      	bge.n	8002412 <Barometer_calculate_E+0x6a>
 8002402:	4965      	ldr	r1, [pc, #404]	@ (8002598 <Barometer_calculate_E+0x1f0>)
 8002404:	1851      	adds	r1, r2, r1
 8002406:	6539      	str	r1, [r7, #80]	@ 0x50
 8002408:	f143 0300 	adc.w	r3, r3, #0
 800240c:	657b      	str	r3, [r7, #84]	@ 0x54
 800240e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002412:	f04f 0000 	mov.w	r0, #0
 8002416:	f04f 0100 	mov.w	r1, #0
 800241a:	0dd0      	lsrs	r0, r2, #23
 800241c:	ea40 2043 	orr.w	r0, r0, r3, lsl #9
 8002420:	15d9      	asrs	r1, r3, #23
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	f512 61fa 	adds.w	r1, r2, #2000	@ 0x7d0
 800242a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800242c:	f143 0300 	adc.w	r3, r3, #0
 8002430:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002432:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002436:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
	OFF = (int64_t)prom_E[1] * 65536 + ((int64_t)prom_E[3] * dT ) / 128;
 800243a:	4b56      	ldr	r3, [pc, #344]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 800243c:	885b      	ldrh	r3, [r3, #2]
 800243e:	b29b      	uxth	r3, r3
 8002440:	2200      	movs	r2, #0
 8002442:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002446:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800244a:	f04f 0400 	mov.w	r4, #0
 800244e:	f04f 0500 	mov.w	r5, #0
 8002452:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002456:	4613      	mov	r3, r2
 8002458:	041d      	lsls	r5, r3, #16
 800245a:	4613      	mov	r3, r2
 800245c:	460a      	mov	r2, r1
 800245e:	4611      	mov	r1, r2
 8002460:	ea45 4511 	orr.w	r5, r5, r1, lsr #16
 8002464:	4613      	mov	r3, r2
 8002466:	041c      	lsls	r4, r3, #16
 8002468:	4b4a      	ldr	r3, [pc, #296]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 800246a:	88db      	ldrh	r3, [r3, #6]
 800246c:	b29b      	uxth	r3, r3
 800246e:	2200      	movs	r2, #0
 8002470:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002474:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002478:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800247c:	17da      	asrs	r2, r3, #31
 800247e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002482:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8002486:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800248a:	460b      	mov	r3, r1
 800248c:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8002490:	4642      	mov	r2, r8
 8002492:	fb02 f203 	mul.w	r2, r2, r3
 8002496:	464b      	mov	r3, r9
 8002498:	4684      	mov	ip, r0
 800249a:	fb0c f303 	mul.w	r3, ip, r3
 800249e:	4413      	add	r3, r2
 80024a0:	4602      	mov	r2, r0
 80024a2:	4641      	mov	r1, r8
 80024a4:	fba2 2101 	umull	r2, r1, r2, r1
 80024a8:	f8c7 10ec 	str.w	r1, [r7, #236]	@ 0xec
 80024ac:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 80024b0:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 80024b4:	4413      	add	r3, r2
 80024b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80024ba:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	da07      	bge.n	80024d2 <Barometer_calculate_E+0x12a>
 80024c2:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80024c6:	6439      	str	r1, [r7, #64]	@ 0x40
 80024c8:	f143 0300 	adc.w	r3, r3, #0
 80024cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80024ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80024d2:	f04f 0000 	mov.w	r0, #0
 80024d6:	f04f 0100 	mov.w	r1, #0
 80024da:	09d0      	lsrs	r0, r2, #7
 80024dc:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80024e0:	11d9      	asrs	r1, r3, #7
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	18a1      	adds	r1, r4, r2
 80024e8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80024ea:	eb45 0303 	adc.w	r3, r5, r3
 80024ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024f0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80024f4:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
	SENS = (int64_t)prom_E[0] * 32768 + ((int64_t)prom_E[2] * dT) / 256;
 80024f8:	4b26      	ldr	r3, [pc, #152]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	2200      	movs	r2, #0
 8002500:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002504:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002508:	f04f 0400 	mov.w	r4, #0
 800250c:	f04f 0500 	mov.w	r5, #0
 8002510:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002514:	4613      	mov	r3, r2
 8002516:	03dd      	lsls	r5, r3, #15
 8002518:	4613      	mov	r3, r2
 800251a:	460a      	mov	r2, r1
 800251c:	4611      	mov	r1, r2
 800251e:	ea45 4551 	orr.w	r5, r5, r1, lsr #17
 8002522:	4613      	mov	r3, r2
 8002524:	03dc      	lsls	r4, r3, #15
 8002526:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <Barometer_calculate_E+0x1ec>)
 8002528:	889b      	ldrh	r3, [r3, #4]
 800252a:	b29b      	uxth	r3, r3
 800252c:	2200      	movs	r2, #0
 800252e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002532:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002536:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800253a:	17da      	asrs	r2, r3, #31
 800253c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002540:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002544:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002548:	460b      	mov	r3, r1
 800254a:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 800254e:	4642      	mov	r2, r8
 8002550:	fb02 f203 	mul.w	r2, r2, r3
 8002554:	464b      	mov	r3, r9
 8002556:	4684      	mov	ip, r0
 8002558:	fb0c f303 	mul.w	r3, ip, r3
 800255c:	4413      	add	r3, r2
 800255e:	4602      	mov	r2, r0
 8002560:	4641      	mov	r1, r8
 8002562:	fba2 2101 	umull	r2, r1, r2, r1
 8002566:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 800256a:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800256e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002572:	4413      	add	r3, r2
 8002574:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002578:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 800257c:	2b00      	cmp	r3, #0
 800257e:	da0d      	bge.n	800259c <Barometer_calculate_E+0x1f4>
 8002580:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8002584:	6339      	str	r1, [r7, #48]	@ 0x30
 8002586:	f143 0300 	adc.w	r3, r3, #0
 800258a:	637b      	str	r3, [r7, #52]	@ 0x34
 800258c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002590:	e004      	b.n	800259c <Barometer_calculate_E+0x1f4>
 8002592:	bf00      	nop
 8002594:	200002d8 	.word	0x200002d8
 8002598:	007fffff 	.word	0x007fffff
 800259c:	f04f 0000 	mov.w	r0, #0
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	0a10      	lsrs	r0, r2, #8
 80025a6:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80025aa:	1219      	asrs	r1, r3, #8
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	18a1      	adds	r1, r4, r2
 80025b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80025b4:	eb45 0303 	adc.w	r3, r5, r3
 80025b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025ba:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80025be:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138

	if (TEMP < 2000){   // second order temperature compensation
 80025c2:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 80025c6:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 80025ca:	f173 0300 	sbcs.w	r3, r3, #0
 80025ce:	f280 80d9 	bge.w	8002784 <Barometer_calculate_E+0x3dc>
		int64_t T2 = (((int64_t)dT)*dT) >> 31;
 80025d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025d6:	17da      	asrs	r2, r3, #31
 80025d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80025dc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80025e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025e4:	17da      	asrs	r2, r3, #31
 80025e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80025ea:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80025ee:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 80025f2:	4622      	mov	r2, r4
 80025f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80025f8:	4641      	mov	r1, r8
 80025fa:	fb01 f202 	mul.w	r2, r1, r2
 80025fe:	464d      	mov	r5, r9
 8002600:	4618      	mov	r0, r3
 8002602:	4621      	mov	r1, r4
 8002604:	4603      	mov	r3, r0
 8002606:	fb03 f305 	mul.w	r3, r3, r5
 800260a:	4413      	add	r3, r2
 800260c:	4602      	mov	r2, r0
 800260e:	4641      	mov	r1, r8
 8002610:	fba2 2101 	umull	r2, r1, r2, r1
 8002614:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8002618:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800261c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002620:	4413      	add	r3, r2
 8002622:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8002632:	4621      	mov	r1, r4
 8002634:	0fca      	lsrs	r2, r1, #31
 8002636:	4620      	mov	r0, r4
 8002638:	4629      	mov	r1, r5
 800263a:	460c      	mov	r4, r1
 800263c:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8002640:	17cb      	asrs	r3, r1, #31
 8002642:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
		int64_t Aux_64 = (TEMP-2000)*(TEMP-2000);
 8002646:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800264a:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 800264e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8002652:	f143 33ff 	adc.w	r3, r3, #4294967295
 8002656:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800265a:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 800265e:	f5b2 61fa 	subs.w	r1, r2, #2000	@ 0x7d0
 8002662:	67b9      	str	r1, [r7, #120]	@ 0x78
 8002664:	f143 33ff 	adc.w	r3, r3, #4294967295
 8002668:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800266a:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 800266e:	4622      	mov	r2, r4
 8002670:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002674:	4641      	mov	r1, r8
 8002676:	fb01 f202 	mul.w	r2, r1, r2
 800267a:	464d      	mov	r5, r9
 800267c:	4618      	mov	r0, r3
 800267e:	4621      	mov	r1, r4
 8002680:	4603      	mov	r3, r0
 8002682:	fb03 f305 	mul.w	r3, r3, r5
 8002686:	4413      	add	r3, r2
 8002688:	4602      	mov	r2, r0
 800268a:	4641      	mov	r1, r8
 800268c:	fba2 2101 	umull	r2, r1, r2, r1
 8002690:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8002694:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8002698:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800269c:	4413      	add	r3, r2
 800269e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026a2:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	@ 0xc8
 80026a6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80026aa:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
		int64_t OFF2 = (5*Aux_64)>>1;
 80026ae:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80026b2:	4622      	mov	r2, r4
 80026b4:	462b      	mov	r3, r5
 80026b6:	f04f 0000 	mov.w	r0, #0
 80026ba:	f04f 0100 	mov.w	r1, #0
 80026be:	0099      	lsls	r1, r3, #2
 80026c0:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80026c4:	0090      	lsls	r0, r2, #2
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	1911      	adds	r1, r2, r4
 80026cc:	6739      	str	r1, [r7, #112]	@ 0x70
 80026ce:	416b      	adcs	r3, r5
 80026d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80026de:	4621      	mov	r1, r4
 80026e0:	084a      	lsrs	r2, r1, #1
 80026e2:	4620      	mov	r0, r4
 80026e4:	4629      	mov	r1, r5
 80026e6:	460c      	mov	r4, r1
 80026e8:	ea42 72c4 	orr.w	r2, r2, r4, lsl #31
 80026ec:	104b      	asrs	r3, r1, #1
 80026ee:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
		int64_t SENS2 = (5*Aux_64)>>2;
 80026f2:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 80026f6:	4622      	mov	r2, r4
 80026f8:	462b      	mov	r3, r5
 80026fa:	f04f 0000 	mov.w	r0, #0
 80026fe:	f04f 0100 	mov.w	r1, #0
 8002702:	0099      	lsls	r1, r3, #2
 8002704:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002708:	0090      	lsls	r0, r2, #2
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	1911      	adds	r1, r2, r4
 8002710:	66b9      	str	r1, [r7, #104]	@ 0x68
 8002712:	416b      	adcs	r3, r5
 8002714:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8002722:	4621      	mov	r1, r4
 8002724:	088a      	lsrs	r2, r1, #2
 8002726:	4620      	mov	r0, r4
 8002728:	4629      	mov	r1, r5
 800272a:	460c      	mov	r4, r1
 800272c:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
 8002730:	108b      	asrs	r3, r1, #2
 8002732:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
		TEMP = TEMP - T2;
 8002736:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800273a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 800273e:	1a84      	subs	r4, r0, r2
 8002740:	623c      	str	r4, [r7, #32]
 8002742:	eb61 0303 	sbc.w	r3, r1, r3
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24
 8002748:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800274c:	e9c7 3452 	strd	r3, r4, [r7, #328]	@ 0x148
		OFF = OFF - OFF2;
 8002750:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8002754:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8002758:	1a84      	subs	r4, r0, r2
 800275a:	61bc      	str	r4, [r7, #24]
 800275c:	eb61 0303 	sbc.w	r3, r1, r3
 8002760:	61fb      	str	r3, [r7, #28]
 8002762:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002766:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
		SENS = SENS - SENS2;
 800276a:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 800276e:	e9d7 2342 	ldrd	r2, r3, [r7, #264]	@ 0x108
 8002772:	1a84      	subs	r4, r0, r2
 8002774:	613c      	str	r4, [r7, #16]
 8002776:	eb61 0303 	sbc.w	r3, r1, r3
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002780:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138
	}

	P = (D1*SENS/2097152 - OFF)/32768;
 8002784:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002788:	2200      	movs	r2, #0
 800278a:	663b      	str	r3, [r7, #96]	@ 0x60
 800278c:	667a      	str	r2, [r7, #100]	@ 0x64
 800278e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002792:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002796:	462a      	mov	r2, r5
 8002798:	fb02 f203 	mul.w	r2, r2, r3
 800279c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80027a0:	4621      	mov	r1, r4
 80027a2:	fb01 f303 	mul.w	r3, r1, r3
 80027a6:	4413      	add	r3, r2
 80027a8:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 80027ac:	4621      	mov	r1, r4
 80027ae:	fba2 2101 	umull	r2, r1, r2, r1
 80027b2:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 80027b6:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80027ba:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80027be:	4413      	add	r3, r2
 80027c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80027c4:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	da07      	bge.n	80027dc <Barometer_calculate_E+0x434>
 80027cc:	493e      	ldr	r1, [pc, #248]	@ (80028c8 <Barometer_calculate_E+0x520>)
 80027ce:	1851      	adds	r1, r2, r1
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	f143 0300 	adc.w	r3, r3, #0
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027dc:	f04f 0000 	mov.w	r0, #0
 80027e0:	f04f 0100 	mov.w	r1, #0
 80027e4:	0d50      	lsrs	r0, r2, #21
 80027e6:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 80027ea:	1559      	asrs	r1, r3, #21
 80027ec:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 80027f0:	1a84      	subs	r4, r0, r2
 80027f2:	65bc      	str	r4, [r7, #88]	@ 0x58
 80027f4:	eb61 0303 	sbc.w	r3, r1, r3
 80027f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80027fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80027fe:	2b00      	cmp	r3, #0
 8002800:	da08      	bge.n	8002814 <Barometer_calculate_E+0x46c>
 8002802:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002806:	1851      	adds	r1, r2, r1
 8002808:	6039      	str	r1, [r7, #0]
 800280a:	f143 0300 	adc.w	r3, r3, #0
 800280e:	607b      	str	r3, [r7, #4]
 8002810:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002814:	f04f 0000 	mov.w	r0, #0
 8002818:	f04f 0100 	mov.w	r1, #0
 800281c:	0bd0      	lsrs	r0, r2, #15
 800281e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8002822:	13d9      	asrs	r1, r3, #15
 8002824:	e9c7 0140 	strd	r0, r1, [r7, #256]	@ 0x100
	temperature = TEMP;
 8002828:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800282c:	4a27      	ldr	r2, [pc, #156]	@ (80028cc <Barometer_calculate_E+0x524>)
 800282e:	6013      	str	r3, [r2, #0]
	pressure = P;
 8002830:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8002834:	4a26      	ldr	r2, [pc, #152]	@ (80028d0 <Barometer_calculate_E+0x528>)
 8002836:	6013      	str	r3, [r2, #0]

	press = (float)pressure;
 8002838:	4b25      	ldr	r3, [pc, #148]	@ (80028d0 <Barometer_calculate_E+0x528>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f7fe fa45 	bl	8000ccc <__aeabi_i2f>
 8002842:	4603      	mov	r3, r0
 8002844:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	r= press/101325.0;
 8002848:	4922      	ldr	r1, [pc, #136]	@ (80028d4 <Barometer_calculate_E+0x52c>)
 800284a:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800284e:	f7fe fb45 	bl	8000edc <__aeabi_fdiv>
 8002852:	4603      	mov	r3, r0
 8002854:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	c = 1.0/5.255;
 8002858:	4b1f      	ldr	r3, [pc, #124]	@ (80028d8 <Barometer_calculate_E+0x530>)
 800285a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
	altitude = (1 - pow(r,c))*44330.77;
 800285e:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8002862:	f7fd fdf9 	bl	8000458 <__aeabi_f2d>
 8002866:	4604      	mov	r4, r0
 8002868:	460d      	mov	r5, r1
 800286a:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 800286e:	f7fd fdf3 	bl	8000458 <__aeabi_f2d>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4620      	mov	r0, r4
 8002878:	4629      	mov	r1, r5
 800287a:	f006 ff09 	bl	8009690 <pow>
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	f04f 0000 	mov.w	r0, #0
 8002886:	4915      	ldr	r1, [pc, #84]	@ (80028dc <Barometer_calculate_E+0x534>)
 8002888:	f7fd fc86 	bl	8000198 <__aeabi_dsub>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4610      	mov	r0, r2
 8002892:	4619      	mov	r1, r3
 8002894:	a30a      	add	r3, pc, #40	@ (adr r3, 80028c0 <Barometer_calculate_E+0x518>)
 8002896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289a:	f7fd fe35 	bl	8000508 <__aeabi_dmul>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4610      	mov	r0, r2
 80028a4:	4619      	mov	r1, r3
 80028a6:	f7fe f907 	bl	8000ab8 <__aeabi_d2f>
 80028aa:	4603      	mov	r3, r0
 80028ac:	4a0c      	ldr	r2, [pc, #48]	@ (80028e0 <Barometer_calculate_E+0x538>)
 80028ae:	6013      	str	r3, [r2, #0]
}
 80028b0:	bf00      	nop
 80028b2:	f507 77a8 	add.w	r7, r7, #336	@ 0x150
 80028b6:	46bd      	mov	sp, r7
 80028b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028bc:	f3af 8000 	nop.w
 80028c0:	a3d70a3d 	.word	0xa3d70a3d
 80028c4:	40e5a558 	.word	0x40e5a558
 80028c8:	001fffff 	.word	0x001fffff
 80028cc:	200002e4 	.word	0x200002e4
 80028d0:	200002e8 	.word	0x200002e8
 80028d4:	47c5e680 	.word	0x47c5e680
 80028d8:	3e42dcae 	.word	0x3e42dcae
 80028dc:	3ff00000 	.word	0x3ff00000
 80028e0:	200002ec 	.word	0x200002ec

080028e4 <Barometer_init_E>:
    return D1;
}

// Initialisation des capteurs pour EAST et WEST
void Barometer_init_E()
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
    ms5611_init_E();
 80028e8:	f7ff fc6e 	bl	80021c8 <ms5611_init_E>
}
 80028ec:	bf00      	nop
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <Barometer_getTemp_E>:
	c = 1.0/5.255;
	altitude = (1 - pow(r,c))*44330.77;
}
// Fonctions pour rcuprer temprature, pression et altitude pour EAST et WEST
int32_t Barometer_getTemp_E(bool calculate)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
    if (calculate)
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <Barometer_getTemp_E+0x14>
    {
        Barometer_calculate_E();
 8002900:	f7ff fd52 	bl	80023a8 <Barometer_calculate_E>
    }
    return temperature;
 8002904:	4b02      	ldr	r3, [pc, #8]	@ (8002910 <Barometer_getTemp_E+0x20>)
 8002906:	681b      	ldr	r3, [r3, #0]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	200002e4 	.word	0x200002e4

08002914 <Barometer_getPressure_E>:

int32_t Barometer_getPressure_E(bool calculate)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
    if (calculate)
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <Barometer_getPressure_E+0x14>
    {
        Barometer_calculate_E();
 8002924:	f7ff fd40 	bl	80023a8 <Barometer_calculate_E>
    }
    return pressure;
 8002928:	4b02      	ldr	r3, [pc, #8]	@ (8002934 <Barometer_getPressure_E+0x20>)
 800292a:	681b      	ldr	r3, [r3, #0]
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	200002e8 	.word	0x200002e8

08002938 <icm20948_init>:
static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len);


/* Main Functions */
void icm20948_init()
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
	while(!icm20948_who_am_i());
 800293c:	bf00      	nop
 800293e:	f000 f9df 	bl	8002d00 <icm20948_who_am_i>
 8002942:	4603      	mov	r3, r0
 8002944:	f083 0301 	eor.w	r3, r3, #1
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1f7      	bne.n	800293e <icm20948_init+0x6>

	icm20948_device_reset();
 800294e:	f000 f9fc 	bl	8002d4a <icm20948_device_reset>
	icm20948_wakeup();
 8002952:	f000 fa11 	bl	8002d78 <icm20948_wakeup>

	icm20948_clock_source(1);
 8002956:	2001      	movs	r0, #1
 8002958:	f000 fa89 	bl	8002e6e <icm20948_clock_source>
	icm20948_odr_align_enable();
 800295c:	f000 faa0 	bl	8002ea0 <icm20948_odr_align_enable>
	
	icm20948_spi_slave_enable();
 8002960:	f000 fa24 	bl	8002dac <icm20948_spi_slave_enable>
	
	icm20948_gyro_low_pass_filter(0);
 8002964:	2000      	movs	r0, #0
 8002966:	f000 faa4 	bl	8002eb2 <icm20948_gyro_low_pass_filter>
	icm20948_accel_low_pass_filter(0);
 800296a:	2000      	movs	r0, #0
 800296c:	f000 fabe 	bl	8002eec <icm20948_accel_low_pass_filter>

	icm20948_gyro_sample_rate_divider(0);
 8002970:	2000      	movs	r0, #0
 8002972:	f000 fad8 	bl	8002f26 <icm20948_gyro_sample_rate_divider>
	icm20948_accel_sample_rate_divider(0);
 8002976:	2000      	movs	r0, #0
 8002978:	f000 fae4 	bl	8002f44 <icm20948_accel_sample_rate_divider>

	icm20948_gyro_calibration();
 800297c:	f000 fb12 	bl	8002fa4 <icm20948_gyro_calibration>
	icm20948_accel_calibration();
 8002980:	f000 fbb2 	bl	80030e8 <icm20948_accel_calibration>

	icm20948_gyro_full_scale_select(_2000dps);
 8002984:	2003      	movs	r0, #3
 8002986:	f000 fcc3 	bl	8003310 <icm20948_gyro_full_scale_select>
	icm20948_accel_full_scale_select(_16g);
 800298a:	2003      	movs	r0, #3
 800298c:	f000 fd0a 	bl	80033a4 <icm20948_accel_full_scale_select>
}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}

08002994 <ak09916_init>:

void ak09916_init()
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
	icm20948_i2c_master_reset();
 8002998:	f000 fa1f 	bl	8002dda <icm20948_i2c_master_reset>
	icm20948_i2c_master_enable();
 800299c:	f000 fa34 	bl	8002e08 <icm20948_i2c_master_enable>
	icm20948_i2c_master_clk_frq(7);
 80029a0:	2007      	movs	r0, #7
 80029a2:	f000 fa4b 	bl	8002e3c <icm20948_i2c_master_clk_frq>

	while(!ak09916_who_am_i());
 80029a6:	bf00      	nop
 80029a8:	f000 f9bd 	bl	8002d26 <ak09916_who_am_i>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f083 0301 	eor.w	r3, r3, #1
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1f7      	bne.n	80029a8 <ak09916_init+0x14>

	ak09916_soft_reset();
 80029b8:	f000 f9d3 	bl	8002d62 <ak09916_soft_reset>
	ak09916_operation_mode_setting(continuous_measurement_100hz);
 80029bc:	2008      	movs	r0, #8
 80029be:	f000 fadf 	bl	8002f80 <ak09916_operation_mode_setting>
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <icm20948_gyro_read>:

void icm20948_gyro_read(axises* data)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b084      	sub	sp, #16
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_GYRO_XOUT_H, 6);
 80029ce:	2206      	movs	r2, #6
 80029d0:	2133      	movs	r1, #51	@ 0x33
 80029d2:	2000      	movs	r0, #0
 80029d4:	f000 fdae 	bl	8003534 <read_multiple_icm20948_reg>
 80029d8:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	021b      	lsls	r3, r3, #8
 80029e0:	b21a      	sxth	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	3301      	adds	r3, #1
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	b21b      	sxth	r3, r3
 80029ea:	4313      	orrs	r3, r2
 80029ec:	b21b      	sxth	r3, r3
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe f96c 	bl	8000ccc <__aeabi_i2f>
 80029f4:	4602      	mov	r2, r0
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3302      	adds	r3, #2
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	b21a      	sxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3303      	adds	r3, #3
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	b21b      	sxth	r3, r3
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	b21b      	sxth	r3, r3
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7fe f95b 	bl	8000ccc <__aeabi_i2f>
 8002a16:	4602      	mov	r2, r0
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	3304      	adds	r3, #4
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	b21a      	sxth	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	3305      	adds	r3, #5
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	b21b      	sxth	r3, r3
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	b21b      	sxth	r3, r3
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe f94a 	bl	8000ccc <__aeabi_i2f>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	609a      	str	r2, [r3, #8]
}
 8002a3e:	bf00      	nop
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
	...

08002a48 <icm20948_accel_read>:

void icm20948_accel_read(axises* data)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	uint8_t* temp = read_multiple_icm20948_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8002a50:	2206      	movs	r2, #6
 8002a52:	212d      	movs	r1, #45	@ 0x2d
 8002a54:	2000      	movs	r0, #0
 8002a56:	f000 fd6d 	bl	8003534 <read_multiple_icm20948_reg>
 8002a5a:	60f8      	str	r0, [r7, #12]

	data->x = (int16_t)(temp[0] << 8 | temp[1]);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	021b      	lsls	r3, r3, #8
 8002a62:	b21a      	sxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	3301      	adds	r3, #1
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	b21b      	sxth	r3, r3
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	b21b      	sxth	r3, r3
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fe f92b 	bl	8000ccc <__aeabi_i2f>
 8002a76:	4602      	mov	r2, r0
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[2] << 8 | temp[3]);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	3302      	adds	r3, #2
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	021b      	lsls	r3, r3, #8
 8002a84:	b21a      	sxth	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	3303      	adds	r3, #3
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	b21b      	sxth	r3, r3
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	b21b      	sxth	r3, r3
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fe f91a 	bl	8000ccc <__aeabi_i2f>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[4] << 8 | temp[5]) + accel_scale_factor; 
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	021b      	lsls	r3, r3, #8
 8002aa6:	b21a      	sxth	r2, r3
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3305      	adds	r3, #5
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	b21b      	sxth	r3, r3
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	b21b      	sxth	r3, r3
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7fe f909 	bl	8000ccc <__aeabi_i2f>
 8002aba:	4602      	mov	r2, r0
 8002abc:	4b06      	ldr	r3, [pc, #24]	@ (8002ad8 <icm20948_accel_read+0x90>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4610      	mov	r0, r2
 8002ac4:	f7fe f84e 	bl	8000b64 <__addsf3>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	461a      	mov	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	609a      	str	r2, [r3, #8]
	// Add scale factor because calibraiton function offset gravity acceleration.
}
 8002ad0:	bf00      	nop
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	200002f4 	.word	0x200002f4

08002adc <ak09916_mag_read>:

bool ak09916_mag_read(axises* data)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
	uint8_t* temp;
	uint8_t drdy, hofl;	// data ready, overflow

	drdy = read_single_ak09916_reg(MAG_ST1) & 0x01;
 8002ae4:	2010      	movs	r0, #16
 8002ae6:	f000 fd81 	bl	80035ec <read_single_ak09916_reg>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f003 0301 	and.w	r3, r3, #1
 8002af0:	75fb      	strb	r3, [r7, #23]
	if(!drdy)	return false;
 8002af2:	7dfb      	ldrb	r3, [r7, #23]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <ak09916_mag_read+0x20>
 8002af8:	2300      	movs	r3, #0
 8002afa:	e043      	b.n	8002b84 <ak09916_mag_read+0xa8>

	temp = read_multiple_ak09916_reg(MAG_HXL, 6);
 8002afc:	2106      	movs	r1, #6
 8002afe:	2011      	movs	r0, #17
 8002b00:	f000 fdb7 	bl	8003672 <read_multiple_ak09916_reg>
 8002b04:	6138      	str	r0, [r7, #16]

	hofl = read_single_ak09916_reg(MAG_ST2) & 0x08;
 8002b06:	2018      	movs	r0, #24
 8002b08:	f000 fd70 	bl	80035ec <read_single_ak09916_reg>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	73fb      	strb	r3, [r7, #15]
	if(hofl)	return false;
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <ak09916_mag_read+0x42>
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	e032      	b.n	8002b84 <ak09916_mag_read+0xa8>

	data->x = (int16_t)(temp[1] << 8 | temp[0]);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	3301      	adds	r3, #1
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	021b      	lsls	r3, r3, #8
 8002b26:	b21a      	sxth	r2, r3
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	b21b      	sxth	r3, r3
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	b21b      	sxth	r3, r3
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fe f8ca 	bl	8000ccc <__aeabi_i2f>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	601a      	str	r2, [r3, #0]
	data->y = (int16_t)(temp[3] << 8 | temp[2]);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	3303      	adds	r3, #3
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	021b      	lsls	r3, r3, #8
 8002b46:	b21a      	sxth	r2, r3
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	3302      	adds	r3, #2
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	b21b      	sxth	r3, r3
 8002b50:	4313      	orrs	r3, r2
 8002b52:	b21b      	sxth	r3, r3
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fe f8b9 	bl	8000ccc <__aeabi_i2f>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	605a      	str	r2, [r3, #4]
	data->z = (int16_t)(temp[5] << 8 | temp[4]);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	3305      	adds	r3, #5
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	021b      	lsls	r3, r3, #8
 8002b68:	b21a      	sxth	r2, r3
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	b21b      	sxth	r3, r3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	b21b      	sxth	r3, r3
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe f8a8 	bl	8000ccc <__aeabi_i2f>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	609a      	str	r2, [r3, #8]

	return true;
 8002b82:	2301      	movs	r3, #1
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3718      	adds	r7, #24
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <icm20948_gyro_read_dps>:

void icm20948_gyro_read_dps(axises* data)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
	icm20948_gyro_read(data);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f7ff ff16 	bl	80029c6 <icm20948_gyro_read>

	data->x /= gyro_scale_factor;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a13      	ldr	r2, [pc, #76]	@ (8002bec <icm20948_gyro_read_dps+0x60>)
 8002ba0:	6812      	ldr	r2, [r2, #0]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fe f999 	bl	8000edc <__aeabi_fdiv>
 8002baa:	4603      	mov	r3, r0
 8002bac:	461a      	mov	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	601a      	str	r2, [r3, #0]
	data->y /= gyro_scale_factor;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	4a0d      	ldr	r2, [pc, #52]	@ (8002bec <icm20948_gyro_read_dps+0x60>)
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe f98d 	bl	8000edc <__aeabi_fdiv>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	605a      	str	r2, [r3, #4]
	data->z /= gyro_scale_factor;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	4a07      	ldr	r2, [pc, #28]	@ (8002bec <icm20948_gyro_read_dps+0x60>)
 8002bd0:	6812      	ldr	r2, [r2, #0]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe f981 	bl	8000edc <__aeabi_fdiv>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	461a      	mov	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	609a      	str	r2, [r3, #8]
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200002f0 	.word	0x200002f0

08002bf0 <icm20948_accel_read_g>:

void icm20948_accel_read_g(axises* data)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
	icm20948_accel_read(data);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f7ff ff25 	bl	8002a48 <icm20948_accel_read>

	data->x /= accel_scale_factor;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a13      	ldr	r2, [pc, #76]	@ (8002c50 <icm20948_accel_read_g+0x60>)
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	4611      	mov	r1, r2
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7fe f967 	bl	8000edc <__aeabi_fdiv>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	461a      	mov	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	601a      	str	r2, [r3, #0]
	data->y /= accel_scale_factor;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	4a0d      	ldr	r2, [pc, #52]	@ (8002c50 <icm20948_accel_read_g+0x60>)
 8002c1c:	6812      	ldr	r2, [r2, #0]
 8002c1e:	4611      	mov	r1, r2
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7fe f95b 	bl	8000edc <__aeabi_fdiv>
 8002c26:	4603      	mov	r3, r0
 8002c28:	461a      	mov	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	605a      	str	r2, [r3, #4]
	data->z /= accel_scale_factor;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	4a07      	ldr	r2, [pc, #28]	@ (8002c50 <icm20948_accel_read_g+0x60>)
 8002c34:	6812      	ldr	r2, [r2, #0]
 8002c36:	4611      	mov	r1, r2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe f94f 	bl	8000edc <__aeabi_fdiv>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	461a      	mov	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	609a      	str	r2, [r3, #8]
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	200002f4 	.word	0x200002f4
 8002c54:	00000000 	.word	0x00000000

08002c58 <ak09916_mag_read_uT>:

bool ak09916_mag_read_uT(axises* data)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
	axises temp;
	bool new_data = ak09916_mag_read(&temp);
 8002c60:	f107 0308 	add.w	r3, r7, #8
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff ff39 	bl	8002adc <ak09916_mag_read>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	75fb      	strb	r3, [r7, #23]
	if(!new_data)	return false;
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
 8002c70:	f083 0301 	eor.w	r3, r3, #1
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <ak09916_mag_read_uT+0x26>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e036      	b.n	8002cec <ak09916_mag_read_uT+0x94>

	data->x = (float)(temp.x * 0.15);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fd fbe9 	bl	8000458 <__aeabi_f2d>
 8002c86:	a31c      	add	r3, pc, #112	@ (adr r3, 8002cf8 <ak09916_mag_read_uT+0xa0>)
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f7fd fc3c 	bl	8000508 <__aeabi_dmul>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4610      	mov	r0, r2
 8002c96:	4619      	mov	r1, r3
 8002c98:	f7fd ff0e 	bl	8000ab8 <__aeabi_d2f>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	601a      	str	r2, [r3, #0]
	data->y = (float)(temp.y * 0.15);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fd fbd7 	bl	8000458 <__aeabi_f2d>
 8002caa:	a313      	add	r3, pc, #76	@ (adr r3, 8002cf8 <ak09916_mag_read_uT+0xa0>)
 8002cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb0:	f7fd fc2a 	bl	8000508 <__aeabi_dmul>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4610      	mov	r0, r2
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f7fd fefc 	bl	8000ab8 <__aeabi_d2f>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	605a      	str	r2, [r3, #4]
	data->z = (float)(temp.z * 0.15);
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fd fbc5 	bl	8000458 <__aeabi_f2d>
 8002cce:	a30a      	add	r3, pc, #40	@ (adr r3, 8002cf8 <ak09916_mag_read_uT+0xa0>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	f7fd fc18 	bl	8000508 <__aeabi_dmul>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4610      	mov	r0, r2
 8002cde:	4619      	mov	r1, r3
 8002ce0:	f7fd feea 	bl	8000ab8 <__aeabi_d2f>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	609a      	str	r2, [r3, #8]

	return true;
 8002cea:	2301      	movs	r3, #1
}	
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	f3af 8000 	nop.w
 8002cf8:	33333333 	.word	0x33333333
 8002cfc:	3fc33333 	.word	0x3fc33333

08002d00 <icm20948_who_am_i>:


/* Sub Functions */
bool icm20948_who_am_i()
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
	uint8_t icm20948_id = read_single_icm20948_reg(ub_0, B0_WHO_AM_I);
 8002d06:	2100      	movs	r1, #0
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f000 fbc3 	bl	8003494 <read_single_icm20948_reg>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]

	if(icm20948_id == ICM20948_ID)
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	2bea      	cmp	r3, #234	@ 0xea
 8002d16:	d101      	bne.n	8002d1c <icm20948_who_am_i+0x1c>
		return true;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <icm20948_who_am_i+0x1e>
	else
		return false;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <ak09916_who_am_i>:

bool ak09916_who_am_i()
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b082      	sub	sp, #8
 8002d2a:	af00      	add	r7, sp, #0
	uint8_t ak09916_id = read_single_ak09916_reg(MAG_WIA2);
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	f000 fc5d 	bl	80035ec <read_single_ak09916_reg>
 8002d32:	4603      	mov	r3, r0
 8002d34:	71fb      	strb	r3, [r7, #7]

	if(ak09916_id == AK09916_ID)
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	2b09      	cmp	r3, #9
 8002d3a:	d101      	bne.n	8002d40 <ak09916_who_am_i+0x1a>
		return true;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e000      	b.n	8002d42 <ak09916_who_am_i+0x1c>
	else
		return false;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <icm20948_device_reset>:

void icm20948_device_reset()
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, 0x80 | 0x41);
 8002d4e:	22c1      	movs	r2, #193	@ 0xc1
 8002d50:	2106      	movs	r1, #6
 8002d52:	2000      	movs	r0, #0
 8002d54:	f000 fbca 	bl	80034ec <write_single_icm20948_reg>
	HAL_Delay(100);
 8002d58:	2064      	movs	r0, #100	@ 0x64
 8002d5a:	f001 fce1 	bl	8004720 <HAL_Delay>
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <ak09916_soft_reset>:

void ak09916_soft_reset()
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	af00      	add	r7, sp, #0
	write_single_ak09916_reg(MAG_CNTL3, 0x01);
 8002d66:	2101      	movs	r1, #1
 8002d68:	2032      	movs	r0, #50	@ 0x32
 8002d6a:	f000 fc60 	bl	800362e <write_single_ak09916_reg>
	HAL_Delay(100);
 8002d6e:	2064      	movs	r0, #100	@ 0x64
 8002d70:	f001 fcd6 	bl	8004720 <HAL_Delay>
}
 8002d74:	bf00      	nop
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <icm20948_wakeup>:

void icm20948_wakeup()
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002d7e:	2106      	movs	r1, #6
 8002d80:	2000      	movs	r0, #0
 8002d82:	f000 fb87 	bl	8003494 <read_single_icm20948_reg>
 8002d86:	4603      	mov	r3, r0
 8002d88:	71fb      	strb	r3, [r7, #7]
	new_val &= 0xBF;
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d90:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002d92:	79fb      	ldrb	r3, [r7, #7]
 8002d94:	461a      	mov	r2, r3
 8002d96:	2106      	movs	r1, #6
 8002d98:	2000      	movs	r0, #0
 8002d9a:	f000 fba7 	bl	80034ec <write_single_icm20948_reg>
	HAL_Delay(100);
 8002d9e:	2064      	movs	r0, #100	@ 0x64
 8002da0:	f001 fcbe 	bl	8004720 <HAL_Delay>
}
 8002da4:	bf00      	nop
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <icm20948_spi_slave_enable>:
	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
	HAL_Delay(100);
}

void icm20948_spi_slave_enable()
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002db2:	2103      	movs	r1, #3
 8002db4:	2000      	movs	r0, #0
 8002db6:	f000 fb6d 	bl	8003494 <read_single_icm20948_reg>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x10;
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	f043 0310 	orr.w	r3, r3, #16
 8002dc4:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	461a      	mov	r2, r3
 8002dca:	2103      	movs	r1, #3
 8002dcc:	2000      	movs	r0, #0
 8002dce:	f000 fb8d 	bl	80034ec <write_single_icm20948_reg>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <icm20948_i2c_master_reset>:

void icm20948_i2c_master_reset()
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002de0:	2103      	movs	r1, #3
 8002de2:	2000      	movs	r0, #0
 8002de4:	f000 fb56 	bl	8003494 <read_single_icm20948_reg>
 8002de8:	4603      	mov	r3, r0
 8002dea:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x02;
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	f043 0302 	orr.w	r3, r3, #2
 8002df2:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	461a      	mov	r2, r3
 8002df8:	2103      	movs	r1, #3
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	f000 fb76 	bl	80034ec <write_single_icm20948_reg>
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <icm20948_i2c_master_enable>:

void icm20948_i2c_master_enable()
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_USER_CTRL);
 8002e0e:	2103      	movs	r1, #3
 8002e10:	2000      	movs	r0, #0
 8002e12:	f000 fb3f 	bl	8003494 <read_single_icm20948_reg>
 8002e16:	4603      	mov	r3, r0
 8002e18:	71fb      	strb	r3, [r7, #7]
	new_val |= 0x20;
 8002e1a:	79fb      	ldrb	r3, [r7, #7]
 8002e1c:	f043 0320 	orr.w	r3, r3, #32
 8002e20:	71fb      	strb	r3, [r7, #7]

	write_single_icm20948_reg(ub_0, B0_USER_CTRL, new_val);
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	461a      	mov	r2, r3
 8002e26:	2103      	movs	r1, #3
 8002e28:	2000      	movs	r0, #0
 8002e2a:	f000 fb5f 	bl	80034ec <write_single_icm20948_reg>
	HAL_Delay(100);
 8002e2e:	2064      	movs	r0, #100	@ 0x64
 8002e30:	f001 fc76 	bl	8004720 <HAL_Delay>
}
 8002e34:	bf00      	nop
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <icm20948_i2c_master_clk_frq>:

void icm20948_i2c_master_clk_frq(uint8_t config)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL);
 8002e46:	2101      	movs	r1, #1
 8002e48:	2030      	movs	r0, #48	@ 0x30
 8002e4a:	f000 fb23 	bl	8003494 <read_single_icm20948_reg>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	73fb      	strb	r3, [r7, #15]
	new_val |= config;
 8002e52:	7bfa      	ldrb	r2, [r7, #15]
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_3, B3_I2C_MST_CTRL, new_val);	
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	2101      	movs	r1, #1
 8002e60:	2030      	movs	r0, #48	@ 0x30
 8002e62:	f000 fb43 	bl	80034ec <write_single_icm20948_reg>
}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <icm20948_clock_source>:

void icm20948_clock_source(uint8_t source)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b084      	sub	sp, #16
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	4603      	mov	r3, r0
 8002e76:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_0, B0_PWR_MGMT_1);
 8002e78:	2106      	movs	r1, #6
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f000 fb0a 	bl	8003494 <read_single_icm20948_reg>
 8002e80:	4603      	mov	r3, r0
 8002e82:	73fb      	strb	r3, [r7, #15]
	new_val |= source;
 8002e84:	7bfa      	ldrb	r2, [r7, #15]
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_0, B0_PWR_MGMT_1, new_val);
 8002e8c:	7bfb      	ldrb	r3, [r7, #15]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	2106      	movs	r1, #6
 8002e92:	2000      	movs	r0, #0
 8002e94:	f000 fb2a 	bl	80034ec <write_single_icm20948_reg>
}
 8002e98:	bf00      	nop
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <icm20948_odr_align_enable>:

void icm20948_odr_align_enable()
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
	write_single_icm20948_reg(ub_2, B2_ODR_ALIGN_EN, 0x01);
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	2109      	movs	r1, #9
 8002ea8:	2020      	movs	r0, #32
 8002eaa:	f000 fb1f 	bl	80034ec <write_single_icm20948_reg>
}
 8002eae:	bf00      	nop
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <icm20948_gyro_low_pass_filter>:

void icm20948_gyro_low_pass_filter(uint8_t config)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b084      	sub	sp, #16
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	4603      	mov	r3, r0
 8002eba:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	2020      	movs	r0, #32
 8002ec0:	f000 fae8 	bl	8003494 <read_single_icm20948_reg>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002ec8:	79fb      	ldrb	r3, [r7, #7]
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	b25a      	sxtb	r2, r3
 8002ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	b25b      	sxtb	r3, r3
 8002ed6:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002ed8:	7bfb      	ldrb	r3, [r7, #15]
 8002eda:	461a      	mov	r2, r3
 8002edc:	2101      	movs	r1, #1
 8002ede:	2020      	movs	r0, #32
 8002ee0:	f000 fb04 	bl	80034ec <write_single_icm20948_reg>
}
 8002ee4:	bf00      	nop
 8002ee6:	3710      	adds	r7, #16
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <icm20948_accel_low_pass_filter>:

void icm20948_accel_low_pass_filter(uint8_t config)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 8002ef6:	2114      	movs	r1, #20
 8002ef8:	2020      	movs	r0, #32
 8002efa:	f000 facb 	bl	8003494 <read_single_icm20948_reg>
 8002efe:	4603      	mov	r3, r0
 8002f00:	73fb      	strb	r3, [r7, #15]
	new_val |= config << 3;
 8002f02:	79fb      	ldrb	r3, [r7, #7]
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	b25a      	sxtb	r2, r3
 8002f08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	b25b      	sxtb	r3, r3
 8002f10:	73fb      	strb	r3, [r7, #15]

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	461a      	mov	r2, r3
 8002f16:	2101      	movs	r1, #1
 8002f18:	2020      	movs	r0, #32
 8002f1a:	f000 fae7 	bl	80034ec <write_single_icm20948_reg>
}
 8002f1e:	bf00      	nop
 8002f20:	3710      	adds	r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <icm20948_gyro_sample_rate_divider>:

void icm20948_gyro_sample_rate_divider(uint8_t divider)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b082      	sub	sp, #8
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_2, B2_GYRO_SMPLRT_DIV, divider);
 8002f30:	79fb      	ldrb	r3, [r7, #7]
 8002f32:	461a      	mov	r2, r3
 8002f34:	2100      	movs	r1, #0
 8002f36:	2020      	movs	r0, #32
 8002f38:	f000 fad8 	bl	80034ec <write_single_icm20948_reg>
}
 8002f3c:	bf00      	nop
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <icm20948_accel_sample_rate_divider>:

void icm20948_accel_sample_rate_divider(uint16_t divider)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	80fb      	strh	r3, [r7, #6]
	uint8_t divider_1 = (uint8_t)(divider >> 8);
 8002f4e:	88fb      	ldrh	r3, [r7, #6]
 8002f50:	0a1b      	lsrs	r3, r3, #8
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	73fb      	strb	r3, [r7, #15]
	uint8_t divider_2 = (uint8_t)(0x0F & divider);
 8002f56:	88fb      	ldrh	r3, [r7, #6]
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	73bb      	strb	r3, [r7, #14]

	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_1, divider_1);
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
 8002f62:	461a      	mov	r2, r3
 8002f64:	2110      	movs	r1, #16
 8002f66:	2020      	movs	r0, #32
 8002f68:	f000 fac0 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_2, B2_ACCEL_SMPLRT_DIV_2, divider_2);
 8002f6c:	7bbb      	ldrb	r3, [r7, #14]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	2111      	movs	r1, #17
 8002f72:	2020      	movs	r0, #32
 8002f74:	f000 faba 	bl	80034ec <write_single_icm20948_reg>
}
 8002f78:	bf00      	nop
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <ak09916_operation_mode_setting>:

void ak09916_operation_mode_setting(operation_mode mode)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	71fb      	strb	r3, [r7, #7]
	write_single_ak09916_reg(MAG_CNTL2, mode);
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	2031      	movs	r0, #49	@ 0x31
 8002f90:	f000 fb4d 	bl	800362e <write_single_ak09916_reg>
	HAL_Delay(100);
 8002f94:	2064      	movs	r0, #100	@ 0x64
 8002f96:	f001 fbc3 	bl	8004720 <HAL_Delay>
}
 8002f9a:	bf00      	nop
 8002f9c:	3708      	adds	r7, #8
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <icm20948_gyro_calibration>:

void icm20948_gyro_calibration()
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08a      	sub	sp, #40	@ 0x28
 8002fa8:	af00      	add	r7, sp, #0
	axises temp;
	int32_t gyro_bias[3] = {0};
 8002faa:	f107 030c 	add.w	r3, r7, #12
 8002fae:	2200      	movs	r2, #0
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	605a      	str	r2, [r3, #4]
 8002fb4:	609a      	str	r2, [r3, #8]
	uint8_t gyro_offset[6] = {0};
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	607b      	str	r3, [r7, #4]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc2:	e037      	b.n	8003034 <icm20948_gyro_calibration+0x90>
	{
		icm20948_gyro_read(&temp);
 8002fc4:	f107 0318 	add.w	r3, r7, #24
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff fcfc 	bl	80029c6 <icm20948_gyro_read>
		gyro_bias[0] += temp.x;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fd fe7b 	bl	8000ccc <__aeabi_i2f>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4610      	mov	r0, r2
 8002fde:	f7fd fdc1 	bl	8000b64 <__addsf3>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fe f88b 	bl	8001100 <__aeabi_f2iz>
 8002fea:	4603      	mov	r3, r0
 8002fec:	60fb      	str	r3, [r7, #12]
		gyro_bias[1] += temp.y;
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7fd fe6b 	bl	8000ccc <__aeabi_i2f>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4610      	mov	r0, r2
 8002ffe:	f7fd fdb1 	bl	8000b64 <__addsf3>
 8003002:	4603      	mov	r3, r0
 8003004:	4618      	mov	r0, r3
 8003006:	f7fe f87b 	bl	8001100 <__aeabi_f2iz>
 800300a:	4603      	mov	r3, r0
 800300c:	613b      	str	r3, [r7, #16]
		gyro_bias[2] += temp.z;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	4618      	mov	r0, r3
 8003012:	f7fd fe5b 	bl	8000ccc <__aeabi_i2f>
 8003016:	4602      	mov	r2, r0
 8003018:	6a3b      	ldr	r3, [r7, #32]
 800301a:	4619      	mov	r1, r3
 800301c:	4610      	mov	r0, r2
 800301e:	f7fd fda1 	bl	8000b64 <__addsf3>
 8003022:	4603      	mov	r3, r0
 8003024:	4618      	mov	r0, r3
 8003026:	f7fe f86b 	bl	8001100 <__aeabi_f2iz>
 800302a:	4603      	mov	r3, r0
 800302c:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < 100; i++)
 800302e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003030:	3301      	adds	r3, #1
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	2b63      	cmp	r3, #99	@ 0x63
 8003038:	ddc4      	ble.n	8002fc4 <icm20948_gyro_calibration+0x20>
	}

	gyro_bias[0] /= 100;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	4a29      	ldr	r2, [pc, #164]	@ (80030e4 <icm20948_gyro_calibration+0x140>)
 800303e:	fb82 1203 	smull	r1, r2, r2, r3
 8003042:	1152      	asrs	r2, r2, #5
 8003044:	17db      	asrs	r3, r3, #31
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	60fb      	str	r3, [r7, #12]
	gyro_bias[1] /= 100;
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	4a25      	ldr	r2, [pc, #148]	@ (80030e4 <icm20948_gyro_calibration+0x140>)
 800304e:	fb82 1203 	smull	r1, r2, r2, r3
 8003052:	1152      	asrs	r2, r2, #5
 8003054:	17db      	asrs	r3, r3, #31
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	613b      	str	r3, [r7, #16]
	gyro_bias[2] /= 100;
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	4a21      	ldr	r2, [pc, #132]	@ (80030e4 <icm20948_gyro_calibration+0x140>)
 800305e:	fb82 1203 	smull	r1, r2, r2, r3
 8003062:	1152      	asrs	r2, r2, #5
 8003064:	17db      	asrs	r3, r3, #31
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	617b      	str	r3, [r7, #20]

	// Construct the gyro biases for push to the hardware gyro bias registers,
	// which are reset to zero upon device startup.
	// Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format.
	// Biases are additive, so change sign on calculated average gyro biases
	gyro_offset[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; 
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	425b      	negs	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	da00      	bge.n	8003074 <icm20948_gyro_calibration+0xd0>
 8003072:	3303      	adds	r3, #3
 8003074:	109b      	asrs	r3, r3, #2
 8003076:	121b      	asrs	r3, r3, #8
 8003078:	b2db      	uxtb	r3, r3
 800307a:	713b      	strb	r3, [r7, #4]
	gyro_offset[1] = (-gyro_bias[0] / 4)       & 0xFF; 
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	425b      	negs	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	da00      	bge.n	8003086 <icm20948_gyro_calibration+0xe2>
 8003084:	3303      	adds	r3, #3
 8003086:	109b      	asrs	r3, r3, #2
 8003088:	b2db      	uxtb	r3, r3
 800308a:	717b      	strb	r3, [r7, #5]
	gyro_offset[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	425b      	negs	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	da00      	bge.n	8003096 <icm20948_gyro_calibration+0xf2>
 8003094:	3303      	adds	r3, #3
 8003096:	109b      	asrs	r3, r3, #2
 8003098:	121b      	asrs	r3, r3, #8
 800309a:	b2db      	uxtb	r3, r3
 800309c:	71bb      	strb	r3, [r7, #6]
	gyro_offset[3] = (-gyro_bias[1] / 4)       & 0xFF;
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	425b      	negs	r3, r3
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	da00      	bge.n	80030a8 <icm20948_gyro_calibration+0x104>
 80030a6:	3303      	adds	r3, #3
 80030a8:	109b      	asrs	r3, r3, #2
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	71fb      	strb	r3, [r7, #7]
	gyro_offset[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	425b      	negs	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	da00      	bge.n	80030b8 <icm20948_gyro_calibration+0x114>
 80030b6:	3303      	adds	r3, #3
 80030b8:	109b      	asrs	r3, r3, #2
 80030ba:	121b      	asrs	r3, r3, #8
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	723b      	strb	r3, [r7, #8]
	gyro_offset[5] = (-gyro_bias[2] / 4)       & 0xFF;
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	425b      	negs	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	da00      	bge.n	80030ca <icm20948_gyro_calibration+0x126>
 80030c8:	3303      	adds	r3, #3
 80030ca:	109b      	asrs	r3, r3, #2
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_2, B2_XG_OFFS_USRH, gyro_offset, 6);
 80030d0:	1d3a      	adds	r2, r7, #4
 80030d2:	2306      	movs	r3, #6
 80030d4:	2103      	movs	r1, #3
 80030d6:	2020      	movs	r0, #32
 80030d8:	f000 fa5c 	bl	8003594 <write_multiple_icm20948_reg>
}
 80030dc:	bf00      	nop
 80030de:	3728      	adds	r7, #40	@ 0x28
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	51eb851f 	.word	0x51eb851f

080030e8 <icm20948_accel_calibration>:

void icm20948_accel_calibration()
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b090      	sub	sp, #64	@ 0x40
 80030ec:	af00      	add	r7, sp, #0
	axises temp;
	uint8_t* temp2;
	uint8_t* temp3;
	uint8_t* temp4;
	
	int32_t accel_bias[3] = {0};
 80030ee:	f107 0318 	add.w	r3, r7, #24
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	605a      	str	r2, [r3, #4]
 80030f8:	609a      	str	r2, [r3, #8]
	int32_t accel_bias_reg[3] = {0};
 80030fa:	f107 030c 	add.w	r3, r7, #12
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	605a      	str	r2, [r3, #4]
 8003104:	609a      	str	r2, [r3, #8]
	uint8_t accel_offset[6] = {0};
 8003106:	2300      	movs	r3, #0
 8003108:	607b      	str	r3, [r7, #4]
 800310a:	2300      	movs	r3, #0
 800310c:	813b      	strh	r3, [r7, #8]

	for(int i = 0; i < 100; i++)
 800310e:	2300      	movs	r3, #0
 8003110:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003112:	e037      	b.n	8003184 <icm20948_accel_calibration+0x9c>
	{
		icm20948_accel_read(&temp);
 8003114:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff fc95 	bl	8002a48 <icm20948_accel_read>
		accel_bias[0] += temp.x;
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	4618      	mov	r0, r3
 8003122:	f7fd fdd3 	bl	8000ccc <__aeabi_i2f>
 8003126:	4602      	mov	r2, r0
 8003128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312a:	4619      	mov	r1, r3
 800312c:	4610      	mov	r0, r2
 800312e:	f7fd fd19 	bl	8000b64 <__addsf3>
 8003132:	4603      	mov	r3, r0
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd ffe3 	bl	8001100 <__aeabi_f2iz>
 800313a:	4603      	mov	r3, r0
 800313c:	61bb      	str	r3, [r7, #24]
		accel_bias[1] += temp.y;
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	4618      	mov	r0, r3
 8003142:	f7fd fdc3 	bl	8000ccc <__aeabi_i2f>
 8003146:	4602      	mov	r2, r0
 8003148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800314a:	4619      	mov	r1, r3
 800314c:	4610      	mov	r0, r2
 800314e:	f7fd fd09 	bl	8000b64 <__addsf3>
 8003152:	4603      	mov	r3, r0
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd ffd3 	bl	8001100 <__aeabi_f2iz>
 800315a:	4603      	mov	r3, r0
 800315c:	61fb      	str	r3, [r7, #28]
		accel_bias[2] += temp.z;
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	4618      	mov	r0, r3
 8003162:	f7fd fdb3 	bl	8000ccc <__aeabi_i2f>
 8003166:	4602      	mov	r2, r0
 8003168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800316a:	4619      	mov	r1, r3
 800316c:	4610      	mov	r0, r2
 800316e:	f7fd fcf9 	bl	8000b64 <__addsf3>
 8003172:	4603      	mov	r3, r0
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd ffc3 	bl	8001100 <__aeabi_f2iz>
 800317a:	4603      	mov	r3, r0
 800317c:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < 100; i++)
 800317e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003180:	3301      	adds	r3, #1
 8003182:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003186:	2b63      	cmp	r3, #99	@ 0x63
 8003188:	ddc4      	ble.n	8003114 <icm20948_accel_calibration+0x2c>
	}

	accel_bias[0] /= 100;
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	4a5e      	ldr	r2, [pc, #376]	@ (8003308 <icm20948_accel_calibration+0x220>)
 800318e:	fb82 1203 	smull	r1, r2, r2, r3
 8003192:	1152      	asrs	r2, r2, #5
 8003194:	17db      	asrs	r3, r3, #31
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	61bb      	str	r3, [r7, #24]
	accel_bias[1] /= 100;
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	4a5a      	ldr	r2, [pc, #360]	@ (8003308 <icm20948_accel_calibration+0x220>)
 800319e:	fb82 1203 	smull	r1, r2, r2, r3
 80031a2:	1152      	asrs	r2, r2, #5
 80031a4:	17db      	asrs	r3, r3, #31
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	61fb      	str	r3, [r7, #28]
	accel_bias[2] /= 100;
 80031aa:	6a3b      	ldr	r3, [r7, #32]
 80031ac:	4a56      	ldr	r2, [pc, #344]	@ (8003308 <icm20948_accel_calibration+0x220>)
 80031ae:	fb82 1203 	smull	r1, r2, r2, r3
 80031b2:	1152      	asrs	r2, r2, #5
 80031b4:	17db      	asrs	r3, r3, #31
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	623b      	str	r3, [r7, #32]

	uint8_t mask_bit[3] = {0, 0, 0};
 80031ba:	4a54      	ldr	r2, [pc, #336]	@ (800330c <icm20948_accel_calibration+0x224>)
 80031bc:	463b      	mov	r3, r7
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	4611      	mov	r1, r2
 80031c2:	8019      	strh	r1, [r3, #0]
 80031c4:	3302      	adds	r3, #2
 80031c6:	0c12      	lsrs	r2, r2, #16
 80031c8:	701a      	strb	r2, [r3, #0]

	temp2 = read_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, 2);
 80031ca:	2202      	movs	r2, #2
 80031cc:	2114      	movs	r1, #20
 80031ce:	2010      	movs	r0, #16
 80031d0:	f000 f9b0 	bl	8003534 <read_multiple_icm20948_reg>
 80031d4:	63b8      	str	r0, [r7, #56]	@ 0x38
	accel_bias_reg[0] = (int32_t)(temp2[0] << 8 | temp2[1]);
 80031d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	021b      	lsls	r3, r3, #8
 80031dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80031de:	3201      	adds	r2, #1
 80031e0:	7812      	ldrb	r2, [r2, #0]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]
	mask_bit[0] = temp2[1] & 0x01;
 80031e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031e8:	3301      	adds	r3, #1
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	703b      	strb	r3, [r7, #0]

	temp3 = read_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, 2);
 80031f4:	2202      	movs	r2, #2
 80031f6:	2117      	movs	r1, #23
 80031f8:	2010      	movs	r0, #16
 80031fa:	f000 f99b 	bl	8003534 <read_multiple_icm20948_reg>
 80031fe:	6378      	str	r0, [r7, #52]	@ 0x34
	accel_bias_reg[1] = (int32_t)(temp3[0] << 8 | temp3[1]);
 8003200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	021b      	lsls	r3, r3, #8
 8003206:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003208:	3201      	adds	r2, #1
 800320a:	7812      	ldrb	r2, [r2, #0]
 800320c:	4313      	orrs	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
	mask_bit[1] = temp3[1] & 0x01;
 8003210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003212:	3301      	adds	r3, #1
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	b2db      	uxtb	r3, r3
 800321c:	707b      	strb	r3, [r7, #1]

	temp4 = read_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, 2);
 800321e:	2202      	movs	r2, #2
 8003220:	211a      	movs	r1, #26
 8003222:	2010      	movs	r0, #16
 8003224:	f000 f986 	bl	8003534 <read_multiple_icm20948_reg>
 8003228:	6338      	str	r0, [r7, #48]	@ 0x30
	accel_bias_reg[2] = (int32_t)(temp4[0] << 8 | temp4[1]);
 800322a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	021b      	lsls	r3, r3, #8
 8003230:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003232:	3201      	adds	r2, #1
 8003234:	7812      	ldrb	r2, [r2, #0]
 8003236:	4313      	orrs	r3, r2
 8003238:	617b      	str	r3, [r7, #20]
	mask_bit[2] = temp4[1] & 0x01;
 800323a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800323c:	3301      	adds	r3, #1
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	b2db      	uxtb	r3, r3
 8003246:	70bb      	strb	r3, [r7, #2]

	accel_bias_reg[0] -= (accel_bias[0] / 8);
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	2b00      	cmp	r3, #0
 800324e:	da00      	bge.n	8003252 <icm20948_accel_calibration+0x16a>
 8003250:	3307      	adds	r3, #7
 8003252:	10db      	asrs	r3, r3, #3
 8003254:	425b      	negs	r3, r3
 8003256:	4413      	add	r3, r2
 8003258:	60fb      	str	r3, [r7, #12]
	accel_bias_reg[1] -= (accel_bias[1] / 8);
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	2b00      	cmp	r3, #0
 8003260:	da00      	bge.n	8003264 <icm20948_accel_calibration+0x17c>
 8003262:	3307      	adds	r3, #7
 8003264:	10db      	asrs	r3, r3, #3
 8003266:	425b      	negs	r3, r3
 8003268:	4413      	add	r3, r2
 800326a:	613b      	str	r3, [r7, #16]
	accel_bias_reg[2] -= (accel_bias[2] / 8);
 800326c:	697a      	ldr	r2, [r7, #20]
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	2b00      	cmp	r3, #0
 8003272:	da00      	bge.n	8003276 <icm20948_accel_calibration+0x18e>
 8003274:	3307      	adds	r3, #7
 8003276:	10db      	asrs	r3, r3, #3
 8003278:	425b      	negs	r3, r3
 800327a:	4413      	add	r3, r2
 800327c:	617b      	str	r3, [r7, #20]

	accel_offset[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	121b      	asrs	r3, r3, #8
 8003282:	b2db      	uxtb	r3, r3
 8003284:	713b      	strb	r3, [r7, #4]
  	accel_offset[1] = (accel_bias_reg[0])      & 0xFE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	f023 0301 	bic.w	r3, r3, #1
 800328e:	b2db      	uxtb	r3, r3
 8003290:	717b      	strb	r3, [r7, #5]
	accel_offset[1] = accel_offset[1] | mask_bit[0];
 8003292:	797a      	ldrb	r2, [r7, #5]
 8003294:	783b      	ldrb	r3, [r7, #0]
 8003296:	4313      	orrs	r3, r2
 8003298:	b2db      	uxtb	r3, r3
 800329a:	717b      	strb	r3, [r7, #5]

	accel_offset[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	121b      	asrs	r3, r3, #8
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	71bb      	strb	r3, [r7, #6]
  	accel_offset[3] = (accel_bias_reg[1])      & 0xFE;
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	f023 0301 	bic.w	r3, r3, #1
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	71fb      	strb	r3, [r7, #7]
	accel_offset[3] = accel_offset[3] | mask_bit[1];
 80032b0:	79fa      	ldrb	r2, [r7, #7]
 80032b2:	787b      	ldrb	r3, [r7, #1]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	71fb      	strb	r3, [r7, #7]

	accel_offset[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	121b      	asrs	r3, r3, #8
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	723b      	strb	r3, [r7, #8]
	accel_offset[5] = (accel_bias_reg[2])      & 0xFE;
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	f023 0301 	bic.w	r3, r3, #1
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	727b      	strb	r3, [r7, #9]
	accel_offset[5] = accel_offset[5] | mask_bit[2];
 80032ce:	7a7a      	ldrb	r2, [r7, #9]
 80032d0:	78bb      	ldrb	r3, [r7, #2]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	727b      	strb	r3, [r7, #9]
	
	write_multiple_icm20948_reg(ub_1, B1_XA_OFFS_H, &accel_offset[0], 2);
 80032d8:	1d3a      	adds	r2, r7, #4
 80032da:	2302      	movs	r3, #2
 80032dc:	2114      	movs	r1, #20
 80032de:	2010      	movs	r0, #16
 80032e0:	f000 f958 	bl	8003594 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_YA_OFFS_H, &accel_offset[2], 2);
 80032e4:	1d3b      	adds	r3, r7, #4
 80032e6:	1c9a      	adds	r2, r3, #2
 80032e8:	2302      	movs	r3, #2
 80032ea:	2117      	movs	r1, #23
 80032ec:	2010      	movs	r0, #16
 80032ee:	f000 f951 	bl	8003594 <write_multiple_icm20948_reg>
	write_multiple_icm20948_reg(ub_1, B1_ZA_OFFS_H, &accel_offset[4], 2);
 80032f2:	1d3b      	adds	r3, r7, #4
 80032f4:	1d1a      	adds	r2, r3, #4
 80032f6:	2302      	movs	r3, #2
 80032f8:	211a      	movs	r1, #26
 80032fa:	2010      	movs	r0, #16
 80032fc:	f000 f94a 	bl	8003594 <write_multiple_icm20948_reg>
}
 8003300:	bf00      	nop
 8003302:	3740      	adds	r7, #64	@ 0x40
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	51eb851f 	.word	0x51eb851f
 800330c:	0800a4c8 	.word	0x0800a4c8

08003310 <icm20948_gyro_full_scale_select>:

void icm20948_gyro_full_scale_select(gyro_full_scale full_scale)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1);
 800331a:	2101      	movs	r1, #1
 800331c:	2020      	movs	r0, #32
 800331e:	f000 f8b9 	bl	8003494 <read_single_icm20948_reg>
 8003322:	4603      	mov	r3, r0
 8003324:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	2b03      	cmp	r3, #3
 800332a:	d827      	bhi.n	800337c <icm20948_gyro_full_scale_select+0x6c>
 800332c:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <icm20948_gyro_full_scale_select+0x24>)
 800332e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003332:	bf00      	nop
 8003334:	08003345 	.word	0x08003345
 8003338:	0800334d 	.word	0x0800334d
 800333c:	0800335d 	.word	0x0800335d
 8003340:	0800336d 	.word	0x0800336d
	{
		case _250dps :
			new_val |= 0x00;
			gyro_scale_factor = 131.0;
 8003344:	4b12      	ldr	r3, [pc, #72]	@ (8003390 <icm20948_gyro_full_scale_select+0x80>)
 8003346:	4a13      	ldr	r2, [pc, #76]	@ (8003394 <icm20948_gyro_full_scale_select+0x84>)
 8003348:	601a      	str	r2, [r3, #0]
			break;
 800334a:	e017      	b.n	800337c <icm20948_gyro_full_scale_select+0x6c>
		case _500dps :
			new_val |= 0x02;
 800334c:	7bfb      	ldrb	r3, [r7, #15]
 800334e:	f043 0302 	orr.w	r3, r3, #2
 8003352:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 65.5;
 8003354:	4b0e      	ldr	r3, [pc, #56]	@ (8003390 <icm20948_gyro_full_scale_select+0x80>)
 8003356:	4a10      	ldr	r2, [pc, #64]	@ (8003398 <icm20948_gyro_full_scale_select+0x88>)
 8003358:	601a      	str	r2, [r3, #0]
			break;
 800335a:	e00f      	b.n	800337c <icm20948_gyro_full_scale_select+0x6c>
		case _1000dps :
			new_val |= 0x04;
 800335c:	7bfb      	ldrb	r3, [r7, #15]
 800335e:	f043 0304 	orr.w	r3, r3, #4
 8003362:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 32.8;
 8003364:	4b0a      	ldr	r3, [pc, #40]	@ (8003390 <icm20948_gyro_full_scale_select+0x80>)
 8003366:	4a0d      	ldr	r2, [pc, #52]	@ (800339c <icm20948_gyro_full_scale_select+0x8c>)
 8003368:	601a      	str	r2, [r3, #0]
			break;
 800336a:	e007      	b.n	800337c <icm20948_gyro_full_scale_select+0x6c>
		case _2000dps :
			new_val |= 0x06;
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	f043 0306 	orr.w	r3, r3, #6
 8003372:	73fb      	strb	r3, [r7, #15]
			gyro_scale_factor = 16.4;
 8003374:	4b06      	ldr	r3, [pc, #24]	@ (8003390 <icm20948_gyro_full_scale_select+0x80>)
 8003376:	4a0a      	ldr	r2, [pc, #40]	@ (80033a0 <icm20948_gyro_full_scale_select+0x90>)
 8003378:	601a      	str	r2, [r3, #0]
			break;
 800337a:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_GYRO_CONFIG_1, new_val);
 800337c:	7bfb      	ldrb	r3, [r7, #15]
 800337e:	461a      	mov	r2, r3
 8003380:	2101      	movs	r1, #1
 8003382:	2020      	movs	r0, #32
 8003384:	f000 f8b2 	bl	80034ec <write_single_icm20948_reg>
}
 8003388:	bf00      	nop
 800338a:	3710      	adds	r7, #16
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	200002f0 	.word	0x200002f0
 8003394:	43030000 	.word	0x43030000
 8003398:	42830000 	.word	0x42830000
 800339c:	42033333 	.word	0x42033333
 80033a0:	41833333 	.word	0x41833333

080033a4 <icm20948_accel_full_scale_select>:

void icm20948_accel_full_scale_select(accel_full_scale full_scale)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	4603      	mov	r3, r0
 80033ac:	71fb      	strb	r3, [r7, #7]
	uint8_t new_val = read_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG);
 80033ae:	2114      	movs	r1, #20
 80033b0:	2020      	movs	r0, #32
 80033b2:	f000 f86f 	bl	8003494 <read_single_icm20948_reg>
 80033b6:	4603      	mov	r3, r0
 80033b8:	73fb      	strb	r3, [r7, #15]
	
	switch(full_scale)
 80033ba:	79fb      	ldrb	r3, [r7, #7]
 80033bc:	2b03      	cmp	r3, #3
 80033be:	d82b      	bhi.n	8003418 <icm20948_accel_full_scale_select+0x74>
 80033c0:	a201      	add	r2, pc, #4	@ (adr r2, 80033c8 <icm20948_accel_full_scale_select+0x24>)
 80033c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c6:	bf00      	nop
 80033c8:	080033d9 	.word	0x080033d9
 80033cc:	080033e3 	.word	0x080033e3
 80033d0:	080033f5 	.word	0x080033f5
 80033d4:	08003407 	.word	0x08003407
	{
		case _2g :
			new_val |= 0x00;
			accel_scale_factor = 16384;
 80033d8:	4b14      	ldr	r3, [pc, #80]	@ (800342c <icm20948_accel_full_scale_select+0x88>)
 80033da:	f04f 428d 	mov.w	r2, #1182793728	@ 0x46800000
 80033de:	601a      	str	r2, [r3, #0]
			break;
 80033e0:	e01a      	b.n	8003418 <icm20948_accel_full_scale_select+0x74>
		case _4g :
			new_val |= 0x02;
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	f043 0302 	orr.w	r3, r3, #2
 80033e8:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 8192;
 80033ea:	4b10      	ldr	r3, [pc, #64]	@ (800342c <icm20948_accel_full_scale_select+0x88>)
 80033ec:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 80033f0:	601a      	str	r2, [r3, #0]
			break;
 80033f2:	e011      	b.n	8003418 <icm20948_accel_full_scale_select+0x74>
		case _8g :
			new_val |= 0x04;
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	f043 0304 	orr.w	r3, r3, #4
 80033fa:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 4096;
 80033fc:	4b0b      	ldr	r3, [pc, #44]	@ (800342c <icm20948_accel_full_scale_select+0x88>)
 80033fe:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 8003402:	601a      	str	r2, [r3, #0]
			break;
 8003404:	e008      	b.n	8003418 <icm20948_accel_full_scale_select+0x74>
		case _16g :
			new_val |= 0x06;
 8003406:	7bfb      	ldrb	r3, [r7, #15]
 8003408:	f043 0306 	orr.w	r3, r3, #6
 800340c:	73fb      	strb	r3, [r7, #15]
			accel_scale_factor = 2048;
 800340e:	4b07      	ldr	r3, [pc, #28]	@ (800342c <icm20948_accel_full_scale_select+0x88>)
 8003410:	f04f 428a 	mov.w	r2, #1157627904	@ 0x45000000
 8003414:	601a      	str	r2, [r3, #0]
			break;
 8003416:	bf00      	nop
	}

	write_single_icm20948_reg(ub_2, B2_ACCEL_CONFIG, new_val);
 8003418:	7bfb      	ldrb	r3, [r7, #15]
 800341a:	461a      	mov	r2, r3
 800341c:	2114      	movs	r1, #20
 800341e:	2020      	movs	r0, #32
 8003420:	f000 f864 	bl	80034ec <write_single_icm20948_reg>
}
 8003424:	bf00      	nop
 8003426:	3710      	adds	r7, #16
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	200002f4 	.word	0x200002f4

08003430 <cs_high>:


/* Static Functions */
static void cs_high()
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, SET);	
 8003434:	2201      	movs	r2, #1
 8003436:	2110      	movs	r1, #16
 8003438:	4802      	ldr	r0, [pc, #8]	@ (8003444 <cs_high+0x14>)
 800343a:	f001 fc07 	bl	8004c4c <HAL_GPIO_WritePin>
}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40020000 	.word	0x40020000

08003448 <cs_low>:

static void cs_low()
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM20948_SPI_CS_PIN_PORT, ICM20948_SPI_CS_PIN_NUMBER, RESET);
 800344c:	2200      	movs	r2, #0
 800344e:	2110      	movs	r1, #16
 8003450:	4802      	ldr	r0, [pc, #8]	@ (800345c <cs_low+0x14>)
 8003452:	f001 fbfb 	bl	8004c4c <HAL_GPIO_WritePin>
}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40020000 	.word	0x40020000

08003460 <select_user_bank>:

static void select_user_bank(userbank ub)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	71fb      	strb	r3, [r7, #7]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | REG_BANK_SEL;
 800346a:	237f      	movs	r3, #127	@ 0x7f
 800346c:	733b      	strb	r3, [r7, #12]
	write_reg[1] = ub;
 800346e:	79fb      	ldrb	r3, [r7, #7]
 8003470:	737b      	strb	r3, [r7, #13]

	cs_low();
 8003472:	f7ff ffe9 	bl	8003448 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8003476:	f107 010c 	add.w	r1, r7, #12
 800347a:	230a      	movs	r3, #10
 800347c:	2202      	movs	r2, #2
 800347e:	4804      	ldr	r0, [pc, #16]	@ (8003490 <select_user_bank+0x30>)
 8003480:	f002 fa39 	bl	80058f6 <HAL_SPI_Transmit>
	cs_high();
 8003484:	f7ff ffd4 	bl	8003430 <cs_high>
}
 8003488:	bf00      	nop
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	20000358 	.word	0x20000358

08003494 <read_single_icm20948_reg>:

static uint8_t read_single_icm20948_reg(userbank ub, uint8_t reg)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	460a      	mov	r2, r1
 800349e:	71fb      	strb	r3, [r7, #7]
 80034a0:	4613      	mov	r3, r2
 80034a2:	71bb      	strb	r3, [r7, #6]
	uint8_t read_reg = READ | reg;
 80034a4:	79bb      	ldrb	r3, [r7, #6]
 80034a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	73fb      	strb	r3, [r7, #15]
	uint8_t reg_val;
	select_user_bank(ub);
 80034ae:	79fb      	ldrb	r3, [r7, #7]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7ff ffd5 	bl	8003460 <select_user_bank>

	cs_low();
 80034b6:	f7ff ffc7 	bl	8003448 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 80034ba:	f107 010f 	add.w	r1, r7, #15
 80034be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034c2:	2201      	movs	r2, #1
 80034c4:	4808      	ldr	r0, [pc, #32]	@ (80034e8 <read_single_icm20948_reg+0x54>)
 80034c6:	f002 fa16 	bl	80058f6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, &reg_val, 1, 1000);
 80034ca:	f107 010e 	add.w	r1, r7, #14
 80034ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034d2:	2201      	movs	r2, #1
 80034d4:	4804      	ldr	r0, [pc, #16]	@ (80034e8 <read_single_icm20948_reg+0x54>)
 80034d6:	f002 fb51 	bl	8005b7c <HAL_SPI_Receive>
	cs_high();
 80034da:	f7ff ffa9 	bl	8003430 <cs_high>

	return reg_val;
 80034de:	7bbb      	ldrb	r3, [r7, #14]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	20000358 	.word	0x20000358

080034ec <write_single_icm20948_reg>:

static void write_single_icm20948_reg(userbank ub, uint8_t reg, uint8_t val)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	4603      	mov	r3, r0
 80034f4:	71fb      	strb	r3, [r7, #7]
 80034f6:	460b      	mov	r3, r1
 80034f8:	71bb      	strb	r3, [r7, #6]
 80034fa:	4613      	mov	r3, r2
 80034fc:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg[2];
	write_reg[0] = WRITE | reg;
 80034fe:	79bb      	ldrb	r3, [r7, #6]
 8003500:	733b      	strb	r3, [r7, #12]
	write_reg[1] = val;
 8003502:	797b      	ldrb	r3, [r7, #5]
 8003504:	737b      	strb	r3, [r7, #13]

	select_user_bank(ub);
 8003506:	79fb      	ldrb	r3, [r7, #7]
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff ffa9 	bl	8003460 <select_user_bank>

	cs_low();
 800350e:	f7ff ff9b 	bl	8003448 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 1000);
 8003512:	f107 010c 	add.w	r1, r7, #12
 8003516:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800351a:	2202      	movs	r2, #2
 800351c:	4804      	ldr	r0, [pc, #16]	@ (8003530 <write_single_icm20948_reg+0x44>)
 800351e:	f002 f9ea 	bl	80058f6 <HAL_SPI_Transmit>
	cs_high();
 8003522:	f7ff ff85 	bl	8003430 <cs_high>
}
 8003526:	bf00      	nop
 8003528:	3710      	adds	r7, #16
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20000358 	.word	0x20000358

08003534 <read_multiple_icm20948_reg>:

static uint8_t* read_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t len)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	71fb      	strb	r3, [r7, #7]
 800353e:	460b      	mov	r3, r1
 8003540:	71bb      	strb	r3, [r7, #6]
 8003542:	4613      	mov	r3, r2
 8003544:	717b      	strb	r3, [r7, #5]
	uint8_t read_reg = READ | reg;
 8003546:	79bb      	ldrb	r3, [r7, #6]
 8003548:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800354c:	b2db      	uxtb	r3, r3
 800354e:	73fb      	strb	r3, [r7, #15]
	static uint8_t reg_val[6];
	select_user_bank(ub);
 8003550:	79fb      	ldrb	r3, [r7, #7]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff ff84 	bl	8003460 <select_user_bank>

	cs_low();
 8003558:	f7ff ff76 	bl	8003448 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 1000);
 800355c:	f107 010f 	add.w	r1, r7, #15
 8003560:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003564:	2201      	movs	r2, #1
 8003566:	4809      	ldr	r0, [pc, #36]	@ (800358c <read_multiple_icm20948_reg+0x58>)
 8003568:	f002 f9c5 	bl	80058f6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 1000);
 800356c:	797b      	ldrb	r3, [r7, #5]
 800356e:	b29a      	uxth	r2, r3
 8003570:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003574:	4906      	ldr	r1, [pc, #24]	@ (8003590 <read_multiple_icm20948_reg+0x5c>)
 8003576:	4805      	ldr	r0, [pc, #20]	@ (800358c <read_multiple_icm20948_reg+0x58>)
 8003578:	f002 fb00 	bl	8005b7c <HAL_SPI_Receive>
	cs_high();
 800357c:	f7ff ff58 	bl	8003430 <cs_high>

	return reg_val;
 8003580:	4b03      	ldr	r3, [pc, #12]	@ (8003590 <read_multiple_icm20948_reg+0x5c>)
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20000358 	.word	0x20000358
 8003590:	200002f8 	.word	0x200002f8

08003594 <write_multiple_icm20948_reg>:

static void write_multiple_icm20948_reg(userbank ub, uint8_t reg, uint8_t* val, uint8_t len)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	603a      	str	r2, [r7, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	71fb      	strb	r3, [r7, #7]
 80035a2:	460b      	mov	r3, r1
 80035a4:	71bb      	strb	r3, [r7, #6]
 80035a6:	4613      	mov	r3, r2
 80035a8:	717b      	strb	r3, [r7, #5]
	uint8_t write_reg = WRITE | reg;
 80035aa:	79bb      	ldrb	r3, [r7, #6]
 80035ac:	73fb      	strb	r3, [r7, #15]
	select_user_bank(ub);
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff ff55 	bl	8003460 <select_user_bank>

	cs_low();
 80035b6:	f7ff ff47 	bl	8003448 <cs_low>
	HAL_SPI_Transmit(ICM20948_SPI, &write_reg, 1, 1000);
 80035ba:	f107 010f 	add.w	r1, r7, #15
 80035be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035c2:	2201      	movs	r2, #1
 80035c4:	4808      	ldr	r0, [pc, #32]	@ (80035e8 <write_multiple_icm20948_reg+0x54>)
 80035c6:	f002 f996 	bl	80058f6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(ICM20948_SPI, val, len, 1000);
 80035ca:	797b      	ldrb	r3, [r7, #5]
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035d2:	6839      	ldr	r1, [r7, #0]
 80035d4:	4804      	ldr	r0, [pc, #16]	@ (80035e8 <write_multiple_icm20948_reg+0x54>)
 80035d6:	f002 f98e 	bl	80058f6 <HAL_SPI_Transmit>
	cs_high();
 80035da:	f7ff ff29 	bl	8003430 <cs_high>
}
 80035de:	bf00      	nop
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000358 	.word	0x20000358

080035ec <read_single_ak09916_reg>:

static uint8_t read_single_ak09916_reg(uint8_t reg)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	71fb      	strb	r3, [r7, #7]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 80035f6:	228c      	movs	r2, #140	@ 0x8c
 80035f8:	2103      	movs	r1, #3
 80035fa:	2030      	movs	r0, #48	@ 0x30
 80035fc:	f7ff ff76 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	461a      	mov	r2, r3
 8003604:	2104      	movs	r1, #4
 8003606:	2030      	movs	r0, #48	@ 0x30
 8003608:	f7ff ff70 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 800360c:	2281      	movs	r2, #129	@ 0x81
 800360e:	2105      	movs	r1, #5
 8003610:	2030      	movs	r0, #48	@ 0x30
 8003612:	f7ff ff6b 	bl	80034ec <write_single_icm20948_reg>

	HAL_Delay(1);
 8003616:	2001      	movs	r0, #1
 8003618:	f001 f882 	bl	8004720 <HAL_Delay>
	return read_single_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00);
 800361c:	213b      	movs	r1, #59	@ 0x3b
 800361e:	2000      	movs	r0, #0
 8003620:	f7ff ff38 	bl	8003494 <read_single_icm20948_reg>
 8003624:	4603      	mov	r3, r0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <write_single_ak09916_reg>:

static void write_single_ak09916_reg(uint8_t reg, uint8_t val)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b082      	sub	sp, #8
 8003632:	af00      	add	r7, sp, #0
 8003634:	4603      	mov	r3, r0
 8003636:	460a      	mov	r2, r1
 8003638:	71fb      	strb	r3, [r7, #7]
 800363a:	4613      	mov	r3, r2
 800363c:	71bb      	strb	r3, [r7, #6]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, WRITE | MAG_SLAVE_ADDR);
 800363e:	220c      	movs	r2, #12
 8003640:	2103      	movs	r1, #3
 8003642:	2030      	movs	r0, #48	@ 0x30
 8003644:	f7ff ff52 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 8003648:	79fb      	ldrb	r3, [r7, #7]
 800364a:	461a      	mov	r2, r3
 800364c:	2104      	movs	r1, #4
 800364e:	2030      	movs	r0, #48	@ 0x30
 8003650:	f7ff ff4c 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_DO, val);
 8003654:	79bb      	ldrb	r3, [r7, #6]
 8003656:	461a      	mov	r2, r3
 8003658:	2106      	movs	r1, #6
 800365a:	2030      	movs	r0, #48	@ 0x30
 800365c:	f7ff ff46 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x81);
 8003660:	2281      	movs	r2, #129	@ 0x81
 8003662:	2105      	movs	r1, #5
 8003664:	2030      	movs	r0, #48	@ 0x30
 8003666:	f7ff ff41 	bl	80034ec <write_single_icm20948_reg>
}
 800366a:	bf00      	nop
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <read_multiple_ak09916_reg>:

static uint8_t* read_multiple_ak09916_reg(uint8_t reg, uint8_t len)
{	
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	4603      	mov	r3, r0
 800367a:	460a      	mov	r2, r1
 800367c:	71fb      	strb	r3, [r7, #7]
 800367e:	4613      	mov	r3, r2
 8003680:	71bb      	strb	r3, [r7, #6]
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_ADDR, READ | MAG_SLAVE_ADDR);
 8003682:	228c      	movs	r2, #140	@ 0x8c
 8003684:	2103      	movs	r1, #3
 8003686:	2030      	movs	r0, #48	@ 0x30
 8003688:	f7ff ff30 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_REG, reg);
 800368c:	79fb      	ldrb	r3, [r7, #7]
 800368e:	461a      	mov	r2, r3
 8003690:	2104      	movs	r1, #4
 8003692:	2030      	movs	r0, #48	@ 0x30
 8003694:	f7ff ff2a 	bl	80034ec <write_single_icm20948_reg>
	write_single_icm20948_reg(ub_3, B3_I2C_SLV0_CTRL, 0x80 | len);
 8003698:	79bb      	ldrb	r3, [r7, #6]
 800369a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	461a      	mov	r2, r3
 80036a2:	2105      	movs	r1, #5
 80036a4:	2030      	movs	r0, #48	@ 0x30
 80036a6:	f7ff ff21 	bl	80034ec <write_single_icm20948_reg>

	HAL_Delay(1);
 80036aa:	2001      	movs	r0, #1
 80036ac:	f001 f838 	bl	8004720 <HAL_Delay>
	return read_multiple_icm20948_reg(ub_0, B0_EXT_SLV_SENS_DATA_00, len);
 80036b0:	79bb      	ldrb	r3, [r7, #6]
 80036b2:	461a      	mov	r2, r3
 80036b4:	213b      	movs	r1, #59	@ 0x3b
 80036b6:	2000      	movs	r0, #0
 80036b8:	f7ff ff3c 	bl	8003534 <read_multiple_icm20948_reg>
 80036bc:	4603      	mov	r3, r0
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <_write>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *data, int len)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	f04f 33ff 	mov.w	r3, #4294967295
 80036dc:	68b9      	ldr	r1, [r7, #8]
 80036de:	4804      	ldr	r0, [pc, #16]	@ (80036f0 <_write+0x28>)
 80036e0:	f002 fe94 	bl	800640c <HAL_UART_Transmit>
    return len;
 80036e4:	687b      	ldr	r3, [r7, #4]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	200003f8 	.word	0x200003f8

080036f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036f8:	b09f      	sub	sp, #124	@ 0x7c
 80036fa:	af08      	add	r7, sp, #32

  /* USER CODE BEGIN 1 */
	    HAL_Init();
 80036fc:	f000 ffa1 	bl	8004642 <HAL_Init>
	    SystemClock_Config();
 8003700:	f000 fbb0 	bl	8003e64 <SystemClock_Config>

	    #define MAX_SAME_VALUE_COUNT 5

	    float last_accel_x = 0.0f;  // Dernire valeur de l'acclromtre pour X
 8003704:	f04f 0300 	mov.w	r3, #0
 8003708:	657b      	str	r3, [r7, #84]	@ 0x54
	    float last_accel_y = 0.0f;  // Dernire valeur de l'acclromtre pour Y
 800370a:	f04f 0300 	mov.w	r3, #0
 800370e:	653b      	str	r3, [r7, #80]	@ 0x50
	    int same_value_count_x = 0; // Compteur des mmes valeurs pour X
 8003710:	2300      	movs	r3, #0
 8003712:	64fb      	str	r3, [r7, #76]	@ 0x4c
	    int same_value_count_y = 0; // Compteur des mmes valeurs pour Y
 8003714:	2300      	movs	r3, #0
 8003716:	64bb      	str	r3, [r7, #72]	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003718:	f000 ff93 	bl	8004642 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800371c:	f000 fba2 	bl	8003e64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003720:	f000 fcd2 	bl	80040c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003724:	f000 fc7c 	bl	8004020 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8003728:	f000 fbe4 	bl	8003ef4 <MX_SPI2_Init>
  MX_SPI3_Init();
 800372c:	f000 fc18 	bl	8003f60 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8003730:	f000 fc4c 	bl	8003fcc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003734:	f000 fc9e 	bl	8004074 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t data;
 		    printf("Coucou acclromtre");
 8003738:	4829      	ldr	r0, [pc, #164]	@ (80037e0 <main+0xec>)
 800373a:	f003 fded 	bl	8007318 <iprintf>
 		    icm20948_init();
 800373e:	f7ff f8fb 	bl	8002938 <icm20948_init>
 		     ak09916_init();
 8003742:	f7ff f927 	bl	8002994 <ak09916_init>
  /* USER CODE END 2 */

 		    /* Boucle infinie */
 		    /* USER CODE BEGIN WHILE */
 		   /* Configuration du capteur et initialisation des directions */
 		    HAL_Delay(1000);
 8003746:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800374a:	f000 ffe9 	bl	8004720 <HAL_Delay>

 		    /* Activation, initialisation et dsactivation de chaque capteur */

 		    BME280_CONFIG_SETUP_N();
 800374e:	f7fe f9d7 	bl	8001b00 <BME280_CONFIG_SETUP_N>
 		      BME280_GET_COMP_VALS_N();
 8003752:	f7fe fa87 	bl	8001c64 <BME280_GET_COMP_VALS_N>
 		      HAL_Delay(1000);
 8003756:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800375a:	f000 ffe1 	bl	8004720 <HAL_Delay>
 		    BME280_CONFIG_SETUP_ref();
 800375e:	f7fd fe6b 	bl	8001438 <BME280_CONFIG_SETUP_ref>
 		    BME280_GET_COMP_VALS_ref();
 8003762:	f7fd ff1b 	bl	800159c <BME280_GET_COMP_VALS_ref>

 		    HAL_Delay(1000);
 8003766:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800376a:	f000 ffd9 	bl	8004720 <HAL_Delay>




 		    Barometer_init_E();
 800376e:	f7ff f8b9 	bl	80028e4 <Barometer_init_E>

 		    HAL_Delay(1000);
 8003772:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003776:	f000 ffd3 	bl	8004720 <HAL_Delay>

 		    BME280_CONFIG_SETUP_N();
 800377a:	f7fe f9c1 	bl	8001b00 <BME280_CONFIG_SETUP_N>
 		        BME280_GET_COMP_VALS_N();
 800377e:	f7fe fa71 	bl	8001c64 <BME280_GET_COMP_VALS_N>


 		    printf("coucou Baromtre \n\r");
 8003782:	4818      	ldr	r0, [pc, #96]	@ (80037e4 <main+0xf0>)
 8003784:	f003 fdc8 	bl	8007318 <iprintf>
 		   int capture_count = 0;
 8003788:	2300      	movs	r3, #0
 800378a:	647b      	str	r3, [r7, #68]	@ 0x44
	    while (1)
	    {
	        HAL_Delay(300);
 800378c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003790:	f000 ffc6 	bl	8004720 <HAL_Delay>
	       // icm20948_wakeup();
	        // Lire les donnes des capteurs
	        icm20948_gyro_read_dps(&my_gyro);
 8003794:	4814      	ldr	r0, [pc, #80]	@ (80037e8 <main+0xf4>)
 8003796:	f7ff f9f9 	bl	8002b8c <icm20948_gyro_read_dps>
	        icm20948_accel_read_g(&my_accel);
 800379a:	4814      	ldr	r0, [pc, #80]	@ (80037ec <main+0xf8>)
 800379c:	f7ff fa28 	bl	8002bf0 <icm20948_accel_read_g>
	        ak09916_mag_read_uT(&my_mag);
 80037a0:	4813      	ldr	r0, [pc, #76]	@ (80037f0 <main+0xfc>)
 80037a2:	f7ff fa59 	bl	8002c58 <ak09916_mag_read_uT>

	        // Vrification pour l'axe X
	            if (my_accel.x == last_accel_x)
 80037a6:	4b11      	ldr	r3, [pc, #68]	@ (80037ec <main+0xf8>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4619      	mov	r1, r3
 80037ac:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80037ae:	f7fd fc75 	bl	800109c <__aeabi_fcmpeq>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d003      	beq.n	80037c0 <main+0xcc>
	            {
	                same_value_count_x++;
 80037b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037ba:	3301      	adds	r3, #1
 80037bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037be:	e001      	b.n	80037c4 <main+0xd0>
	            }
	            else
	            {
	                same_value_count_x = 0; // Rinitialiser le compteur si la valeur change
 80037c0:	2300      	movs	r3, #0
 80037c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	            }

	            // Vrification pour l'axe Y
	            if (my_accel.y == last_accel_y)
 80037c4:	4b09      	ldr	r3, [pc, #36]	@ (80037ec <main+0xf8>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	4619      	mov	r1, r3
 80037ca:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80037cc:	f7fd fc66 	bl	800109c <__aeabi_fcmpeq>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00e      	beq.n	80037f4 <main+0x100>
	            {
	                same_value_count_y++;
 80037d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037d8:	3301      	adds	r3, #1
 80037da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037dc:	e00c      	b.n	80037f8 <main+0x104>
 80037de:	bf00      	nop
 80037e0:	0800a4cc 	.word	0x0800a4cc
 80037e4:	0800a4e4 	.word	0x0800a4e4
 80037e8:	20000488 	.word	0x20000488
 80037ec:	20000494 	.word	0x20000494
 80037f0:	200004a0 	.word	0x200004a0
	            }
	            else
	            {
	                same_value_count_y = 0; // Rinitialiser le compteur si la valeur change
 80037f4:	2300      	movs	r3, #0
 80037f6:	64bb      	str	r3, [r7, #72]	@ 0x48
	            }

	            // Si les valeurs de X et Y restent constantes pendant 5 itrations
	            if (same_value_count_x >= MAX_SAME_VALUE_COUNT && same_value_count_y >= MAX_SAME_VALUE_COUNT)
 80037f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	dd0d      	ble.n	800381a <main+0x126>
 80037fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003800:	2b04      	cmp	r3, #4
 8003802:	dd0a      	ble.n	800381a <main+0x126>
	            {
	                printf("Valeurs constantes dtectes sur X et Y. Rinitialisation du programme.\n");
 8003804:	48b6      	ldr	r0, [pc, #728]	@ (8003ae0 <main+0x3ec>)
 8003806:	f003 fdef 	bl	80073e8 <puts>

	                // Rinitialiser le capteur
	                icm20948_init();
 800380a:	f7ff f895 	bl	8002938 <icm20948_init>
	                ak09916_init();
 800380e:	f7ff f8c1 	bl	8002994 <ak09916_init>

	                // Rinitialiser les compteurs
	                same_value_count_x = 0;
 8003812:	2300      	movs	r3, #0
 8003814:	64fb      	str	r3, [r7, #76]	@ 0x4c
	                same_value_count_y = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	64bb      	str	r3, [r7, #72]	@ 0x48

	                // Rinitialisation ventuelle d'autres ressources si ncessaire
	            }

	            // Mettre  jour les dernires valeurs lues
	            last_accel_x = my_accel.x;
 800381a:	4bb2      	ldr	r3, [pc, #712]	@ (8003ae4 <main+0x3f0>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	657b      	str	r3, [r7, #84]	@ 0x54
	            last_accel_y = my_accel.y;
 8003820:	4bb0      	ldr	r3, [pc, #704]	@ (8003ae4 <main+0x3f0>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	653b      	str	r3, [r7, #80]	@ 0x50

	        // Afficher les donnes (ajouter vos fonctions d'affichage ici)
	        printf("Gyro: x = %f, y = %f, z = %f\n\r", my_gyro.x, my_gyro.y, my_gyro.z);
 8003826:	4bb0      	ldr	r3, [pc, #704]	@ (8003ae8 <main+0x3f4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f7fc fe14 	bl	8000458 <__aeabi_f2d>
 8003830:	4680      	mov	r8, r0
 8003832:	4689      	mov	r9, r1
 8003834:	4bac      	ldr	r3, [pc, #688]	@ (8003ae8 <main+0x3f4>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	4618      	mov	r0, r3
 800383a:	f7fc fe0d 	bl	8000458 <__aeabi_f2d>
 800383e:	4604      	mov	r4, r0
 8003840:	460d      	mov	r5, r1
 8003842:	4ba9      	ldr	r3, [pc, #676]	@ (8003ae8 <main+0x3f4>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	4618      	mov	r0, r3
 8003848:	f7fc fe06 	bl	8000458 <__aeabi_f2d>
 800384c:	4602      	mov	r2, r0
 800384e:	460b      	mov	r3, r1
 8003850:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003854:	e9cd 4500 	strd	r4, r5, [sp]
 8003858:	4642      	mov	r2, r8
 800385a:	464b      	mov	r3, r9
 800385c:	48a3      	ldr	r0, [pc, #652]	@ (8003aec <main+0x3f8>)
 800385e:	f003 fd5b 	bl	8007318 <iprintf>
	        printf("Accel: x = %f, y = %f, z = %f\n\r", my_accel.x, my_accel.y, my_accel.z);
 8003862:	4ba0      	ldr	r3, [pc, #640]	@ (8003ae4 <main+0x3f0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f7fc fdf6 	bl	8000458 <__aeabi_f2d>
 800386c:	4680      	mov	r8, r0
 800386e:	4689      	mov	r9, r1
 8003870:	4b9c      	ldr	r3, [pc, #624]	@ (8003ae4 <main+0x3f0>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4618      	mov	r0, r3
 8003876:	f7fc fdef 	bl	8000458 <__aeabi_f2d>
 800387a:	4604      	mov	r4, r0
 800387c:	460d      	mov	r5, r1
 800387e:	4b99      	ldr	r3, [pc, #612]	@ (8003ae4 <main+0x3f0>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	4618      	mov	r0, r3
 8003884:	f7fc fde8 	bl	8000458 <__aeabi_f2d>
 8003888:	4602      	mov	r2, r0
 800388a:	460b      	mov	r3, r1
 800388c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003890:	e9cd 4500 	strd	r4, r5, [sp]
 8003894:	4642      	mov	r2, r8
 8003896:	464b      	mov	r3, r9
 8003898:	4895      	ldr	r0, [pc, #596]	@ (8003af0 <main+0x3fc>)
 800389a:	f003 fd3d 	bl	8007318 <iprintf>
	        printf("Mag: x = %f, y = %f, z = %f\n\r", my_mag.x, my_mag.y, my_mag.z);
 800389e:	4b95      	ldr	r3, [pc, #596]	@ (8003af4 <main+0x400>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fc fdd8 	bl	8000458 <__aeabi_f2d>
 80038a8:	4680      	mov	r8, r0
 80038aa:	4689      	mov	r9, r1
 80038ac:	4b91      	ldr	r3, [pc, #580]	@ (8003af4 <main+0x400>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fc fdd1 	bl	8000458 <__aeabi_f2d>
 80038b6:	4604      	mov	r4, r0
 80038b8:	460d      	mov	r5, r1
 80038ba:	4b8e      	ldr	r3, [pc, #568]	@ (8003af4 <main+0x400>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7fc fdca 	bl	8000458 <__aeabi_f2d>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038cc:	e9cd 4500 	strd	r4, r5, [sp]
 80038d0:	4642      	mov	r2, r8
 80038d2:	464b      	mov	r3, r9
 80038d4:	4888      	ldr	r0, [pc, #544]	@ (8003af8 <main+0x404>)
 80038d6:	f003 fd1f 	bl	8007318 <iprintf>
	      	       	         	         	        //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//


	      	       	          			   // %%% transmission gyro%%%

	      	       	          	           snprintf(buf2, sizeof(buf2), "G %.2f ;%.2f ;%.2f ;\n",  my_gyro.x, my_gyro.y, my_gyro.z);
 80038da:	4b83      	ldr	r3, [pc, #524]	@ (8003ae8 <main+0x3f4>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7fc fdba 	bl	8000458 <__aeabi_f2d>
 80038e4:	4604      	mov	r4, r0
 80038e6:	460d      	mov	r5, r1
 80038e8:	4b7f      	ldr	r3, [pc, #508]	@ (8003ae8 <main+0x3f4>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7fc fdb3 	bl	8000458 <__aeabi_f2d>
 80038f2:	4680      	mov	r8, r0
 80038f4:	4689      	mov	r9, r1
 80038f6:	4b7c      	ldr	r3, [pc, #496]	@ (8003ae8 <main+0x3f4>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fc fdac 	bl	8000458 <__aeabi_f2d>
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	f107 000c 	add.w	r0, r7, #12
 8003908:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800390c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003910:	e9cd 4500 	strd	r4, r5, [sp]
 8003914:	4a79      	ldr	r2, [pc, #484]	@ (8003afc <main+0x408>)
 8003916:	2130      	movs	r1, #48	@ 0x30
 8003918:	f003 fd6e 	bl	80073f8 <sniprintf>
	      	       	          	           HAL_UART_Receive(&huart1, &received_char, 1, HAL_MAX_DELAY); // On attend  que la Kikiwi envoie XON
 800391c:	f107 010b 	add.w	r1, r7, #11
 8003920:	f04f 33ff 	mov.w	r3, #4294967295
 8003924:	2201      	movs	r2, #1
 8003926:	4876      	ldr	r0, [pc, #472]	@ (8003b00 <main+0x40c>)
 8003928:	f002 fdf3 	bl	8006512 <HAL_UART_Receive>

	      	       	          	           HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi au total 31 + 1(caractre \n ) octets
 800392c:	f107 030c 	add.w	r3, r7, #12
 8003930:	4618      	mov	r0, r3
 8003932:	f7fc fc25 	bl	8000180 <strlen>
 8003936:	4603      	mov	r3, r0
 8003938:	b29a      	uxth	r2, r3
 800393a:	f107 010c 	add.w	r1, r7, #12
 800393e:	f04f 33ff 	mov.w	r3, #4294967295
 8003942:	486f      	ldr	r0, [pc, #444]	@ (8003b00 <main+0x40c>)
 8003944:	f002 fd62 	bl	800640c <HAL_UART_Transmit>
	      	       	          	     // HAL_Delay(1000);

	      	       	          	    // %%% transmission mag %%%
	      	       	          	   	       	          	           snprintf(buf2, sizeof(buf2), "M %.2f ;%.2f ;%.2f ;\n", my_mag.x,  my_mag.y, my_mag.z);
 8003948:	4b6a      	ldr	r3, [pc, #424]	@ (8003af4 <main+0x400>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4618      	mov	r0, r3
 800394e:	f7fc fd83 	bl	8000458 <__aeabi_f2d>
 8003952:	4604      	mov	r4, r0
 8003954:	460d      	mov	r5, r1
 8003956:	4b67      	ldr	r3, [pc, #412]	@ (8003af4 <main+0x400>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	4618      	mov	r0, r3
 800395c:	f7fc fd7c 	bl	8000458 <__aeabi_f2d>
 8003960:	4680      	mov	r8, r0
 8003962:	4689      	mov	r9, r1
 8003964:	4b63      	ldr	r3, [pc, #396]	@ (8003af4 <main+0x400>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	4618      	mov	r0, r3
 800396a:	f7fc fd75 	bl	8000458 <__aeabi_f2d>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	f107 000c 	add.w	r0, r7, #12
 8003976:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800397a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800397e:	e9cd 4500 	strd	r4, r5, [sp]
 8003982:	4a60      	ldr	r2, [pc, #384]	@ (8003b04 <main+0x410>)
 8003984:	2130      	movs	r1, #48	@ 0x30
 8003986:	f003 fd37 	bl	80073f8 <sniprintf>
	      	       	          	   	       	          			  // HAL_UART_Receive(&huart1, &received_char, 1, HAL_MAX_DELAY); // On attend  que la Kikiwi envoie XON

	      	       	          	   	       	          			   HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi au total 31 + 1(caractre \n ) octets
 800398a:	f107 030c 	add.w	r3, r7, #12
 800398e:	4618      	mov	r0, r3
 8003990:	f7fc fbf6 	bl	8000180 <strlen>
 8003994:	4603      	mov	r3, r0
 8003996:	b29a      	uxth	r2, r3
 8003998:	f107 010c 	add.w	r1, r7, #12
 800399c:	f04f 33ff 	mov.w	r3, #4294967295
 80039a0:	4857      	ldr	r0, [pc, #348]	@ (8003b00 <main+0x40c>)
 80039a2:	f002 fd33 	bl	800640c <HAL_UART_Transmit>

	      	       	     	      	       	          	 //     HAL_Delay(1000);
	      	       	          	   	       	             /// TRANSMISSION DU NUMERO DE PAQUET et acclration///


	      	       	          	   	       	          HAL_Delay(3000);
 80039a6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80039aa:	f000 feb9 	bl	8004720 <HAL_Delay>
	      	       	          	   	       	       	      	         snprintf(buf2, sizeof(buf2), "NumPaquet : %6d; A %.2f ;%.2f ;%.2f ;\n",capture_count++, my_accel.x,  my_accel.y, my_accel.z);
 80039ae:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 80039b0:	1c73      	adds	r3, r6, #1
 80039b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80039b4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ae4 <main+0x3f0>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7fc fd4d 	bl	8000458 <__aeabi_f2d>
 80039be:	4604      	mov	r4, r0
 80039c0:	460d      	mov	r5, r1
 80039c2:	4b48      	ldr	r3, [pc, #288]	@ (8003ae4 <main+0x3f0>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fc fd46 	bl	8000458 <__aeabi_f2d>
 80039cc:	4680      	mov	r8, r0
 80039ce:	4689      	mov	r9, r1
 80039d0:	4b44      	ldr	r3, [pc, #272]	@ (8003ae4 <main+0x3f0>)
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fc fd3f 	bl	8000458 <__aeabi_f2d>
 80039da:	4602      	mov	r2, r0
 80039dc:	460b      	mov	r3, r1
 80039de:	f107 000c 	add.w	r0, r7, #12
 80039e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80039e6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80039ea:	e9cd 4500 	strd	r4, r5, [sp]
 80039ee:	4633      	mov	r3, r6
 80039f0:	4a45      	ldr	r2, [pc, #276]	@ (8003b08 <main+0x414>)
 80039f2:	2130      	movs	r1, #48	@ 0x30
 80039f4:	f003 fd00 	bl	80073f8 <sniprintf>
	      	       	          	   	       	       	      	       	      			   HAL_UART_Receive(&huart1, &received_char, 1, HAL_MAX_DELAY); // On attend  que la Kikiwi envoie XON
 80039f8:	f107 010b 	add.w	r1, r7, #11
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003a00:	2201      	movs	r2, #1
 8003a02:	483f      	ldr	r0, [pc, #252]	@ (8003b00 <main+0x40c>)
 8003a04:	f002 fd85 	bl	8006512 <HAL_UART_Receive>


	      	       	          	   	       	       	      	       	      			   HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi au total 31 + 1(caractre \n ) octets
 8003a08:	f107 030c 	add.w	r3, r7, #12
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7fc fbb7 	bl	8000180 <strlen>
 8003a12:	4603      	mov	r3, r0
 8003a14:	b29a      	uxth	r2, r3
 8003a16:	f107 010c 	add.w	r1, r7, #12
 8003a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a1e:	4838      	ldr	r0, [pc, #224]	@ (8003b00 <main+0x40c>)
 8003a20:	f002 fcf4 	bl	800640c <HAL_UART_Transmit>

	      	       	          	   	       	       	      	         HAL_Delay(3000);
 8003a24:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003a28:	f000 fe7a 	bl	8004720 <HAL_Delay>
	      	       	          	   	       	       	      	       	 snprintf(buf2, sizeof(buf2), "%03d.%02dC ;%d.%02d hPa ; %03d.%02dC ;%d.%02d hPa ;\n", finaltemp_ref / 100, finaltemp_ref % 100, finalpressure_ref/100,finalpressure_ref%100,finaltemp_N / 100, finaltemp_N % 100, finalpressure_N/100,finalpressure_N%100);
 8003a2c:	4b37      	ldr	r3, [pc, #220]	@ (8003b0c <main+0x418>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a37      	ldr	r2, [pc, #220]	@ (8003b10 <main+0x41c>)
 8003a32:	fb82 1203 	smull	r1, r2, r2, r3
 8003a36:	1152      	asrs	r2, r2, #5
 8003a38:	17db      	asrs	r3, r3, #31
 8003a3a:	eba2 0c03 	sub.w	ip, r2, r3
 8003a3e:	4b33      	ldr	r3, [pc, #204]	@ (8003b0c <main+0x418>)
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	4b33      	ldr	r3, [pc, #204]	@ (8003b10 <main+0x41c>)
 8003a44:	fb83 1302 	smull	r1, r3, r3, r2
 8003a48:	1159      	asrs	r1, r3, #5
 8003a4a:	17d3      	asrs	r3, r2, #31
 8003a4c:	1acb      	subs	r3, r1, r3
 8003a4e:	2164      	movs	r1, #100	@ 0x64
 8003a50:	fb01 f303 	mul.w	r3, r1, r3
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	4a2f      	ldr	r2, [pc, #188]	@ (8003b14 <main+0x420>)
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	492d      	ldr	r1, [pc, #180]	@ (8003b10 <main+0x41c>)
 8003a5c:	fba1 1202 	umull	r1, r2, r1, r2
 8003a60:	0955      	lsrs	r5, r2, #5
 8003a62:	4a2c      	ldr	r2, [pc, #176]	@ (8003b14 <main+0x420>)
 8003a64:	6811      	ldr	r1, [r2, #0]
 8003a66:	4a2a      	ldr	r2, [pc, #168]	@ (8003b10 <main+0x41c>)
 8003a68:	fba2 0201 	umull	r0, r2, r2, r1
 8003a6c:	0952      	lsrs	r2, r2, #5
 8003a6e:	2064      	movs	r0, #100	@ 0x64
 8003a70:	fb00 f202 	mul.w	r2, r0, r2
 8003a74:	1a8a      	subs	r2, r1, r2
 8003a76:	4928      	ldr	r1, [pc, #160]	@ (8003b18 <main+0x424>)
 8003a78:	6809      	ldr	r1, [r1, #0]
 8003a7a:	4825      	ldr	r0, [pc, #148]	@ (8003b10 <main+0x41c>)
 8003a7c:	fb80 4001 	smull	r4, r0, r0, r1
 8003a80:	1140      	asrs	r0, r0, #5
 8003a82:	17c9      	asrs	r1, r1, #31
 8003a84:	1a46      	subs	r6, r0, r1
 8003a86:	4924      	ldr	r1, [pc, #144]	@ (8003b18 <main+0x424>)
 8003a88:	6808      	ldr	r0, [r1, #0]
 8003a8a:	4921      	ldr	r1, [pc, #132]	@ (8003b10 <main+0x41c>)
 8003a8c:	fb81 4100 	smull	r4, r1, r1, r0
 8003a90:	114c      	asrs	r4, r1, #5
 8003a92:	17c1      	asrs	r1, r0, #31
 8003a94:	1a61      	subs	r1, r4, r1
 8003a96:	2464      	movs	r4, #100	@ 0x64
 8003a98:	fb04 f101 	mul.w	r1, r4, r1
 8003a9c:	1a41      	subs	r1, r0, r1
 8003a9e:	481f      	ldr	r0, [pc, #124]	@ (8003b1c <main+0x428>)
 8003aa0:	6800      	ldr	r0, [r0, #0]
 8003aa2:	4c1b      	ldr	r4, [pc, #108]	@ (8003b10 <main+0x41c>)
 8003aa4:	fba4 4000 	umull	r4, r0, r4, r0
 8003aa8:	0940      	lsrs	r0, r0, #5
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	481b      	ldr	r0, [pc, #108]	@ (8003b1c <main+0x428>)
 8003aae:	6804      	ldr	r4, [r0, #0]
 8003ab0:	4817      	ldr	r0, [pc, #92]	@ (8003b10 <main+0x41c>)
 8003ab2:	fba0 e004 	umull	lr, r0, r0, r4
 8003ab6:	0940      	lsrs	r0, r0, #5
 8003ab8:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8003abc:	fb0e f000 	mul.w	r0, lr, r0
 8003ac0:	1a20      	subs	r0, r4, r0
 8003ac2:	f107 040c 	add.w	r4, r7, #12
 8003ac6:	9006      	str	r0, [sp, #24]
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	9005      	str	r0, [sp, #20]
 8003acc:	9104      	str	r1, [sp, #16]
 8003ace:	9603      	str	r6, [sp, #12]
 8003ad0:	9202      	str	r2, [sp, #8]
 8003ad2:	9501      	str	r5, [sp, #4]
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	4663      	mov	r3, ip
 8003ad8:	4a11      	ldr	r2, [pc, #68]	@ (8003b20 <main+0x42c>)
 8003ada:	2130      	movs	r1, #48	@ 0x30
 8003adc:	4620      	mov	r0, r4
 8003ade:	e021      	b.n	8003b24 <main+0x430>
 8003ae0:	0800a4fc 	.word	0x0800a4fc
 8003ae4:	20000494 	.word	0x20000494
 8003ae8:	20000488 	.word	0x20000488
 8003aec:	0800a548 	.word	0x0800a548
 8003af0:	0800a568 	.word	0x0800a568
 8003af4:	200004a0 	.word	0x200004a0
 8003af8:	0800a588 	.word	0x0800a588
 8003afc:	0800a5a8 	.word	0x0800a5a8
 8003b00:	200003b0 	.word	0x200003b0
 8003b04:	0800a5c0 	.word	0x0800a5c0
 8003b08:	0800a5d8 	.word	0x0800a5d8
 8003b0c:	20000264 	.word	0x20000264
 8003b10:	51eb851f 	.word	0x51eb851f
 8003b14:	2000026c 	.word	0x2000026c
 8003b18:	20000268 	.word	0x20000268
 8003b1c:	20000274 	.word	0x20000274
 8003b20:	0800a600 	.word	0x0800a600
 8003b24:	f003 fc68 	bl	80073f8 <sniprintf>
	      	       	          	   	       	       	      	       		      			   HAL_UART_Receive(&huart1, &received_char, 1, HAL_MAX_DELAY); // On attend  que la Kikiwi envoie XON
 8003b28:	f107 010b 	add.w	r1, r7, #11
 8003b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b30:	2201      	movs	r2, #1
 8003b32:	48bf      	ldr	r0, [pc, #764]	@ (8003e30 <main+0x73c>)
 8003b34:	f002 fced 	bl	8006512 <HAL_UART_Receive>
	      	       	          	   	       	       	      	       		      			   // Cas o la chane KiwiRX est non vide> XON envoy
	      	       	          	   	       	       	      	       		      			    HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi au total 31 + 1(caractre \n ) octets
 8003b38:	f107 030c 	add.w	r3, r7, #12
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fc fb1f 	bl	8000180 <strlen>
 8003b42:	4603      	mov	r3, r0
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	f107 010c 	add.w	r1, r7, #12
 8003b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4e:	48b8      	ldr	r0, [pc, #736]	@ (8003e30 <main+0x73c>)
 8003b50:	f002 fc5c 	bl	800640c <HAL_UART_Transmit>


	      	        //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	      	        // PARTIE BME//
	      	        //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	      	        BME280_GET_RAW_VALS_ref();
 8003b54:	f7fd fcd0 	bl	80014f8 <BME280_GET_RAW_VALS_ref>
	      	           BME280_CALC_FINAL_VALS_ref();
 8003b58:	f7fd fe6c 	bl	8001834 <BME280_CALC_FINAL_VALS_ref>
	      	           printf("REF, Temperature: %d.%02dC, Pressure: %d.%02d hPa\n\r",
 8003b5c:	4bb5      	ldr	r3, [pc, #724]	@ (8003e34 <main+0x740>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4ab5      	ldr	r2, [pc, #724]	@ (8003e38 <main+0x744>)
 8003b62:	fb82 1203 	smull	r1, r2, r2, r3
 8003b66:	1152      	asrs	r2, r2, #5
 8003b68:	17db      	asrs	r3, r3, #31
 8003b6a:	1ad0      	subs	r0, r2, r3
 8003b6c:	4bb1      	ldr	r3, [pc, #708]	@ (8003e34 <main+0x740>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4ab1      	ldr	r2, [pc, #708]	@ (8003e38 <main+0x744>)
 8003b72:	fb82 1203 	smull	r1, r2, r2, r3
 8003b76:	1151      	asrs	r1, r2, #5
 8003b78:	17da      	asrs	r2, r3, #31
 8003b7a:	1a8a      	subs	r2, r1, r2
 8003b7c:	2164      	movs	r1, #100	@ 0x64
 8003b7e:	fb01 f202 	mul.w	r2, r1, r2
 8003b82:	1a9a      	subs	r2, r3, r2
 8003b84:	4bad      	ldr	r3, [pc, #692]	@ (8003e3c <main+0x748>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	49ab      	ldr	r1, [pc, #684]	@ (8003e38 <main+0x744>)
 8003b8a:	fba1 1303 	umull	r1, r3, r1, r3
 8003b8e:	095c      	lsrs	r4, r3, #5
 8003b90:	4baa      	ldr	r3, [pc, #680]	@ (8003e3c <main+0x748>)
 8003b92:	6819      	ldr	r1, [r3, #0]
 8003b94:	4ba8      	ldr	r3, [pc, #672]	@ (8003e38 <main+0x744>)
 8003b96:	fba3 5301 	umull	r5, r3, r3, r1
 8003b9a:	095b      	lsrs	r3, r3, #5
 8003b9c:	2564      	movs	r5, #100	@ 0x64
 8003b9e:	fb05 f303 	mul.w	r3, r5, r3
 8003ba2:	1acb      	subs	r3, r1, r3
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	4623      	mov	r3, r4
 8003ba8:	4601      	mov	r1, r0
 8003baa:	48a5      	ldr	r0, [pc, #660]	@ (8003e40 <main+0x74c>)
 8003bac:	f003 fbb4 	bl	8007318 <iprintf>
	      	                   finaltemp_ref / 100, finaltemp_ref % 100, finalpressure_ref/100,finalpressure_ref%100);
	      	           HAL_Delay(1000); // A conserver, le capteur gnre des erreurs autrement
 8003bb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003bb4:	f000 fdb4 	bl	8004720 <HAL_Delay>

	      	           // Lecture des donnes pour le capteur EXT, extrieur de la nacelle
	      	           BME280_GET_RAW_VALS_N();
 8003bb8:	f7fe f802 	bl	8001bc0 <BME280_GET_RAW_VALS_N>
	      	           BME280_CALC_FINAL_VALS_N();
 8003bbc:	f7fe f99e 	bl	8001efc <BME280_CALC_FINAL_VALS_N>
	      	           printf("NORTH, Temperature: %d.%02dC, Pressure: %d.%02d hPa\n\r",
 8003bc0:	4ba0      	ldr	r3, [pc, #640]	@ (8003e44 <main+0x750>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a9c      	ldr	r2, [pc, #624]	@ (8003e38 <main+0x744>)
 8003bc6:	fb82 1203 	smull	r1, r2, r2, r3
 8003bca:	1152      	asrs	r2, r2, #5
 8003bcc:	17db      	asrs	r3, r3, #31
 8003bce:	1ad0      	subs	r0, r2, r3
 8003bd0:	4b9c      	ldr	r3, [pc, #624]	@ (8003e44 <main+0x750>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a98      	ldr	r2, [pc, #608]	@ (8003e38 <main+0x744>)
 8003bd6:	fb82 1203 	smull	r1, r2, r2, r3
 8003bda:	1151      	asrs	r1, r2, #5
 8003bdc:	17da      	asrs	r2, r3, #31
 8003bde:	1a8a      	subs	r2, r1, r2
 8003be0:	2164      	movs	r1, #100	@ 0x64
 8003be2:	fb01 f202 	mul.w	r2, r1, r2
 8003be6:	1a9a      	subs	r2, r3, r2
 8003be8:	4b97      	ldr	r3, [pc, #604]	@ (8003e48 <main+0x754>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4992      	ldr	r1, [pc, #584]	@ (8003e38 <main+0x744>)
 8003bee:	fba1 1303 	umull	r1, r3, r1, r3
 8003bf2:	095c      	lsrs	r4, r3, #5
 8003bf4:	4b94      	ldr	r3, [pc, #592]	@ (8003e48 <main+0x754>)
 8003bf6:	6819      	ldr	r1, [r3, #0]
 8003bf8:	4b8f      	ldr	r3, [pc, #572]	@ (8003e38 <main+0x744>)
 8003bfa:	fba3 5301 	umull	r5, r3, r3, r1
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	2564      	movs	r5, #100	@ 0x64
 8003c02:	fb05 f303 	mul.w	r3, r5, r3
 8003c06:	1acb      	subs	r3, r1, r3
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	4623      	mov	r3, r4
 8003c0c:	4601      	mov	r1, r0
 8003c0e:	488f      	ldr	r0, [pc, #572]	@ (8003e4c <main+0x758>)
 8003c10:	f003 fb82 	bl	8007318 <iprintf>
	      	                   finaltemp_N / 100, finaltemp_N % 100, finalpressure_N/100,finalpressure_N%100);
	      	         HAL_Delay(1000);
 8003c14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003c18:	f000 fd82 	bl	8004720 <HAL_Delay>
	      	           // Lecture des donnes pour le baromtre - intrieur de la nacelle

	      	           int32_t pressure = Barometer_getPressure_E(true);
 8003c1c:	2001      	movs	r0, #1
 8003c1e:	f7fe fe79 	bl	8002914 <Barometer_getPressure_E>
 8003c22:	6438      	str	r0, [r7, #64]	@ 0x40
	      	           int32_t temp = Barometer_getTemp_E(true);
 8003c24:	2001      	movs	r0, #1
 8003c26:	f7fe fe63 	bl	80028f0 <Barometer_getTemp_E>
 8003c2a:	63f8      	str	r0, [r7, #60]	@ 0x3c


	      	           printf("EST, Temperature: %d.%02dC, Pressure: %d.%02d hPa\n\r",
 8003c2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c2e:	4a82      	ldr	r2, [pc, #520]	@ (8003e38 <main+0x744>)
 8003c30:	fb82 1203 	smull	r1, r2, r2, r3
 8003c34:	1152      	asrs	r2, r2, #5
 8003c36:	17db      	asrs	r3, r3, #31
 8003c38:	1ad4      	subs	r4, r2, r3
 8003c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c3c:	4a7e      	ldr	r2, [pc, #504]	@ (8003e38 <main+0x744>)
 8003c3e:	fb82 1203 	smull	r1, r2, r2, r3
 8003c42:	1151      	asrs	r1, r2, #5
 8003c44:	17da      	asrs	r2, r3, #31
 8003c46:	1a89      	subs	r1, r1, r2
 8003c48:	2264      	movs	r2, #100	@ 0x64
 8003c4a:	fb01 f202 	mul.w	r2, r1, r2
 8003c4e:	1a99      	subs	r1, r3, r2
 8003c50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c52:	4a79      	ldr	r2, [pc, #484]	@ (8003e38 <main+0x744>)
 8003c54:	fb82 0203 	smull	r0, r2, r2, r3
 8003c58:	1152      	asrs	r2, r2, #5
 8003c5a:	17db      	asrs	r3, r3, #31
 8003c5c:	1ad5      	subs	r5, r2, r3
 8003c5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c60:	4b75      	ldr	r3, [pc, #468]	@ (8003e38 <main+0x744>)
 8003c62:	fb83 0302 	smull	r0, r3, r3, r2
 8003c66:	1158      	asrs	r0, r3, #5
 8003c68:	17d3      	asrs	r3, r2, #31
 8003c6a:	1ac3      	subs	r3, r0, r3
 8003c6c:	2064      	movs	r0, #100	@ 0x64
 8003c6e:	fb00 f303 	mul.w	r3, r0, r3
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	462b      	mov	r3, r5
 8003c78:	460a      	mov	r2, r1
 8003c7a:	4621      	mov	r1, r4
 8003c7c:	4874      	ldr	r0, [pc, #464]	@ (8003e50 <main+0x75c>)
 8003c7e:	f003 fb4b 	bl	8007318 <iprintf>
	      	                   temp/100, temp%100,pressure/100, pressure%100);

	      	           HAL_Delay(1000);
 8003c82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003c86:	f000 fd4b 	bl	8004720 <HAL_Delay>

	      	           //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	      	         	        // PARTIE Transmission srie Kikiwi//
	      	         	        //%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%//
	      	           // %%% transmission capteur ref %%%
	      	           snprintf(buf2, sizeof(buf2), "%03d.%02dC ;%d.%02d hPa ; %03d.%02dC ;%d.%02d hPa ;\n", finaltemp_ref / 100, finaltemp_ref % 100, finalpressure_ref/100,finalpressure_ref%100,finaltemp_N / 100, finaltemp_N % 100, finalpressure_N/100,finalpressure_N%100);
 8003c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8003e34 <main+0x740>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a6a      	ldr	r2, [pc, #424]	@ (8003e38 <main+0x744>)
 8003c90:	fb82 1203 	smull	r1, r2, r2, r3
 8003c94:	1152      	asrs	r2, r2, #5
 8003c96:	17db      	asrs	r3, r3, #31
 8003c98:	eba2 0c03 	sub.w	ip, r2, r3
 8003c9c:	4b65      	ldr	r3, [pc, #404]	@ (8003e34 <main+0x740>)
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4b65      	ldr	r3, [pc, #404]	@ (8003e38 <main+0x744>)
 8003ca2:	fb83 1302 	smull	r1, r3, r3, r2
 8003ca6:	1159      	asrs	r1, r3, #5
 8003ca8:	17d3      	asrs	r3, r2, #31
 8003caa:	1acb      	subs	r3, r1, r3
 8003cac:	2164      	movs	r1, #100	@ 0x64
 8003cae:	fb01 f303 	mul.w	r3, r1, r3
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	4a61      	ldr	r2, [pc, #388]	@ (8003e3c <main+0x748>)
 8003cb6:	6812      	ldr	r2, [r2, #0]
 8003cb8:	495f      	ldr	r1, [pc, #380]	@ (8003e38 <main+0x744>)
 8003cba:	fba1 1202 	umull	r1, r2, r1, r2
 8003cbe:	0955      	lsrs	r5, r2, #5
 8003cc0:	4a5e      	ldr	r2, [pc, #376]	@ (8003e3c <main+0x748>)
 8003cc2:	6811      	ldr	r1, [r2, #0]
 8003cc4:	4a5c      	ldr	r2, [pc, #368]	@ (8003e38 <main+0x744>)
 8003cc6:	fba2 0201 	umull	r0, r2, r2, r1
 8003cca:	0952      	lsrs	r2, r2, #5
 8003ccc:	2064      	movs	r0, #100	@ 0x64
 8003cce:	fb00 f202 	mul.w	r2, r0, r2
 8003cd2:	1a8a      	subs	r2, r1, r2
 8003cd4:	495b      	ldr	r1, [pc, #364]	@ (8003e44 <main+0x750>)
 8003cd6:	6809      	ldr	r1, [r1, #0]
 8003cd8:	4857      	ldr	r0, [pc, #348]	@ (8003e38 <main+0x744>)
 8003cda:	fb80 4001 	smull	r4, r0, r0, r1
 8003cde:	1140      	asrs	r0, r0, #5
 8003ce0:	17c9      	asrs	r1, r1, #31
 8003ce2:	1a46      	subs	r6, r0, r1
 8003ce4:	4957      	ldr	r1, [pc, #348]	@ (8003e44 <main+0x750>)
 8003ce6:	6808      	ldr	r0, [r1, #0]
 8003ce8:	4953      	ldr	r1, [pc, #332]	@ (8003e38 <main+0x744>)
 8003cea:	fb81 4100 	smull	r4, r1, r1, r0
 8003cee:	114c      	asrs	r4, r1, #5
 8003cf0:	17c1      	asrs	r1, r0, #31
 8003cf2:	1a61      	subs	r1, r4, r1
 8003cf4:	2464      	movs	r4, #100	@ 0x64
 8003cf6:	fb04 f101 	mul.w	r1, r4, r1
 8003cfa:	1a41      	subs	r1, r0, r1
 8003cfc:	4852      	ldr	r0, [pc, #328]	@ (8003e48 <main+0x754>)
 8003cfe:	6800      	ldr	r0, [r0, #0]
 8003d00:	4c4d      	ldr	r4, [pc, #308]	@ (8003e38 <main+0x744>)
 8003d02:	fba4 4000 	umull	r4, r0, r4, r0
 8003d06:	0940      	lsrs	r0, r0, #5
 8003d08:	6078      	str	r0, [r7, #4]
 8003d0a:	484f      	ldr	r0, [pc, #316]	@ (8003e48 <main+0x754>)
 8003d0c:	6804      	ldr	r4, [r0, #0]
 8003d0e:	484a      	ldr	r0, [pc, #296]	@ (8003e38 <main+0x744>)
 8003d10:	fba0 e004 	umull	lr, r0, r0, r4
 8003d14:	0940      	lsrs	r0, r0, #5
 8003d16:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8003d1a:	fb0e f000 	mul.w	r0, lr, r0
 8003d1e:	1a20      	subs	r0, r4, r0
 8003d20:	f107 040c 	add.w	r4, r7, #12
 8003d24:	9006      	str	r0, [sp, #24]
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	9005      	str	r0, [sp, #20]
 8003d2a:	9104      	str	r1, [sp, #16]
 8003d2c:	9603      	str	r6, [sp, #12]
 8003d2e:	9202      	str	r2, [sp, #8]
 8003d30:	9501      	str	r5, [sp, #4]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	4663      	mov	r3, ip
 8003d36:	4a47      	ldr	r2, [pc, #284]	@ (8003e54 <main+0x760>)
 8003d38:	2130      	movs	r1, #48	@ 0x30
 8003d3a:	4620      	mov	r0, r4
 8003d3c:	f003 fb5c 	bl	80073f8 <sniprintf>
	      			   HAL_UART_Receive(&huart1, &received_char, 1, HAL_MAX_DELAY); // On attend  que la Kikiwi envoie XON
 8003d40:	f107 010b 	add.w	r1, r7, #11
 8003d44:	f04f 33ff 	mov.w	r3, #4294967295
 8003d48:	2201      	movs	r2, #1
 8003d4a:	4839      	ldr	r0, [pc, #228]	@ (8003e30 <main+0x73c>)
 8003d4c:	f002 fbe1 	bl	8006512 <HAL_UART_Receive>
	      			   // Cas o la chane KiwiRX est non vide> XON envoy
	      			    HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi au total 31 + 1(caractre \n ) octets
 8003d50:	f107 030c 	add.w	r3, r7, #12
 8003d54:	4618      	mov	r0, r3
 8003d56:	f7fc fa13 	bl	8000180 <strlen>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	f107 010c 	add.w	r1, r7, #12
 8003d62:	f04f 33ff 	mov.w	r3, #4294967295
 8003d66:	4832      	ldr	r0, [pc, #200]	@ (8003e30 <main+0x73c>)
 8003d68:	f002 fb50 	bl	800640c <HAL_UART_Transmit>



	      			   // %%% transmission capteur nord %%%

	      	           snprintf(buf2, sizeof(buf2), "%d.%02drH ;%d.%02drH ;%03d.%02dC ;%d.%02d hPa ;\n", final_humidity_ref/1024, final_humidity_ref%1024, final_humidity_N/1024, final_humidity_N%1024, temp/100, temp%100,pressure/100, pressure%100);
 8003d6c:	4b3a      	ldr	r3, [pc, #232]	@ (8003e58 <main+0x764>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	ea4f 2e93 	mov.w	lr, r3, lsr #10
 8003d74:	4b38      	ldr	r3, [pc, #224]	@ (8003e58 <main+0x764>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8003d7c:	4b37      	ldr	r3, [pc, #220]	@ (8003e5c <main+0x768>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	0a9c      	lsrs	r4, r3, #10
 8003d82:	4b36      	ldr	r3, [pc, #216]	@ (8003e5c <main+0x768>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f3c3 0509 	ubfx	r5, r3, #0, #10
 8003d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d8c:	4a2a      	ldr	r2, [pc, #168]	@ (8003e38 <main+0x744>)
 8003d8e:	fb82 1203 	smull	r1, r2, r2, r3
 8003d92:	1152      	asrs	r2, r2, #5
 8003d94:	17db      	asrs	r3, r3, #31
 8003d96:	1ad6      	subs	r6, r2, r3
 8003d98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d9a:	4b27      	ldr	r3, [pc, #156]	@ (8003e38 <main+0x744>)
 8003d9c:	fb83 1302 	smull	r1, r3, r3, r2
 8003da0:	1159      	asrs	r1, r3, #5
 8003da2:	17d3      	asrs	r3, r2, #31
 8003da4:	1acb      	subs	r3, r1, r3
 8003da6:	2164      	movs	r1, #100	@ 0x64
 8003da8:	fb01 f303 	mul.w	r3, r1, r3
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003db0:	4921      	ldr	r1, [pc, #132]	@ (8003e38 <main+0x744>)
 8003db2:	fb81 c102 	smull	ip, r1, r1, r2
 8003db6:	1149      	asrs	r1, r1, #5
 8003db8:	17d2      	asrs	r2, r2, #31
 8003dba:	1a8a      	subs	r2, r1, r2
 8003dbc:	607a      	str	r2, [r7, #4]
 8003dbe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8003e38 <main+0x744>)
 8003dc2:	fb82 c201 	smull	ip, r2, r2, r1
 8003dc6:	ea4f 1c62 	mov.w	ip, r2, asr #5
 8003dca:	17ca      	asrs	r2, r1, #31
 8003dcc:	ebac 0202 	sub.w	r2, ip, r2
 8003dd0:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 8003dd4:	fb0c f202 	mul.w	r2, ip, r2
 8003dd8:	1a8a      	subs	r2, r1, r2
 8003dda:	f107 0c0c 	add.w	ip, r7, #12
 8003dde:	9206      	str	r2, [sp, #24]
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	9205      	str	r2, [sp, #20]
 8003de4:	9304      	str	r3, [sp, #16]
 8003de6:	9603      	str	r6, [sp, #12]
 8003de8:	9502      	str	r5, [sp, #8]
 8003dea:	9401      	str	r4, [sp, #4]
 8003dec:	9000      	str	r0, [sp, #0]
 8003dee:	4673      	mov	r3, lr
 8003df0:	4a1b      	ldr	r2, [pc, #108]	@ (8003e60 <main+0x76c>)
 8003df2:	2130      	movs	r1, #48	@ 0x30
 8003df4:	4660      	mov	r0, ip
 8003df6:	f003 faff 	bl	80073f8 <sniprintf>
	      	           HAL_UART_Receive(&huart1, &received_char, 1, HAL_MAX_DELAY); // On attend  que la Kikiwi envoie XON
 8003dfa:	f107 010b 	add.w	r1, r7, #11
 8003dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003e02:	2201      	movs	r2, #1
 8003e04:	480a      	ldr	r0, [pc, #40]	@ (8003e30 <main+0x73c>)
 8003e06:	f002 fb84 	bl	8006512 <HAL_UART_Receive>
	      	           // Cas o la chane KiwiRX est non vide> XON envoy
	      	           HAL_UART_Transmit(&huart1, (uint8_t*)buf2, strlen(buf2), HAL_MAX_DELAY); // transmission BME> Kikiwi au total 31 + 1(caractre \n ) octets
 8003e0a:	f107 030c 	add.w	r3, r7, #12
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fc f9b6 	bl	8000180 <strlen>
 8003e14:	4603      	mov	r3, r0
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	f107 010c 	add.w	r1, r7, #12
 8003e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e20:	4803      	ldr	r0, [pc, #12]	@ (8003e30 <main+0x73c>)
 8003e22:	f002 faf3 	bl	800640c <HAL_UART_Transmit>




	      			    HAL_Delay(2680);
 8003e26:	f640 2078 	movw	r0, #2680	@ 0xa78
 8003e2a:	f000 fc79 	bl	8004720 <HAL_Delay>
	    {
 8003e2e:	e4ad      	b.n	800378c <main+0x98>
 8003e30:	200003b0 	.word	0x200003b0
 8003e34:	20000264 	.word	0x20000264
 8003e38:	51eb851f 	.word	0x51eb851f
 8003e3c:	2000026c 	.word	0x2000026c
 8003e40:	0800a63c 	.word	0x0800a63c
 8003e44:	20000268 	.word	0x20000268
 8003e48:	20000274 	.word	0x20000274
 8003e4c:	0800a674 	.word	0x0800a674
 8003e50:	0800a6ac 	.word	0x0800a6ac
 8003e54:	0800a600 	.word	0x0800a600
 8003e58:	20000270 	.word	0x20000270
 8003e5c:	20000278 	.word	0x20000278
 8003e60:	0800a6e4 	.word	0x0800a6e4

08003e64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b092      	sub	sp, #72	@ 0x48
 8003e68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e6a:	f107 0314 	add.w	r3, r7, #20
 8003e6e:	2234      	movs	r2, #52	@ 0x34
 8003e70:	2100      	movs	r1, #0
 8003e72:	4618      	mov	r0, r3
 8003e74:	f003 fbcc 	bl	8007610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e78:	463b      	mov	r3, r7
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	605a      	str	r2, [r3, #4]
 8003e80:	609a      	str	r2, [r3, #8]
 8003e82:	60da      	str	r2, [r3, #12]
 8003e84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e86:	4b1a      	ldr	r3, [pc, #104]	@ (8003ef0 <SystemClock_Config+0x8c>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8003e8e:	4a18      	ldr	r2, [pc, #96]	@ (8003ef0 <SystemClock_Config+0x8c>)
 8003e90:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e94:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003e96:	2310      	movs	r3, #16
 8003e98:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003ea2:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003ea6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003eac:	f107 0314 	add.w	r3, r7, #20
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 fee3 	bl	8004c7c <HAL_RCC_OscConfig>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8003ebc:	f000 f970 	bl	80041a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ec0:	230f      	movs	r3, #15
 8003ec2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003ed4:	463b      	mov	r3, r7
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f001 f9ff 	bl	80052dc <HAL_RCC_ClockConfig>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8003ee4:	f000 f95c 	bl	80041a0 <Error_Handler>
  }
}
 8003ee8:	bf00      	nop
 8003eea:	3748      	adds	r7, #72	@ 0x48
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40007000 	.word	0x40007000

08003ef4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003ef8:	4b17      	ldr	r3, [pc, #92]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003efa:	4a18      	ldr	r2, [pc, #96]	@ (8003f5c <MX_SPI2_Init+0x68>)
 8003efc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003efe:	4b16      	ldr	r3, [pc, #88]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003f04:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003f06:	4b14      	ldr	r3, [pc, #80]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f0c:	4b12      	ldr	r3, [pc, #72]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f12:	4b11      	ldr	r3, [pc, #68]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f18:	4b0f      	ldr	r3, [pc, #60]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f24:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f26:	4b0c      	ldr	r3, [pc, #48]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f32:	4b09      	ldr	r3, [pc, #36]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f38:	4b07      	ldr	r3, [pc, #28]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003f3e:	4b06      	ldr	r3, [pc, #24]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f40:	220a      	movs	r2, #10
 8003f42:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003f44:	4804      	ldr	r0, [pc, #16]	@ (8003f58 <MX_SPI2_Init+0x64>)
 8003f46:	f001 fc4d 	bl	80057e4 <HAL_SPI_Init>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003f50:	f000 f926 	bl	80041a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003f54:	bf00      	nop
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20000300 	.word	0x20000300
 8003f5c:	40003800 	.word	0x40003800

08003f60 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003f64:	4b17      	ldr	r3, [pc, #92]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f66:	4a18      	ldr	r2, [pc, #96]	@ (8003fc8 <MX_SPI3_Init+0x68>)
 8003f68:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003f6a:	4b16      	ldr	r3, [pc, #88]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f6c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003f70:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003f72:	4b14      	ldr	r3, [pc, #80]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f78:	4b12      	ldr	r3, [pc, #72]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f7e:	4b11      	ldr	r3, [pc, #68]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f84:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f90:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f92:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f98:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f9e:	4b09      	ldr	r3, [pc, #36]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fa4:	4b07      	ldr	r3, [pc, #28]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003faa:	4b06      	ldr	r3, [pc, #24]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003fac:	220a      	movs	r2, #10
 8003fae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003fb0:	4804      	ldr	r0, [pc, #16]	@ (8003fc4 <MX_SPI3_Init+0x64>)
 8003fb2:	f001 fc17 	bl	80057e4 <HAL_SPI_Init>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003fbc:	f000 f8f0 	bl	80041a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003fc0:	bf00      	nop
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20000358 	.word	0x20000358
 8003fc8:	40003c00 	.word	0x40003c00

08003fcc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003fd0:	4b11      	ldr	r3, [pc, #68]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003fd2:	4a12      	ldr	r2, [pc, #72]	@ (800401c <MX_USART1_UART_Init+0x50>)
 8003fd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003fd6:	4b10      	ldr	r3, [pc, #64]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003fd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003fdc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003fde:	4b0e      	ldr	r3, [pc, #56]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003fea:	4b0b      	ldr	r3, [pc, #44]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ff0:	4b09      	ldr	r3, [pc, #36]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003ff2:	220c      	movs	r2, #12
 8003ff4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ff6:	4b08      	ldr	r3, [pc, #32]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ffc:	4b06      	ldr	r3, [pc, #24]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004002:	4805      	ldr	r0, [pc, #20]	@ (8004018 <MX_USART1_UART_Init+0x4c>)
 8004004:	f002 f9b2 	bl	800636c <HAL_UART_Init>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800400e:	f000 f8c7 	bl	80041a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004012:	bf00      	nop
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	200003b0 	.word	0x200003b0
 800401c:	40013800 	.word	0x40013800

08004020 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004024:	4b11      	ldr	r3, [pc, #68]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 8004026:	4a12      	ldr	r2, [pc, #72]	@ (8004070 <MX_USART2_UART_Init+0x50>)
 8004028:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800402a:	4b10      	ldr	r3, [pc, #64]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 800402c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004030:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004032:	4b0e      	ldr	r3, [pc, #56]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 8004034:	2200      	movs	r2, #0
 8004036:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004038:	4b0c      	ldr	r3, [pc, #48]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 800403a:	2200      	movs	r2, #0
 800403c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800403e:	4b0b      	ldr	r3, [pc, #44]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 8004040:	2200      	movs	r2, #0
 8004042:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004044:	4b09      	ldr	r3, [pc, #36]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 8004046:	220c      	movs	r2, #12
 8004048:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800404a:	4b08      	ldr	r3, [pc, #32]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 800404c:	2200      	movs	r2, #0
 800404e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004050:	4b06      	ldr	r3, [pc, #24]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 8004052:	2200      	movs	r2, #0
 8004054:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004056:	4805      	ldr	r0, [pc, #20]	@ (800406c <MX_USART2_UART_Init+0x4c>)
 8004058:	f002 f988 	bl	800636c <HAL_UART_Init>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004062:	f000 f89d 	bl	80041a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004066:	bf00      	nop
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	200003f8 	.word	0x200003f8
 8004070:	40004400 	.word	0x40004400

08004074 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004078:	4b11      	ldr	r3, [pc, #68]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 800407a:	4a12      	ldr	r2, [pc, #72]	@ (80040c4 <MX_USART3_UART_Init+0x50>)
 800407c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800407e:	4b10      	ldr	r3, [pc, #64]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 8004080:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004084:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004086:	4b0e      	ldr	r3, [pc, #56]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 8004088:	2200      	movs	r2, #0
 800408a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800408c:	4b0c      	ldr	r3, [pc, #48]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 800408e:	2200      	movs	r2, #0
 8004090:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004092:	4b0b      	ldr	r3, [pc, #44]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 8004094:	2200      	movs	r2, #0
 8004096:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004098:	4b09      	ldr	r3, [pc, #36]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 800409a:	220c      	movs	r2, #12
 800409c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800409e:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80040a4:	4b06      	ldr	r3, [pc, #24]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80040aa:	4805      	ldr	r0, [pc, #20]	@ (80040c0 <MX_USART3_UART_Init+0x4c>)
 80040ac:	f002 f95e 	bl	800636c <HAL_UART_Init>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d001      	beq.n	80040ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80040b6:	f000 f873 	bl	80041a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80040ba:	bf00      	nop
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000440 	.word	0x20000440
 80040c4:	40004800 	.word	0x40004800

080040c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b08a      	sub	sp, #40	@ 0x28
 80040cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ce:	f107 0314 	add.w	r3, r7, #20
 80040d2:	2200      	movs	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	605a      	str	r2, [r3, #4]
 80040d8:	609a      	str	r2, [r3, #8]
 80040da:	60da      	str	r2, [r3, #12]
 80040dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040de:	4b2d      	ldr	r3, [pc, #180]	@ (8004194 <MX_GPIO_Init+0xcc>)
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	4a2c      	ldr	r2, [pc, #176]	@ (8004194 <MX_GPIO_Init+0xcc>)
 80040e4:	f043 0304 	orr.w	r3, r3, #4
 80040e8:	61d3      	str	r3, [r2, #28]
 80040ea:	4b2a      	ldr	r3, [pc, #168]	@ (8004194 <MX_GPIO_Init+0xcc>)
 80040ec:	69db      	ldr	r3, [r3, #28]
 80040ee:	f003 0304 	and.w	r3, r3, #4
 80040f2:	613b      	str	r3, [r7, #16]
 80040f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80040f6:	4b27      	ldr	r3, [pc, #156]	@ (8004194 <MX_GPIO_Init+0xcc>)
 80040f8:	69db      	ldr	r3, [r3, #28]
 80040fa:	4a26      	ldr	r2, [pc, #152]	@ (8004194 <MX_GPIO_Init+0xcc>)
 80040fc:	f043 0320 	orr.w	r3, r3, #32
 8004100:	61d3      	str	r3, [r2, #28]
 8004102:	4b24      	ldr	r3, [pc, #144]	@ (8004194 <MX_GPIO_Init+0xcc>)
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f003 0320 	and.w	r3, r3, #32
 800410a:	60fb      	str	r3, [r7, #12]
 800410c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800410e:	4b21      	ldr	r3, [pc, #132]	@ (8004194 <MX_GPIO_Init+0xcc>)
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	4a20      	ldr	r2, [pc, #128]	@ (8004194 <MX_GPIO_Init+0xcc>)
 8004114:	f043 0301 	orr.w	r3, r3, #1
 8004118:	61d3      	str	r3, [r2, #28]
 800411a:	4b1e      	ldr	r3, [pc, #120]	@ (8004194 <MX_GPIO_Init+0xcc>)
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	60bb      	str	r3, [r7, #8]
 8004124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004126:	4b1b      	ldr	r3, [pc, #108]	@ (8004194 <MX_GPIO_Init+0xcc>)
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	4a1a      	ldr	r2, [pc, #104]	@ (8004194 <MX_GPIO_Init+0xcc>)
 800412c:	f043 0302 	orr.w	r3, r3, #2
 8004130:	61d3      	str	r3, [r2, #28]
 8004132:	4b18      	ldr	r3, [pc, #96]	@ (8004194 <MX_GPIO_Init+0xcc>)
 8004134:	69db      	ldr	r3, [r3, #28]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	607b      	str	r3, [r7, #4]
 800413c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800413e:	2200      	movs	r2, #0
 8004140:	21f1      	movs	r1, #241	@ 0xf1
 8004142:	4815      	ldr	r0, [pc, #84]	@ (8004198 <MX_GPIO_Init+0xd0>)
 8004144:	f000 fd82 	bl	8004c4c <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8004148:	2200      	movs	r2, #0
 800414a:	2101      	movs	r1, #1
 800414c:	4813      	ldr	r0, [pc, #76]	@ (800419c <MX_GPIO_Init+0xd4>)
 800414e:	f000 fd7d 	bl	8004c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA4 PA5 PA6
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8004152:	23f1      	movs	r3, #241	@ 0xf1
 8004154:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004156:	2301      	movs	r3, #1
 8004158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415a:	2300      	movs	r3, #0
 800415c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800415e:	2300      	movs	r3, #0
 8004160:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004162:	f107 0314 	add.w	r3, r7, #20
 8004166:	4619      	mov	r1, r3
 8004168:	480b      	ldr	r0, [pc, #44]	@ (8004198 <MX_GPIO_Init+0xd0>)
 800416a:	f000 fbdf 	bl	800492c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800416e:	2301      	movs	r3, #1
 8004170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004172:	2301      	movs	r3, #1
 8004174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004176:	2300      	movs	r3, #0
 8004178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800417a:	2300      	movs	r3, #0
 800417c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800417e:	f107 0314 	add.w	r3, r7, #20
 8004182:	4619      	mov	r1, r3
 8004184:	4805      	ldr	r0, [pc, #20]	@ (800419c <MX_GPIO_Init+0xd4>)
 8004186:	f000 fbd1 	bl	800492c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800418a:	bf00      	nop
 800418c:	3728      	adds	r7, #40	@ 0x28
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	40023800 	.word	0x40023800
 8004198:	40020000 	.word	0x40020000
 800419c:	40020400 	.word	0x40020400

080041a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041a4:	b672      	cpsid	i
}
 80041a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80041a8:	bf00      	nop
 80041aa:	e7fd      	b.n	80041a8 <Error_Handler+0x8>

080041ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b085      	sub	sp, #20
 80041b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80041b2:	4b14      	ldr	r3, [pc, #80]	@ (8004204 <HAL_MspInit+0x58>)
 80041b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b6:	4a13      	ldr	r2, [pc, #76]	@ (8004204 <HAL_MspInit+0x58>)
 80041b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041bc:	6253      	str	r3, [r2, #36]	@ 0x24
 80041be:	4b11      	ldr	r3, [pc, #68]	@ (8004204 <HAL_MspInit+0x58>)
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004204 <HAL_MspInit+0x58>)
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	4a0d      	ldr	r2, [pc, #52]	@ (8004204 <HAL_MspInit+0x58>)
 80041d0:	f043 0301 	orr.w	r3, r3, #1
 80041d4:	6213      	str	r3, [r2, #32]
 80041d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004204 <HAL_MspInit+0x58>)
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	60bb      	str	r3, [r7, #8]
 80041e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041e2:	4b08      	ldr	r3, [pc, #32]	@ (8004204 <HAL_MspInit+0x58>)
 80041e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e6:	4a07      	ldr	r2, [pc, #28]	@ (8004204 <HAL_MspInit+0x58>)
 80041e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ec:	6253      	str	r3, [r2, #36]	@ 0x24
 80041ee:	4b05      	ldr	r3, [pc, #20]	@ (8004204 <HAL_MspInit+0x58>)
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f6:	607b      	str	r3, [r7, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041fa:	bf00      	nop
 80041fc:	3714      	adds	r7, #20
 80041fe:	46bd      	mov	sp, r7
 8004200:	bc80      	pop	{r7}
 8004202:	4770      	bx	lr
 8004204:	40023800 	.word	0x40023800

08004208 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08c      	sub	sp, #48	@ 0x30
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004210:	f107 031c 	add.w	r3, r7, #28
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	605a      	str	r2, [r3, #4]
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	60da      	str	r2, [r3, #12]
 800421e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a2f      	ldr	r2, [pc, #188]	@ (80042e4 <HAL_SPI_MspInit+0xdc>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d129      	bne.n	800427e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800422a:	4b2f      	ldr	r3, [pc, #188]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	4a2e      	ldr	r2, [pc, #184]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 8004230:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004234:	6253      	str	r3, [r2, #36]	@ 0x24
 8004236:	4b2c      	ldr	r3, [pc, #176]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 8004238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800423e:	61bb      	str	r3, [r7, #24]
 8004240:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004242:	4b29      	ldr	r3, [pc, #164]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 8004244:	69db      	ldr	r3, [r3, #28]
 8004246:	4a28      	ldr	r2, [pc, #160]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 8004248:	f043 0302 	orr.w	r3, r3, #2
 800424c:	61d3      	str	r3, [r2, #28]
 800424e:	4b26      	ldr	r3, [pc, #152]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 8004250:	69db      	ldr	r3, [r3, #28]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	617b      	str	r3, [r7, #20]
 8004258:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800425a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800425e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004260:	2302      	movs	r3, #2
 8004262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004264:	2300      	movs	r3, #0
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004268:	2303      	movs	r3, #3
 800426a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800426c:	2305      	movs	r3, #5
 800426e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004270:	f107 031c 	add.w	r3, r7, #28
 8004274:	4619      	mov	r1, r3
 8004276:	481d      	ldr	r0, [pc, #116]	@ (80042ec <HAL_SPI_MspInit+0xe4>)
 8004278:	f000 fb58 	bl	800492c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800427c:	e02d      	b.n	80042da <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a1b      	ldr	r2, [pc, #108]	@ (80042f0 <HAL_SPI_MspInit+0xe8>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d128      	bne.n	80042da <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004288:	4b17      	ldr	r3, [pc, #92]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 800428a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428c:	4a16      	ldr	r2, [pc, #88]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 800428e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004292:	6253      	str	r3, [r2, #36]	@ 0x24
 8004294:	4b14      	ldr	r3, [pc, #80]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 8004296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004298:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042a0:	4b11      	ldr	r3, [pc, #68]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 80042a2:	69db      	ldr	r3, [r3, #28]
 80042a4:	4a10      	ldr	r2, [pc, #64]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 80042a6:	f043 0304 	orr.w	r3, r3, #4
 80042aa:	61d3      	str	r3, [r2, #28]
 80042ac:	4b0e      	ldr	r3, [pc, #56]	@ (80042e8 <HAL_SPI_MspInit+0xe0>)
 80042ae:	69db      	ldr	r3, [r3, #28]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	60fb      	str	r3, [r7, #12]
 80042b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80042b8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80042bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042be:	2302      	movs	r3, #2
 80042c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c2:	2300      	movs	r3, #0
 80042c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042c6:	2303      	movs	r3, #3
 80042c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80042ca:	2306      	movs	r3, #6
 80042cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042ce:	f107 031c 	add.w	r3, r7, #28
 80042d2:	4619      	mov	r1, r3
 80042d4:	4807      	ldr	r0, [pc, #28]	@ (80042f4 <HAL_SPI_MspInit+0xec>)
 80042d6:	f000 fb29 	bl	800492c <HAL_GPIO_Init>
}
 80042da:	bf00      	nop
 80042dc:	3730      	adds	r7, #48	@ 0x30
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	40003800 	.word	0x40003800
 80042e8:	40023800 	.word	0x40023800
 80042ec:	40020400 	.word	0x40020400
 80042f0:	40003c00 	.word	0x40003c00
 80042f4:	40020800 	.word	0x40020800

080042f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b08e      	sub	sp, #56	@ 0x38
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004300:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	605a      	str	r2, [r3, #4]
 800430a:	609a      	str	r2, [r3, #8]
 800430c:	60da      	str	r2, [r3, #12]
 800430e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a46      	ldr	r2, [pc, #280]	@ (8004430 <HAL_UART_MspInit+0x138>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d129      	bne.n	800436e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800431a:	4b46      	ldr	r3, [pc, #280]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	4a45      	ldr	r2, [pc, #276]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004324:	6213      	str	r3, [r2, #32]
 8004326:	4b43      	ldr	r3, [pc, #268]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800432e:	623b      	str	r3, [r7, #32]
 8004330:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004332:	4b40      	ldr	r3, [pc, #256]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	4a3f      	ldr	r2, [pc, #252]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	61d3      	str	r3, [r2, #28]
 800433e:	4b3d      	ldr	r3, [pc, #244]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004340:	69db      	ldr	r3, [r3, #28]
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	61fb      	str	r3, [r7, #28]
 8004348:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800434a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004350:	2302      	movs	r3, #2
 8004352:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004354:	2300      	movs	r3, #0
 8004356:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004358:	2303      	movs	r3, #3
 800435a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800435c:	2307      	movs	r3, #7
 800435e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004360:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004364:	4619      	mov	r1, r3
 8004366:	4834      	ldr	r0, [pc, #208]	@ (8004438 <HAL_UART_MspInit+0x140>)
 8004368:	f000 fae0 	bl	800492c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800436c:	e05b      	b.n	8004426 <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART2)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a32      	ldr	r2, [pc, #200]	@ (800443c <HAL_UART_MspInit+0x144>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d128      	bne.n	80043ca <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004378:	4b2e      	ldr	r3, [pc, #184]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	4a2d      	ldr	r2, [pc, #180]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 800437e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004382:	6253      	str	r3, [r2, #36]	@ 0x24
 8004384:	4b2b      	ldr	r3, [pc, #172]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438c:	61bb      	str	r3, [r7, #24]
 800438e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004390:	4b28      	ldr	r3, [pc, #160]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	4a27      	ldr	r2, [pc, #156]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 8004396:	f043 0301 	orr.w	r3, r3, #1
 800439a:	61d3      	str	r3, [r2, #28]
 800439c:	4b25      	ldr	r3, [pc, #148]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	617b      	str	r3, [r7, #20]
 80043a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80043a8:	230c      	movs	r3, #12
 80043aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ac:	2302      	movs	r3, #2
 80043ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b0:	2300      	movs	r3, #0
 80043b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043b4:	2303      	movs	r3, #3
 80043b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80043b8:	2307      	movs	r3, #7
 80043ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043c0:	4619      	mov	r1, r3
 80043c2:	481d      	ldr	r0, [pc, #116]	@ (8004438 <HAL_UART_MspInit+0x140>)
 80043c4:	f000 fab2 	bl	800492c <HAL_GPIO_Init>
}
 80043c8:	e02d      	b.n	8004426 <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART3)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004440 <HAL_UART_MspInit+0x148>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d128      	bne.n	8004426 <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART3_CLK_ENABLE();
 80043d4:	4b17      	ldr	r3, [pc, #92]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 80043d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d8:	4a16      	ldr	r2, [pc, #88]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 80043da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043de:	6253      	str	r3, [r2, #36]	@ 0x24
 80043e0:	4b14      	ldr	r3, [pc, #80]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 80043e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043e8:	613b      	str	r3, [r7, #16]
 80043ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043ec:	4b11      	ldr	r3, [pc, #68]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	4a10      	ldr	r2, [pc, #64]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 80043f2:	f043 0302 	orr.w	r3, r3, #2
 80043f6:	61d3      	str	r3, [r2, #28]
 80043f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004434 <HAL_UART_MspInit+0x13c>)
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004404:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004408:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800440a:	2302      	movs	r3, #2
 800440c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800440e:	2300      	movs	r3, #0
 8004410:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004412:	2303      	movs	r3, #3
 8004414:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004416:	2307      	movs	r3, #7
 8004418:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800441a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800441e:	4619      	mov	r1, r3
 8004420:	4808      	ldr	r0, [pc, #32]	@ (8004444 <HAL_UART_MspInit+0x14c>)
 8004422:	f000 fa83 	bl	800492c <HAL_GPIO_Init>
}
 8004426:	bf00      	nop
 8004428:	3738      	adds	r7, #56	@ 0x38
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40013800 	.word	0x40013800
 8004434:	40023800 	.word	0x40023800
 8004438:	40020000 	.word	0x40020000
 800443c:	40004400 	.word	0x40004400
 8004440:	40004800 	.word	0x40004800
 8004444:	40020400 	.word	0x40020400

08004448 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800444c:	bf00      	nop
 800444e:	e7fd      	b.n	800444c <NMI_Handler+0x4>

08004450 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004454:	bf00      	nop
 8004456:	e7fd      	b.n	8004454 <HardFault_Handler+0x4>

08004458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800445c:	bf00      	nop
 800445e:	e7fd      	b.n	800445c <MemManage_Handler+0x4>

08004460 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004464:	bf00      	nop
 8004466:	e7fd      	b.n	8004464 <BusFault_Handler+0x4>

08004468 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004468:	b480      	push	{r7}
 800446a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800446c:	bf00      	nop
 800446e:	e7fd      	b.n	800446c <UsageFault_Handler+0x4>

08004470 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004474:	bf00      	nop
 8004476:	46bd      	mov	sp, r7
 8004478:	bc80      	pop	{r7}
 800447a:	4770      	bx	lr

0800447c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004480:	bf00      	nop
 8004482:	46bd      	mov	sp, r7
 8004484:	bc80      	pop	{r7}
 8004486:	4770      	bx	lr

08004488 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004488:	b480      	push	{r7}
 800448a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800448c:	bf00      	nop
 800448e:	46bd      	mov	sp, r7
 8004490:	bc80      	pop	{r7}
 8004492:	4770      	bx	lr

08004494 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004498:	f000 f926 	bl	80046e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800449c:	bf00      	nop
 800449e:	bd80      	pop	{r7, pc}

080044a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  return 1;
 80044a4:	2301      	movs	r3, #1
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bc80      	pop	{r7}
 80044ac:	4770      	bx	lr

080044ae <_kill>:

int _kill(int pid, int sig)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b082      	sub	sp, #8
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
 80044b6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80044b8:	f003 f8fc 	bl	80076b4 <__errno>
 80044bc:	4603      	mov	r3, r0
 80044be:	2216      	movs	r2, #22
 80044c0:	601a      	str	r2, [r3, #0]
  return -1;
 80044c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <_exit>:

void _exit (int status)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b082      	sub	sp, #8
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80044d6:	f04f 31ff 	mov.w	r1, #4294967295
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7ff ffe7 	bl	80044ae <_kill>
  while (1) {}    /* Make sure we hang here */
 80044e0:	bf00      	nop
 80044e2:	e7fd      	b.n	80044e0 <_exit+0x12>

080044e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044f0:	2300      	movs	r3, #0
 80044f2:	617b      	str	r3, [r7, #20]
 80044f4:	e00a      	b.n	800450c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80044f6:	f3af 8000 	nop.w
 80044fa:	4601      	mov	r1, r0
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	1c5a      	adds	r2, r3, #1
 8004500:	60ba      	str	r2, [r7, #8]
 8004502:	b2ca      	uxtb	r2, r1
 8004504:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	3301      	adds	r3, #1
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	697a      	ldr	r2, [r7, #20]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	429a      	cmp	r2, r3
 8004512:	dbf0      	blt.n	80044f6 <_read+0x12>
  }

  return len;
 8004514:	687b      	ldr	r3, [r7, #4]
}
 8004516:	4618      	mov	r0, r3
 8004518:	3718      	adds	r7, #24
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <_close>:
  }
  return len;
}

int _close(int file)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004526:	f04f 33ff 	mov.w	r3, #4294967295
}
 800452a:	4618      	mov	r0, r3
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	bc80      	pop	{r7}
 8004532:	4770      	bx	lr

08004534 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004544:	605a      	str	r2, [r3, #4]
  return 0;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	bc80      	pop	{r7}
 8004550:	4770      	bx	lr

08004552 <_isatty>:

int _isatty(int file)
{
 8004552:	b480      	push	{r7}
 8004554:	b083      	sub	sp, #12
 8004556:	af00      	add	r7, sp, #0
 8004558:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800455a:	2301      	movs	r3, #1
}
 800455c:	4618      	mov	r0, r3
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	bc80      	pop	{r7}
 8004564:	4770      	bx	lr

08004566 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004566:	b480      	push	{r7}
 8004568:	b085      	sub	sp, #20
 800456a:	af00      	add	r7, sp, #0
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	60b9      	str	r1, [r7, #8]
 8004570:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004572:	2300      	movs	r3, #0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3714      	adds	r7, #20
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr
	...

08004580 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004588:	4a14      	ldr	r2, [pc, #80]	@ (80045dc <_sbrk+0x5c>)
 800458a:	4b15      	ldr	r3, [pc, #84]	@ (80045e0 <_sbrk+0x60>)
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004594:	4b13      	ldr	r3, [pc, #76]	@ (80045e4 <_sbrk+0x64>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d102      	bne.n	80045a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800459c:	4b11      	ldr	r3, [pc, #68]	@ (80045e4 <_sbrk+0x64>)
 800459e:	4a12      	ldr	r2, [pc, #72]	@ (80045e8 <_sbrk+0x68>)
 80045a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80045a2:	4b10      	ldr	r3, [pc, #64]	@ (80045e4 <_sbrk+0x64>)
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4413      	add	r3, r2
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d207      	bcs.n	80045c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80045b0:	f003 f880 	bl	80076b4 <__errno>
 80045b4:	4603      	mov	r3, r0
 80045b6:	220c      	movs	r2, #12
 80045b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80045ba:	f04f 33ff 	mov.w	r3, #4294967295
 80045be:	e009      	b.n	80045d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80045c0:	4b08      	ldr	r3, [pc, #32]	@ (80045e4 <_sbrk+0x64>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80045c6:	4b07      	ldr	r3, [pc, #28]	@ (80045e4 <_sbrk+0x64>)
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4413      	add	r3, r2
 80045ce:	4a05      	ldr	r2, [pc, #20]	@ (80045e4 <_sbrk+0x64>)
 80045d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045d2:	68fb      	ldr	r3, [r7, #12]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3718      	adds	r7, #24
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	20014000 	.word	0x20014000
 80045e0:	00000400 	.word	0x00000400
 80045e4:	200004ac 	.word	0x200004ac
 80045e8:	20000600 	.word	0x20000600

080045ec <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80045ec:	b480      	push	{r7}
 80045ee:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045f0:	bf00      	nop
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bc80      	pop	{r7}
 80045f6:	4770      	bx	lr

080045f8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80045f8:	f7ff fff8 	bl	80045ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045fc:	480b      	ldr	r0, [pc, #44]	@ (800462c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80045fe:	490c      	ldr	r1, [pc, #48]	@ (8004630 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004600:	4a0c      	ldr	r2, [pc, #48]	@ (8004634 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004604:	e002      	b.n	800460c <LoopCopyDataInit>

08004606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800460a:	3304      	adds	r3, #4

0800460c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800460c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800460e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004610:	d3f9      	bcc.n	8004606 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004612:	4a09      	ldr	r2, [pc, #36]	@ (8004638 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004614:	4c09      	ldr	r4, [pc, #36]	@ (800463c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004618:	e001      	b.n	800461e <LoopFillZerobss>

0800461a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800461a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800461c:	3204      	adds	r2, #4

0800461e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800461e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004620:	d3fb      	bcc.n	800461a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004622:	f003 f84d 	bl	80076c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004626:	f7ff f865 	bl	80036f4 <main>
  bx lr
 800462a:	4770      	bx	lr
  ldr r0, =_sdata
 800462c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004630:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004634:	0800aaf0 	.word	0x0800aaf0
  ldr r2, =_sbss
 8004638:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800463c:	20000600 	.word	0x20000600

08004640 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004640:	e7fe      	b.n	8004640 <ADC1_IRQHandler>

08004642 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b082      	sub	sp, #8
 8004646:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004648:	2300      	movs	r3, #0
 800464a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800464c:	2003      	movs	r0, #3
 800464e:	f000 f939 	bl	80048c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004652:	200f      	movs	r0, #15
 8004654:	f000 f80e 	bl	8004674 <HAL_InitTick>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	71fb      	strb	r3, [r7, #7]
 8004662:	e001      	b.n	8004668 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004664:	f7ff fda2 	bl	80041ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004668:	79fb      	ldrb	r3, [r7, #7]
}
 800466a:	4618      	mov	r0, r3
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
	...

08004674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004680:	4b16      	ldr	r3, [pc, #88]	@ (80046dc <HAL_InitTick+0x68>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d022      	beq.n	80046ce <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004688:	4b15      	ldr	r3, [pc, #84]	@ (80046e0 <HAL_InitTick+0x6c>)
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	4b13      	ldr	r3, [pc, #76]	@ (80046dc <HAL_InitTick+0x68>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004694:	fbb1 f3f3 	udiv	r3, r1, r3
 8004698:	fbb2 f3f3 	udiv	r3, r2, r3
 800469c:	4618      	mov	r0, r3
 800469e:	f000 f938 	bl	8004912 <HAL_SYSTICK_Config>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10f      	bne.n	80046c8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b0f      	cmp	r3, #15
 80046ac:	d809      	bhi.n	80046c2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046ae:	2200      	movs	r2, #0
 80046b0:	6879      	ldr	r1, [r7, #4]
 80046b2:	f04f 30ff 	mov.w	r0, #4294967295
 80046b6:	f000 f910 	bl	80048da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80046ba:	4a0a      	ldr	r2, [pc, #40]	@ (80046e4 <HAL_InitTick+0x70>)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	e007      	b.n	80046d2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	73fb      	strb	r3, [r7, #15]
 80046c6:	e004      	b.n	80046d2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
 80046cc:	e001      	b.n	80046d2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	20000010 	.word	0x20000010
 80046e0:	20000008 	.word	0x20000008
 80046e4:	2000000c 	.word	0x2000000c

080046e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046ec:	4b05      	ldr	r3, [pc, #20]	@ (8004704 <HAL_IncTick+0x1c>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	4b05      	ldr	r3, [pc, #20]	@ (8004708 <HAL_IncTick+0x20>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4413      	add	r3, r2
 80046f6:	4a03      	ldr	r2, [pc, #12]	@ (8004704 <HAL_IncTick+0x1c>)
 80046f8:	6013      	str	r3, [r2, #0]
}
 80046fa:	bf00      	nop
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bc80      	pop	{r7}
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	200004b0 	.word	0x200004b0
 8004708:	20000010 	.word	0x20000010

0800470c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  return uwTick;
 8004710:	4b02      	ldr	r3, [pc, #8]	@ (800471c <HAL_GetTick+0x10>)
 8004712:	681b      	ldr	r3, [r3, #0]
}
 8004714:	4618      	mov	r0, r3
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr
 800471c:	200004b0 	.word	0x200004b0

08004720 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004728:	f7ff fff0 	bl	800470c <HAL_GetTick>
 800472c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004738:	d004      	beq.n	8004744 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800473a:	4b09      	ldr	r3, [pc, #36]	@ (8004760 <HAL_Delay+0x40>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4413      	add	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004744:	bf00      	nop
 8004746:	f7ff ffe1 	bl	800470c <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	429a      	cmp	r2, r3
 8004754:	d8f7      	bhi.n	8004746 <HAL_Delay+0x26>
  {
  }
}
 8004756:	bf00      	nop
 8004758:	bf00      	nop
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	20000010 	.word	0x20000010

08004764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f003 0307 	and.w	r3, r3, #7
 8004772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004774:	4b0c      	ldr	r3, [pc, #48]	@ (80047a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004780:	4013      	ands	r3, r2
 8004782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800478c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004796:	4a04      	ldr	r2, [pc, #16]	@ (80047a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	60d3      	str	r3, [r2, #12]
}
 800479c:	bf00      	nop
 800479e:	3714      	adds	r7, #20
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bc80      	pop	{r7}
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	e000ed00 	.word	0xe000ed00

080047ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047ac:	b480      	push	{r7}
 80047ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047b0:	4b04      	ldr	r3, [pc, #16]	@ (80047c4 <__NVIC_GetPriorityGrouping+0x18>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	0a1b      	lsrs	r3, r3, #8
 80047b6:	f003 0307 	and.w	r3, r3, #7
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	46bd      	mov	sp, r7
 80047be:	bc80      	pop	{r7}
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	e000ed00 	.word	0xe000ed00

080047c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	4603      	mov	r3, r0
 80047d0:	6039      	str	r1, [r7, #0]
 80047d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	db0a      	blt.n	80047f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	490c      	ldr	r1, [pc, #48]	@ (8004814 <__NVIC_SetPriority+0x4c>)
 80047e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e6:	0112      	lsls	r2, r2, #4
 80047e8:	b2d2      	uxtb	r2, r2
 80047ea:	440b      	add	r3, r1
 80047ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047f0:	e00a      	b.n	8004808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	4908      	ldr	r1, [pc, #32]	@ (8004818 <__NVIC_SetPriority+0x50>)
 80047f8:	79fb      	ldrb	r3, [r7, #7]
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	3b04      	subs	r3, #4
 8004800:	0112      	lsls	r2, r2, #4
 8004802:	b2d2      	uxtb	r2, r2
 8004804:	440b      	add	r3, r1
 8004806:	761a      	strb	r2, [r3, #24]
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	bc80      	pop	{r7}
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	e000e100 	.word	0xe000e100
 8004818:	e000ed00 	.word	0xe000ed00

0800481c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800481c:	b480      	push	{r7}
 800481e:	b089      	sub	sp, #36	@ 0x24
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f003 0307 	and.w	r3, r3, #7
 800482e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	f1c3 0307 	rsb	r3, r3, #7
 8004836:	2b04      	cmp	r3, #4
 8004838:	bf28      	it	cs
 800483a:	2304      	movcs	r3, #4
 800483c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	3304      	adds	r3, #4
 8004842:	2b06      	cmp	r3, #6
 8004844:	d902      	bls.n	800484c <NVIC_EncodePriority+0x30>
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	3b03      	subs	r3, #3
 800484a:	e000      	b.n	800484e <NVIC_EncodePriority+0x32>
 800484c:	2300      	movs	r3, #0
 800484e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004850:	f04f 32ff 	mov.w	r2, #4294967295
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	43da      	mvns	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	401a      	ands	r2, r3
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004864:	f04f 31ff 	mov.w	r1, #4294967295
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	fa01 f303 	lsl.w	r3, r1, r3
 800486e:	43d9      	mvns	r1, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004874:	4313      	orrs	r3, r2
         );
}
 8004876:	4618      	mov	r0, r3
 8004878:	3724      	adds	r7, #36	@ 0x24
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr

08004880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3b01      	subs	r3, #1
 800488c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004890:	d301      	bcc.n	8004896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004892:	2301      	movs	r3, #1
 8004894:	e00f      	b.n	80048b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004896:	4a0a      	ldr	r2, [pc, #40]	@ (80048c0 <SysTick_Config+0x40>)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3b01      	subs	r3, #1
 800489c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800489e:	210f      	movs	r1, #15
 80048a0:	f04f 30ff 	mov.w	r0, #4294967295
 80048a4:	f7ff ff90 	bl	80047c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048a8:	4b05      	ldr	r3, [pc, #20]	@ (80048c0 <SysTick_Config+0x40>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ae:	4b04      	ldr	r3, [pc, #16]	@ (80048c0 <SysTick_Config+0x40>)
 80048b0:	2207      	movs	r2, #7
 80048b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	e000e010 	.word	0xe000e010

080048c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f7ff ff49 	bl	8004764 <__NVIC_SetPriorityGrouping>
}
 80048d2:	bf00      	nop
 80048d4:	3708      	adds	r7, #8
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b086      	sub	sp, #24
 80048de:	af00      	add	r7, sp, #0
 80048e0:	4603      	mov	r3, r0
 80048e2:	60b9      	str	r1, [r7, #8]
 80048e4:	607a      	str	r2, [r7, #4]
 80048e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80048ec:	f7ff ff5e 	bl	80047ac <__NVIC_GetPriorityGrouping>
 80048f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	68b9      	ldr	r1, [r7, #8]
 80048f6:	6978      	ldr	r0, [r7, #20]
 80048f8:	f7ff ff90 	bl	800481c <NVIC_EncodePriority>
 80048fc:	4602      	mov	r2, r0
 80048fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004902:	4611      	mov	r1, r2
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff ff5f 	bl	80047c8 <__NVIC_SetPriority>
}
 800490a:	bf00      	nop
 800490c:	3718      	adds	r7, #24
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b082      	sub	sp, #8
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f7ff ffb0 	bl	8004880 <SysTick_Config>
 8004920:	4603      	mov	r3, r0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
	...

0800492c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800492c:	b480      	push	{r7}
 800492e:	b087      	sub	sp, #28
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004936:	2300      	movs	r3, #0
 8004938:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800493a:	2300      	movs	r3, #0
 800493c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800493e:	2300      	movs	r3, #0
 8004940:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004942:	e160      	b.n	8004c06 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	2101      	movs	r1, #1
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	fa01 f303 	lsl.w	r3, r1, r3
 8004950:	4013      	ands	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 8152 	beq.w	8004c00 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f003 0303 	and.w	r3, r3, #3
 8004964:	2b01      	cmp	r3, #1
 8004966:	d005      	beq.n	8004974 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004970:	2b02      	cmp	r3, #2
 8004972:	d130      	bne.n	80049d6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	005b      	lsls	r3, r3, #1
 800497e:	2203      	movs	r2, #3
 8004980:	fa02 f303 	lsl.w	r3, r2, r3
 8004984:	43db      	mvns	r3, r3
 8004986:	693a      	ldr	r2, [r7, #16]
 8004988:	4013      	ands	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	68da      	ldr	r2, [r3, #12]
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	4313      	orrs	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80049aa:	2201      	movs	r2, #1
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	fa02 f303 	lsl.w	r3, r2, r3
 80049b2:	43db      	mvns	r3, r3
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	4013      	ands	r3, r2
 80049b8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	091b      	lsrs	r3, r3, #4
 80049c0:	f003 0201 	and.w	r2, r3, #1
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	2b03      	cmp	r3, #3
 80049e0:	d017      	beq.n	8004a12 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	2203      	movs	r2, #3
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	43db      	mvns	r3, r3
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4013      	ands	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	689a      	ldr	r2, [r3, #8]
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	fa02 f303 	lsl.w	r3, r2, r3
 8004a06:	693a      	ldr	r2, [r7, #16]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f003 0303 	and.w	r3, r3, #3
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d123      	bne.n	8004a66 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	08da      	lsrs	r2, r3, #3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	3208      	adds	r2, #8
 8004a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a2a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f003 0307 	and.w	r3, r3, #7
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	220f      	movs	r2, #15
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	43db      	mvns	r3, r3
 8004a3c:	693a      	ldr	r2, [r7, #16]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	08da      	lsrs	r2, r3, #3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3208      	adds	r2, #8
 8004a60:	6939      	ldr	r1, [r7, #16]
 8004a62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	005b      	lsls	r3, r3, #1
 8004a70:	2203      	movs	r2, #3
 8004a72:	fa02 f303 	lsl.w	r3, r2, r3
 8004a76:	43db      	mvns	r3, r3
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f003 0203 	and.w	r2, r3, #3
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8e:	693a      	ldr	r2, [r7, #16]
 8004a90:	4313      	orrs	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f000 80ac 	beq.w	8004c00 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aa8:	4b5e      	ldr	r3, [pc, #376]	@ (8004c24 <HAL_GPIO_Init+0x2f8>)
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	4a5d      	ldr	r2, [pc, #372]	@ (8004c24 <HAL_GPIO_Init+0x2f8>)
 8004aae:	f043 0301 	orr.w	r3, r3, #1
 8004ab2:	6213      	str	r3, [r2, #32]
 8004ab4:	4b5b      	ldr	r3, [pc, #364]	@ (8004c24 <HAL_GPIO_Init+0x2f8>)
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	60bb      	str	r3, [r7, #8]
 8004abe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8004ac0:	4a59      	ldr	r2, [pc, #356]	@ (8004c28 <HAL_GPIO_Init+0x2fc>)
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	089b      	lsrs	r3, r3, #2
 8004ac6:	3302      	adds	r3, #2
 8004ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004acc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f003 0303 	and.w	r3, r3, #3
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	220f      	movs	r2, #15
 8004ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8004adc:	43db      	mvns	r3, r3
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a51      	ldr	r2, [pc, #324]	@ (8004c2c <HAL_GPIO_Init+0x300>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d025      	beq.n	8004b38 <HAL_GPIO_Init+0x20c>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a50      	ldr	r2, [pc, #320]	@ (8004c30 <HAL_GPIO_Init+0x304>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d01f      	beq.n	8004b34 <HAL_GPIO_Init+0x208>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a4f      	ldr	r2, [pc, #316]	@ (8004c34 <HAL_GPIO_Init+0x308>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d019      	beq.n	8004b30 <HAL_GPIO_Init+0x204>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a4e      	ldr	r2, [pc, #312]	@ (8004c38 <HAL_GPIO_Init+0x30c>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d013      	beq.n	8004b2c <HAL_GPIO_Init+0x200>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a4d      	ldr	r2, [pc, #308]	@ (8004c3c <HAL_GPIO_Init+0x310>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d00d      	beq.n	8004b28 <HAL_GPIO_Init+0x1fc>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4a4c      	ldr	r2, [pc, #304]	@ (8004c40 <HAL_GPIO_Init+0x314>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d007      	beq.n	8004b24 <HAL_GPIO_Init+0x1f8>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	4a4b      	ldr	r2, [pc, #300]	@ (8004c44 <HAL_GPIO_Init+0x318>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d101      	bne.n	8004b20 <HAL_GPIO_Init+0x1f4>
 8004b1c:	2306      	movs	r3, #6
 8004b1e:	e00c      	b.n	8004b3a <HAL_GPIO_Init+0x20e>
 8004b20:	2307      	movs	r3, #7
 8004b22:	e00a      	b.n	8004b3a <HAL_GPIO_Init+0x20e>
 8004b24:	2305      	movs	r3, #5
 8004b26:	e008      	b.n	8004b3a <HAL_GPIO_Init+0x20e>
 8004b28:	2304      	movs	r3, #4
 8004b2a:	e006      	b.n	8004b3a <HAL_GPIO_Init+0x20e>
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e004      	b.n	8004b3a <HAL_GPIO_Init+0x20e>
 8004b30:	2302      	movs	r3, #2
 8004b32:	e002      	b.n	8004b3a <HAL_GPIO_Init+0x20e>
 8004b34:	2301      	movs	r3, #1
 8004b36:	e000      	b.n	8004b3a <HAL_GPIO_Init+0x20e>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	f002 0203 	and.w	r2, r2, #3
 8004b40:	0092      	lsls	r2, r2, #2
 8004b42:	4093      	lsls	r3, r2
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004b4a:	4937      	ldr	r1, [pc, #220]	@ (8004c28 <HAL_GPIO_Init+0x2fc>)
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	089b      	lsrs	r3, r3, #2
 8004b50:	3302      	adds	r3, #2
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b58:	4b3b      	ldr	r3, [pc, #236]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	43db      	mvns	r3, r3
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4013      	ands	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004b7c:	4a32      	ldr	r2, [pc, #200]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b82:	4b31      	ldr	r3, [pc, #196]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d003      	beq.n	8004ba6 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004ba6:	4a28      	ldr	r2, [pc, #160]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004bac:	4b26      	ldr	r3, [pc, #152]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	43db      	mvns	r3, r3
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d003      	beq.n	8004bd0 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004bd6:	4b1c      	ldr	r3, [pc, #112]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	43db      	mvns	r3, r3
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	4013      	ands	r3, r2
 8004be4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d003      	beq.n	8004bfa <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004bfa:	4a13      	ldr	r2, [pc, #76]	@ (8004c48 <HAL_GPIO_Init+0x31c>)
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	3301      	adds	r3, #1
 8004c04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f47f ae97 	bne.w	8004944 <HAL_GPIO_Init+0x18>
  }
}
 8004c16:	bf00      	nop
 8004c18:	bf00      	nop
 8004c1a:	371c      	adds	r7, #28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	40023800 	.word	0x40023800
 8004c28:	40010000 	.word	0x40010000
 8004c2c:	40020000 	.word	0x40020000
 8004c30:	40020400 	.word	0x40020400
 8004c34:	40020800 	.word	0x40020800
 8004c38:	40020c00 	.word	0x40020c00
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	40021400 	.word	0x40021400
 8004c44:	40021800 	.word	0x40021800
 8004c48:	40010400 	.word	0x40010400

08004c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	460b      	mov	r3, r1
 8004c56:	807b      	strh	r3, [r7, #2]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c5c:	787b      	ldrb	r3, [r7, #1]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d003      	beq.n	8004c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c62:	887a      	ldrh	r2, [r7, #2]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8004c68:	e003      	b.n	8004c72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8004c6a:	887b      	ldrh	r3, [r7, #2]
 8004c6c:	041a      	lsls	r2, r3, #16
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	619a      	str	r2, [r3, #24]
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bc80      	pop	{r7}
 8004c7a:	4770      	bx	lr

08004c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b088      	sub	sp, #32
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e31d      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c8e:	4b94      	ldr	r3, [pc, #592]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f003 030c 	and.w	r3, r3, #12
 8004c96:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c98:	4b91      	ldr	r3, [pc, #580]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ca0:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d07b      	beq.n	8004da6 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d006      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	2b0c      	cmp	r3, #12
 8004cb8:	d10f      	bne.n	8004cda <HAL_RCC_OscConfig+0x5e>
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cc0:	d10b      	bne.n	8004cda <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cc2:	4b87      	ldr	r3, [pc, #540]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d06a      	beq.n	8004da4 <HAL_RCC_OscConfig+0x128>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d166      	bne.n	8004da4 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e2f7      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d106      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x74>
 8004ce2:	4b7f      	ldr	r3, [pc, #508]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a7e      	ldr	r2, [pc, #504]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cec:	6013      	str	r3, [r2, #0]
 8004cee:	e02d      	b.n	8004d4c <HAL_RCC_OscConfig+0xd0>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10c      	bne.n	8004d12 <HAL_RCC_OscConfig+0x96>
 8004cf8:	4b79      	ldr	r3, [pc, #484]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a78      	ldr	r2, [pc, #480]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004cfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d02:	6013      	str	r3, [r2, #0]
 8004d04:	4b76      	ldr	r3, [pc, #472]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a75      	ldr	r2, [pc, #468]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d0e:	6013      	str	r3, [r2, #0]
 8004d10:	e01c      	b.n	8004d4c <HAL_RCC_OscConfig+0xd0>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b05      	cmp	r3, #5
 8004d18:	d10c      	bne.n	8004d34 <HAL_RCC_OscConfig+0xb8>
 8004d1a:	4b71      	ldr	r3, [pc, #452]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a70      	ldr	r2, [pc, #448]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	4b6e      	ldr	r3, [pc, #440]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a6d      	ldr	r2, [pc, #436]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	e00b      	b.n	8004d4c <HAL_RCC_OscConfig+0xd0>
 8004d34:	4b6a      	ldr	r3, [pc, #424]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a69      	ldr	r2, [pc, #420]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d3e:	6013      	str	r3, [r2, #0]
 8004d40:	4b67      	ldr	r3, [pc, #412]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a66      	ldr	r2, [pc, #408]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d013      	beq.n	8004d7c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d54:	f7ff fcda 	bl	800470c <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d5c:	f7ff fcd6 	bl	800470c <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b64      	cmp	r3, #100	@ 0x64
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e2ad      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d6e:	4b5c      	ldr	r3, [pc, #368]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCC_OscConfig+0xe0>
 8004d7a:	e014      	b.n	8004da6 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d7c:	f7ff fcc6 	bl	800470c <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d84:	f7ff fcc2 	bl	800470c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b64      	cmp	r3, #100	@ 0x64
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e299      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d96:	4b52      	ldr	r3, [pc, #328]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0x108>
 8004da2:	e000      	b.n	8004da6 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d05a      	beq.n	8004e68 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	2b04      	cmp	r3, #4
 8004db6:	d005      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	2b0c      	cmp	r3, #12
 8004dbc:	d119      	bne.n	8004df2 <HAL_RCC_OscConfig+0x176>
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d116      	bne.n	8004df2 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dc4:	4b46      	ldr	r3, [pc, #280]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0302 	and.w	r3, r3, #2
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d005      	beq.n	8004ddc <HAL_RCC_OscConfig+0x160>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d001      	beq.n	8004ddc <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e276      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ddc:	4b40      	ldr	r3, [pc, #256]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	021b      	lsls	r3, r3, #8
 8004dea:	493d      	ldr	r1, [pc, #244]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004df0:	e03a      	b.n	8004e68 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d020      	beq.n	8004e3c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dfa:	4b3a      	ldr	r3, [pc, #232]	@ (8004ee4 <HAL_RCC_OscConfig+0x268>)
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e00:	f7ff fc84 	bl	800470c <HAL_GetTick>
 8004e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e06:	e008      	b.n	8004e1a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e08:	f7ff fc80 	bl	800470c <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e257      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e1a:	4b31      	ldr	r3, [pc, #196]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0302 	and.w	r3, r3, #2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d0f0      	beq.n	8004e08 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e26:	4b2e      	ldr	r3, [pc, #184]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	492a      	ldr	r1, [pc, #168]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	604b      	str	r3, [r1, #4]
 8004e3a:	e015      	b.n	8004e68 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e3c:	4b29      	ldr	r3, [pc, #164]	@ (8004ee4 <HAL_RCC_OscConfig+0x268>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e42:	f7ff fc63 	bl	800470c <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e48:	e008      	b.n	8004e5c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e4a:	f7ff fc5f 	bl	800470c <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e236      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e5c:	4b20      	ldr	r3, [pc, #128]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1f0      	bne.n	8004e4a <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0310 	and.w	r3, r3, #16
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 80b8 	beq.w	8004fe6 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d170      	bne.n	8004f5e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e7c:	4b18      	ldr	r3, [pc, #96]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d005      	beq.n	8004e94 <HAL_RCC_OscConfig+0x218>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d101      	bne.n	8004e94 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e21a      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1a      	ldr	r2, [r3, #32]
 8004e98:	4b11      	ldr	r3, [pc, #68]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d921      	bls.n	8004ee8 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 fc3b 	bl	8005724 <RCC_SetFlashLatencyFromMSIRange>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e208      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004eb8:	4b09      	ldr	r3, [pc, #36]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a1b      	ldr	r3, [r3, #32]
 8004ec4:	4906      	ldr	r1, [pc, #24]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004eca:	4b05      	ldr	r3, [pc, #20]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	061b      	lsls	r3, r3, #24
 8004ed8:	4901      	ldr	r1, [pc, #4]	@ (8004ee0 <HAL_RCC_OscConfig+0x264>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	604b      	str	r3, [r1, #4]
 8004ede:	e020      	b.n	8004f22 <HAL_RCC_OscConfig+0x2a6>
 8004ee0:	40023800 	.word	0x40023800
 8004ee4:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ee8:	4b99      	ldr	r3, [pc, #612]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	4996      	ldr	r1, [pc, #600]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004efa:	4b95      	ldr	r3, [pc, #596]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	061b      	lsls	r3, r3, #24
 8004f08:	4991      	ldr	r1, [pc, #580]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 fc06 	bl	8005724 <RCC_SetFlashLatencyFromMSIRange>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e1d3      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	0b5b      	lsrs	r3, r3, #13
 8004f28:	3301      	adds	r3, #1
 8004f2a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004f2e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004f32:	4a87      	ldr	r2, [pc, #540]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004f34:	6892      	ldr	r2, [r2, #8]
 8004f36:	0912      	lsrs	r2, r2, #4
 8004f38:	f002 020f 	and.w	r2, r2, #15
 8004f3c:	4985      	ldr	r1, [pc, #532]	@ (8005154 <HAL_RCC_OscConfig+0x4d8>)
 8004f3e:	5c8a      	ldrb	r2, [r1, r2]
 8004f40:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004f42:	4a85      	ldr	r2, [pc, #532]	@ (8005158 <HAL_RCC_OscConfig+0x4dc>)
 8004f44:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004f46:	4b85      	ldr	r3, [pc, #532]	@ (800515c <HAL_RCC_OscConfig+0x4e0>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7ff fb92 	bl	8004674 <HAL_InitTick>
 8004f50:	4603      	mov	r3, r0
 8004f52:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004f54:	7bfb      	ldrb	r3, [r7, #15]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d045      	beq.n	8004fe6 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004f5a:	7bfb      	ldrb	r3, [r7, #15]
 8004f5c:	e1b5      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d029      	beq.n	8004fba <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f66:	4b7e      	ldr	r3, [pc, #504]	@ (8005160 <HAL_RCC_OscConfig+0x4e4>)
 8004f68:	2201      	movs	r2, #1
 8004f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f6c:	f7ff fbce 	bl	800470c <HAL_GetTick>
 8004f70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f72:	e008      	b.n	8004f86 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f74:	f7ff fbca 	bl	800470c <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b02      	cmp	r3, #2
 8004f80:	d901      	bls.n	8004f86 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e1a1      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004f86:	4b72      	ldr	r3, [pc, #456]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d0f0      	beq.n	8004f74 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f92:	4b6f      	ldr	r3, [pc, #444]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	496c      	ldr	r1, [pc, #432]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004fa4:	4b6a      	ldr	r3, [pc, #424]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	69db      	ldr	r3, [r3, #28]
 8004fb0:	061b      	lsls	r3, r3, #24
 8004fb2:	4967      	ldr	r1, [pc, #412]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	604b      	str	r3, [r1, #4]
 8004fb8:	e015      	b.n	8004fe6 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004fba:	4b69      	ldr	r3, [pc, #420]	@ (8005160 <HAL_RCC_OscConfig+0x4e4>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc0:	f7ff fba4 	bl	800470c <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fc8:	f7ff fba0 	bl	800470c <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e177      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004fda:	4b5d      	ldr	r3, [pc, #372]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1f0      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0308 	and.w	r3, r3, #8
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d030      	beq.n	8005054 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d016      	beq.n	8005028 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ffa:	4b5a      	ldr	r3, [pc, #360]	@ (8005164 <HAL_RCC_OscConfig+0x4e8>)
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005000:	f7ff fb84 	bl	800470c <HAL_GetTick>
 8005004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005006:	e008      	b.n	800501a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005008:	f7ff fb80 	bl	800470c <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	2b02      	cmp	r3, #2
 8005014:	d901      	bls.n	800501a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e157      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800501a:	4b4d      	ldr	r3, [pc, #308]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 800501c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d0f0      	beq.n	8005008 <HAL_RCC_OscConfig+0x38c>
 8005026:	e015      	b.n	8005054 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005028:	4b4e      	ldr	r3, [pc, #312]	@ (8005164 <HAL_RCC_OscConfig+0x4e8>)
 800502a:	2200      	movs	r2, #0
 800502c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800502e:	f7ff fb6d 	bl	800470c <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005034:	e008      	b.n	8005048 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005036:	f7ff fb69 	bl	800470c <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e140      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005048:	4b41      	ldr	r3, [pc, #260]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 800504a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1f0      	bne.n	8005036 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0304 	and.w	r3, r3, #4
 800505c:	2b00      	cmp	r3, #0
 800505e:	f000 80b5 	beq.w	80051cc <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005062:	2300      	movs	r3, #0
 8005064:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005066:	4b3a      	ldr	r3, [pc, #232]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d10d      	bne.n	800508e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005072:	4b37      	ldr	r3, [pc, #220]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005076:	4a36      	ldr	r2, [pc, #216]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800507c:	6253      	str	r3, [r2, #36]	@ 0x24
 800507e:	4b34      	ldr	r3, [pc, #208]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005086:	60bb      	str	r3, [r7, #8]
 8005088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800508a:	2301      	movs	r3, #1
 800508c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800508e:	4b36      	ldr	r3, [pc, #216]	@ (8005168 <HAL_RCC_OscConfig+0x4ec>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005096:	2b00      	cmp	r3, #0
 8005098:	d118      	bne.n	80050cc <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800509a:	4b33      	ldr	r3, [pc, #204]	@ (8005168 <HAL_RCC_OscConfig+0x4ec>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a32      	ldr	r2, [pc, #200]	@ (8005168 <HAL_RCC_OscConfig+0x4ec>)
 80050a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050a6:	f7ff fb31 	bl	800470c <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ac:	e008      	b.n	80050c0 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050ae:	f7ff fb2d 	bl	800470c <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b64      	cmp	r3, #100	@ 0x64
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e104      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050c0:	4b29      	ldr	r3, [pc, #164]	@ (8005168 <HAL_RCC_OscConfig+0x4ec>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0f0      	beq.n	80050ae <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d106      	bne.n	80050e2 <HAL_RCC_OscConfig+0x466>
 80050d4:	4b1e      	ldr	r3, [pc, #120]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 80050d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 80050da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050de:	6353      	str	r3, [r2, #52]	@ 0x34
 80050e0:	e02d      	b.n	800513e <HAL_RCC_OscConfig+0x4c2>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10c      	bne.n	8005104 <HAL_RCC_OscConfig+0x488>
 80050ea:	4b19      	ldr	r3, [pc, #100]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 80050ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ee:	4a18      	ldr	r2, [pc, #96]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 80050f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050f4:	6353      	str	r3, [r2, #52]	@ 0x34
 80050f6:	4b16      	ldr	r3, [pc, #88]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 80050f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050fa:	4a15      	ldr	r2, [pc, #84]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 80050fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005100:	6353      	str	r3, [r2, #52]	@ 0x34
 8005102:	e01c      	b.n	800513e <HAL_RCC_OscConfig+0x4c2>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	2b05      	cmp	r3, #5
 800510a:	d10c      	bne.n	8005126 <HAL_RCC_OscConfig+0x4aa>
 800510c:	4b10      	ldr	r3, [pc, #64]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 800510e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005110:	4a0f      	ldr	r2, [pc, #60]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005112:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005116:	6353      	str	r3, [r2, #52]	@ 0x34
 8005118:	4b0d      	ldr	r3, [pc, #52]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 800511a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800511c:	4a0c      	ldr	r2, [pc, #48]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 800511e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005122:	6353      	str	r3, [r2, #52]	@ 0x34
 8005124:	e00b      	b.n	800513e <HAL_RCC_OscConfig+0x4c2>
 8005126:	4b0a      	ldr	r3, [pc, #40]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800512a:	4a09      	ldr	r2, [pc, #36]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 800512c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005130:	6353      	str	r3, [r2, #52]	@ 0x34
 8005132:	4b07      	ldr	r3, [pc, #28]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005136:	4a06      	ldr	r2, [pc, #24]	@ (8005150 <HAL_RCC_OscConfig+0x4d4>)
 8005138:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800513c:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d024      	beq.n	8005190 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005146:	f7ff fae1 	bl	800470c <HAL_GetTick>
 800514a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800514c:	e019      	b.n	8005182 <HAL_RCC_OscConfig+0x506>
 800514e:	bf00      	nop
 8005150:	40023800 	.word	0x40023800
 8005154:	0800a724 	.word	0x0800a724
 8005158:	20000008 	.word	0x20000008
 800515c:	2000000c 	.word	0x2000000c
 8005160:	42470020 	.word	0x42470020
 8005164:	42470680 	.word	0x42470680
 8005168:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800516c:	f7ff face 	bl	800470c <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800517a:	4293      	cmp	r3, r2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e0a3      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005182:	4b54      	ldr	r3, [pc, #336]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 8005184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800518a:	2b00      	cmp	r3, #0
 800518c:	d0ee      	beq.n	800516c <HAL_RCC_OscConfig+0x4f0>
 800518e:	e014      	b.n	80051ba <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005190:	f7ff fabc 	bl	800470c <HAL_GetTick>
 8005194:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005196:	e00a      	b.n	80051ae <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005198:	f7ff fab8 	bl	800470c <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e08d      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80051ae:	4b49      	ldr	r3, [pc, #292]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 80051b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1ee      	bne.n	8005198 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80051ba:	7ffb      	ldrb	r3, [r7, #31]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d105      	bne.n	80051cc <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051c0:	4b44      	ldr	r3, [pc, #272]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 80051c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c4:	4a43      	ldr	r2, [pc, #268]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 80051c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051ca:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d079      	beq.n	80052c8 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	2b0c      	cmp	r3, #12
 80051d8:	d056      	beq.n	8005288 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d13b      	bne.n	800525a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051e2:	4b3d      	ldr	r3, [pc, #244]	@ (80052d8 <HAL_RCC_OscConfig+0x65c>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e8:	f7ff fa90 	bl	800470c <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051f0:	f7ff fa8c 	bl	800470c <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e063      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005202:	4b34      	ldr	r3, [pc, #208]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f0      	bne.n	80051f0 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800520e:	4b31      	ldr	r3, [pc, #196]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521e:	4319      	orrs	r1, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005224:	430b      	orrs	r3, r1
 8005226:	492b      	ldr	r1, [pc, #172]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 8005228:	4313      	orrs	r3, r2
 800522a:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800522c:	4b2a      	ldr	r3, [pc, #168]	@ (80052d8 <HAL_RCC_OscConfig+0x65c>)
 800522e:	2201      	movs	r2, #1
 8005230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005232:	f7ff fa6b 	bl	800470c <HAL_GetTick>
 8005236:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005238:	e008      	b.n	800524c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800523a:	f7ff fa67 	bl	800470c <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d901      	bls.n	800524c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e03e      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800524c:	4b21      	ldr	r3, [pc, #132]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0f0      	beq.n	800523a <HAL_RCC_OscConfig+0x5be>
 8005258:	e036      	b.n	80052c8 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800525a:	4b1f      	ldr	r3, [pc, #124]	@ (80052d8 <HAL_RCC_OscConfig+0x65c>)
 800525c:	2200      	movs	r2, #0
 800525e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005260:	f7ff fa54 	bl	800470c <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005266:	e008      	b.n	800527a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005268:	f7ff fa50 	bl	800470c <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b02      	cmp	r3, #2
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e027      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800527a:	4b16      	ldr	r3, [pc, #88]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d1f0      	bne.n	8005268 <HAL_RCC_OscConfig+0x5ec>
 8005286:	e01f      	b.n	80052c8 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e01a      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005294:	4b0f      	ldr	r3, [pc, #60]	@ (80052d4 <HAL_RCC_OscConfig+0x658>)
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d10d      	bne.n	80052c4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d106      	bne.n	80052c4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d001      	beq.n	80052c8 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e000      	b.n	80052ca <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3720      	adds	r7, #32
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	40023800 	.word	0x40023800
 80052d8:	42470060 	.word	0x42470060

080052dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e11a      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052f0:	4b8f      	ldr	r3, [pc, #572]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	683a      	ldr	r2, [r7, #0]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d919      	bls.n	8005332 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d105      	bne.n	8005310 <HAL_RCC_ClockConfig+0x34>
 8005304:	4b8a      	ldr	r3, [pc, #552]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a89      	ldr	r2, [pc, #548]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 800530a:	f043 0304 	orr.w	r3, r3, #4
 800530e:	6013      	str	r3, [r2, #0]
 8005310:	4b87      	ldr	r3, [pc, #540]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f023 0201 	bic.w	r2, r3, #1
 8005318:	4985      	ldr	r1, [pc, #532]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	4313      	orrs	r3, r2
 800531e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005320:	4b83      	ldr	r3, [pc, #524]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	429a      	cmp	r2, r3
 800532c:	d001      	beq.n	8005332 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e0f9      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d008      	beq.n	8005350 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800533e:	4b7d      	ldr	r3, [pc, #500]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	497a      	ldr	r1, [pc, #488]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 800534c:	4313      	orrs	r3, r2
 800534e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 808e 	beq.w	800547a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d107      	bne.n	8005376 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005366:	4b73      	ldr	r3, [pc, #460]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d121      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e0d7      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	2b03      	cmp	r3, #3
 800537c:	d107      	bne.n	800538e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800537e:	4b6d      	ldr	r3, [pc, #436]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d115      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e0cb      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	2b01      	cmp	r3, #1
 8005394:	d107      	bne.n	80053a6 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005396:	4b67      	ldr	r3, [pc, #412]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0302 	and.w	r3, r3, #2
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d109      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e0bf      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80053a6:	4b63      	ldr	r3, [pc, #396]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e0b7      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053b6:	4b5f      	ldr	r3, [pc, #380]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f023 0203 	bic.w	r2, r3, #3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	495c      	ldr	r1, [pc, #368]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053c8:	f7ff f9a0 	bl	800470c <HAL_GetTick>
 80053cc:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d112      	bne.n	80053fc <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053d6:	e00a      	b.n	80053ee <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053d8:	f7ff f998 	bl	800470c <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e09b      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80053ee:	4b51      	ldr	r3, [pc, #324]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	f003 030c 	and.w	r3, r3, #12
 80053f6:	2b08      	cmp	r3, #8
 80053f8:	d1ee      	bne.n	80053d8 <HAL_RCC_ClockConfig+0xfc>
 80053fa:	e03e      	b.n	800547a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2b03      	cmp	r3, #3
 8005402:	d112      	bne.n	800542a <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005404:	e00a      	b.n	800541c <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005406:	f7ff f981 	bl	800470c <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005414:	4293      	cmp	r3, r2
 8005416:	d901      	bls.n	800541c <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8005418:	2303      	movs	r3, #3
 800541a:	e084      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800541c:	4b45      	ldr	r3, [pc, #276]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f003 030c 	and.w	r3, r3, #12
 8005424:	2b0c      	cmp	r3, #12
 8005426:	d1ee      	bne.n	8005406 <HAL_RCC_ClockConfig+0x12a>
 8005428:	e027      	b.n	800547a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d11d      	bne.n	800546e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005432:	e00a      	b.n	800544a <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005434:	f7ff f96a 	bl	800470c <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005442:	4293      	cmp	r3, r2
 8005444:	d901      	bls.n	800544a <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e06d      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800544a:	4b3a      	ldr	r3, [pc, #232]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f003 030c 	and.w	r3, r3, #12
 8005452:	2b04      	cmp	r3, #4
 8005454:	d1ee      	bne.n	8005434 <HAL_RCC_ClockConfig+0x158>
 8005456:	e010      	b.n	800547a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005458:	f7ff f958 	bl	800470c <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005466:	4293      	cmp	r3, r2
 8005468:	d901      	bls.n	800546e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e05b      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800546e:	4b31      	ldr	r3, [pc, #196]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f003 030c 	and.w	r3, r3, #12
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1ee      	bne.n	8005458 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800547a:	4b2d      	ldr	r3, [pc, #180]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	429a      	cmp	r2, r3
 8005486:	d219      	bcs.n	80054bc <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d105      	bne.n	800549a <HAL_RCC_ClockConfig+0x1be>
 800548e:	4b28      	ldr	r3, [pc, #160]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a27      	ldr	r2, [pc, #156]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 8005494:	f043 0304 	orr.w	r3, r3, #4
 8005498:	6013      	str	r3, [r2, #0]
 800549a:	4b25      	ldr	r3, [pc, #148]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f023 0201 	bic.w	r2, r3, #1
 80054a2:	4923      	ldr	r1, [pc, #140]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054aa:	4b21      	ldr	r3, [pc, #132]	@ (8005530 <HAL_RCC_ClockConfig+0x254>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	683a      	ldr	r2, [r7, #0]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d001      	beq.n	80054bc <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e034      	b.n	8005526 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d008      	beq.n	80054da <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	4917      	ldr	r1, [pc, #92]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0308 	and.w	r3, r3, #8
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d009      	beq.n	80054fa <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054e6:	4b13      	ldr	r3, [pc, #76]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	490f      	ldr	r1, [pc, #60]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80054fa:	f000 f823 	bl	8005544 <HAL_RCC_GetSysClockFreq>
 80054fe:	4602      	mov	r2, r0
 8005500:	4b0c      	ldr	r3, [pc, #48]	@ (8005534 <HAL_RCC_ClockConfig+0x258>)
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	091b      	lsrs	r3, r3, #4
 8005506:	f003 030f 	and.w	r3, r3, #15
 800550a:	490b      	ldr	r1, [pc, #44]	@ (8005538 <HAL_RCC_ClockConfig+0x25c>)
 800550c:	5ccb      	ldrb	r3, [r1, r3]
 800550e:	fa22 f303 	lsr.w	r3, r2, r3
 8005512:	4a0a      	ldr	r2, [pc, #40]	@ (800553c <HAL_RCC_ClockConfig+0x260>)
 8005514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005516:	4b0a      	ldr	r3, [pc, #40]	@ (8005540 <HAL_RCC_ClockConfig+0x264>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f7ff f8aa 	bl	8004674 <HAL_InitTick>
 8005520:	4603      	mov	r3, r0
 8005522:	72fb      	strb	r3, [r7, #11]

  return status;
 8005524:	7afb      	ldrb	r3, [r7, #11]
}
 8005526:	4618      	mov	r0, r3
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	40023c00 	.word	0x40023c00
 8005534:	40023800 	.word	0x40023800
 8005538:	0800a724 	.word	0x0800a724
 800553c:	20000008 	.word	0x20000008
 8005540:	2000000c 	.word	0x2000000c

08005544 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005548:	b08e      	sub	sp, #56	@ 0x38
 800554a:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800554c:	4b58      	ldr	r3, [pc, #352]	@ (80056b0 <HAL_RCC_GetSysClockFreq+0x16c>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005554:	f003 030c 	and.w	r3, r3, #12
 8005558:	2b0c      	cmp	r3, #12
 800555a:	d00d      	beq.n	8005578 <HAL_RCC_GetSysClockFreq+0x34>
 800555c:	2b0c      	cmp	r3, #12
 800555e:	f200 8092 	bhi.w	8005686 <HAL_RCC_GetSysClockFreq+0x142>
 8005562:	2b04      	cmp	r3, #4
 8005564:	d002      	beq.n	800556c <HAL_RCC_GetSysClockFreq+0x28>
 8005566:	2b08      	cmp	r3, #8
 8005568:	d003      	beq.n	8005572 <HAL_RCC_GetSysClockFreq+0x2e>
 800556a:	e08c      	b.n	8005686 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800556c:	4b51      	ldr	r3, [pc, #324]	@ (80056b4 <HAL_RCC_GetSysClockFreq+0x170>)
 800556e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005570:	e097      	b.n	80056a2 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005572:	4b51      	ldr	r3, [pc, #324]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x174>)
 8005574:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005576:	e094      	b.n	80056a2 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557a:	0c9b      	lsrs	r3, r3, #18
 800557c:	f003 020f 	and.w	r2, r3, #15
 8005580:	4b4e      	ldr	r3, [pc, #312]	@ (80056bc <HAL_RCC_GetSysClockFreq+0x178>)
 8005582:	5c9b      	ldrb	r3, [r3, r2]
 8005584:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005588:	0d9b      	lsrs	r3, r3, #22
 800558a:	f003 0303 	and.w	r3, r3, #3
 800558e:	3301      	adds	r3, #1
 8005590:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005592:	4b47      	ldr	r3, [pc, #284]	@ (80056b0 <HAL_RCC_GetSysClockFreq+0x16c>)
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d021      	beq.n	80055e2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800559e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a0:	2200      	movs	r2, #0
 80055a2:	61bb      	str	r3, [r7, #24]
 80055a4:	61fa      	str	r2, [r7, #28]
 80055a6:	4b44      	ldr	r3, [pc, #272]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x174>)
 80055a8:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80055ac:	464a      	mov	r2, r9
 80055ae:	fb03 f202 	mul.w	r2, r3, r2
 80055b2:	2300      	movs	r3, #0
 80055b4:	4644      	mov	r4, r8
 80055b6:	fb04 f303 	mul.w	r3, r4, r3
 80055ba:	4413      	add	r3, r2
 80055bc:	4a3e      	ldr	r2, [pc, #248]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x174>)
 80055be:	4644      	mov	r4, r8
 80055c0:	fba4 0102 	umull	r0, r1, r4, r2
 80055c4:	440b      	add	r3, r1
 80055c6:	4619      	mov	r1, r3
 80055c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ca:	2200      	movs	r2, #0
 80055cc:	613b      	str	r3, [r7, #16]
 80055ce:	617a      	str	r2, [r7, #20]
 80055d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80055d4:	f7fb fdba 	bl	800114c <__aeabi_uldivmod>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	4613      	mov	r3, r2
 80055de:	637b      	str	r3, [r7, #52]	@ 0x34
 80055e0:	e04e      	b.n	8005680 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80055e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e4:	2200      	movs	r2, #0
 80055e6:	469a      	mov	sl, r3
 80055e8:	4693      	mov	fp, r2
 80055ea:	4652      	mov	r2, sl
 80055ec:	465b      	mov	r3, fp
 80055ee:	f04f 0000 	mov.w	r0, #0
 80055f2:	f04f 0100 	mov.w	r1, #0
 80055f6:	0159      	lsls	r1, r3, #5
 80055f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055fc:	0150      	lsls	r0, r2, #5
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	ebb2 080a 	subs.w	r8, r2, sl
 8005606:	eb63 090b 	sbc.w	r9, r3, fp
 800560a:	f04f 0200 	mov.w	r2, #0
 800560e:	f04f 0300 	mov.w	r3, #0
 8005612:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005616:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800561a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800561e:	ebb2 0408 	subs.w	r4, r2, r8
 8005622:	eb63 0509 	sbc.w	r5, r3, r9
 8005626:	f04f 0200 	mov.w	r2, #0
 800562a:	f04f 0300 	mov.w	r3, #0
 800562e:	00eb      	lsls	r3, r5, #3
 8005630:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005634:	00e2      	lsls	r2, r4, #3
 8005636:	4614      	mov	r4, r2
 8005638:	461d      	mov	r5, r3
 800563a:	eb14 030a 	adds.w	r3, r4, sl
 800563e:	603b      	str	r3, [r7, #0]
 8005640:	eb45 030b 	adc.w	r3, r5, fp
 8005644:	607b      	str	r3, [r7, #4]
 8005646:	f04f 0200 	mov.w	r2, #0
 800564a:	f04f 0300 	mov.w	r3, #0
 800564e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005652:	4629      	mov	r1, r5
 8005654:	028b      	lsls	r3, r1, #10
 8005656:	4620      	mov	r0, r4
 8005658:	4629      	mov	r1, r5
 800565a:	4604      	mov	r4, r0
 800565c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8005660:	4601      	mov	r1, r0
 8005662:	028a      	lsls	r2, r1, #10
 8005664:	4610      	mov	r0, r2
 8005666:	4619      	mov	r1, r3
 8005668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566a:	2200      	movs	r2, #0
 800566c:	60bb      	str	r3, [r7, #8]
 800566e:	60fa      	str	r2, [r7, #12]
 8005670:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005674:	f7fb fd6a 	bl	800114c <__aeabi_uldivmod>
 8005678:	4602      	mov	r2, r0
 800567a:	460b      	mov	r3, r1
 800567c:	4613      	mov	r3, r2
 800567e:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllvco;
 8005680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005682:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005684:	e00d      	b.n	80056a2 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005686:	4b0a      	ldr	r3, [pc, #40]	@ (80056b0 <HAL_RCC_GetSysClockFreq+0x16c>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	0b5b      	lsrs	r3, r3, #13
 800568c:	f003 0307 	and.w	r3, r3, #7
 8005690:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	3301      	adds	r3, #1
 8005696:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800569a:	fa02 f303 	lsl.w	r3, r2, r3
 800569e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80056a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3738      	adds	r7, #56	@ 0x38
 80056a8:	46bd      	mov	sp, r7
 80056aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056ae:	bf00      	nop
 80056b0:	40023800 	.word	0x40023800
 80056b4:	00f42400 	.word	0x00f42400
 80056b8:	016e3600 	.word	0x016e3600
 80056bc:	0800a718 	.word	0x0800a718

080056c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056c0:	b480      	push	{r7}
 80056c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056c4:	4b02      	ldr	r3, [pc, #8]	@ (80056d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80056c6:	681b      	ldr	r3, [r3, #0]
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bc80      	pop	{r7}
 80056ce:	4770      	bx	lr
 80056d0:	20000008 	.word	0x20000008

080056d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056d8:	f7ff fff2 	bl	80056c0 <HAL_RCC_GetHCLKFreq>
 80056dc:	4602      	mov	r2, r0
 80056de:	4b05      	ldr	r3, [pc, #20]	@ (80056f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	0a1b      	lsrs	r3, r3, #8
 80056e4:	f003 0307 	and.w	r3, r3, #7
 80056e8:	4903      	ldr	r1, [pc, #12]	@ (80056f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056ea:	5ccb      	ldrb	r3, [r1, r3]
 80056ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40023800 	.word	0x40023800
 80056f8:	0800a734 	.word	0x0800a734

080056fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005700:	f7ff ffde 	bl	80056c0 <HAL_RCC_GetHCLKFreq>
 8005704:	4602      	mov	r2, r0
 8005706:	4b05      	ldr	r3, [pc, #20]	@ (800571c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	0adb      	lsrs	r3, r3, #11
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	4903      	ldr	r1, [pc, #12]	@ (8005720 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005712:	5ccb      	ldrb	r3, [r1, r3]
 8005714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005718:	4618      	mov	r0, r3
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40023800 	.word	0x40023800
 8005720:	0800a734 	.word	0x0800a734

08005724 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8005724:	b480      	push	{r7}
 8005726:	b087      	sub	sp, #28
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800572c:	2300      	movs	r3, #0
 800572e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005730:	4b29      	ldr	r3, [pc, #164]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d12c      	bne.n	8005796 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800573c:	4b26      	ldr	r3, [pc, #152]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800573e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d005      	beq.n	8005754 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005748:	4b24      	ldr	r3, [pc, #144]	@ (80057dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	e016      	b.n	8005782 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005754:	4b20      	ldr	r3, [pc, #128]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005758:	4a1f      	ldr	r2, [pc, #124]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800575a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800575e:	6253      	str	r3, [r2, #36]	@ 0x24
 8005760:	4b1d      	ldr	r3, [pc, #116]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005768:	60fb      	str	r3, [r7, #12]
 800576a:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800576c:	4b1b      	ldr	r3, [pc, #108]	@ (80057dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8005774:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8005776:	4b18      	ldr	r3, [pc, #96]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577a:	4a17      	ldr	r2, [pc, #92]	@ (80057d8 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800577c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005780:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8005788:	d105      	bne.n	8005796 <RCC_SetFlashLatencyFromMSIRange+0x72>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005790:	d101      	bne.n	8005796 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8005792:	2301      	movs	r3, #1
 8005794:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b01      	cmp	r3, #1
 800579a:	d105      	bne.n	80057a8 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800579c:	4b10      	ldr	r3, [pc, #64]	@ (80057e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a0f      	ldr	r2, [pc, #60]	@ (80057e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057a2:	f043 0304 	orr.w	r3, r3, #4
 80057a6:	6013      	str	r3, [r2, #0]
 80057a8:	4b0d      	ldr	r3, [pc, #52]	@ (80057e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f023 0201 	bic.w	r2, r3, #1
 80057b0:	490b      	ldr	r1, [pc, #44]	@ (80057e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80057b8:	4b09      	ldr	r3, [pc, #36]	@ (80057e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d001      	beq.n	80057ca <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e000      	b.n	80057cc <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80057ca:	2300      	movs	r3, #0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	371c      	adds	r7, #28
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	40023800 	.word	0x40023800
 80057dc:	40007000 	.word	0x40007000
 80057e0:	40023c00 	.word	0x40023c00

080057e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e07b      	b.n	80058ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d108      	bne.n	8005810 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005806:	d009      	beq.n	800581c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	61da      	str	r2, [r3, #28]
 800580e:	e005      	b.n	800581c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d106      	bne.n	800583c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7fe fce6 	bl	8004208 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2202      	movs	r2, #2
 8005840:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005852:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	431a      	orrs	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	695b      	ldr	r3, [r3, #20]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800588c:	431a      	orrs	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	69db      	ldr	r3, [r3, #28]
 8005892:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005896:	431a      	orrs	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a0:	ea42 0103 	orr.w	r1, r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	0c1b      	lsrs	r3, r3, #16
 80058ba:	f003 0104 	and.w	r1, r3, #4
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	f003 0210 	and.w	r2, r3, #16
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	69da      	ldr	r2, [r3, #28]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b088      	sub	sp, #32
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	60f8      	str	r0, [r7, #12]
 80058fe:	60b9      	str	r1, [r7, #8]
 8005900:	603b      	str	r3, [r7, #0]
 8005902:	4613      	mov	r3, r2
 8005904:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005910:	2b01      	cmp	r3, #1
 8005912:	d101      	bne.n	8005918 <HAL_SPI_Transmit+0x22>
 8005914:	2302      	movs	r3, #2
 8005916:	e12d      	b.n	8005b74 <HAL_SPI_Transmit+0x27e>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005920:	f7fe fef4 	bl	800470c <HAL_GetTick>
 8005924:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005926:	88fb      	ldrh	r3, [r7, #6]
 8005928:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	d002      	beq.n	800593c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005936:	2302      	movs	r3, #2
 8005938:	77fb      	strb	r3, [r7, #31]
    goto error;
 800593a:	e116      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d002      	beq.n	8005948 <HAL_SPI_Transmit+0x52>
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d102      	bne.n	800594e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800594c:	e10d      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2203      	movs	r2, #3
 8005952:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	88fa      	ldrh	r2, [r7, #6]
 8005966:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	88fa      	ldrh	r2, [r7, #6]
 800596c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005994:	d10f      	bne.n	80059b6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059c0:	2b40      	cmp	r3, #64	@ 0x40
 80059c2:	d007      	beq.n	80059d4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059dc:	d14f      	bne.n	8005a7e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d002      	beq.n	80059ec <HAL_SPI_Transmit+0xf6>
 80059e6:	8afb      	ldrh	r3, [r7, #22]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d142      	bne.n	8005a72 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f0:	881a      	ldrh	r2, [r3, #0]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059fc:	1c9a      	adds	r2, r3, #2
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a10:	e02f      	b.n	8005a72 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d112      	bne.n	8005a46 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a24:	881a      	ldrh	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a30:	1c9a      	adds	r2, r3, #2
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a44:	e015      	b.n	8005a72 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a46:	f7fe fe61 	bl	800470c <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	683a      	ldr	r2, [r7, #0]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d803      	bhi.n	8005a5e <HAL_SPI_Transmit+0x168>
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5c:	d102      	bne.n	8005a64 <HAL_SPI_Transmit+0x16e>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d106      	bne.n	8005a72 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005a70:	e07b      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1ca      	bne.n	8005a12 <HAL_SPI_Transmit+0x11c>
 8005a7c:	e050      	b.n	8005b20 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d002      	beq.n	8005a8c <HAL_SPI_Transmit+0x196>
 8005a86:	8afb      	ldrh	r3, [r7, #22]
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d144      	bne.n	8005b16 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	330c      	adds	r3, #12
 8005a96:	7812      	ldrb	r2, [r2, #0]
 8005a98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	b29a      	uxth	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ab2:	e030      	b.n	8005b16 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	f003 0302 	and.w	r3, r3, #2
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d113      	bne.n	8005aea <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	330c      	adds	r3, #12
 8005acc:	7812      	ldrb	r2, [r2, #0]
 8005ace:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005ae8:	e015      	b.n	8005b16 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aea:	f7fe fe0f 	bl	800470c <HAL_GetTick>
 8005aee:	4602      	mov	r2, r0
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	683a      	ldr	r2, [r7, #0]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d803      	bhi.n	8005b02 <HAL_SPI_Transmit+0x20c>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b00:	d102      	bne.n	8005b08 <HAL_SPI_Transmit+0x212>
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d106      	bne.n	8005b16 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005b14:	e029      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b1a:	b29b      	uxth	r3, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1c9      	bne.n	8005ab4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b20:	69ba      	ldr	r2, [r7, #24]
 8005b22:	6839      	ldr	r1, [r7, #0]
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 fbdf 	bl	80062e8 <SPI_EndRxTxTransaction>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2220      	movs	r2, #32
 8005b34:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10a      	bne.n	8005b54 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b3e:	2300      	movs	r3, #0
 8005b40:	613b      	str	r3, [r7, #16]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	613b      	str	r3, [r7, #16]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	613b      	str	r3, [r7, #16]
 8005b52:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	77fb      	strb	r3, [r7, #31]
 8005b60:	e003      	b.n	8005b6a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005b72:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3720      	adds	r7, #32
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af02      	add	r7, sp, #8
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	603b      	str	r3, [r7, #0]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d002      	beq.n	8005ba2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ba0:	e0fb      	b.n	8005d9a <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005baa:	d112      	bne.n	8005bd2 <HAL_SPI_Receive+0x56>
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d10e      	bne.n	8005bd2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2204      	movs	r2, #4
 8005bb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005bbc:	88fa      	ldrh	r2, [r7, #6]
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	9300      	str	r3, [sp, #0]
 8005bc2:	4613      	mov	r3, r2
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	68b9      	ldr	r1, [r7, #8]
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 f8ef 	bl	8005dac <HAL_SPI_TransmitReceive>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	e0e8      	b.n	8005da4 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d101      	bne.n	8005be0 <HAL_SPI_Receive+0x64>
 8005bdc:	2302      	movs	r3, #2
 8005bde:	e0e1      	b.n	8005da4 <HAL_SPI_Receive+0x228>
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005be8:	f7fe fd90 	bl	800470c <HAL_GetTick>
 8005bec:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <HAL_SPI_Receive+0x7e>
 8005bf4:	88fb      	ldrh	r3, [r7, #6]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d102      	bne.n	8005c00 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005bfe:	e0cc      	b.n	8005d9a <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2204      	movs	r2, #4
 8005c04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	68ba      	ldr	r2, [r7, #8]
 8005c12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	88fa      	ldrh	r2, [r7, #6]
 8005c18:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	88fa      	ldrh	r2, [r7, #6]
 8005c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c46:	d10f      	bne.n	8005c68 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c56:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c66:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c72:	2b40      	cmp	r3, #64	@ 0x40
 8005c74:	d007      	beq.n	8005c86 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c84:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d16a      	bne.n	8005d64 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c8e:	e032      	b.n	8005cf6 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d115      	bne.n	8005cca <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f103 020c 	add.w	r2, r3, #12
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005caa:	7812      	ldrb	r2, [r2, #0]
 8005cac:	b2d2      	uxtb	r2, r2
 8005cae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb4:	1c5a      	adds	r2, r3, #1
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cc8:	e015      	b.n	8005cf6 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cca:	f7fe fd1f 	bl	800470c <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d803      	bhi.n	8005ce2 <HAL_SPI_Receive+0x166>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce0:	d102      	bne.n	8005ce8 <HAL_SPI_Receive+0x16c>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d106      	bne.n	8005cf6 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005cf4:	e051      	b.n	8005d9a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1c7      	bne.n	8005c90 <HAL_SPI_Receive+0x114>
 8005d00:	e035      	b.n	8005d6e <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d113      	bne.n	8005d38 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68da      	ldr	r2, [r3, #12]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d1a:	b292      	uxth	r2, r2
 8005d1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d22:	1c9a      	adds	r2, r3, #2
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d36:	e015      	b.n	8005d64 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d38:	f7fe fce8 	bl	800470c <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d803      	bhi.n	8005d50 <HAL_SPI_Receive+0x1d4>
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4e:	d102      	bne.n	8005d56 <HAL_SPI_Receive+0x1da>
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d106      	bne.n	8005d64 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005d62:	e01a      	b.n	8005d9a <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1c9      	bne.n	8005d02 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	6839      	ldr	r1, [r7, #0]
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f000 fa52 	bl	800621c <SPI_EndRxTransaction>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2220      	movs	r2, #32
 8005d82:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d002      	beq.n	8005d92 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	75fb      	strb	r3, [r7, #23]
 8005d90:	e003      	b.n	8005d9a <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2201      	movs	r2, #1
 8005d96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3718      	adds	r7, #24
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08c      	sub	sp, #48	@ 0x30
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
 8005db8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <HAL_SPI_TransmitReceive+0x26>
 8005dce:	2302      	movs	r3, #2
 8005dd0:	e198      	b.n	8006104 <HAL_SPI_TransmitReceive+0x358>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dda:	f7fe fc97 	bl	800470c <HAL_GetTick>
 8005dde:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005df0:	887b      	ldrh	r3, [r7, #2]
 8005df2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005df4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d00f      	beq.n	8005e1c <HAL_SPI_TransmitReceive+0x70>
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e02:	d107      	bne.n	8005e14 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d103      	bne.n	8005e14 <HAL_SPI_TransmitReceive+0x68>
 8005e0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005e10:	2b04      	cmp	r3, #4
 8005e12:	d003      	beq.n	8005e1c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005e14:	2302      	movs	r3, #2
 8005e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005e1a:	e16d      	b.n	80060f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d005      	beq.n	8005e2e <HAL_SPI_TransmitReceive+0x82>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d002      	beq.n	8005e2e <HAL_SPI_TransmitReceive+0x82>
 8005e28:	887b      	ldrh	r3, [r7, #2]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d103      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005e34:	e160      	b.n	80060f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	d003      	beq.n	8005e4a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2205      	movs	r2, #5
 8005e46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	887a      	ldrh	r2, [r7, #2]
 8005e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	887a      	ldrh	r2, [r7, #2]
 8005e60:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	887a      	ldrh	r2, [r7, #2]
 8005e6c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	887a      	ldrh	r2, [r7, #2]
 8005e72:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2200      	movs	r2, #0
 8005e78:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e8a:	2b40      	cmp	r3, #64	@ 0x40
 8005e8c:	d007      	beq.n	8005e9e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e9c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ea6:	d17c      	bne.n	8005fa2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d002      	beq.n	8005eb6 <HAL_SPI_TransmitReceive+0x10a>
 8005eb0:	8b7b      	ldrh	r3, [r7, #26]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d16a      	bne.n	8005f8c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eba:	881a      	ldrh	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ec6:	1c9a      	adds	r2, r3, #2
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	b29a      	uxth	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eda:	e057      	b.n	8005f8c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f003 0302 	and.w	r3, r3, #2
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d11b      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x176>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d016      	beq.n	8005f22 <HAL_SPI_TransmitReceive+0x176>
 8005ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d113      	bne.n	8005f22 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efe:	881a      	ldrh	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f0a:	1c9a      	adds	r2, r3, #2
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	3b01      	subs	r3, #1
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d119      	bne.n	8005f64 <HAL_SPI_TransmitReceive+0x1b8>
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d014      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68da      	ldr	r2, [r3, #12]
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f44:	b292      	uxth	r2, r2
 8005f46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f4c:	1c9a      	adds	r2, r3, #2
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f60:	2301      	movs	r3, #1
 8005f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f64:	f7fe fbd2 	bl	800470c <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d80b      	bhi.n	8005f8c <HAL_SPI_TransmitReceive+0x1e0>
 8005f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7a:	d007      	beq.n	8005f8c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005f8a:	e0b5      	b.n	80060f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1a2      	bne.n	8005edc <HAL_SPI_TransmitReceive+0x130>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d19d      	bne.n	8005edc <HAL_SPI_TransmitReceive+0x130>
 8005fa0:	e080      	b.n	80060a4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d002      	beq.n	8005fb0 <HAL_SPI_TransmitReceive+0x204>
 8005faa:	8b7b      	ldrh	r3, [r7, #26]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d16f      	bne.n	8006090 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	330c      	adds	r3, #12
 8005fba:	7812      	ldrb	r2, [r2, #0]
 8005fbc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	b29a      	uxth	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005fd6:	e05b      	b.n	8006090 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d11c      	bne.n	8006020 <HAL_SPI_TransmitReceive+0x274>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d017      	beq.n	8006020 <HAL_SPI_TransmitReceive+0x274>
 8005ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d114      	bne.n	8006020 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	330c      	adds	r3, #12
 8006000:	7812      	ldrb	r2, [r2, #0]
 8006002:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006008:	1c5a      	adds	r2, r3, #1
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006012:	b29b      	uxth	r3, r3
 8006014:	3b01      	subs	r3, #1
 8006016:	b29a      	uxth	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800601c:	2300      	movs	r3, #0
 800601e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b01      	cmp	r3, #1
 800602c:	d119      	bne.n	8006062 <HAL_SPI_TransmitReceive+0x2b6>
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006032:	b29b      	uxth	r3, r3
 8006034:	2b00      	cmp	r3, #0
 8006036:	d014      	beq.n	8006062 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006042:	b2d2      	uxtb	r2, r2
 8006044:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800604a:	1c5a      	adds	r2, r3, #1
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006054:	b29b      	uxth	r3, r3
 8006056:	3b01      	subs	r3, #1
 8006058:	b29a      	uxth	r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800605e:	2301      	movs	r3, #1
 8006060:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006062:	f7fe fb53 	bl	800470c <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800606e:	429a      	cmp	r2, r3
 8006070:	d803      	bhi.n	800607a <HAL_SPI_TransmitReceive+0x2ce>
 8006072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006078:	d102      	bne.n	8006080 <HAL_SPI_TransmitReceive+0x2d4>
 800607a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800607c:	2b00      	cmp	r3, #0
 800607e:	d107      	bne.n	8006090 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006080:	2303      	movs	r3, #3
 8006082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800608e:	e033      	b.n	80060f8 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006094:	b29b      	uxth	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d19e      	bne.n	8005fd8 <HAL_SPI_TransmitReceive+0x22c>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800609e:	b29b      	uxth	r3, r3
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d199      	bne.n	8005fd8 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060a6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	f000 f91d 	bl	80062e8 <SPI_EndRxTxTransaction>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d006      	beq.n	80060c2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2220      	movs	r2, #32
 80060be:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80060c0:	e01a      	b.n	80060f8 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10a      	bne.n	80060e0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060ca:	2300      	movs	r3, #0
 80060cc:	617b      	str	r3, [r7, #20]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	617b      	str	r3, [r7, #20]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	617b      	str	r3, [r7, #20]
 80060de:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ee:	e003      	b.n	80060f8 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006100:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006104:	4618      	mov	r0, r3
 8006106:	3730      	adds	r7, #48	@ 0x30
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b088      	sub	sp, #32
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	603b      	str	r3, [r7, #0]
 8006118:	4613      	mov	r3, r2
 800611a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800611c:	f7fe faf6 	bl	800470c <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006124:	1a9b      	subs	r3, r3, r2
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	4413      	add	r3, r2
 800612a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800612c:	f7fe faee 	bl	800470c <HAL_GetTick>
 8006130:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006132:	4b39      	ldr	r3, [pc, #228]	@ (8006218 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	015b      	lsls	r3, r3, #5
 8006138:	0d1b      	lsrs	r3, r3, #20
 800613a:	69fa      	ldr	r2, [r7, #28]
 800613c:	fb02 f303 	mul.w	r3, r2, r3
 8006140:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006142:	e054      	b.n	80061ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800614a:	d050      	beq.n	80061ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800614c:	f7fe fade 	bl	800470c <HAL_GetTick>
 8006150:	4602      	mov	r2, r0
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	69fa      	ldr	r2, [r7, #28]
 8006158:	429a      	cmp	r2, r3
 800615a:	d902      	bls.n	8006162 <SPI_WaitFlagStateUntilTimeout+0x56>
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d13d      	bne.n	80061de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006170:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800617a:	d111      	bne.n	80061a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006184:	d004      	beq.n	8006190 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800618e:	d107      	bne.n	80061a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800619e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061a8:	d10f      	bne.n	80061ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80061b8:	601a      	str	r2, [r3, #0]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80061c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e017      	b.n	800620e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d101      	bne.n	80061e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80061e4:	2300      	movs	r3, #0
 80061e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	689a      	ldr	r2, [r3, #8]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	4013      	ands	r3, r2
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	bf0c      	ite	eq
 80061fe:	2301      	moveq	r3, #1
 8006200:	2300      	movne	r3, #0
 8006202:	b2db      	uxtb	r3, r3
 8006204:	461a      	mov	r2, r3
 8006206:	79fb      	ldrb	r3, [r7, #7]
 8006208:	429a      	cmp	r2, r3
 800620a:	d19b      	bne.n	8006144 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3720      	adds	r7, #32
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	20000008 	.word	0x20000008

0800621c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b086      	sub	sp, #24
 8006220:	af02      	add	r7, sp, #8
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006230:	d111      	bne.n	8006256 <SPI_EndRxTransaction+0x3a>
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800623a:	d004      	beq.n	8006246 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006244:	d107      	bne.n	8006256 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006254:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800625e:	d12a      	bne.n	80062b6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006268:	d012      	beq.n	8006290 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	2200      	movs	r2, #0
 8006272:	2180      	movs	r1, #128	@ 0x80
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f7ff ff49 	bl	800610c <SPI_WaitFlagStateUntilTimeout>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d02d      	beq.n	80062dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006284:	f043 0220 	orr.w	r2, r3, #32
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e026      	b.n	80062de <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	9300      	str	r3, [sp, #0]
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	2200      	movs	r2, #0
 8006298:	2101      	movs	r1, #1
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f7ff ff36 	bl	800610c <SPI_WaitFlagStateUntilTimeout>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d01a      	beq.n	80062dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062aa:	f043 0220 	orr.w	r2, r3, #32
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80062b2:	2303      	movs	r3, #3
 80062b4:	e013      	b.n	80062de <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	9300      	str	r3, [sp, #0]
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	2200      	movs	r2, #0
 80062be:	2101      	movs	r1, #1
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	f7ff ff23 	bl	800610c <SPI_WaitFlagStateUntilTimeout>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d007      	beq.n	80062dc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d0:	f043 0220 	orr.w	r2, r3, #32
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e000      	b.n	80062de <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80062dc:	2300      	movs	r3, #0
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
	...

080062e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af02      	add	r7, sp, #8
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006364 <SPI_EndRxTxTransaction+0x7c>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a1b      	ldr	r2, [pc, #108]	@ (8006368 <SPI_EndRxTxTransaction+0x80>)
 80062fa:	fba2 2303 	umull	r2, r3, r2, r3
 80062fe:	0d5b      	lsrs	r3, r3, #21
 8006300:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006304:	fb02 f303 	mul.w	r3, r2, r3
 8006308:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006312:	d112      	bne.n	800633a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	2200      	movs	r2, #0
 800631c:	2180      	movs	r1, #128	@ 0x80
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f7ff fef4 	bl	800610c <SPI_WaitFlagStateUntilTimeout>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d016      	beq.n	8006358 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800632e:	f043 0220 	orr.w	r2, r3, #32
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	e00f      	b.n	800635a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00a      	beq.n	8006356 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	3b01      	subs	r3, #1
 8006344:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006350:	2b80      	cmp	r3, #128	@ 0x80
 8006352:	d0f2      	beq.n	800633a <SPI_EndRxTxTransaction+0x52>
 8006354:	e000      	b.n	8006358 <SPI_EndRxTxTransaction+0x70>
        break;
 8006356:	bf00      	nop
  }

  return HAL_OK;
 8006358:	2300      	movs	r3, #0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	20000008 	.word	0x20000008
 8006368:	165e9f81 	.word	0x165e9f81

0800636c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d101      	bne.n	800637e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e042      	b.n	8006404 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d106      	bne.n	8006398 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f7fd ffb0 	bl	80042f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2224      	movs	r2, #36	@ 0x24
 800639c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68da      	ldr	r2, [r3, #12]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f9af 	bl	8006714 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	691a      	ldr	r2, [r3, #16]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	695a      	ldr	r2, [r3, #20]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2220      	movs	r2, #32
 80063f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2220      	movs	r2, #32
 80063f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3708      	adds	r7, #8
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b08a      	sub	sp, #40	@ 0x28
 8006410:	af02      	add	r7, sp, #8
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	603b      	str	r3, [r7, #0]
 8006418:	4613      	mov	r3, r2
 800641a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006426:	b2db      	uxtb	r3, r3
 8006428:	2b20      	cmp	r3, #32
 800642a:	d16d      	bne.n	8006508 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_UART_Transmit+0x2c>
 8006432:	88fb      	ldrh	r3, [r7, #6]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e066      	b.n	800650a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2221      	movs	r2, #33	@ 0x21
 8006446:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800644a:	f7fe f95f 	bl	800470c <HAL_GetTick>
 800644e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	88fa      	ldrh	r2, [r7, #6]
 8006454:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	88fa      	ldrh	r2, [r7, #6]
 800645a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006464:	d108      	bne.n	8006478 <HAL_UART_Transmit+0x6c>
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d104      	bne.n	8006478 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800646e:	2300      	movs	r3, #0
 8006470:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	61bb      	str	r3, [r7, #24]
 8006476:	e003      	b.n	8006480 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800647c:	2300      	movs	r3, #0
 800647e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006480:	e02a      	b.n	80064d8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2200      	movs	r2, #0
 800648a:	2180      	movs	r1, #128	@ 0x80
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 f8d2 	bl	8006636 <UART_WaitOnFlagUntilTimeout>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d001      	beq.n	800649c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	e036      	b.n	800650a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d10b      	bne.n	80064ba <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	881b      	ldrh	r3, [r3, #0]
 80064a6:	461a      	mov	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	3302      	adds	r3, #2
 80064b6:	61bb      	str	r3, [r7, #24]
 80064b8:	e007      	b.n	80064ca <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	781a      	ldrb	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064c4:	69fb      	ldr	r3, [r7, #28]
 80064c6:	3301      	adds	r3, #1
 80064c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	3b01      	subs	r3, #1
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064dc:	b29b      	uxth	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d1cf      	bne.n	8006482 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	2200      	movs	r2, #0
 80064ea:	2140      	movs	r1, #64	@ 0x40
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f000 f8a2 	bl	8006636 <UART_WaitOnFlagUntilTimeout>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d001      	beq.n	80064fc <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e006      	b.n	800650a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2220      	movs	r2, #32
 8006500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006504:	2300      	movs	r3, #0
 8006506:	e000      	b.n	800650a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006508:	2302      	movs	r3, #2
  }
}
 800650a:	4618      	mov	r0, r3
 800650c:	3720      	adds	r7, #32
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b08a      	sub	sp, #40	@ 0x28
 8006516:	af02      	add	r7, sp, #8
 8006518:	60f8      	str	r0, [r7, #12]
 800651a:	60b9      	str	r1, [r7, #8]
 800651c:	603b      	str	r3, [r7, #0]
 800651e:	4613      	mov	r3, r2
 8006520:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006522:	2300      	movs	r3, #0
 8006524:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800652c:	b2db      	uxtb	r3, r3
 800652e:	2b20      	cmp	r3, #32
 8006530:	d17c      	bne.n	800662c <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d002      	beq.n	800653e <HAL_UART_Receive+0x2c>
 8006538:	88fb      	ldrh	r3, [r7, #6]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d101      	bne.n	8006542 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e075      	b.n	800662e <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2222      	movs	r2, #34	@ 0x22
 800654c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006556:	f7fe f8d9 	bl	800470c <HAL_GetTick>
 800655a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	88fa      	ldrh	r2, [r7, #6]
 8006560:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	88fa      	ldrh	r2, [r7, #6]
 8006566:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006570:	d108      	bne.n	8006584 <HAL_UART_Receive+0x72>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	691b      	ldr	r3, [r3, #16]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d104      	bne.n	8006584 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 800657a:	2300      	movs	r3, #0
 800657c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	61bb      	str	r3, [r7, #24]
 8006582:	e003      	b.n	800658c <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006588:	2300      	movs	r3, #0
 800658a:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800658c:	e043      	b.n	8006616 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	2200      	movs	r2, #0
 8006596:	2120      	movs	r1, #32
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 f84c 	bl	8006636 <UART_WaitOnFlagUntilTimeout>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e042      	b.n	800662e <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d10c      	bne.n	80065c8 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ba:	b29a      	uxth	r2, r3
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	3302      	adds	r3, #2
 80065c4:	61bb      	str	r3, [r7, #24]
 80065c6:	e01f      	b.n	8006608 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065d0:	d007      	beq.n	80065e2 <HAL_UART_Receive+0xd0>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10a      	bne.n	80065f0 <HAL_UART_Receive+0xde>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d106      	bne.n	80065f0 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	701a      	strb	r2, [r3, #0]
 80065ee:	e008      	b.n	8006602 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	3301      	adds	r3, #1
 8006606:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800660c:	b29b      	uxth	r3, r3
 800660e:	3b01      	subs	r3, #1
 8006610:	b29a      	uxth	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800661a:	b29b      	uxth	r3, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1b6      	bne.n	800658e <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2220      	movs	r2, #32
 8006624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006628:	2300      	movs	r3, #0
 800662a:	e000      	b.n	800662e <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800662c:	2302      	movs	r3, #2
  }
}
 800662e:	4618      	mov	r0, r3
 8006630:	3720      	adds	r7, #32
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}

08006636 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006636:	b580      	push	{r7, lr}
 8006638:	b090      	sub	sp, #64	@ 0x40
 800663a:	af00      	add	r7, sp, #0
 800663c:	60f8      	str	r0, [r7, #12]
 800663e:	60b9      	str	r1, [r7, #8]
 8006640:	603b      	str	r3, [r7, #0]
 8006642:	4613      	mov	r3, r2
 8006644:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006646:	e050      	b.n	80066ea <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006648:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800664a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664e:	d04c      	beq.n	80066ea <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006652:	2b00      	cmp	r3, #0
 8006654:	d007      	beq.n	8006666 <UART_WaitOnFlagUntilTimeout+0x30>
 8006656:	f7fe f859 	bl	800470c <HAL_GetTick>
 800665a:	4602      	mov	r2, r0
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	1ad3      	subs	r3, r2, r3
 8006660:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006662:	429a      	cmp	r2, r3
 8006664:	d241      	bcs.n	80066ea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	330c      	adds	r3, #12
 800666c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006670:	e853 3f00 	ldrex	r3, [r3]
 8006674:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800667c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	330c      	adds	r3, #12
 8006684:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006686:	637a      	str	r2, [r7, #52]	@ 0x34
 8006688:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800668c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800668e:	e841 2300 	strex	r3, r2, [r1]
 8006692:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1e5      	bne.n	8006666 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	3314      	adds	r3, #20
 80066a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	e853 3f00 	ldrex	r3, [r3]
 80066a8:	613b      	str	r3, [r7, #16]
   return(result);
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	f023 0301 	bic.w	r3, r3, #1
 80066b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	3314      	adds	r3, #20
 80066b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066ba:	623a      	str	r2, [r7, #32]
 80066bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066be:	69f9      	ldr	r1, [r7, #28]
 80066c0:	6a3a      	ldr	r2, [r7, #32]
 80066c2:	e841 2300 	strex	r3, r2, [r1]
 80066c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1e5      	bne.n	800669a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2220      	movs	r2, #32
 80066da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e00f      	b.n	800670a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	4013      	ands	r3, r2
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	bf0c      	ite	eq
 80066fa:	2301      	moveq	r3, #1
 80066fc:	2300      	movne	r3, #0
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	461a      	mov	r2, r3
 8006702:	79fb      	ldrb	r3, [r7, #7]
 8006704:	429a      	cmp	r2, r3
 8006706:	d09f      	beq.n	8006648 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3740      	adds	r7, #64	@ 0x40
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
	...

08006714 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	68da      	ldr	r2, [r3, #12]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	430a      	orrs	r2, r1
 8006730:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	689a      	ldr	r2, [r3, #8]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	431a      	orrs	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	431a      	orrs	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	4313      	orrs	r3, r2
 8006748:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8006754:	f023 030c 	bic.w	r3, r3, #12
 8006758:	687a      	ldr	r2, [r7, #4]
 800675a:	6812      	ldr	r2, [r2, #0]
 800675c:	68b9      	ldr	r1, [r7, #8]
 800675e:	430b      	orrs	r3, r1
 8006760:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	695b      	ldr	r3, [r3, #20]
 8006768:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	699a      	ldr	r2, [r3, #24]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	430a      	orrs	r2, r1
 8006776:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a55      	ldr	r2, [pc, #340]	@ (80068d4 <UART_SetConfig+0x1c0>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d103      	bne.n	800678a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006782:	f7fe ffbb 	bl	80056fc <HAL_RCC_GetPCLK2Freq>
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	e002      	b.n	8006790 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800678a:	f7fe ffa3 	bl	80056d4 <HAL_RCC_GetPCLK1Freq>
 800678e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	69db      	ldr	r3, [r3, #28]
 8006794:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006798:	d14c      	bne.n	8006834 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	4613      	mov	r3, r2
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	009a      	lsls	r2, r3, #2
 80067a4:	441a      	add	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	005b      	lsls	r3, r3, #1
 80067ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b0:	4a49      	ldr	r2, [pc, #292]	@ (80068d8 <UART_SetConfig+0x1c4>)
 80067b2:	fba2 2303 	umull	r2, r3, r2, r3
 80067b6:	095b      	lsrs	r3, r3, #5
 80067b8:	0119      	lsls	r1, r3, #4
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	4613      	mov	r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	4413      	add	r3, r2
 80067c2:	009a      	lsls	r2, r3, #2
 80067c4:	441a      	add	r2, r3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	005b      	lsls	r3, r3, #1
 80067cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80067d0:	4b41      	ldr	r3, [pc, #260]	@ (80068d8 <UART_SetConfig+0x1c4>)
 80067d2:	fba3 0302 	umull	r0, r3, r3, r2
 80067d6:	095b      	lsrs	r3, r3, #5
 80067d8:	2064      	movs	r0, #100	@ 0x64
 80067da:	fb00 f303 	mul.w	r3, r0, r3
 80067de:	1ad3      	subs	r3, r2, r3
 80067e0:	00db      	lsls	r3, r3, #3
 80067e2:	3332      	adds	r3, #50	@ 0x32
 80067e4:	4a3c      	ldr	r2, [pc, #240]	@ (80068d8 <UART_SetConfig+0x1c4>)
 80067e6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ea:	095b      	lsrs	r3, r3, #5
 80067ec:	005b      	lsls	r3, r3, #1
 80067ee:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80067f2:	4419      	add	r1, r3
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	4613      	mov	r3, r2
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	4413      	add	r3, r2
 80067fc:	009a      	lsls	r2, r3, #2
 80067fe:	441a      	add	r2, r3
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	005b      	lsls	r3, r3, #1
 8006806:	fbb2 f2f3 	udiv	r2, r2, r3
 800680a:	4b33      	ldr	r3, [pc, #204]	@ (80068d8 <UART_SetConfig+0x1c4>)
 800680c:	fba3 0302 	umull	r0, r3, r3, r2
 8006810:	095b      	lsrs	r3, r3, #5
 8006812:	2064      	movs	r0, #100	@ 0x64
 8006814:	fb00 f303 	mul.w	r3, r0, r3
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	00db      	lsls	r3, r3, #3
 800681c:	3332      	adds	r3, #50	@ 0x32
 800681e:	4a2e      	ldr	r2, [pc, #184]	@ (80068d8 <UART_SetConfig+0x1c4>)
 8006820:	fba2 2303 	umull	r2, r3, r2, r3
 8006824:	095b      	lsrs	r3, r3, #5
 8006826:	f003 0207 	and.w	r2, r3, #7
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	440a      	add	r2, r1
 8006830:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006832:	e04a      	b.n	80068ca <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	4613      	mov	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	4413      	add	r3, r2
 800683c:	009a      	lsls	r2, r3, #2
 800683e:	441a      	add	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	fbb2 f3f3 	udiv	r3, r2, r3
 800684a:	4a23      	ldr	r2, [pc, #140]	@ (80068d8 <UART_SetConfig+0x1c4>)
 800684c:	fba2 2303 	umull	r2, r3, r2, r3
 8006850:	095b      	lsrs	r3, r3, #5
 8006852:	0119      	lsls	r1, r3, #4
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	4613      	mov	r3, r2
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	4413      	add	r3, r2
 800685c:	009a      	lsls	r2, r3, #2
 800685e:	441a      	add	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	fbb2 f2f3 	udiv	r2, r2, r3
 800686a:	4b1b      	ldr	r3, [pc, #108]	@ (80068d8 <UART_SetConfig+0x1c4>)
 800686c:	fba3 0302 	umull	r0, r3, r3, r2
 8006870:	095b      	lsrs	r3, r3, #5
 8006872:	2064      	movs	r0, #100	@ 0x64
 8006874:	fb00 f303 	mul.w	r3, r0, r3
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	011b      	lsls	r3, r3, #4
 800687c:	3332      	adds	r3, #50	@ 0x32
 800687e:	4a16      	ldr	r2, [pc, #88]	@ (80068d8 <UART_SetConfig+0x1c4>)
 8006880:	fba2 2303 	umull	r2, r3, r2, r3
 8006884:	095b      	lsrs	r3, r3, #5
 8006886:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800688a:	4419      	add	r1, r3
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009a      	lsls	r2, r3, #2
 8006896:	441a      	add	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	fbb2 f2f3 	udiv	r2, r2, r3
 80068a2:	4b0d      	ldr	r3, [pc, #52]	@ (80068d8 <UART_SetConfig+0x1c4>)
 80068a4:	fba3 0302 	umull	r0, r3, r3, r2
 80068a8:	095b      	lsrs	r3, r3, #5
 80068aa:	2064      	movs	r0, #100	@ 0x64
 80068ac:	fb00 f303 	mul.w	r3, r0, r3
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	011b      	lsls	r3, r3, #4
 80068b4:	3332      	adds	r3, #50	@ 0x32
 80068b6:	4a08      	ldr	r2, [pc, #32]	@ (80068d8 <UART_SetConfig+0x1c4>)
 80068b8:	fba2 2303 	umull	r2, r3, r2, r3
 80068bc:	095b      	lsrs	r3, r3, #5
 80068be:	f003 020f 	and.w	r2, r3, #15
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	440a      	add	r2, r1
 80068c8:	609a      	str	r2, [r3, #8]
}
 80068ca:	bf00      	nop
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	40013800 	.word	0x40013800
 80068d8:	51eb851f 	.word	0x51eb851f

080068dc <__cvt>:
 80068dc:	2b00      	cmp	r3, #0
 80068de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068e2:	461d      	mov	r5, r3
 80068e4:	bfbb      	ittet	lt
 80068e6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80068ea:	461d      	movlt	r5, r3
 80068ec:	2300      	movge	r3, #0
 80068ee:	232d      	movlt	r3, #45	@ 0x2d
 80068f0:	b088      	sub	sp, #32
 80068f2:	4614      	mov	r4, r2
 80068f4:	bfb8      	it	lt
 80068f6:	4614      	movlt	r4, r2
 80068f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80068fa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80068fc:	7013      	strb	r3, [r2, #0]
 80068fe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006900:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006904:	f023 0820 	bic.w	r8, r3, #32
 8006908:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800690c:	d005      	beq.n	800691a <__cvt+0x3e>
 800690e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006912:	d100      	bne.n	8006916 <__cvt+0x3a>
 8006914:	3601      	adds	r6, #1
 8006916:	2302      	movs	r3, #2
 8006918:	e000      	b.n	800691c <__cvt+0x40>
 800691a:	2303      	movs	r3, #3
 800691c:	aa07      	add	r2, sp, #28
 800691e:	9204      	str	r2, [sp, #16]
 8006920:	aa06      	add	r2, sp, #24
 8006922:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006926:	e9cd 3600 	strd	r3, r6, [sp]
 800692a:	4622      	mov	r2, r4
 800692c:	462b      	mov	r3, r5
 800692e:	f000 ff87 	bl	8007840 <_dtoa_r>
 8006932:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006936:	4607      	mov	r7, r0
 8006938:	d119      	bne.n	800696e <__cvt+0x92>
 800693a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800693c:	07db      	lsls	r3, r3, #31
 800693e:	d50e      	bpl.n	800695e <__cvt+0x82>
 8006940:	eb00 0906 	add.w	r9, r0, r6
 8006944:	2200      	movs	r2, #0
 8006946:	2300      	movs	r3, #0
 8006948:	4620      	mov	r0, r4
 800694a:	4629      	mov	r1, r5
 800694c:	f7fa f844 	bl	80009d8 <__aeabi_dcmpeq>
 8006950:	b108      	cbz	r0, 8006956 <__cvt+0x7a>
 8006952:	f8cd 901c 	str.w	r9, [sp, #28]
 8006956:	2230      	movs	r2, #48	@ 0x30
 8006958:	9b07      	ldr	r3, [sp, #28]
 800695a:	454b      	cmp	r3, r9
 800695c:	d31e      	bcc.n	800699c <__cvt+0xc0>
 800695e:	4638      	mov	r0, r7
 8006960:	9b07      	ldr	r3, [sp, #28]
 8006962:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006964:	1bdb      	subs	r3, r3, r7
 8006966:	6013      	str	r3, [r2, #0]
 8006968:	b008      	add	sp, #32
 800696a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800696e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006972:	eb00 0906 	add.w	r9, r0, r6
 8006976:	d1e5      	bne.n	8006944 <__cvt+0x68>
 8006978:	7803      	ldrb	r3, [r0, #0]
 800697a:	2b30      	cmp	r3, #48	@ 0x30
 800697c:	d10a      	bne.n	8006994 <__cvt+0xb8>
 800697e:	2200      	movs	r2, #0
 8006980:	2300      	movs	r3, #0
 8006982:	4620      	mov	r0, r4
 8006984:	4629      	mov	r1, r5
 8006986:	f7fa f827 	bl	80009d8 <__aeabi_dcmpeq>
 800698a:	b918      	cbnz	r0, 8006994 <__cvt+0xb8>
 800698c:	f1c6 0601 	rsb	r6, r6, #1
 8006990:	f8ca 6000 	str.w	r6, [sl]
 8006994:	f8da 3000 	ldr.w	r3, [sl]
 8006998:	4499      	add	r9, r3
 800699a:	e7d3      	b.n	8006944 <__cvt+0x68>
 800699c:	1c59      	adds	r1, r3, #1
 800699e:	9107      	str	r1, [sp, #28]
 80069a0:	701a      	strb	r2, [r3, #0]
 80069a2:	e7d9      	b.n	8006958 <__cvt+0x7c>

080069a4 <__exponent>:
 80069a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069a6:	2900      	cmp	r1, #0
 80069a8:	bfb6      	itet	lt
 80069aa:	232d      	movlt	r3, #45	@ 0x2d
 80069ac:	232b      	movge	r3, #43	@ 0x2b
 80069ae:	4249      	neglt	r1, r1
 80069b0:	2909      	cmp	r1, #9
 80069b2:	7002      	strb	r2, [r0, #0]
 80069b4:	7043      	strb	r3, [r0, #1]
 80069b6:	dd29      	ble.n	8006a0c <__exponent+0x68>
 80069b8:	f10d 0307 	add.w	r3, sp, #7
 80069bc:	461d      	mov	r5, r3
 80069be:	270a      	movs	r7, #10
 80069c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80069c4:	461a      	mov	r2, r3
 80069c6:	fb07 1416 	mls	r4, r7, r6, r1
 80069ca:	3430      	adds	r4, #48	@ 0x30
 80069cc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80069d0:	460c      	mov	r4, r1
 80069d2:	2c63      	cmp	r4, #99	@ 0x63
 80069d4:	4631      	mov	r1, r6
 80069d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80069da:	dcf1      	bgt.n	80069c0 <__exponent+0x1c>
 80069dc:	3130      	adds	r1, #48	@ 0x30
 80069de:	1e94      	subs	r4, r2, #2
 80069e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80069e4:	4623      	mov	r3, r4
 80069e6:	1c41      	adds	r1, r0, #1
 80069e8:	42ab      	cmp	r3, r5
 80069ea:	d30a      	bcc.n	8006a02 <__exponent+0x5e>
 80069ec:	f10d 0309 	add.w	r3, sp, #9
 80069f0:	1a9b      	subs	r3, r3, r2
 80069f2:	42ac      	cmp	r4, r5
 80069f4:	bf88      	it	hi
 80069f6:	2300      	movhi	r3, #0
 80069f8:	3302      	adds	r3, #2
 80069fa:	4403      	add	r3, r0
 80069fc:	1a18      	subs	r0, r3, r0
 80069fe:	b003      	add	sp, #12
 8006a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a02:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a06:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a0a:	e7ed      	b.n	80069e8 <__exponent+0x44>
 8006a0c:	2330      	movs	r3, #48	@ 0x30
 8006a0e:	3130      	adds	r1, #48	@ 0x30
 8006a10:	7083      	strb	r3, [r0, #2]
 8006a12:	70c1      	strb	r1, [r0, #3]
 8006a14:	1d03      	adds	r3, r0, #4
 8006a16:	e7f1      	b.n	80069fc <__exponent+0x58>

08006a18 <_printf_float>:
 8006a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a1c:	b091      	sub	sp, #68	@ 0x44
 8006a1e:	460c      	mov	r4, r1
 8006a20:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006a24:	4616      	mov	r6, r2
 8006a26:	461f      	mov	r7, r3
 8006a28:	4605      	mov	r5, r0
 8006a2a:	f000 fdf9 	bl	8007620 <_localeconv_r>
 8006a2e:	6803      	ldr	r3, [r0, #0]
 8006a30:	4618      	mov	r0, r3
 8006a32:	9308      	str	r3, [sp, #32]
 8006a34:	f7f9 fba4 	bl	8000180 <strlen>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a3c:	f8d8 3000 	ldr.w	r3, [r8]
 8006a40:	9009      	str	r0, [sp, #36]	@ 0x24
 8006a42:	3307      	adds	r3, #7
 8006a44:	f023 0307 	bic.w	r3, r3, #7
 8006a48:	f103 0208 	add.w	r2, r3, #8
 8006a4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a50:	f8d4 b000 	ldr.w	fp, [r4]
 8006a54:	f8c8 2000 	str.w	r2, [r8]
 8006a58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a62:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006a66:	f04f 32ff 	mov.w	r2, #4294967295
 8006a6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a6e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a72:	4b9c      	ldr	r3, [pc, #624]	@ (8006ce4 <_printf_float+0x2cc>)
 8006a74:	f7f9 ffe2 	bl	8000a3c <__aeabi_dcmpun>
 8006a78:	bb70      	cbnz	r0, 8006ad8 <_printf_float+0xc0>
 8006a7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a82:	4b98      	ldr	r3, [pc, #608]	@ (8006ce4 <_printf_float+0x2cc>)
 8006a84:	f7f9 ffbc 	bl	8000a00 <__aeabi_dcmple>
 8006a88:	bb30      	cbnz	r0, 8006ad8 <_printf_float+0xc0>
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	4640      	mov	r0, r8
 8006a90:	4649      	mov	r1, r9
 8006a92:	f7f9 ffab 	bl	80009ec <__aeabi_dcmplt>
 8006a96:	b110      	cbz	r0, 8006a9e <_printf_float+0x86>
 8006a98:	232d      	movs	r3, #45	@ 0x2d
 8006a9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a9e:	4a92      	ldr	r2, [pc, #584]	@ (8006ce8 <_printf_float+0x2d0>)
 8006aa0:	4b92      	ldr	r3, [pc, #584]	@ (8006cec <_printf_float+0x2d4>)
 8006aa2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006aa6:	bf94      	ite	ls
 8006aa8:	4690      	movls	r8, r2
 8006aaa:	4698      	movhi	r8, r3
 8006aac:	2303      	movs	r3, #3
 8006aae:	f04f 0900 	mov.w	r9, #0
 8006ab2:	6123      	str	r3, [r4, #16]
 8006ab4:	f02b 0304 	bic.w	r3, fp, #4
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	4633      	mov	r3, r6
 8006abc:	4621      	mov	r1, r4
 8006abe:	4628      	mov	r0, r5
 8006ac0:	9700      	str	r7, [sp, #0]
 8006ac2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006ac4:	f000 f9d4 	bl	8006e70 <_printf_common>
 8006ac8:	3001      	adds	r0, #1
 8006aca:	f040 8090 	bne.w	8006bee <_printf_float+0x1d6>
 8006ace:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad2:	b011      	add	sp, #68	@ 0x44
 8006ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad8:	4642      	mov	r2, r8
 8006ada:	464b      	mov	r3, r9
 8006adc:	4640      	mov	r0, r8
 8006ade:	4649      	mov	r1, r9
 8006ae0:	f7f9 ffac 	bl	8000a3c <__aeabi_dcmpun>
 8006ae4:	b148      	cbz	r0, 8006afa <_printf_float+0xe2>
 8006ae6:	464b      	mov	r3, r9
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	bfb8      	it	lt
 8006aec:	232d      	movlt	r3, #45	@ 0x2d
 8006aee:	4a80      	ldr	r2, [pc, #512]	@ (8006cf0 <_printf_float+0x2d8>)
 8006af0:	bfb8      	it	lt
 8006af2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006af6:	4b7f      	ldr	r3, [pc, #508]	@ (8006cf4 <_printf_float+0x2dc>)
 8006af8:	e7d3      	b.n	8006aa2 <_printf_float+0x8a>
 8006afa:	6863      	ldr	r3, [r4, #4]
 8006afc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006b00:	1c5a      	adds	r2, r3, #1
 8006b02:	d13f      	bne.n	8006b84 <_printf_float+0x16c>
 8006b04:	2306      	movs	r3, #6
 8006b06:	6063      	str	r3, [r4, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006b0e:	6023      	str	r3, [r4, #0]
 8006b10:	9206      	str	r2, [sp, #24]
 8006b12:	aa0e      	add	r2, sp, #56	@ 0x38
 8006b14:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006b18:	aa0d      	add	r2, sp, #52	@ 0x34
 8006b1a:	9203      	str	r2, [sp, #12]
 8006b1c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006b20:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006b24:	6863      	ldr	r3, [r4, #4]
 8006b26:	4642      	mov	r2, r8
 8006b28:	9300      	str	r3, [sp, #0]
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	464b      	mov	r3, r9
 8006b2e:	910a      	str	r1, [sp, #40]	@ 0x28
 8006b30:	f7ff fed4 	bl	80068dc <__cvt>
 8006b34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b36:	4680      	mov	r8, r0
 8006b38:	2947      	cmp	r1, #71	@ 0x47
 8006b3a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006b3c:	d128      	bne.n	8006b90 <_printf_float+0x178>
 8006b3e:	1cc8      	adds	r0, r1, #3
 8006b40:	db02      	blt.n	8006b48 <_printf_float+0x130>
 8006b42:	6863      	ldr	r3, [r4, #4]
 8006b44:	4299      	cmp	r1, r3
 8006b46:	dd40      	ble.n	8006bca <_printf_float+0x1b2>
 8006b48:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b4c:	fa5f fa8a 	uxtb.w	sl, sl
 8006b50:	4652      	mov	r2, sl
 8006b52:	3901      	subs	r1, #1
 8006b54:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006b58:	910d      	str	r1, [sp, #52]	@ 0x34
 8006b5a:	f7ff ff23 	bl	80069a4 <__exponent>
 8006b5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b60:	4681      	mov	r9, r0
 8006b62:	1813      	adds	r3, r2, r0
 8006b64:	2a01      	cmp	r2, #1
 8006b66:	6123      	str	r3, [r4, #16]
 8006b68:	dc02      	bgt.n	8006b70 <_printf_float+0x158>
 8006b6a:	6822      	ldr	r2, [r4, #0]
 8006b6c:	07d2      	lsls	r2, r2, #31
 8006b6e:	d501      	bpl.n	8006b74 <_printf_float+0x15c>
 8006b70:	3301      	adds	r3, #1
 8006b72:	6123      	str	r3, [r4, #16]
 8006b74:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d09e      	beq.n	8006aba <_printf_float+0xa2>
 8006b7c:	232d      	movs	r3, #45	@ 0x2d
 8006b7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b82:	e79a      	b.n	8006aba <_printf_float+0xa2>
 8006b84:	2947      	cmp	r1, #71	@ 0x47
 8006b86:	d1bf      	bne.n	8006b08 <_printf_float+0xf0>
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1bd      	bne.n	8006b08 <_printf_float+0xf0>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e7ba      	b.n	8006b06 <_printf_float+0xee>
 8006b90:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b94:	d9dc      	bls.n	8006b50 <_printf_float+0x138>
 8006b96:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006b9a:	d118      	bne.n	8006bce <_printf_float+0x1b6>
 8006b9c:	2900      	cmp	r1, #0
 8006b9e:	6863      	ldr	r3, [r4, #4]
 8006ba0:	dd0b      	ble.n	8006bba <_printf_float+0x1a2>
 8006ba2:	6121      	str	r1, [r4, #16]
 8006ba4:	b913      	cbnz	r3, 8006bac <_printf_float+0x194>
 8006ba6:	6822      	ldr	r2, [r4, #0]
 8006ba8:	07d0      	lsls	r0, r2, #31
 8006baa:	d502      	bpl.n	8006bb2 <_printf_float+0x19a>
 8006bac:	3301      	adds	r3, #1
 8006bae:	440b      	add	r3, r1
 8006bb0:	6123      	str	r3, [r4, #16]
 8006bb2:	f04f 0900 	mov.w	r9, #0
 8006bb6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006bb8:	e7dc      	b.n	8006b74 <_printf_float+0x15c>
 8006bba:	b913      	cbnz	r3, 8006bc2 <_printf_float+0x1aa>
 8006bbc:	6822      	ldr	r2, [r4, #0]
 8006bbe:	07d2      	lsls	r2, r2, #31
 8006bc0:	d501      	bpl.n	8006bc6 <_printf_float+0x1ae>
 8006bc2:	3302      	adds	r3, #2
 8006bc4:	e7f4      	b.n	8006bb0 <_printf_float+0x198>
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e7f2      	b.n	8006bb0 <_printf_float+0x198>
 8006bca:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006bce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bd0:	4299      	cmp	r1, r3
 8006bd2:	db05      	blt.n	8006be0 <_printf_float+0x1c8>
 8006bd4:	6823      	ldr	r3, [r4, #0]
 8006bd6:	6121      	str	r1, [r4, #16]
 8006bd8:	07d8      	lsls	r0, r3, #31
 8006bda:	d5ea      	bpl.n	8006bb2 <_printf_float+0x19a>
 8006bdc:	1c4b      	adds	r3, r1, #1
 8006bde:	e7e7      	b.n	8006bb0 <_printf_float+0x198>
 8006be0:	2900      	cmp	r1, #0
 8006be2:	bfcc      	ite	gt
 8006be4:	2201      	movgt	r2, #1
 8006be6:	f1c1 0202 	rsble	r2, r1, #2
 8006bea:	4413      	add	r3, r2
 8006bec:	e7e0      	b.n	8006bb0 <_printf_float+0x198>
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	055a      	lsls	r2, r3, #21
 8006bf2:	d407      	bmi.n	8006c04 <_printf_float+0x1ec>
 8006bf4:	6923      	ldr	r3, [r4, #16]
 8006bf6:	4642      	mov	r2, r8
 8006bf8:	4631      	mov	r1, r6
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	47b8      	blx	r7
 8006bfe:	3001      	adds	r0, #1
 8006c00:	d12b      	bne.n	8006c5a <_printf_float+0x242>
 8006c02:	e764      	b.n	8006ace <_printf_float+0xb6>
 8006c04:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c08:	f240 80dc 	bls.w	8006dc4 <_printf_float+0x3ac>
 8006c0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c10:	2200      	movs	r2, #0
 8006c12:	2300      	movs	r3, #0
 8006c14:	f7f9 fee0 	bl	80009d8 <__aeabi_dcmpeq>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	d033      	beq.n	8006c84 <_printf_float+0x26c>
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	4a35      	ldr	r2, [pc, #212]	@ (8006cf8 <_printf_float+0x2e0>)
 8006c24:	47b8      	blx	r7
 8006c26:	3001      	adds	r0, #1
 8006c28:	f43f af51 	beq.w	8006ace <_printf_float+0xb6>
 8006c2c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006c30:	4543      	cmp	r3, r8
 8006c32:	db02      	blt.n	8006c3a <_printf_float+0x222>
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	07d8      	lsls	r0, r3, #31
 8006c38:	d50f      	bpl.n	8006c5a <_printf_float+0x242>
 8006c3a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c3e:	4631      	mov	r1, r6
 8006c40:	4628      	mov	r0, r5
 8006c42:	47b8      	blx	r7
 8006c44:	3001      	adds	r0, #1
 8006c46:	f43f af42 	beq.w	8006ace <_printf_float+0xb6>
 8006c4a:	f04f 0900 	mov.w	r9, #0
 8006c4e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c52:	f104 0a1a 	add.w	sl, r4, #26
 8006c56:	45c8      	cmp	r8, r9
 8006c58:	dc09      	bgt.n	8006c6e <_printf_float+0x256>
 8006c5a:	6823      	ldr	r3, [r4, #0]
 8006c5c:	079b      	lsls	r3, r3, #30
 8006c5e:	f100 8102 	bmi.w	8006e66 <_printf_float+0x44e>
 8006c62:	68e0      	ldr	r0, [r4, #12]
 8006c64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c66:	4298      	cmp	r0, r3
 8006c68:	bfb8      	it	lt
 8006c6a:	4618      	movlt	r0, r3
 8006c6c:	e731      	b.n	8006ad2 <_printf_float+0xba>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	4652      	mov	r2, sl
 8006c72:	4631      	mov	r1, r6
 8006c74:	4628      	mov	r0, r5
 8006c76:	47b8      	blx	r7
 8006c78:	3001      	adds	r0, #1
 8006c7a:	f43f af28 	beq.w	8006ace <_printf_float+0xb6>
 8006c7e:	f109 0901 	add.w	r9, r9, #1
 8006c82:	e7e8      	b.n	8006c56 <_printf_float+0x23e>
 8006c84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	dc38      	bgt.n	8006cfc <_printf_float+0x2e4>
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	4631      	mov	r1, r6
 8006c8e:	4628      	mov	r0, r5
 8006c90:	4a19      	ldr	r2, [pc, #100]	@ (8006cf8 <_printf_float+0x2e0>)
 8006c92:	47b8      	blx	r7
 8006c94:	3001      	adds	r0, #1
 8006c96:	f43f af1a 	beq.w	8006ace <_printf_float+0xb6>
 8006c9a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006c9e:	ea59 0303 	orrs.w	r3, r9, r3
 8006ca2:	d102      	bne.n	8006caa <_printf_float+0x292>
 8006ca4:	6823      	ldr	r3, [r4, #0]
 8006ca6:	07d9      	lsls	r1, r3, #31
 8006ca8:	d5d7      	bpl.n	8006c5a <_printf_float+0x242>
 8006caa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006cae:	4631      	mov	r1, r6
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	47b8      	blx	r7
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	f43f af0a 	beq.w	8006ace <_printf_float+0xb6>
 8006cba:	f04f 0a00 	mov.w	sl, #0
 8006cbe:	f104 0b1a 	add.w	fp, r4, #26
 8006cc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cc4:	425b      	negs	r3, r3
 8006cc6:	4553      	cmp	r3, sl
 8006cc8:	dc01      	bgt.n	8006cce <_printf_float+0x2b6>
 8006cca:	464b      	mov	r3, r9
 8006ccc:	e793      	b.n	8006bf6 <_printf_float+0x1de>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	465a      	mov	r2, fp
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b8      	blx	r7
 8006cd8:	3001      	adds	r0, #1
 8006cda:	f43f aef8 	beq.w	8006ace <_printf_float+0xb6>
 8006cde:	f10a 0a01 	add.w	sl, sl, #1
 8006ce2:	e7ee      	b.n	8006cc2 <_printf_float+0x2aa>
 8006ce4:	7fefffff 	.word	0x7fefffff
 8006ce8:	0800a73c 	.word	0x0800a73c
 8006cec:	0800a740 	.word	0x0800a740
 8006cf0:	0800a744 	.word	0x0800a744
 8006cf4:	0800a748 	.word	0x0800a748
 8006cf8:	0800a74c 	.word	0x0800a74c
 8006cfc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cfe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006d02:	4553      	cmp	r3, sl
 8006d04:	bfa8      	it	ge
 8006d06:	4653      	movge	r3, sl
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	4699      	mov	r9, r3
 8006d0c:	dc36      	bgt.n	8006d7c <_printf_float+0x364>
 8006d0e:	f04f 0b00 	mov.w	fp, #0
 8006d12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d16:	f104 021a 	add.w	r2, r4, #26
 8006d1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d1e:	eba3 0309 	sub.w	r3, r3, r9
 8006d22:	455b      	cmp	r3, fp
 8006d24:	dc31      	bgt.n	8006d8a <_printf_float+0x372>
 8006d26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d28:	459a      	cmp	sl, r3
 8006d2a:	dc3a      	bgt.n	8006da2 <_printf_float+0x38a>
 8006d2c:	6823      	ldr	r3, [r4, #0]
 8006d2e:	07da      	lsls	r2, r3, #31
 8006d30:	d437      	bmi.n	8006da2 <_printf_float+0x38a>
 8006d32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d34:	ebaa 0903 	sub.w	r9, sl, r3
 8006d38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d3a:	ebaa 0303 	sub.w	r3, sl, r3
 8006d3e:	4599      	cmp	r9, r3
 8006d40:	bfa8      	it	ge
 8006d42:	4699      	movge	r9, r3
 8006d44:	f1b9 0f00 	cmp.w	r9, #0
 8006d48:	dc33      	bgt.n	8006db2 <_printf_float+0x39a>
 8006d4a:	f04f 0800 	mov.w	r8, #0
 8006d4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d52:	f104 0b1a 	add.w	fp, r4, #26
 8006d56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d58:	ebaa 0303 	sub.w	r3, sl, r3
 8006d5c:	eba3 0309 	sub.w	r3, r3, r9
 8006d60:	4543      	cmp	r3, r8
 8006d62:	f77f af7a 	ble.w	8006c5a <_printf_float+0x242>
 8006d66:	2301      	movs	r3, #1
 8006d68:	465a      	mov	r2, fp
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	47b8      	blx	r7
 8006d70:	3001      	adds	r0, #1
 8006d72:	f43f aeac 	beq.w	8006ace <_printf_float+0xb6>
 8006d76:	f108 0801 	add.w	r8, r8, #1
 8006d7a:	e7ec      	b.n	8006d56 <_printf_float+0x33e>
 8006d7c:	4642      	mov	r2, r8
 8006d7e:	4631      	mov	r1, r6
 8006d80:	4628      	mov	r0, r5
 8006d82:	47b8      	blx	r7
 8006d84:	3001      	adds	r0, #1
 8006d86:	d1c2      	bne.n	8006d0e <_printf_float+0x2f6>
 8006d88:	e6a1      	b.n	8006ace <_printf_float+0xb6>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	4631      	mov	r1, r6
 8006d8e:	4628      	mov	r0, r5
 8006d90:	920a      	str	r2, [sp, #40]	@ 0x28
 8006d92:	47b8      	blx	r7
 8006d94:	3001      	adds	r0, #1
 8006d96:	f43f ae9a 	beq.w	8006ace <_printf_float+0xb6>
 8006d9a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d9c:	f10b 0b01 	add.w	fp, fp, #1
 8006da0:	e7bb      	b.n	8006d1a <_printf_float+0x302>
 8006da2:	4631      	mov	r1, r6
 8006da4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006da8:	4628      	mov	r0, r5
 8006daa:	47b8      	blx	r7
 8006dac:	3001      	adds	r0, #1
 8006dae:	d1c0      	bne.n	8006d32 <_printf_float+0x31a>
 8006db0:	e68d      	b.n	8006ace <_printf_float+0xb6>
 8006db2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006db4:	464b      	mov	r3, r9
 8006db6:	4631      	mov	r1, r6
 8006db8:	4628      	mov	r0, r5
 8006dba:	4442      	add	r2, r8
 8006dbc:	47b8      	blx	r7
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	d1c3      	bne.n	8006d4a <_printf_float+0x332>
 8006dc2:	e684      	b.n	8006ace <_printf_float+0xb6>
 8006dc4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006dc8:	f1ba 0f01 	cmp.w	sl, #1
 8006dcc:	dc01      	bgt.n	8006dd2 <_printf_float+0x3ba>
 8006dce:	07db      	lsls	r3, r3, #31
 8006dd0:	d536      	bpl.n	8006e40 <_printf_float+0x428>
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4642      	mov	r2, r8
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	4628      	mov	r0, r5
 8006dda:	47b8      	blx	r7
 8006ddc:	3001      	adds	r0, #1
 8006dde:	f43f ae76 	beq.w	8006ace <_printf_float+0xb6>
 8006de2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006de6:	4631      	mov	r1, r6
 8006de8:	4628      	mov	r0, r5
 8006dea:	47b8      	blx	r7
 8006dec:	3001      	adds	r0, #1
 8006dee:	f43f ae6e 	beq.w	8006ace <_printf_float+0xb6>
 8006df2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006df6:	2200      	movs	r2, #0
 8006df8:	2300      	movs	r3, #0
 8006dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dfe:	f7f9 fdeb 	bl	80009d8 <__aeabi_dcmpeq>
 8006e02:	b9c0      	cbnz	r0, 8006e36 <_printf_float+0x41e>
 8006e04:	4653      	mov	r3, sl
 8006e06:	f108 0201 	add.w	r2, r8, #1
 8006e0a:	4631      	mov	r1, r6
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	47b8      	blx	r7
 8006e10:	3001      	adds	r0, #1
 8006e12:	d10c      	bne.n	8006e2e <_printf_float+0x416>
 8006e14:	e65b      	b.n	8006ace <_printf_float+0xb6>
 8006e16:	2301      	movs	r3, #1
 8006e18:	465a      	mov	r2, fp
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	f43f ae54 	beq.w	8006ace <_printf_float+0xb6>
 8006e26:	f108 0801 	add.w	r8, r8, #1
 8006e2a:	45d0      	cmp	r8, sl
 8006e2c:	dbf3      	blt.n	8006e16 <_printf_float+0x3fe>
 8006e2e:	464b      	mov	r3, r9
 8006e30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006e34:	e6e0      	b.n	8006bf8 <_printf_float+0x1e0>
 8006e36:	f04f 0800 	mov.w	r8, #0
 8006e3a:	f104 0b1a 	add.w	fp, r4, #26
 8006e3e:	e7f4      	b.n	8006e2a <_printf_float+0x412>
 8006e40:	2301      	movs	r3, #1
 8006e42:	4642      	mov	r2, r8
 8006e44:	e7e1      	b.n	8006e0a <_printf_float+0x3f2>
 8006e46:	2301      	movs	r3, #1
 8006e48:	464a      	mov	r2, r9
 8006e4a:	4631      	mov	r1, r6
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	47b8      	blx	r7
 8006e50:	3001      	adds	r0, #1
 8006e52:	f43f ae3c 	beq.w	8006ace <_printf_float+0xb6>
 8006e56:	f108 0801 	add.w	r8, r8, #1
 8006e5a:	68e3      	ldr	r3, [r4, #12]
 8006e5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006e5e:	1a5b      	subs	r3, r3, r1
 8006e60:	4543      	cmp	r3, r8
 8006e62:	dcf0      	bgt.n	8006e46 <_printf_float+0x42e>
 8006e64:	e6fd      	b.n	8006c62 <_printf_float+0x24a>
 8006e66:	f04f 0800 	mov.w	r8, #0
 8006e6a:	f104 0919 	add.w	r9, r4, #25
 8006e6e:	e7f4      	b.n	8006e5a <_printf_float+0x442>

08006e70 <_printf_common>:
 8006e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	4616      	mov	r6, r2
 8006e76:	4698      	mov	r8, r3
 8006e78:	688a      	ldr	r2, [r1, #8]
 8006e7a:	690b      	ldr	r3, [r1, #16]
 8006e7c:	4607      	mov	r7, r0
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	bfb8      	it	lt
 8006e82:	4613      	movlt	r3, r2
 8006e84:	6033      	str	r3, [r6, #0]
 8006e86:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e8a:	460c      	mov	r4, r1
 8006e8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e90:	b10a      	cbz	r2, 8006e96 <_printf_common+0x26>
 8006e92:	3301      	adds	r3, #1
 8006e94:	6033      	str	r3, [r6, #0]
 8006e96:	6823      	ldr	r3, [r4, #0]
 8006e98:	0699      	lsls	r1, r3, #26
 8006e9a:	bf42      	ittt	mi
 8006e9c:	6833      	ldrmi	r3, [r6, #0]
 8006e9e:	3302      	addmi	r3, #2
 8006ea0:	6033      	strmi	r3, [r6, #0]
 8006ea2:	6825      	ldr	r5, [r4, #0]
 8006ea4:	f015 0506 	ands.w	r5, r5, #6
 8006ea8:	d106      	bne.n	8006eb8 <_printf_common+0x48>
 8006eaa:	f104 0a19 	add.w	sl, r4, #25
 8006eae:	68e3      	ldr	r3, [r4, #12]
 8006eb0:	6832      	ldr	r2, [r6, #0]
 8006eb2:	1a9b      	subs	r3, r3, r2
 8006eb4:	42ab      	cmp	r3, r5
 8006eb6:	dc2b      	bgt.n	8006f10 <_printf_common+0xa0>
 8006eb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ebc:	6822      	ldr	r2, [r4, #0]
 8006ebe:	3b00      	subs	r3, #0
 8006ec0:	bf18      	it	ne
 8006ec2:	2301      	movne	r3, #1
 8006ec4:	0692      	lsls	r2, r2, #26
 8006ec6:	d430      	bmi.n	8006f2a <_printf_common+0xba>
 8006ec8:	4641      	mov	r1, r8
 8006eca:	4638      	mov	r0, r7
 8006ecc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ed0:	47c8      	blx	r9
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	d023      	beq.n	8006f1e <_printf_common+0xae>
 8006ed6:	6823      	ldr	r3, [r4, #0]
 8006ed8:	6922      	ldr	r2, [r4, #16]
 8006eda:	f003 0306 	and.w	r3, r3, #6
 8006ede:	2b04      	cmp	r3, #4
 8006ee0:	bf14      	ite	ne
 8006ee2:	2500      	movne	r5, #0
 8006ee4:	6833      	ldreq	r3, [r6, #0]
 8006ee6:	f04f 0600 	mov.w	r6, #0
 8006eea:	bf08      	it	eq
 8006eec:	68e5      	ldreq	r5, [r4, #12]
 8006eee:	f104 041a 	add.w	r4, r4, #26
 8006ef2:	bf08      	it	eq
 8006ef4:	1aed      	subeq	r5, r5, r3
 8006ef6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006efa:	bf08      	it	eq
 8006efc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f00:	4293      	cmp	r3, r2
 8006f02:	bfc4      	itt	gt
 8006f04:	1a9b      	subgt	r3, r3, r2
 8006f06:	18ed      	addgt	r5, r5, r3
 8006f08:	42b5      	cmp	r5, r6
 8006f0a:	d11a      	bne.n	8006f42 <_printf_common+0xd2>
 8006f0c:	2000      	movs	r0, #0
 8006f0e:	e008      	b.n	8006f22 <_printf_common+0xb2>
 8006f10:	2301      	movs	r3, #1
 8006f12:	4652      	mov	r2, sl
 8006f14:	4641      	mov	r1, r8
 8006f16:	4638      	mov	r0, r7
 8006f18:	47c8      	blx	r9
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d103      	bne.n	8006f26 <_printf_common+0xb6>
 8006f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f26:	3501      	adds	r5, #1
 8006f28:	e7c1      	b.n	8006eae <_printf_common+0x3e>
 8006f2a:	2030      	movs	r0, #48	@ 0x30
 8006f2c:	18e1      	adds	r1, r4, r3
 8006f2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f32:	1c5a      	adds	r2, r3, #1
 8006f34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f38:	4422      	add	r2, r4
 8006f3a:	3302      	adds	r3, #2
 8006f3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f40:	e7c2      	b.n	8006ec8 <_printf_common+0x58>
 8006f42:	2301      	movs	r3, #1
 8006f44:	4622      	mov	r2, r4
 8006f46:	4641      	mov	r1, r8
 8006f48:	4638      	mov	r0, r7
 8006f4a:	47c8      	blx	r9
 8006f4c:	3001      	adds	r0, #1
 8006f4e:	d0e6      	beq.n	8006f1e <_printf_common+0xae>
 8006f50:	3601      	adds	r6, #1
 8006f52:	e7d9      	b.n	8006f08 <_printf_common+0x98>

08006f54 <_printf_i>:
 8006f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f58:	7e0f      	ldrb	r7, [r1, #24]
 8006f5a:	4691      	mov	r9, r2
 8006f5c:	2f78      	cmp	r7, #120	@ 0x78
 8006f5e:	4680      	mov	r8, r0
 8006f60:	460c      	mov	r4, r1
 8006f62:	469a      	mov	sl, r3
 8006f64:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f6a:	d807      	bhi.n	8006f7c <_printf_i+0x28>
 8006f6c:	2f62      	cmp	r7, #98	@ 0x62
 8006f6e:	d80a      	bhi.n	8006f86 <_printf_i+0x32>
 8006f70:	2f00      	cmp	r7, #0
 8006f72:	f000 80d3 	beq.w	800711c <_printf_i+0x1c8>
 8006f76:	2f58      	cmp	r7, #88	@ 0x58
 8006f78:	f000 80ba 	beq.w	80070f0 <_printf_i+0x19c>
 8006f7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f84:	e03a      	b.n	8006ffc <_printf_i+0xa8>
 8006f86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f8a:	2b15      	cmp	r3, #21
 8006f8c:	d8f6      	bhi.n	8006f7c <_printf_i+0x28>
 8006f8e:	a101      	add	r1, pc, #4	@ (adr r1, 8006f94 <_printf_i+0x40>)
 8006f90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f94:	08006fed 	.word	0x08006fed
 8006f98:	08007001 	.word	0x08007001
 8006f9c:	08006f7d 	.word	0x08006f7d
 8006fa0:	08006f7d 	.word	0x08006f7d
 8006fa4:	08006f7d 	.word	0x08006f7d
 8006fa8:	08006f7d 	.word	0x08006f7d
 8006fac:	08007001 	.word	0x08007001
 8006fb0:	08006f7d 	.word	0x08006f7d
 8006fb4:	08006f7d 	.word	0x08006f7d
 8006fb8:	08006f7d 	.word	0x08006f7d
 8006fbc:	08006f7d 	.word	0x08006f7d
 8006fc0:	08007103 	.word	0x08007103
 8006fc4:	0800702b 	.word	0x0800702b
 8006fc8:	080070bd 	.word	0x080070bd
 8006fcc:	08006f7d 	.word	0x08006f7d
 8006fd0:	08006f7d 	.word	0x08006f7d
 8006fd4:	08007125 	.word	0x08007125
 8006fd8:	08006f7d 	.word	0x08006f7d
 8006fdc:	0800702b 	.word	0x0800702b
 8006fe0:	08006f7d 	.word	0x08006f7d
 8006fe4:	08006f7d 	.word	0x08006f7d
 8006fe8:	080070c5 	.word	0x080070c5
 8006fec:	6833      	ldr	r3, [r6, #0]
 8006fee:	1d1a      	adds	r2, r3, #4
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	6032      	str	r2, [r6, #0]
 8006ff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ff8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e09e      	b.n	800713e <_printf_i+0x1ea>
 8007000:	6833      	ldr	r3, [r6, #0]
 8007002:	6820      	ldr	r0, [r4, #0]
 8007004:	1d19      	adds	r1, r3, #4
 8007006:	6031      	str	r1, [r6, #0]
 8007008:	0606      	lsls	r6, r0, #24
 800700a:	d501      	bpl.n	8007010 <_printf_i+0xbc>
 800700c:	681d      	ldr	r5, [r3, #0]
 800700e:	e003      	b.n	8007018 <_printf_i+0xc4>
 8007010:	0645      	lsls	r5, r0, #25
 8007012:	d5fb      	bpl.n	800700c <_printf_i+0xb8>
 8007014:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007018:	2d00      	cmp	r5, #0
 800701a:	da03      	bge.n	8007024 <_printf_i+0xd0>
 800701c:	232d      	movs	r3, #45	@ 0x2d
 800701e:	426d      	negs	r5, r5
 8007020:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007024:	230a      	movs	r3, #10
 8007026:	4859      	ldr	r0, [pc, #356]	@ (800718c <_printf_i+0x238>)
 8007028:	e011      	b.n	800704e <_printf_i+0xfa>
 800702a:	6821      	ldr	r1, [r4, #0]
 800702c:	6833      	ldr	r3, [r6, #0]
 800702e:	0608      	lsls	r0, r1, #24
 8007030:	f853 5b04 	ldr.w	r5, [r3], #4
 8007034:	d402      	bmi.n	800703c <_printf_i+0xe8>
 8007036:	0649      	lsls	r1, r1, #25
 8007038:	bf48      	it	mi
 800703a:	b2ad      	uxthmi	r5, r5
 800703c:	2f6f      	cmp	r7, #111	@ 0x6f
 800703e:	6033      	str	r3, [r6, #0]
 8007040:	bf14      	ite	ne
 8007042:	230a      	movne	r3, #10
 8007044:	2308      	moveq	r3, #8
 8007046:	4851      	ldr	r0, [pc, #324]	@ (800718c <_printf_i+0x238>)
 8007048:	2100      	movs	r1, #0
 800704a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800704e:	6866      	ldr	r6, [r4, #4]
 8007050:	2e00      	cmp	r6, #0
 8007052:	bfa8      	it	ge
 8007054:	6821      	ldrge	r1, [r4, #0]
 8007056:	60a6      	str	r6, [r4, #8]
 8007058:	bfa4      	itt	ge
 800705a:	f021 0104 	bicge.w	r1, r1, #4
 800705e:	6021      	strge	r1, [r4, #0]
 8007060:	b90d      	cbnz	r5, 8007066 <_printf_i+0x112>
 8007062:	2e00      	cmp	r6, #0
 8007064:	d04b      	beq.n	80070fe <_printf_i+0x1aa>
 8007066:	4616      	mov	r6, r2
 8007068:	fbb5 f1f3 	udiv	r1, r5, r3
 800706c:	fb03 5711 	mls	r7, r3, r1, r5
 8007070:	5dc7      	ldrb	r7, [r0, r7]
 8007072:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007076:	462f      	mov	r7, r5
 8007078:	42bb      	cmp	r3, r7
 800707a:	460d      	mov	r5, r1
 800707c:	d9f4      	bls.n	8007068 <_printf_i+0x114>
 800707e:	2b08      	cmp	r3, #8
 8007080:	d10b      	bne.n	800709a <_printf_i+0x146>
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	07df      	lsls	r7, r3, #31
 8007086:	d508      	bpl.n	800709a <_printf_i+0x146>
 8007088:	6923      	ldr	r3, [r4, #16]
 800708a:	6861      	ldr	r1, [r4, #4]
 800708c:	4299      	cmp	r1, r3
 800708e:	bfde      	ittt	le
 8007090:	2330      	movle	r3, #48	@ 0x30
 8007092:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007096:	f106 36ff 	addle.w	r6, r6, #4294967295
 800709a:	1b92      	subs	r2, r2, r6
 800709c:	6122      	str	r2, [r4, #16]
 800709e:	464b      	mov	r3, r9
 80070a0:	4621      	mov	r1, r4
 80070a2:	4640      	mov	r0, r8
 80070a4:	f8cd a000 	str.w	sl, [sp]
 80070a8:	aa03      	add	r2, sp, #12
 80070aa:	f7ff fee1 	bl	8006e70 <_printf_common>
 80070ae:	3001      	adds	r0, #1
 80070b0:	d14a      	bne.n	8007148 <_printf_i+0x1f4>
 80070b2:	f04f 30ff 	mov.w	r0, #4294967295
 80070b6:	b004      	add	sp, #16
 80070b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	f043 0320 	orr.w	r3, r3, #32
 80070c2:	6023      	str	r3, [r4, #0]
 80070c4:	2778      	movs	r7, #120	@ 0x78
 80070c6:	4832      	ldr	r0, [pc, #200]	@ (8007190 <_printf_i+0x23c>)
 80070c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80070cc:	6823      	ldr	r3, [r4, #0]
 80070ce:	6831      	ldr	r1, [r6, #0]
 80070d0:	061f      	lsls	r7, r3, #24
 80070d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80070d6:	d402      	bmi.n	80070de <_printf_i+0x18a>
 80070d8:	065f      	lsls	r7, r3, #25
 80070da:	bf48      	it	mi
 80070dc:	b2ad      	uxthmi	r5, r5
 80070de:	6031      	str	r1, [r6, #0]
 80070e0:	07d9      	lsls	r1, r3, #31
 80070e2:	bf44      	itt	mi
 80070e4:	f043 0320 	orrmi.w	r3, r3, #32
 80070e8:	6023      	strmi	r3, [r4, #0]
 80070ea:	b11d      	cbz	r5, 80070f4 <_printf_i+0x1a0>
 80070ec:	2310      	movs	r3, #16
 80070ee:	e7ab      	b.n	8007048 <_printf_i+0xf4>
 80070f0:	4826      	ldr	r0, [pc, #152]	@ (800718c <_printf_i+0x238>)
 80070f2:	e7e9      	b.n	80070c8 <_printf_i+0x174>
 80070f4:	6823      	ldr	r3, [r4, #0]
 80070f6:	f023 0320 	bic.w	r3, r3, #32
 80070fa:	6023      	str	r3, [r4, #0]
 80070fc:	e7f6      	b.n	80070ec <_printf_i+0x198>
 80070fe:	4616      	mov	r6, r2
 8007100:	e7bd      	b.n	800707e <_printf_i+0x12a>
 8007102:	6833      	ldr	r3, [r6, #0]
 8007104:	6825      	ldr	r5, [r4, #0]
 8007106:	1d18      	adds	r0, r3, #4
 8007108:	6961      	ldr	r1, [r4, #20]
 800710a:	6030      	str	r0, [r6, #0]
 800710c:	062e      	lsls	r6, r5, #24
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	d501      	bpl.n	8007116 <_printf_i+0x1c2>
 8007112:	6019      	str	r1, [r3, #0]
 8007114:	e002      	b.n	800711c <_printf_i+0x1c8>
 8007116:	0668      	lsls	r0, r5, #25
 8007118:	d5fb      	bpl.n	8007112 <_printf_i+0x1be>
 800711a:	8019      	strh	r1, [r3, #0]
 800711c:	2300      	movs	r3, #0
 800711e:	4616      	mov	r6, r2
 8007120:	6123      	str	r3, [r4, #16]
 8007122:	e7bc      	b.n	800709e <_printf_i+0x14a>
 8007124:	6833      	ldr	r3, [r6, #0]
 8007126:	2100      	movs	r1, #0
 8007128:	1d1a      	adds	r2, r3, #4
 800712a:	6032      	str	r2, [r6, #0]
 800712c:	681e      	ldr	r6, [r3, #0]
 800712e:	6862      	ldr	r2, [r4, #4]
 8007130:	4630      	mov	r0, r6
 8007132:	f000 faec 	bl	800770e <memchr>
 8007136:	b108      	cbz	r0, 800713c <_printf_i+0x1e8>
 8007138:	1b80      	subs	r0, r0, r6
 800713a:	6060      	str	r0, [r4, #4]
 800713c:	6863      	ldr	r3, [r4, #4]
 800713e:	6123      	str	r3, [r4, #16]
 8007140:	2300      	movs	r3, #0
 8007142:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007146:	e7aa      	b.n	800709e <_printf_i+0x14a>
 8007148:	4632      	mov	r2, r6
 800714a:	4649      	mov	r1, r9
 800714c:	4640      	mov	r0, r8
 800714e:	6923      	ldr	r3, [r4, #16]
 8007150:	47d0      	blx	sl
 8007152:	3001      	adds	r0, #1
 8007154:	d0ad      	beq.n	80070b2 <_printf_i+0x15e>
 8007156:	6823      	ldr	r3, [r4, #0]
 8007158:	079b      	lsls	r3, r3, #30
 800715a:	d413      	bmi.n	8007184 <_printf_i+0x230>
 800715c:	68e0      	ldr	r0, [r4, #12]
 800715e:	9b03      	ldr	r3, [sp, #12]
 8007160:	4298      	cmp	r0, r3
 8007162:	bfb8      	it	lt
 8007164:	4618      	movlt	r0, r3
 8007166:	e7a6      	b.n	80070b6 <_printf_i+0x162>
 8007168:	2301      	movs	r3, #1
 800716a:	4632      	mov	r2, r6
 800716c:	4649      	mov	r1, r9
 800716e:	4640      	mov	r0, r8
 8007170:	47d0      	blx	sl
 8007172:	3001      	adds	r0, #1
 8007174:	d09d      	beq.n	80070b2 <_printf_i+0x15e>
 8007176:	3501      	adds	r5, #1
 8007178:	68e3      	ldr	r3, [r4, #12]
 800717a:	9903      	ldr	r1, [sp, #12]
 800717c:	1a5b      	subs	r3, r3, r1
 800717e:	42ab      	cmp	r3, r5
 8007180:	dcf2      	bgt.n	8007168 <_printf_i+0x214>
 8007182:	e7eb      	b.n	800715c <_printf_i+0x208>
 8007184:	2500      	movs	r5, #0
 8007186:	f104 0619 	add.w	r6, r4, #25
 800718a:	e7f5      	b.n	8007178 <_printf_i+0x224>
 800718c:	0800a74e 	.word	0x0800a74e
 8007190:	0800a75f 	.word	0x0800a75f

08007194 <std>:
 8007194:	2300      	movs	r3, #0
 8007196:	b510      	push	{r4, lr}
 8007198:	4604      	mov	r4, r0
 800719a:	e9c0 3300 	strd	r3, r3, [r0]
 800719e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071a2:	6083      	str	r3, [r0, #8]
 80071a4:	8181      	strh	r1, [r0, #12]
 80071a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80071a8:	81c2      	strh	r2, [r0, #14]
 80071aa:	6183      	str	r3, [r0, #24]
 80071ac:	4619      	mov	r1, r3
 80071ae:	2208      	movs	r2, #8
 80071b0:	305c      	adds	r0, #92	@ 0x5c
 80071b2:	f000 fa2d 	bl	8007610 <memset>
 80071b6:	4b0d      	ldr	r3, [pc, #52]	@ (80071ec <std+0x58>)
 80071b8:	6224      	str	r4, [r4, #32]
 80071ba:	6263      	str	r3, [r4, #36]	@ 0x24
 80071bc:	4b0c      	ldr	r3, [pc, #48]	@ (80071f0 <std+0x5c>)
 80071be:	62a3      	str	r3, [r4, #40]	@ 0x28
 80071c0:	4b0c      	ldr	r3, [pc, #48]	@ (80071f4 <std+0x60>)
 80071c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80071c4:	4b0c      	ldr	r3, [pc, #48]	@ (80071f8 <std+0x64>)
 80071c6:	6323      	str	r3, [r4, #48]	@ 0x30
 80071c8:	4b0c      	ldr	r3, [pc, #48]	@ (80071fc <std+0x68>)
 80071ca:	429c      	cmp	r4, r3
 80071cc:	d006      	beq.n	80071dc <std+0x48>
 80071ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80071d2:	4294      	cmp	r4, r2
 80071d4:	d002      	beq.n	80071dc <std+0x48>
 80071d6:	33d0      	adds	r3, #208	@ 0xd0
 80071d8:	429c      	cmp	r4, r3
 80071da:	d105      	bne.n	80071e8 <std+0x54>
 80071dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80071e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e4:	f000 ba90 	b.w	8007708 <__retarget_lock_init_recursive>
 80071e8:	bd10      	pop	{r4, pc}
 80071ea:	bf00      	nop
 80071ec:	08007461 	.word	0x08007461
 80071f0:	08007483 	.word	0x08007483
 80071f4:	080074bb 	.word	0x080074bb
 80071f8:	080074df 	.word	0x080074df
 80071fc:	200004b4 	.word	0x200004b4

08007200 <stdio_exit_handler>:
 8007200:	4a02      	ldr	r2, [pc, #8]	@ (800720c <stdio_exit_handler+0xc>)
 8007202:	4903      	ldr	r1, [pc, #12]	@ (8007210 <stdio_exit_handler+0x10>)
 8007204:	4803      	ldr	r0, [pc, #12]	@ (8007214 <stdio_exit_handler+0x14>)
 8007206:	f000 b869 	b.w	80072dc <_fwalk_sglue>
 800720a:	bf00      	nop
 800720c:	20000014 	.word	0x20000014
 8007210:	080092fd 	.word	0x080092fd
 8007214:	20000024 	.word	0x20000024

08007218 <cleanup_stdio>:
 8007218:	6841      	ldr	r1, [r0, #4]
 800721a:	4b0c      	ldr	r3, [pc, #48]	@ (800724c <cleanup_stdio+0x34>)
 800721c:	b510      	push	{r4, lr}
 800721e:	4299      	cmp	r1, r3
 8007220:	4604      	mov	r4, r0
 8007222:	d001      	beq.n	8007228 <cleanup_stdio+0x10>
 8007224:	f002 f86a 	bl	80092fc <_fflush_r>
 8007228:	68a1      	ldr	r1, [r4, #8]
 800722a:	4b09      	ldr	r3, [pc, #36]	@ (8007250 <cleanup_stdio+0x38>)
 800722c:	4299      	cmp	r1, r3
 800722e:	d002      	beq.n	8007236 <cleanup_stdio+0x1e>
 8007230:	4620      	mov	r0, r4
 8007232:	f002 f863 	bl	80092fc <_fflush_r>
 8007236:	68e1      	ldr	r1, [r4, #12]
 8007238:	4b06      	ldr	r3, [pc, #24]	@ (8007254 <cleanup_stdio+0x3c>)
 800723a:	4299      	cmp	r1, r3
 800723c:	d004      	beq.n	8007248 <cleanup_stdio+0x30>
 800723e:	4620      	mov	r0, r4
 8007240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007244:	f002 b85a 	b.w	80092fc <_fflush_r>
 8007248:	bd10      	pop	{r4, pc}
 800724a:	bf00      	nop
 800724c:	200004b4 	.word	0x200004b4
 8007250:	2000051c 	.word	0x2000051c
 8007254:	20000584 	.word	0x20000584

08007258 <global_stdio_init.part.0>:
 8007258:	b510      	push	{r4, lr}
 800725a:	4b0b      	ldr	r3, [pc, #44]	@ (8007288 <global_stdio_init.part.0+0x30>)
 800725c:	4c0b      	ldr	r4, [pc, #44]	@ (800728c <global_stdio_init.part.0+0x34>)
 800725e:	4a0c      	ldr	r2, [pc, #48]	@ (8007290 <global_stdio_init.part.0+0x38>)
 8007260:	4620      	mov	r0, r4
 8007262:	601a      	str	r2, [r3, #0]
 8007264:	2104      	movs	r1, #4
 8007266:	2200      	movs	r2, #0
 8007268:	f7ff ff94 	bl	8007194 <std>
 800726c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007270:	2201      	movs	r2, #1
 8007272:	2109      	movs	r1, #9
 8007274:	f7ff ff8e 	bl	8007194 <std>
 8007278:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800727c:	2202      	movs	r2, #2
 800727e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007282:	2112      	movs	r1, #18
 8007284:	f7ff bf86 	b.w	8007194 <std>
 8007288:	200005ec 	.word	0x200005ec
 800728c:	200004b4 	.word	0x200004b4
 8007290:	08007201 	.word	0x08007201

08007294 <__sfp_lock_acquire>:
 8007294:	4801      	ldr	r0, [pc, #4]	@ (800729c <__sfp_lock_acquire+0x8>)
 8007296:	f000 ba38 	b.w	800770a <__retarget_lock_acquire_recursive>
 800729a:	bf00      	nop
 800729c:	200005f5 	.word	0x200005f5

080072a0 <__sfp_lock_release>:
 80072a0:	4801      	ldr	r0, [pc, #4]	@ (80072a8 <__sfp_lock_release+0x8>)
 80072a2:	f000 ba33 	b.w	800770c <__retarget_lock_release_recursive>
 80072a6:	bf00      	nop
 80072a8:	200005f5 	.word	0x200005f5

080072ac <__sinit>:
 80072ac:	b510      	push	{r4, lr}
 80072ae:	4604      	mov	r4, r0
 80072b0:	f7ff fff0 	bl	8007294 <__sfp_lock_acquire>
 80072b4:	6a23      	ldr	r3, [r4, #32]
 80072b6:	b11b      	cbz	r3, 80072c0 <__sinit+0x14>
 80072b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072bc:	f7ff bff0 	b.w	80072a0 <__sfp_lock_release>
 80072c0:	4b04      	ldr	r3, [pc, #16]	@ (80072d4 <__sinit+0x28>)
 80072c2:	6223      	str	r3, [r4, #32]
 80072c4:	4b04      	ldr	r3, [pc, #16]	@ (80072d8 <__sinit+0x2c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1f5      	bne.n	80072b8 <__sinit+0xc>
 80072cc:	f7ff ffc4 	bl	8007258 <global_stdio_init.part.0>
 80072d0:	e7f2      	b.n	80072b8 <__sinit+0xc>
 80072d2:	bf00      	nop
 80072d4:	08007219 	.word	0x08007219
 80072d8:	200005ec 	.word	0x200005ec

080072dc <_fwalk_sglue>:
 80072dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e0:	4607      	mov	r7, r0
 80072e2:	4688      	mov	r8, r1
 80072e4:	4614      	mov	r4, r2
 80072e6:	2600      	movs	r6, #0
 80072e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072ec:	f1b9 0901 	subs.w	r9, r9, #1
 80072f0:	d505      	bpl.n	80072fe <_fwalk_sglue+0x22>
 80072f2:	6824      	ldr	r4, [r4, #0]
 80072f4:	2c00      	cmp	r4, #0
 80072f6:	d1f7      	bne.n	80072e8 <_fwalk_sglue+0xc>
 80072f8:	4630      	mov	r0, r6
 80072fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072fe:	89ab      	ldrh	r3, [r5, #12]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d907      	bls.n	8007314 <_fwalk_sglue+0x38>
 8007304:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007308:	3301      	adds	r3, #1
 800730a:	d003      	beq.n	8007314 <_fwalk_sglue+0x38>
 800730c:	4629      	mov	r1, r5
 800730e:	4638      	mov	r0, r7
 8007310:	47c0      	blx	r8
 8007312:	4306      	orrs	r6, r0
 8007314:	3568      	adds	r5, #104	@ 0x68
 8007316:	e7e9      	b.n	80072ec <_fwalk_sglue+0x10>

08007318 <iprintf>:
 8007318:	b40f      	push	{r0, r1, r2, r3}
 800731a:	b507      	push	{r0, r1, r2, lr}
 800731c:	4906      	ldr	r1, [pc, #24]	@ (8007338 <iprintf+0x20>)
 800731e:	ab04      	add	r3, sp, #16
 8007320:	6808      	ldr	r0, [r1, #0]
 8007322:	f853 2b04 	ldr.w	r2, [r3], #4
 8007326:	6881      	ldr	r1, [r0, #8]
 8007328:	9301      	str	r3, [sp, #4]
 800732a:	f001 fe4f 	bl	8008fcc <_vfiprintf_r>
 800732e:	b003      	add	sp, #12
 8007330:	f85d eb04 	ldr.w	lr, [sp], #4
 8007334:	b004      	add	sp, #16
 8007336:	4770      	bx	lr
 8007338:	20000020 	.word	0x20000020

0800733c <_puts_r>:
 800733c:	6a03      	ldr	r3, [r0, #32]
 800733e:	b570      	push	{r4, r5, r6, lr}
 8007340:	4605      	mov	r5, r0
 8007342:	460e      	mov	r6, r1
 8007344:	6884      	ldr	r4, [r0, #8]
 8007346:	b90b      	cbnz	r3, 800734c <_puts_r+0x10>
 8007348:	f7ff ffb0 	bl	80072ac <__sinit>
 800734c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800734e:	07db      	lsls	r3, r3, #31
 8007350:	d405      	bmi.n	800735e <_puts_r+0x22>
 8007352:	89a3      	ldrh	r3, [r4, #12]
 8007354:	0598      	lsls	r0, r3, #22
 8007356:	d402      	bmi.n	800735e <_puts_r+0x22>
 8007358:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800735a:	f000 f9d6 	bl	800770a <__retarget_lock_acquire_recursive>
 800735e:	89a3      	ldrh	r3, [r4, #12]
 8007360:	0719      	lsls	r1, r3, #28
 8007362:	d502      	bpl.n	800736a <_puts_r+0x2e>
 8007364:	6923      	ldr	r3, [r4, #16]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d135      	bne.n	80073d6 <_puts_r+0x9a>
 800736a:	4621      	mov	r1, r4
 800736c:	4628      	mov	r0, r5
 800736e:	f000 f8f9 	bl	8007564 <__swsetup_r>
 8007372:	b380      	cbz	r0, 80073d6 <_puts_r+0x9a>
 8007374:	f04f 35ff 	mov.w	r5, #4294967295
 8007378:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800737a:	07da      	lsls	r2, r3, #31
 800737c:	d405      	bmi.n	800738a <_puts_r+0x4e>
 800737e:	89a3      	ldrh	r3, [r4, #12]
 8007380:	059b      	lsls	r3, r3, #22
 8007382:	d402      	bmi.n	800738a <_puts_r+0x4e>
 8007384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007386:	f000 f9c1 	bl	800770c <__retarget_lock_release_recursive>
 800738a:	4628      	mov	r0, r5
 800738c:	bd70      	pop	{r4, r5, r6, pc}
 800738e:	2b00      	cmp	r3, #0
 8007390:	da04      	bge.n	800739c <_puts_r+0x60>
 8007392:	69a2      	ldr	r2, [r4, #24]
 8007394:	429a      	cmp	r2, r3
 8007396:	dc17      	bgt.n	80073c8 <_puts_r+0x8c>
 8007398:	290a      	cmp	r1, #10
 800739a:	d015      	beq.n	80073c8 <_puts_r+0x8c>
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	1c5a      	adds	r2, r3, #1
 80073a0:	6022      	str	r2, [r4, #0]
 80073a2:	7019      	strb	r1, [r3, #0]
 80073a4:	68a3      	ldr	r3, [r4, #8]
 80073a6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80073aa:	3b01      	subs	r3, #1
 80073ac:	60a3      	str	r3, [r4, #8]
 80073ae:	2900      	cmp	r1, #0
 80073b0:	d1ed      	bne.n	800738e <_puts_r+0x52>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	da11      	bge.n	80073da <_puts_r+0x9e>
 80073b6:	4622      	mov	r2, r4
 80073b8:	210a      	movs	r1, #10
 80073ba:	4628      	mov	r0, r5
 80073bc:	f000 f893 	bl	80074e6 <__swbuf_r>
 80073c0:	3001      	adds	r0, #1
 80073c2:	d0d7      	beq.n	8007374 <_puts_r+0x38>
 80073c4:	250a      	movs	r5, #10
 80073c6:	e7d7      	b.n	8007378 <_puts_r+0x3c>
 80073c8:	4622      	mov	r2, r4
 80073ca:	4628      	mov	r0, r5
 80073cc:	f000 f88b 	bl	80074e6 <__swbuf_r>
 80073d0:	3001      	adds	r0, #1
 80073d2:	d1e7      	bne.n	80073a4 <_puts_r+0x68>
 80073d4:	e7ce      	b.n	8007374 <_puts_r+0x38>
 80073d6:	3e01      	subs	r6, #1
 80073d8:	e7e4      	b.n	80073a4 <_puts_r+0x68>
 80073da:	6823      	ldr	r3, [r4, #0]
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	6022      	str	r2, [r4, #0]
 80073e0:	220a      	movs	r2, #10
 80073e2:	701a      	strb	r2, [r3, #0]
 80073e4:	e7ee      	b.n	80073c4 <_puts_r+0x88>
	...

080073e8 <puts>:
 80073e8:	4b02      	ldr	r3, [pc, #8]	@ (80073f4 <puts+0xc>)
 80073ea:	4601      	mov	r1, r0
 80073ec:	6818      	ldr	r0, [r3, #0]
 80073ee:	f7ff bfa5 	b.w	800733c <_puts_r>
 80073f2:	bf00      	nop
 80073f4:	20000020 	.word	0x20000020

080073f8 <sniprintf>:
 80073f8:	b40c      	push	{r2, r3}
 80073fa:	b530      	push	{r4, r5, lr}
 80073fc:	4b17      	ldr	r3, [pc, #92]	@ (800745c <sniprintf+0x64>)
 80073fe:	1e0c      	subs	r4, r1, #0
 8007400:	681d      	ldr	r5, [r3, #0]
 8007402:	b09d      	sub	sp, #116	@ 0x74
 8007404:	da08      	bge.n	8007418 <sniprintf+0x20>
 8007406:	238b      	movs	r3, #139	@ 0x8b
 8007408:	f04f 30ff 	mov.w	r0, #4294967295
 800740c:	602b      	str	r3, [r5, #0]
 800740e:	b01d      	add	sp, #116	@ 0x74
 8007410:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007414:	b002      	add	sp, #8
 8007416:	4770      	bx	lr
 8007418:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800741c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007420:	bf0c      	ite	eq
 8007422:	4623      	moveq	r3, r4
 8007424:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007428:	9304      	str	r3, [sp, #16]
 800742a:	9307      	str	r3, [sp, #28]
 800742c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007430:	9002      	str	r0, [sp, #8]
 8007432:	9006      	str	r0, [sp, #24]
 8007434:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007438:	4628      	mov	r0, r5
 800743a:	ab21      	add	r3, sp, #132	@ 0x84
 800743c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800743e:	a902      	add	r1, sp, #8
 8007440:	9301      	str	r3, [sp, #4]
 8007442:	f001 fc9f 	bl	8008d84 <_svfiprintf_r>
 8007446:	1c43      	adds	r3, r0, #1
 8007448:	bfbc      	itt	lt
 800744a:	238b      	movlt	r3, #139	@ 0x8b
 800744c:	602b      	strlt	r3, [r5, #0]
 800744e:	2c00      	cmp	r4, #0
 8007450:	d0dd      	beq.n	800740e <sniprintf+0x16>
 8007452:	2200      	movs	r2, #0
 8007454:	9b02      	ldr	r3, [sp, #8]
 8007456:	701a      	strb	r2, [r3, #0]
 8007458:	e7d9      	b.n	800740e <sniprintf+0x16>
 800745a:	bf00      	nop
 800745c:	20000020 	.word	0x20000020

08007460 <__sread>:
 8007460:	b510      	push	{r4, lr}
 8007462:	460c      	mov	r4, r1
 8007464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007468:	f000 f900 	bl	800766c <_read_r>
 800746c:	2800      	cmp	r0, #0
 800746e:	bfab      	itete	ge
 8007470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007472:	89a3      	ldrhlt	r3, [r4, #12]
 8007474:	181b      	addge	r3, r3, r0
 8007476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800747a:	bfac      	ite	ge
 800747c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800747e:	81a3      	strhlt	r3, [r4, #12]
 8007480:	bd10      	pop	{r4, pc}

08007482 <__swrite>:
 8007482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007486:	461f      	mov	r7, r3
 8007488:	898b      	ldrh	r3, [r1, #12]
 800748a:	4605      	mov	r5, r0
 800748c:	05db      	lsls	r3, r3, #23
 800748e:	460c      	mov	r4, r1
 8007490:	4616      	mov	r6, r2
 8007492:	d505      	bpl.n	80074a0 <__swrite+0x1e>
 8007494:	2302      	movs	r3, #2
 8007496:	2200      	movs	r2, #0
 8007498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800749c:	f000 f8d4 	bl	8007648 <_lseek_r>
 80074a0:	89a3      	ldrh	r3, [r4, #12]
 80074a2:	4632      	mov	r2, r6
 80074a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074a8:	81a3      	strh	r3, [r4, #12]
 80074aa:	4628      	mov	r0, r5
 80074ac:	463b      	mov	r3, r7
 80074ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074b6:	f000 b8eb 	b.w	8007690 <_write_r>

080074ba <__sseek>:
 80074ba:	b510      	push	{r4, lr}
 80074bc:	460c      	mov	r4, r1
 80074be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c2:	f000 f8c1 	bl	8007648 <_lseek_r>
 80074c6:	1c43      	adds	r3, r0, #1
 80074c8:	89a3      	ldrh	r3, [r4, #12]
 80074ca:	bf15      	itete	ne
 80074cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80074ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80074d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80074d6:	81a3      	strheq	r3, [r4, #12]
 80074d8:	bf18      	it	ne
 80074da:	81a3      	strhne	r3, [r4, #12]
 80074dc:	bd10      	pop	{r4, pc}

080074de <__sclose>:
 80074de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074e2:	f000 b8a1 	b.w	8007628 <_close_r>

080074e6 <__swbuf_r>:
 80074e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e8:	460e      	mov	r6, r1
 80074ea:	4614      	mov	r4, r2
 80074ec:	4605      	mov	r5, r0
 80074ee:	b118      	cbz	r0, 80074f8 <__swbuf_r+0x12>
 80074f0:	6a03      	ldr	r3, [r0, #32]
 80074f2:	b90b      	cbnz	r3, 80074f8 <__swbuf_r+0x12>
 80074f4:	f7ff feda 	bl	80072ac <__sinit>
 80074f8:	69a3      	ldr	r3, [r4, #24]
 80074fa:	60a3      	str	r3, [r4, #8]
 80074fc:	89a3      	ldrh	r3, [r4, #12]
 80074fe:	071a      	lsls	r2, r3, #28
 8007500:	d501      	bpl.n	8007506 <__swbuf_r+0x20>
 8007502:	6923      	ldr	r3, [r4, #16]
 8007504:	b943      	cbnz	r3, 8007518 <__swbuf_r+0x32>
 8007506:	4621      	mov	r1, r4
 8007508:	4628      	mov	r0, r5
 800750a:	f000 f82b 	bl	8007564 <__swsetup_r>
 800750e:	b118      	cbz	r0, 8007518 <__swbuf_r+0x32>
 8007510:	f04f 37ff 	mov.w	r7, #4294967295
 8007514:	4638      	mov	r0, r7
 8007516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	6922      	ldr	r2, [r4, #16]
 800751c:	b2f6      	uxtb	r6, r6
 800751e:	1a98      	subs	r0, r3, r2
 8007520:	6963      	ldr	r3, [r4, #20]
 8007522:	4637      	mov	r7, r6
 8007524:	4283      	cmp	r3, r0
 8007526:	dc05      	bgt.n	8007534 <__swbuf_r+0x4e>
 8007528:	4621      	mov	r1, r4
 800752a:	4628      	mov	r0, r5
 800752c:	f001 fee6 	bl	80092fc <_fflush_r>
 8007530:	2800      	cmp	r0, #0
 8007532:	d1ed      	bne.n	8007510 <__swbuf_r+0x2a>
 8007534:	68a3      	ldr	r3, [r4, #8]
 8007536:	3b01      	subs	r3, #1
 8007538:	60a3      	str	r3, [r4, #8]
 800753a:	6823      	ldr	r3, [r4, #0]
 800753c:	1c5a      	adds	r2, r3, #1
 800753e:	6022      	str	r2, [r4, #0]
 8007540:	701e      	strb	r6, [r3, #0]
 8007542:	6962      	ldr	r2, [r4, #20]
 8007544:	1c43      	adds	r3, r0, #1
 8007546:	429a      	cmp	r2, r3
 8007548:	d004      	beq.n	8007554 <__swbuf_r+0x6e>
 800754a:	89a3      	ldrh	r3, [r4, #12]
 800754c:	07db      	lsls	r3, r3, #31
 800754e:	d5e1      	bpl.n	8007514 <__swbuf_r+0x2e>
 8007550:	2e0a      	cmp	r6, #10
 8007552:	d1df      	bne.n	8007514 <__swbuf_r+0x2e>
 8007554:	4621      	mov	r1, r4
 8007556:	4628      	mov	r0, r5
 8007558:	f001 fed0 	bl	80092fc <_fflush_r>
 800755c:	2800      	cmp	r0, #0
 800755e:	d0d9      	beq.n	8007514 <__swbuf_r+0x2e>
 8007560:	e7d6      	b.n	8007510 <__swbuf_r+0x2a>
	...

08007564 <__swsetup_r>:
 8007564:	b538      	push	{r3, r4, r5, lr}
 8007566:	4b29      	ldr	r3, [pc, #164]	@ (800760c <__swsetup_r+0xa8>)
 8007568:	4605      	mov	r5, r0
 800756a:	6818      	ldr	r0, [r3, #0]
 800756c:	460c      	mov	r4, r1
 800756e:	b118      	cbz	r0, 8007578 <__swsetup_r+0x14>
 8007570:	6a03      	ldr	r3, [r0, #32]
 8007572:	b90b      	cbnz	r3, 8007578 <__swsetup_r+0x14>
 8007574:	f7ff fe9a 	bl	80072ac <__sinit>
 8007578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800757c:	0719      	lsls	r1, r3, #28
 800757e:	d422      	bmi.n	80075c6 <__swsetup_r+0x62>
 8007580:	06da      	lsls	r2, r3, #27
 8007582:	d407      	bmi.n	8007594 <__swsetup_r+0x30>
 8007584:	2209      	movs	r2, #9
 8007586:	602a      	str	r2, [r5, #0]
 8007588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800758c:	f04f 30ff 	mov.w	r0, #4294967295
 8007590:	81a3      	strh	r3, [r4, #12]
 8007592:	e033      	b.n	80075fc <__swsetup_r+0x98>
 8007594:	0758      	lsls	r0, r3, #29
 8007596:	d512      	bpl.n	80075be <__swsetup_r+0x5a>
 8007598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800759a:	b141      	cbz	r1, 80075ae <__swsetup_r+0x4a>
 800759c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075a0:	4299      	cmp	r1, r3
 80075a2:	d002      	beq.n	80075aa <__swsetup_r+0x46>
 80075a4:	4628      	mov	r0, r5
 80075a6:	f000 ff13 	bl	80083d0 <_free_r>
 80075aa:	2300      	movs	r3, #0
 80075ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80075ae:	89a3      	ldrh	r3, [r4, #12]
 80075b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80075b4:	81a3      	strh	r3, [r4, #12]
 80075b6:	2300      	movs	r3, #0
 80075b8:	6063      	str	r3, [r4, #4]
 80075ba:	6923      	ldr	r3, [r4, #16]
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	89a3      	ldrh	r3, [r4, #12]
 80075c0:	f043 0308 	orr.w	r3, r3, #8
 80075c4:	81a3      	strh	r3, [r4, #12]
 80075c6:	6923      	ldr	r3, [r4, #16]
 80075c8:	b94b      	cbnz	r3, 80075de <__swsetup_r+0x7a>
 80075ca:	89a3      	ldrh	r3, [r4, #12]
 80075cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80075d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075d4:	d003      	beq.n	80075de <__swsetup_r+0x7a>
 80075d6:	4621      	mov	r1, r4
 80075d8:	4628      	mov	r0, r5
 80075da:	f001 fedc 	bl	8009396 <__smakebuf_r>
 80075de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075e2:	f013 0201 	ands.w	r2, r3, #1
 80075e6:	d00a      	beq.n	80075fe <__swsetup_r+0x9a>
 80075e8:	2200      	movs	r2, #0
 80075ea:	60a2      	str	r2, [r4, #8]
 80075ec:	6962      	ldr	r2, [r4, #20]
 80075ee:	4252      	negs	r2, r2
 80075f0:	61a2      	str	r2, [r4, #24]
 80075f2:	6922      	ldr	r2, [r4, #16]
 80075f4:	b942      	cbnz	r2, 8007608 <__swsetup_r+0xa4>
 80075f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075fa:	d1c5      	bne.n	8007588 <__swsetup_r+0x24>
 80075fc:	bd38      	pop	{r3, r4, r5, pc}
 80075fe:	0799      	lsls	r1, r3, #30
 8007600:	bf58      	it	pl
 8007602:	6962      	ldrpl	r2, [r4, #20]
 8007604:	60a2      	str	r2, [r4, #8]
 8007606:	e7f4      	b.n	80075f2 <__swsetup_r+0x8e>
 8007608:	2000      	movs	r0, #0
 800760a:	e7f7      	b.n	80075fc <__swsetup_r+0x98>
 800760c:	20000020 	.word	0x20000020

08007610 <memset>:
 8007610:	4603      	mov	r3, r0
 8007612:	4402      	add	r2, r0
 8007614:	4293      	cmp	r3, r2
 8007616:	d100      	bne.n	800761a <memset+0xa>
 8007618:	4770      	bx	lr
 800761a:	f803 1b01 	strb.w	r1, [r3], #1
 800761e:	e7f9      	b.n	8007614 <memset+0x4>

08007620 <_localeconv_r>:
 8007620:	4800      	ldr	r0, [pc, #0]	@ (8007624 <_localeconv_r+0x4>)
 8007622:	4770      	bx	lr
 8007624:	20000160 	.word	0x20000160

08007628 <_close_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	2300      	movs	r3, #0
 800762c:	4d05      	ldr	r5, [pc, #20]	@ (8007644 <_close_r+0x1c>)
 800762e:	4604      	mov	r4, r0
 8007630:	4608      	mov	r0, r1
 8007632:	602b      	str	r3, [r5, #0]
 8007634:	f7fc ff73 	bl	800451e <_close>
 8007638:	1c43      	adds	r3, r0, #1
 800763a:	d102      	bne.n	8007642 <_close_r+0x1a>
 800763c:	682b      	ldr	r3, [r5, #0]
 800763e:	b103      	cbz	r3, 8007642 <_close_r+0x1a>
 8007640:	6023      	str	r3, [r4, #0]
 8007642:	bd38      	pop	{r3, r4, r5, pc}
 8007644:	200005f0 	.word	0x200005f0

08007648 <_lseek_r>:
 8007648:	b538      	push	{r3, r4, r5, lr}
 800764a:	4604      	mov	r4, r0
 800764c:	4608      	mov	r0, r1
 800764e:	4611      	mov	r1, r2
 8007650:	2200      	movs	r2, #0
 8007652:	4d05      	ldr	r5, [pc, #20]	@ (8007668 <_lseek_r+0x20>)
 8007654:	602a      	str	r2, [r5, #0]
 8007656:	461a      	mov	r2, r3
 8007658:	f7fc ff85 	bl	8004566 <_lseek>
 800765c:	1c43      	adds	r3, r0, #1
 800765e:	d102      	bne.n	8007666 <_lseek_r+0x1e>
 8007660:	682b      	ldr	r3, [r5, #0]
 8007662:	b103      	cbz	r3, 8007666 <_lseek_r+0x1e>
 8007664:	6023      	str	r3, [r4, #0]
 8007666:	bd38      	pop	{r3, r4, r5, pc}
 8007668:	200005f0 	.word	0x200005f0

0800766c <_read_r>:
 800766c:	b538      	push	{r3, r4, r5, lr}
 800766e:	4604      	mov	r4, r0
 8007670:	4608      	mov	r0, r1
 8007672:	4611      	mov	r1, r2
 8007674:	2200      	movs	r2, #0
 8007676:	4d05      	ldr	r5, [pc, #20]	@ (800768c <_read_r+0x20>)
 8007678:	602a      	str	r2, [r5, #0]
 800767a:	461a      	mov	r2, r3
 800767c:	f7fc ff32 	bl	80044e4 <_read>
 8007680:	1c43      	adds	r3, r0, #1
 8007682:	d102      	bne.n	800768a <_read_r+0x1e>
 8007684:	682b      	ldr	r3, [r5, #0]
 8007686:	b103      	cbz	r3, 800768a <_read_r+0x1e>
 8007688:	6023      	str	r3, [r4, #0]
 800768a:	bd38      	pop	{r3, r4, r5, pc}
 800768c:	200005f0 	.word	0x200005f0

08007690 <_write_r>:
 8007690:	b538      	push	{r3, r4, r5, lr}
 8007692:	4604      	mov	r4, r0
 8007694:	4608      	mov	r0, r1
 8007696:	4611      	mov	r1, r2
 8007698:	2200      	movs	r2, #0
 800769a:	4d05      	ldr	r5, [pc, #20]	@ (80076b0 <_write_r+0x20>)
 800769c:	602a      	str	r2, [r5, #0]
 800769e:	461a      	mov	r2, r3
 80076a0:	f7fc f812 	bl	80036c8 <_write>
 80076a4:	1c43      	adds	r3, r0, #1
 80076a6:	d102      	bne.n	80076ae <_write_r+0x1e>
 80076a8:	682b      	ldr	r3, [r5, #0]
 80076aa:	b103      	cbz	r3, 80076ae <_write_r+0x1e>
 80076ac:	6023      	str	r3, [r4, #0]
 80076ae:	bd38      	pop	{r3, r4, r5, pc}
 80076b0:	200005f0 	.word	0x200005f0

080076b4 <__errno>:
 80076b4:	4b01      	ldr	r3, [pc, #4]	@ (80076bc <__errno+0x8>)
 80076b6:	6818      	ldr	r0, [r3, #0]
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	20000020 	.word	0x20000020

080076c0 <__libc_init_array>:
 80076c0:	b570      	push	{r4, r5, r6, lr}
 80076c2:	2600      	movs	r6, #0
 80076c4:	4d0c      	ldr	r5, [pc, #48]	@ (80076f8 <__libc_init_array+0x38>)
 80076c6:	4c0d      	ldr	r4, [pc, #52]	@ (80076fc <__libc_init_array+0x3c>)
 80076c8:	1b64      	subs	r4, r4, r5
 80076ca:	10a4      	asrs	r4, r4, #2
 80076cc:	42a6      	cmp	r6, r4
 80076ce:	d109      	bne.n	80076e4 <__libc_init_array+0x24>
 80076d0:	f002 feee 	bl	800a4b0 <_init>
 80076d4:	2600      	movs	r6, #0
 80076d6:	4d0a      	ldr	r5, [pc, #40]	@ (8007700 <__libc_init_array+0x40>)
 80076d8:	4c0a      	ldr	r4, [pc, #40]	@ (8007704 <__libc_init_array+0x44>)
 80076da:	1b64      	subs	r4, r4, r5
 80076dc:	10a4      	asrs	r4, r4, #2
 80076de:	42a6      	cmp	r6, r4
 80076e0:	d105      	bne.n	80076ee <__libc_init_array+0x2e>
 80076e2:	bd70      	pop	{r4, r5, r6, pc}
 80076e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80076e8:	4798      	blx	r3
 80076ea:	3601      	adds	r6, #1
 80076ec:	e7ee      	b.n	80076cc <__libc_init_array+0xc>
 80076ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80076f2:	4798      	blx	r3
 80076f4:	3601      	adds	r6, #1
 80076f6:	e7f2      	b.n	80076de <__libc_init_array+0x1e>
 80076f8:	0800aae8 	.word	0x0800aae8
 80076fc:	0800aae8 	.word	0x0800aae8
 8007700:	0800aae8 	.word	0x0800aae8
 8007704:	0800aaec 	.word	0x0800aaec

08007708 <__retarget_lock_init_recursive>:
 8007708:	4770      	bx	lr

0800770a <__retarget_lock_acquire_recursive>:
 800770a:	4770      	bx	lr

0800770c <__retarget_lock_release_recursive>:
 800770c:	4770      	bx	lr

0800770e <memchr>:
 800770e:	4603      	mov	r3, r0
 8007710:	b510      	push	{r4, lr}
 8007712:	b2c9      	uxtb	r1, r1
 8007714:	4402      	add	r2, r0
 8007716:	4293      	cmp	r3, r2
 8007718:	4618      	mov	r0, r3
 800771a:	d101      	bne.n	8007720 <memchr+0x12>
 800771c:	2000      	movs	r0, #0
 800771e:	e003      	b.n	8007728 <memchr+0x1a>
 8007720:	7804      	ldrb	r4, [r0, #0]
 8007722:	3301      	adds	r3, #1
 8007724:	428c      	cmp	r4, r1
 8007726:	d1f6      	bne.n	8007716 <memchr+0x8>
 8007728:	bd10      	pop	{r4, pc}

0800772a <quorem>:
 800772a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800772e:	6903      	ldr	r3, [r0, #16]
 8007730:	690c      	ldr	r4, [r1, #16]
 8007732:	4607      	mov	r7, r0
 8007734:	42a3      	cmp	r3, r4
 8007736:	db7e      	blt.n	8007836 <quorem+0x10c>
 8007738:	3c01      	subs	r4, #1
 800773a:	00a3      	lsls	r3, r4, #2
 800773c:	f100 0514 	add.w	r5, r0, #20
 8007740:	f101 0814 	add.w	r8, r1, #20
 8007744:	9300      	str	r3, [sp, #0]
 8007746:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800774a:	9301      	str	r3, [sp, #4]
 800774c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007750:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007754:	3301      	adds	r3, #1
 8007756:	429a      	cmp	r2, r3
 8007758:	fbb2 f6f3 	udiv	r6, r2, r3
 800775c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007760:	d32e      	bcc.n	80077c0 <quorem+0x96>
 8007762:	f04f 0a00 	mov.w	sl, #0
 8007766:	46c4      	mov	ip, r8
 8007768:	46ae      	mov	lr, r5
 800776a:	46d3      	mov	fp, sl
 800776c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007770:	b298      	uxth	r0, r3
 8007772:	fb06 a000 	mla	r0, r6, r0, sl
 8007776:	0c1b      	lsrs	r3, r3, #16
 8007778:	0c02      	lsrs	r2, r0, #16
 800777a:	fb06 2303 	mla	r3, r6, r3, r2
 800777e:	f8de 2000 	ldr.w	r2, [lr]
 8007782:	b280      	uxth	r0, r0
 8007784:	b292      	uxth	r2, r2
 8007786:	1a12      	subs	r2, r2, r0
 8007788:	445a      	add	r2, fp
 800778a:	f8de 0000 	ldr.w	r0, [lr]
 800778e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007792:	b29b      	uxth	r3, r3
 8007794:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007798:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800779c:	b292      	uxth	r2, r2
 800779e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80077a2:	45e1      	cmp	r9, ip
 80077a4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80077a8:	f84e 2b04 	str.w	r2, [lr], #4
 80077ac:	d2de      	bcs.n	800776c <quorem+0x42>
 80077ae:	9b00      	ldr	r3, [sp, #0]
 80077b0:	58eb      	ldr	r3, [r5, r3]
 80077b2:	b92b      	cbnz	r3, 80077c0 <quorem+0x96>
 80077b4:	9b01      	ldr	r3, [sp, #4]
 80077b6:	3b04      	subs	r3, #4
 80077b8:	429d      	cmp	r5, r3
 80077ba:	461a      	mov	r2, r3
 80077bc:	d32f      	bcc.n	800781e <quorem+0xf4>
 80077be:	613c      	str	r4, [r7, #16]
 80077c0:	4638      	mov	r0, r7
 80077c2:	f001 f97b 	bl	8008abc <__mcmp>
 80077c6:	2800      	cmp	r0, #0
 80077c8:	db25      	blt.n	8007816 <quorem+0xec>
 80077ca:	4629      	mov	r1, r5
 80077cc:	2000      	movs	r0, #0
 80077ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80077d2:	f8d1 c000 	ldr.w	ip, [r1]
 80077d6:	fa1f fe82 	uxth.w	lr, r2
 80077da:	fa1f f38c 	uxth.w	r3, ip
 80077de:	eba3 030e 	sub.w	r3, r3, lr
 80077e2:	4403      	add	r3, r0
 80077e4:	0c12      	lsrs	r2, r2, #16
 80077e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80077ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077f4:	45c1      	cmp	r9, r8
 80077f6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077fa:	f841 3b04 	str.w	r3, [r1], #4
 80077fe:	d2e6      	bcs.n	80077ce <quorem+0xa4>
 8007800:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007804:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007808:	b922      	cbnz	r2, 8007814 <quorem+0xea>
 800780a:	3b04      	subs	r3, #4
 800780c:	429d      	cmp	r5, r3
 800780e:	461a      	mov	r2, r3
 8007810:	d30b      	bcc.n	800782a <quorem+0x100>
 8007812:	613c      	str	r4, [r7, #16]
 8007814:	3601      	adds	r6, #1
 8007816:	4630      	mov	r0, r6
 8007818:	b003      	add	sp, #12
 800781a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800781e:	6812      	ldr	r2, [r2, #0]
 8007820:	3b04      	subs	r3, #4
 8007822:	2a00      	cmp	r2, #0
 8007824:	d1cb      	bne.n	80077be <quorem+0x94>
 8007826:	3c01      	subs	r4, #1
 8007828:	e7c6      	b.n	80077b8 <quorem+0x8e>
 800782a:	6812      	ldr	r2, [r2, #0]
 800782c:	3b04      	subs	r3, #4
 800782e:	2a00      	cmp	r2, #0
 8007830:	d1ef      	bne.n	8007812 <quorem+0xe8>
 8007832:	3c01      	subs	r4, #1
 8007834:	e7ea      	b.n	800780c <quorem+0xe2>
 8007836:	2000      	movs	r0, #0
 8007838:	e7ee      	b.n	8007818 <quorem+0xee>
 800783a:	0000      	movs	r0, r0
 800783c:	0000      	movs	r0, r0
	...

08007840 <_dtoa_r>:
 8007840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007844:	4614      	mov	r4, r2
 8007846:	461d      	mov	r5, r3
 8007848:	69c7      	ldr	r7, [r0, #28]
 800784a:	b097      	sub	sp, #92	@ 0x5c
 800784c:	4683      	mov	fp, r0
 800784e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007852:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007854:	b97f      	cbnz	r7, 8007876 <_dtoa_r+0x36>
 8007856:	2010      	movs	r0, #16
 8007858:	f000 fe02 	bl	8008460 <malloc>
 800785c:	4602      	mov	r2, r0
 800785e:	f8cb 001c 	str.w	r0, [fp, #28]
 8007862:	b920      	cbnz	r0, 800786e <_dtoa_r+0x2e>
 8007864:	21ef      	movs	r1, #239	@ 0xef
 8007866:	4ba8      	ldr	r3, [pc, #672]	@ (8007b08 <_dtoa_r+0x2c8>)
 8007868:	48a8      	ldr	r0, [pc, #672]	@ (8007b0c <_dtoa_r+0x2cc>)
 800786a:	f001 fe2b 	bl	80094c4 <__assert_func>
 800786e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007872:	6007      	str	r7, [r0, #0]
 8007874:	60c7      	str	r7, [r0, #12]
 8007876:	f8db 301c 	ldr.w	r3, [fp, #28]
 800787a:	6819      	ldr	r1, [r3, #0]
 800787c:	b159      	cbz	r1, 8007896 <_dtoa_r+0x56>
 800787e:	685a      	ldr	r2, [r3, #4]
 8007880:	2301      	movs	r3, #1
 8007882:	4093      	lsls	r3, r2
 8007884:	604a      	str	r2, [r1, #4]
 8007886:	608b      	str	r3, [r1, #8]
 8007888:	4658      	mov	r0, fp
 800788a:	f000 fedf 	bl	800864c <_Bfree>
 800788e:	2200      	movs	r2, #0
 8007890:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	1e2b      	subs	r3, r5, #0
 8007898:	bfaf      	iteee	ge
 800789a:	2300      	movge	r3, #0
 800789c:	2201      	movlt	r2, #1
 800789e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80078a2:	9303      	strlt	r3, [sp, #12]
 80078a4:	bfa8      	it	ge
 80078a6:	6033      	strge	r3, [r6, #0]
 80078a8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80078ac:	4b98      	ldr	r3, [pc, #608]	@ (8007b10 <_dtoa_r+0x2d0>)
 80078ae:	bfb8      	it	lt
 80078b0:	6032      	strlt	r2, [r6, #0]
 80078b2:	ea33 0308 	bics.w	r3, r3, r8
 80078b6:	d112      	bne.n	80078de <_dtoa_r+0x9e>
 80078b8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80078bc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80078be:	6013      	str	r3, [r2, #0]
 80078c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80078c4:	4323      	orrs	r3, r4
 80078c6:	f000 8550 	beq.w	800836a <_dtoa_r+0xb2a>
 80078ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80078cc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007b14 <_dtoa_r+0x2d4>
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 8552 	beq.w	800837a <_dtoa_r+0xb3a>
 80078d6:	f10a 0303 	add.w	r3, sl, #3
 80078da:	f000 bd4c 	b.w	8008376 <_dtoa_r+0xb36>
 80078de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80078e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078ea:	2200      	movs	r2, #0
 80078ec:	2300      	movs	r3, #0
 80078ee:	f7f9 f873 	bl	80009d8 <__aeabi_dcmpeq>
 80078f2:	4607      	mov	r7, r0
 80078f4:	b158      	cbz	r0, 800790e <_dtoa_r+0xce>
 80078f6:	2301      	movs	r3, #1
 80078f8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80078fa:	6013      	str	r3, [r2, #0]
 80078fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80078fe:	b113      	cbz	r3, 8007906 <_dtoa_r+0xc6>
 8007900:	4b85      	ldr	r3, [pc, #532]	@ (8007b18 <_dtoa_r+0x2d8>)
 8007902:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007904:	6013      	str	r3, [r2, #0]
 8007906:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007b1c <_dtoa_r+0x2dc>
 800790a:	f000 bd36 	b.w	800837a <_dtoa_r+0xb3a>
 800790e:	ab14      	add	r3, sp, #80	@ 0x50
 8007910:	9301      	str	r3, [sp, #4]
 8007912:	ab15      	add	r3, sp, #84	@ 0x54
 8007914:	9300      	str	r3, [sp, #0]
 8007916:	4658      	mov	r0, fp
 8007918:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800791c:	f001 f97e 	bl	8008c1c <__d2b>
 8007920:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007924:	4681      	mov	r9, r0
 8007926:	2e00      	cmp	r6, #0
 8007928:	d077      	beq.n	8007a1a <_dtoa_r+0x1da>
 800792a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800792e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007930:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007938:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800793c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007940:	9712      	str	r7, [sp, #72]	@ 0x48
 8007942:	4619      	mov	r1, r3
 8007944:	2200      	movs	r2, #0
 8007946:	4b76      	ldr	r3, [pc, #472]	@ (8007b20 <_dtoa_r+0x2e0>)
 8007948:	f7f8 fc26 	bl	8000198 <__aeabi_dsub>
 800794c:	a368      	add	r3, pc, #416	@ (adr r3, 8007af0 <_dtoa_r+0x2b0>)
 800794e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007952:	f7f8 fdd9 	bl	8000508 <__aeabi_dmul>
 8007956:	a368      	add	r3, pc, #416	@ (adr r3, 8007af8 <_dtoa_r+0x2b8>)
 8007958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795c:	f7f8 fc1e 	bl	800019c <__adddf3>
 8007960:	4604      	mov	r4, r0
 8007962:	4630      	mov	r0, r6
 8007964:	460d      	mov	r5, r1
 8007966:	f7f8 fd65 	bl	8000434 <__aeabi_i2d>
 800796a:	a365      	add	r3, pc, #404	@ (adr r3, 8007b00 <_dtoa_r+0x2c0>)
 800796c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007970:	f7f8 fdca 	bl	8000508 <__aeabi_dmul>
 8007974:	4602      	mov	r2, r0
 8007976:	460b      	mov	r3, r1
 8007978:	4620      	mov	r0, r4
 800797a:	4629      	mov	r1, r5
 800797c:	f7f8 fc0e 	bl	800019c <__adddf3>
 8007980:	4604      	mov	r4, r0
 8007982:	460d      	mov	r5, r1
 8007984:	f7f9 f870 	bl	8000a68 <__aeabi_d2iz>
 8007988:	2200      	movs	r2, #0
 800798a:	4607      	mov	r7, r0
 800798c:	2300      	movs	r3, #0
 800798e:	4620      	mov	r0, r4
 8007990:	4629      	mov	r1, r5
 8007992:	f7f9 f82b 	bl	80009ec <__aeabi_dcmplt>
 8007996:	b140      	cbz	r0, 80079aa <_dtoa_r+0x16a>
 8007998:	4638      	mov	r0, r7
 800799a:	f7f8 fd4b 	bl	8000434 <__aeabi_i2d>
 800799e:	4622      	mov	r2, r4
 80079a0:	462b      	mov	r3, r5
 80079a2:	f7f9 f819 	bl	80009d8 <__aeabi_dcmpeq>
 80079a6:	b900      	cbnz	r0, 80079aa <_dtoa_r+0x16a>
 80079a8:	3f01      	subs	r7, #1
 80079aa:	2f16      	cmp	r7, #22
 80079ac:	d853      	bhi.n	8007a56 <_dtoa_r+0x216>
 80079ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079b2:	4b5c      	ldr	r3, [pc, #368]	@ (8007b24 <_dtoa_r+0x2e4>)
 80079b4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079bc:	f7f9 f816 	bl	80009ec <__aeabi_dcmplt>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	d04a      	beq.n	8007a5a <_dtoa_r+0x21a>
 80079c4:	2300      	movs	r3, #0
 80079c6:	3f01      	subs	r7, #1
 80079c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80079ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80079cc:	1b9b      	subs	r3, r3, r6
 80079ce:	1e5a      	subs	r2, r3, #1
 80079d0:	bf46      	itte	mi
 80079d2:	f1c3 0801 	rsbmi	r8, r3, #1
 80079d6:	2300      	movmi	r3, #0
 80079d8:	f04f 0800 	movpl.w	r8, #0
 80079dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80079de:	bf48      	it	mi
 80079e0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80079e2:	2f00      	cmp	r7, #0
 80079e4:	db3b      	blt.n	8007a5e <_dtoa_r+0x21e>
 80079e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e8:	970e      	str	r7, [sp, #56]	@ 0x38
 80079ea:	443b      	add	r3, r7
 80079ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ee:	2300      	movs	r3, #0
 80079f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80079f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079f4:	2b09      	cmp	r3, #9
 80079f6:	d866      	bhi.n	8007ac6 <_dtoa_r+0x286>
 80079f8:	2b05      	cmp	r3, #5
 80079fa:	bfc4      	itt	gt
 80079fc:	3b04      	subgt	r3, #4
 80079fe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007a00:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a02:	bfc8      	it	gt
 8007a04:	2400      	movgt	r4, #0
 8007a06:	f1a3 0302 	sub.w	r3, r3, #2
 8007a0a:	bfd8      	it	le
 8007a0c:	2401      	movle	r4, #1
 8007a0e:	2b03      	cmp	r3, #3
 8007a10:	d864      	bhi.n	8007adc <_dtoa_r+0x29c>
 8007a12:	e8df f003 	tbb	[pc, r3]
 8007a16:	382b      	.short	0x382b
 8007a18:	5636      	.short	0x5636
 8007a1a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007a1e:	441e      	add	r6, r3
 8007a20:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007a24:	2b20      	cmp	r3, #32
 8007a26:	bfc1      	itttt	gt
 8007a28:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007a2c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007a30:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007a34:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007a38:	bfd6      	itet	le
 8007a3a:	f1c3 0320 	rsble	r3, r3, #32
 8007a3e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007a42:	fa04 f003 	lslle.w	r0, r4, r3
 8007a46:	f7f8 fce5 	bl	8000414 <__aeabi_ui2d>
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007a50:	3e01      	subs	r6, #1
 8007a52:	9212      	str	r2, [sp, #72]	@ 0x48
 8007a54:	e775      	b.n	8007942 <_dtoa_r+0x102>
 8007a56:	2301      	movs	r3, #1
 8007a58:	e7b6      	b.n	80079c8 <_dtoa_r+0x188>
 8007a5a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007a5c:	e7b5      	b.n	80079ca <_dtoa_r+0x18a>
 8007a5e:	427b      	negs	r3, r7
 8007a60:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a62:	2300      	movs	r3, #0
 8007a64:	eba8 0807 	sub.w	r8, r8, r7
 8007a68:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a6a:	e7c2      	b.n	80079f2 <_dtoa_r+0x1b2>
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	dc35      	bgt.n	8007ae2 <_dtoa_r+0x2a2>
 8007a76:	2301      	movs	r3, #1
 8007a78:	461a      	mov	r2, r3
 8007a7a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007a7e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007a80:	e00b      	b.n	8007a9a <_dtoa_r+0x25a>
 8007a82:	2301      	movs	r3, #1
 8007a84:	e7f3      	b.n	8007a6e <_dtoa_r+0x22e>
 8007a86:	2300      	movs	r3, #0
 8007a88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a8c:	18fb      	adds	r3, r7, r3
 8007a8e:	9308      	str	r3, [sp, #32]
 8007a90:	3301      	adds	r3, #1
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	9307      	str	r3, [sp, #28]
 8007a96:	bfb8      	it	lt
 8007a98:	2301      	movlt	r3, #1
 8007a9a:	2100      	movs	r1, #0
 8007a9c:	2204      	movs	r2, #4
 8007a9e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007aa2:	f102 0514 	add.w	r5, r2, #20
 8007aa6:	429d      	cmp	r5, r3
 8007aa8:	d91f      	bls.n	8007aea <_dtoa_r+0x2aa>
 8007aaa:	6041      	str	r1, [r0, #4]
 8007aac:	4658      	mov	r0, fp
 8007aae:	f000 fd8d 	bl	80085cc <_Balloc>
 8007ab2:	4682      	mov	sl, r0
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	d139      	bne.n	8007b2c <_dtoa_r+0x2ec>
 8007ab8:	4602      	mov	r2, r0
 8007aba:	f240 11af 	movw	r1, #431	@ 0x1af
 8007abe:	4b1a      	ldr	r3, [pc, #104]	@ (8007b28 <_dtoa_r+0x2e8>)
 8007ac0:	e6d2      	b.n	8007868 <_dtoa_r+0x28>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e7e0      	b.n	8007a88 <_dtoa_r+0x248>
 8007ac6:	2401      	movs	r4, #1
 8007ac8:	2300      	movs	r3, #0
 8007aca:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007acc:	9320      	str	r3, [sp, #128]	@ 0x80
 8007ace:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007ad8:	2312      	movs	r3, #18
 8007ada:	e7d0      	b.n	8007a7e <_dtoa_r+0x23e>
 8007adc:	2301      	movs	r3, #1
 8007ade:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ae0:	e7f5      	b.n	8007ace <_dtoa_r+0x28e>
 8007ae2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ae4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007ae8:	e7d7      	b.n	8007a9a <_dtoa_r+0x25a>
 8007aea:	3101      	adds	r1, #1
 8007aec:	0052      	lsls	r2, r2, #1
 8007aee:	e7d8      	b.n	8007aa2 <_dtoa_r+0x262>
 8007af0:	636f4361 	.word	0x636f4361
 8007af4:	3fd287a7 	.word	0x3fd287a7
 8007af8:	8b60c8b3 	.word	0x8b60c8b3
 8007afc:	3fc68a28 	.word	0x3fc68a28
 8007b00:	509f79fb 	.word	0x509f79fb
 8007b04:	3fd34413 	.word	0x3fd34413
 8007b08:	0800a77d 	.word	0x0800a77d
 8007b0c:	0800a794 	.word	0x0800a794
 8007b10:	7ff00000 	.word	0x7ff00000
 8007b14:	0800a779 	.word	0x0800a779
 8007b18:	0800a74d 	.word	0x0800a74d
 8007b1c:	0800a74c 	.word	0x0800a74c
 8007b20:	3ff80000 	.word	0x3ff80000
 8007b24:	0800a890 	.word	0x0800a890
 8007b28:	0800a7ec 	.word	0x0800a7ec
 8007b2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007b30:	6018      	str	r0, [r3, #0]
 8007b32:	9b07      	ldr	r3, [sp, #28]
 8007b34:	2b0e      	cmp	r3, #14
 8007b36:	f200 80a4 	bhi.w	8007c82 <_dtoa_r+0x442>
 8007b3a:	2c00      	cmp	r4, #0
 8007b3c:	f000 80a1 	beq.w	8007c82 <_dtoa_r+0x442>
 8007b40:	2f00      	cmp	r7, #0
 8007b42:	dd33      	ble.n	8007bac <_dtoa_r+0x36c>
 8007b44:	4b86      	ldr	r3, [pc, #536]	@ (8007d60 <_dtoa_r+0x520>)
 8007b46:	f007 020f 	and.w	r2, r7, #15
 8007b4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b4e:	05f8      	lsls	r0, r7, #23
 8007b50:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b54:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007b5c:	d516      	bpl.n	8007b8c <_dtoa_r+0x34c>
 8007b5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b62:	4b80      	ldr	r3, [pc, #512]	@ (8007d64 <_dtoa_r+0x524>)
 8007b64:	2603      	movs	r6, #3
 8007b66:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b6a:	f7f8 fdf7 	bl	800075c <__aeabi_ddiv>
 8007b6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b72:	f004 040f 	and.w	r4, r4, #15
 8007b76:	4d7b      	ldr	r5, [pc, #492]	@ (8007d64 <_dtoa_r+0x524>)
 8007b78:	b954      	cbnz	r4, 8007b90 <_dtoa_r+0x350>
 8007b7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b82:	f7f8 fdeb 	bl	800075c <__aeabi_ddiv>
 8007b86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b8a:	e028      	b.n	8007bde <_dtoa_r+0x39e>
 8007b8c:	2602      	movs	r6, #2
 8007b8e:	e7f2      	b.n	8007b76 <_dtoa_r+0x336>
 8007b90:	07e1      	lsls	r1, r4, #31
 8007b92:	d508      	bpl.n	8007ba6 <_dtoa_r+0x366>
 8007b94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b9c:	f7f8 fcb4 	bl	8000508 <__aeabi_dmul>
 8007ba0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ba4:	3601      	adds	r6, #1
 8007ba6:	1064      	asrs	r4, r4, #1
 8007ba8:	3508      	adds	r5, #8
 8007baa:	e7e5      	b.n	8007b78 <_dtoa_r+0x338>
 8007bac:	f000 80d2 	beq.w	8007d54 <_dtoa_r+0x514>
 8007bb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bb4:	427c      	negs	r4, r7
 8007bb6:	4b6a      	ldr	r3, [pc, #424]	@ (8007d60 <_dtoa_r+0x520>)
 8007bb8:	f004 020f 	and.w	r2, r4, #15
 8007bbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc4:	f7f8 fca0 	bl	8000508 <__aeabi_dmul>
 8007bc8:	2602      	movs	r6, #2
 8007bca:	2300      	movs	r3, #0
 8007bcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bd0:	4d64      	ldr	r5, [pc, #400]	@ (8007d64 <_dtoa_r+0x524>)
 8007bd2:	1124      	asrs	r4, r4, #4
 8007bd4:	2c00      	cmp	r4, #0
 8007bd6:	f040 80b2 	bne.w	8007d3e <_dtoa_r+0x4fe>
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1d3      	bne.n	8007b86 <_dtoa_r+0x346>
 8007bde:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007be2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 80b7 	beq.w	8007d58 <_dtoa_r+0x518>
 8007bea:	2200      	movs	r2, #0
 8007bec:	4620      	mov	r0, r4
 8007bee:	4629      	mov	r1, r5
 8007bf0:	4b5d      	ldr	r3, [pc, #372]	@ (8007d68 <_dtoa_r+0x528>)
 8007bf2:	f7f8 fefb 	bl	80009ec <__aeabi_dcmplt>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	f000 80ae 	beq.w	8007d58 <_dtoa_r+0x518>
 8007bfc:	9b07      	ldr	r3, [sp, #28]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f000 80aa 	beq.w	8007d58 <_dtoa_r+0x518>
 8007c04:	9b08      	ldr	r3, [sp, #32]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	dd37      	ble.n	8007c7a <_dtoa_r+0x43a>
 8007c0a:	1e7b      	subs	r3, r7, #1
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	9304      	str	r3, [sp, #16]
 8007c10:	2200      	movs	r2, #0
 8007c12:	4629      	mov	r1, r5
 8007c14:	4b55      	ldr	r3, [pc, #340]	@ (8007d6c <_dtoa_r+0x52c>)
 8007c16:	f7f8 fc77 	bl	8000508 <__aeabi_dmul>
 8007c1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c1e:	9c08      	ldr	r4, [sp, #32]
 8007c20:	3601      	adds	r6, #1
 8007c22:	4630      	mov	r0, r6
 8007c24:	f7f8 fc06 	bl	8000434 <__aeabi_i2d>
 8007c28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c2c:	f7f8 fc6c 	bl	8000508 <__aeabi_dmul>
 8007c30:	2200      	movs	r2, #0
 8007c32:	4b4f      	ldr	r3, [pc, #316]	@ (8007d70 <_dtoa_r+0x530>)
 8007c34:	f7f8 fab2 	bl	800019c <__adddf3>
 8007c38:	4605      	mov	r5, r0
 8007c3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007c3e:	2c00      	cmp	r4, #0
 8007c40:	f040 809a 	bne.w	8007d78 <_dtoa_r+0x538>
 8007c44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	4b4a      	ldr	r3, [pc, #296]	@ (8007d74 <_dtoa_r+0x534>)
 8007c4c:	f7f8 faa4 	bl	8000198 <__aeabi_dsub>
 8007c50:	4602      	mov	r2, r0
 8007c52:	460b      	mov	r3, r1
 8007c54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c58:	462a      	mov	r2, r5
 8007c5a:	4633      	mov	r3, r6
 8007c5c:	f7f8 fee4 	bl	8000a28 <__aeabi_dcmpgt>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	f040 828e 	bne.w	8008182 <_dtoa_r+0x942>
 8007c66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c6a:	462a      	mov	r2, r5
 8007c6c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007c70:	f7f8 febc 	bl	80009ec <__aeabi_dcmplt>
 8007c74:	2800      	cmp	r0, #0
 8007c76:	f040 8127 	bne.w	8007ec8 <_dtoa_r+0x688>
 8007c7a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007c7e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007c82:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f2c0 8163 	blt.w	8007f50 <_dtoa_r+0x710>
 8007c8a:	2f0e      	cmp	r7, #14
 8007c8c:	f300 8160 	bgt.w	8007f50 <_dtoa_r+0x710>
 8007c90:	4b33      	ldr	r3, [pc, #204]	@ (8007d60 <_dtoa_r+0x520>)
 8007c92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007c9a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007c9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	da03      	bge.n	8007cac <_dtoa_r+0x46c>
 8007ca4:	9b07      	ldr	r3, [sp, #28]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f340 8100 	ble.w	8007eac <_dtoa_r+0x66c>
 8007cac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007cb0:	4656      	mov	r6, sl
 8007cb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	4629      	mov	r1, r5
 8007cba:	f7f8 fd4f 	bl	800075c <__aeabi_ddiv>
 8007cbe:	f7f8 fed3 	bl	8000a68 <__aeabi_d2iz>
 8007cc2:	4680      	mov	r8, r0
 8007cc4:	f7f8 fbb6 	bl	8000434 <__aeabi_i2d>
 8007cc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ccc:	f7f8 fc1c 	bl	8000508 <__aeabi_dmul>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	4629      	mov	r1, r5
 8007cd8:	f7f8 fa5e 	bl	8000198 <__aeabi_dsub>
 8007cdc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007ce0:	9d07      	ldr	r5, [sp, #28]
 8007ce2:	f806 4b01 	strb.w	r4, [r6], #1
 8007ce6:	eba6 040a 	sub.w	r4, r6, sl
 8007cea:	42a5      	cmp	r5, r4
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	f040 8116 	bne.w	8007f20 <_dtoa_r+0x6e0>
 8007cf4:	f7f8 fa52 	bl	800019c <__adddf3>
 8007cf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	460d      	mov	r5, r1
 8007d00:	f7f8 fe92 	bl	8000a28 <__aeabi_dcmpgt>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	f040 80f8 	bne.w	8007efa <_dtoa_r+0x6ba>
 8007d0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d0e:	4620      	mov	r0, r4
 8007d10:	4629      	mov	r1, r5
 8007d12:	f7f8 fe61 	bl	80009d8 <__aeabi_dcmpeq>
 8007d16:	b118      	cbz	r0, 8007d20 <_dtoa_r+0x4e0>
 8007d18:	f018 0f01 	tst.w	r8, #1
 8007d1c:	f040 80ed 	bne.w	8007efa <_dtoa_r+0x6ba>
 8007d20:	4649      	mov	r1, r9
 8007d22:	4658      	mov	r0, fp
 8007d24:	f000 fc92 	bl	800864c <_Bfree>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	7033      	strb	r3, [r6, #0]
 8007d2c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007d2e:	3701      	adds	r7, #1
 8007d30:	601f      	str	r7, [r3, #0]
 8007d32:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f000 8320 	beq.w	800837a <_dtoa_r+0xb3a>
 8007d3a:	601e      	str	r6, [r3, #0]
 8007d3c:	e31d      	b.n	800837a <_dtoa_r+0xb3a>
 8007d3e:	07e2      	lsls	r2, r4, #31
 8007d40:	d505      	bpl.n	8007d4e <_dtoa_r+0x50e>
 8007d42:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d46:	f7f8 fbdf 	bl	8000508 <__aeabi_dmul>
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	3601      	adds	r6, #1
 8007d4e:	1064      	asrs	r4, r4, #1
 8007d50:	3508      	adds	r5, #8
 8007d52:	e73f      	b.n	8007bd4 <_dtoa_r+0x394>
 8007d54:	2602      	movs	r6, #2
 8007d56:	e742      	b.n	8007bde <_dtoa_r+0x39e>
 8007d58:	9c07      	ldr	r4, [sp, #28]
 8007d5a:	9704      	str	r7, [sp, #16]
 8007d5c:	e761      	b.n	8007c22 <_dtoa_r+0x3e2>
 8007d5e:	bf00      	nop
 8007d60:	0800a890 	.word	0x0800a890
 8007d64:	0800a868 	.word	0x0800a868
 8007d68:	3ff00000 	.word	0x3ff00000
 8007d6c:	40240000 	.word	0x40240000
 8007d70:	401c0000 	.word	0x401c0000
 8007d74:	40140000 	.word	0x40140000
 8007d78:	4b70      	ldr	r3, [pc, #448]	@ (8007f3c <_dtoa_r+0x6fc>)
 8007d7a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d84:	4454      	add	r4, sl
 8007d86:	2900      	cmp	r1, #0
 8007d88:	d045      	beq.n	8007e16 <_dtoa_r+0x5d6>
 8007d8a:	2000      	movs	r0, #0
 8007d8c:	496c      	ldr	r1, [pc, #432]	@ (8007f40 <_dtoa_r+0x700>)
 8007d8e:	f7f8 fce5 	bl	800075c <__aeabi_ddiv>
 8007d92:	4633      	mov	r3, r6
 8007d94:	462a      	mov	r2, r5
 8007d96:	f7f8 f9ff 	bl	8000198 <__aeabi_dsub>
 8007d9a:	4656      	mov	r6, sl
 8007d9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007da0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007da4:	f7f8 fe60 	bl	8000a68 <__aeabi_d2iz>
 8007da8:	4605      	mov	r5, r0
 8007daa:	f7f8 fb43 	bl	8000434 <__aeabi_i2d>
 8007dae:	4602      	mov	r2, r0
 8007db0:	460b      	mov	r3, r1
 8007db2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007db6:	f7f8 f9ef 	bl	8000198 <__aeabi_dsub>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	460b      	mov	r3, r1
 8007dbe:	3530      	adds	r5, #48	@ 0x30
 8007dc0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007dc4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007dc8:	f806 5b01 	strb.w	r5, [r6], #1
 8007dcc:	f7f8 fe0e 	bl	80009ec <__aeabi_dcmplt>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d163      	bne.n	8007e9c <_dtoa_r+0x65c>
 8007dd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dd8:	2000      	movs	r0, #0
 8007dda:	495a      	ldr	r1, [pc, #360]	@ (8007f44 <_dtoa_r+0x704>)
 8007ddc:	f7f8 f9dc 	bl	8000198 <__aeabi_dsub>
 8007de0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007de4:	f7f8 fe02 	bl	80009ec <__aeabi_dcmplt>
 8007de8:	2800      	cmp	r0, #0
 8007dea:	f040 8087 	bne.w	8007efc <_dtoa_r+0x6bc>
 8007dee:	42a6      	cmp	r6, r4
 8007df0:	f43f af43 	beq.w	8007c7a <_dtoa_r+0x43a>
 8007df4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007df8:	2200      	movs	r2, #0
 8007dfa:	4b53      	ldr	r3, [pc, #332]	@ (8007f48 <_dtoa_r+0x708>)
 8007dfc:	f7f8 fb84 	bl	8000508 <__aeabi_dmul>
 8007e00:	2200      	movs	r2, #0
 8007e02:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e0a:	4b4f      	ldr	r3, [pc, #316]	@ (8007f48 <_dtoa_r+0x708>)
 8007e0c:	f7f8 fb7c 	bl	8000508 <__aeabi_dmul>
 8007e10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e14:	e7c4      	b.n	8007da0 <_dtoa_r+0x560>
 8007e16:	4631      	mov	r1, r6
 8007e18:	4628      	mov	r0, r5
 8007e1a:	f7f8 fb75 	bl	8000508 <__aeabi_dmul>
 8007e1e:	4656      	mov	r6, sl
 8007e20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e24:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e2a:	f7f8 fe1d 	bl	8000a68 <__aeabi_d2iz>
 8007e2e:	4605      	mov	r5, r0
 8007e30:	f7f8 fb00 	bl	8000434 <__aeabi_i2d>
 8007e34:	4602      	mov	r2, r0
 8007e36:	460b      	mov	r3, r1
 8007e38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e3c:	f7f8 f9ac 	bl	8000198 <__aeabi_dsub>
 8007e40:	4602      	mov	r2, r0
 8007e42:	460b      	mov	r3, r1
 8007e44:	3530      	adds	r5, #48	@ 0x30
 8007e46:	f806 5b01 	strb.w	r5, [r6], #1
 8007e4a:	42a6      	cmp	r6, r4
 8007e4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e50:	f04f 0200 	mov.w	r2, #0
 8007e54:	d124      	bne.n	8007ea0 <_dtoa_r+0x660>
 8007e56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007e5a:	4b39      	ldr	r3, [pc, #228]	@ (8007f40 <_dtoa_r+0x700>)
 8007e5c:	f7f8 f99e 	bl	800019c <__adddf3>
 8007e60:	4602      	mov	r2, r0
 8007e62:	460b      	mov	r3, r1
 8007e64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e68:	f7f8 fdde 	bl	8000a28 <__aeabi_dcmpgt>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	d145      	bne.n	8007efc <_dtoa_r+0x6bc>
 8007e70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e74:	2000      	movs	r0, #0
 8007e76:	4932      	ldr	r1, [pc, #200]	@ (8007f40 <_dtoa_r+0x700>)
 8007e78:	f7f8 f98e 	bl	8000198 <__aeabi_dsub>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	460b      	mov	r3, r1
 8007e80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e84:	f7f8 fdb2 	bl	80009ec <__aeabi_dcmplt>
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	f43f aef6 	beq.w	8007c7a <_dtoa_r+0x43a>
 8007e8e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007e90:	1e73      	subs	r3, r6, #1
 8007e92:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e94:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e98:	2b30      	cmp	r3, #48	@ 0x30
 8007e9a:	d0f8      	beq.n	8007e8e <_dtoa_r+0x64e>
 8007e9c:	9f04      	ldr	r7, [sp, #16]
 8007e9e:	e73f      	b.n	8007d20 <_dtoa_r+0x4e0>
 8007ea0:	4b29      	ldr	r3, [pc, #164]	@ (8007f48 <_dtoa_r+0x708>)
 8007ea2:	f7f8 fb31 	bl	8000508 <__aeabi_dmul>
 8007ea6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eaa:	e7bc      	b.n	8007e26 <_dtoa_r+0x5e6>
 8007eac:	d10c      	bne.n	8007ec8 <_dtoa_r+0x688>
 8007eae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	4b25      	ldr	r3, [pc, #148]	@ (8007f4c <_dtoa_r+0x70c>)
 8007eb6:	f7f8 fb27 	bl	8000508 <__aeabi_dmul>
 8007eba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ebe:	f7f8 fda9 	bl	8000a14 <__aeabi_dcmpge>
 8007ec2:	2800      	cmp	r0, #0
 8007ec4:	f000 815b 	beq.w	800817e <_dtoa_r+0x93e>
 8007ec8:	2400      	movs	r4, #0
 8007eca:	4625      	mov	r5, r4
 8007ecc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ece:	4656      	mov	r6, sl
 8007ed0:	43db      	mvns	r3, r3
 8007ed2:	9304      	str	r3, [sp, #16]
 8007ed4:	2700      	movs	r7, #0
 8007ed6:	4621      	mov	r1, r4
 8007ed8:	4658      	mov	r0, fp
 8007eda:	f000 fbb7 	bl	800864c <_Bfree>
 8007ede:	2d00      	cmp	r5, #0
 8007ee0:	d0dc      	beq.n	8007e9c <_dtoa_r+0x65c>
 8007ee2:	b12f      	cbz	r7, 8007ef0 <_dtoa_r+0x6b0>
 8007ee4:	42af      	cmp	r7, r5
 8007ee6:	d003      	beq.n	8007ef0 <_dtoa_r+0x6b0>
 8007ee8:	4639      	mov	r1, r7
 8007eea:	4658      	mov	r0, fp
 8007eec:	f000 fbae 	bl	800864c <_Bfree>
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	4658      	mov	r0, fp
 8007ef4:	f000 fbaa 	bl	800864c <_Bfree>
 8007ef8:	e7d0      	b.n	8007e9c <_dtoa_r+0x65c>
 8007efa:	9704      	str	r7, [sp, #16]
 8007efc:	4633      	mov	r3, r6
 8007efe:	461e      	mov	r6, r3
 8007f00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f04:	2a39      	cmp	r2, #57	@ 0x39
 8007f06:	d107      	bne.n	8007f18 <_dtoa_r+0x6d8>
 8007f08:	459a      	cmp	sl, r3
 8007f0a:	d1f8      	bne.n	8007efe <_dtoa_r+0x6be>
 8007f0c:	9a04      	ldr	r2, [sp, #16]
 8007f0e:	3201      	adds	r2, #1
 8007f10:	9204      	str	r2, [sp, #16]
 8007f12:	2230      	movs	r2, #48	@ 0x30
 8007f14:	f88a 2000 	strb.w	r2, [sl]
 8007f18:	781a      	ldrb	r2, [r3, #0]
 8007f1a:	3201      	adds	r2, #1
 8007f1c:	701a      	strb	r2, [r3, #0]
 8007f1e:	e7bd      	b.n	8007e9c <_dtoa_r+0x65c>
 8007f20:	2200      	movs	r2, #0
 8007f22:	4b09      	ldr	r3, [pc, #36]	@ (8007f48 <_dtoa_r+0x708>)
 8007f24:	f7f8 faf0 	bl	8000508 <__aeabi_dmul>
 8007f28:	2200      	movs	r2, #0
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	460d      	mov	r5, r1
 8007f30:	f7f8 fd52 	bl	80009d8 <__aeabi_dcmpeq>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	f43f aebc 	beq.w	8007cb2 <_dtoa_r+0x472>
 8007f3a:	e6f1      	b.n	8007d20 <_dtoa_r+0x4e0>
 8007f3c:	0800a890 	.word	0x0800a890
 8007f40:	3fe00000 	.word	0x3fe00000
 8007f44:	3ff00000 	.word	0x3ff00000
 8007f48:	40240000 	.word	0x40240000
 8007f4c:	40140000 	.word	0x40140000
 8007f50:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007f52:	2a00      	cmp	r2, #0
 8007f54:	f000 80db 	beq.w	800810e <_dtoa_r+0x8ce>
 8007f58:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f5a:	2a01      	cmp	r2, #1
 8007f5c:	f300 80bf 	bgt.w	80080de <_dtoa_r+0x89e>
 8007f60:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f62:	2a00      	cmp	r2, #0
 8007f64:	f000 80b7 	beq.w	80080d6 <_dtoa_r+0x896>
 8007f68:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007f6c:	4646      	mov	r6, r8
 8007f6e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007f70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f72:	2101      	movs	r1, #1
 8007f74:	441a      	add	r2, r3
 8007f76:	4658      	mov	r0, fp
 8007f78:	4498      	add	r8, r3
 8007f7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f7c:	f000 fc1a 	bl	80087b4 <__i2b>
 8007f80:	4605      	mov	r5, r0
 8007f82:	b15e      	cbz	r6, 8007f9c <_dtoa_r+0x75c>
 8007f84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	dd08      	ble.n	8007f9c <_dtoa_r+0x75c>
 8007f8a:	42b3      	cmp	r3, r6
 8007f8c:	bfa8      	it	ge
 8007f8e:	4633      	movge	r3, r6
 8007f90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f92:	eba8 0803 	sub.w	r8, r8, r3
 8007f96:	1af6      	subs	r6, r6, r3
 8007f98:	1ad3      	subs	r3, r2, r3
 8007f9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f9e:	b1f3      	cbz	r3, 8007fde <_dtoa_r+0x79e>
 8007fa0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 80b7 	beq.w	8008116 <_dtoa_r+0x8d6>
 8007fa8:	b18c      	cbz	r4, 8007fce <_dtoa_r+0x78e>
 8007faa:	4629      	mov	r1, r5
 8007fac:	4622      	mov	r2, r4
 8007fae:	4658      	mov	r0, fp
 8007fb0:	f000 fcbe 	bl	8008930 <__pow5mult>
 8007fb4:	464a      	mov	r2, r9
 8007fb6:	4601      	mov	r1, r0
 8007fb8:	4605      	mov	r5, r0
 8007fba:	4658      	mov	r0, fp
 8007fbc:	f000 fc10 	bl	80087e0 <__multiply>
 8007fc0:	4649      	mov	r1, r9
 8007fc2:	9004      	str	r0, [sp, #16]
 8007fc4:	4658      	mov	r0, fp
 8007fc6:	f000 fb41 	bl	800864c <_Bfree>
 8007fca:	9b04      	ldr	r3, [sp, #16]
 8007fcc:	4699      	mov	r9, r3
 8007fce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fd0:	1b1a      	subs	r2, r3, r4
 8007fd2:	d004      	beq.n	8007fde <_dtoa_r+0x79e>
 8007fd4:	4649      	mov	r1, r9
 8007fd6:	4658      	mov	r0, fp
 8007fd8:	f000 fcaa 	bl	8008930 <__pow5mult>
 8007fdc:	4681      	mov	r9, r0
 8007fde:	2101      	movs	r1, #1
 8007fe0:	4658      	mov	r0, fp
 8007fe2:	f000 fbe7 	bl	80087b4 <__i2b>
 8007fe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fe8:	4604      	mov	r4, r0
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	f000 81c9 	beq.w	8008382 <_dtoa_r+0xb42>
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	4658      	mov	r0, fp
 8007ff6:	f000 fc9b 	bl	8008930 <__pow5mult>
 8007ffa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	f300 808f 	bgt.w	8008122 <_dtoa_r+0x8e2>
 8008004:	9b02      	ldr	r3, [sp, #8]
 8008006:	2b00      	cmp	r3, #0
 8008008:	f040 8087 	bne.w	800811a <_dtoa_r+0x8da>
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008012:	2b00      	cmp	r3, #0
 8008014:	f040 8083 	bne.w	800811e <_dtoa_r+0x8de>
 8008018:	9b03      	ldr	r3, [sp, #12]
 800801a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800801e:	0d1b      	lsrs	r3, r3, #20
 8008020:	051b      	lsls	r3, r3, #20
 8008022:	b12b      	cbz	r3, 8008030 <_dtoa_r+0x7f0>
 8008024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008026:	f108 0801 	add.w	r8, r8, #1
 800802a:	3301      	adds	r3, #1
 800802c:	9309      	str	r3, [sp, #36]	@ 0x24
 800802e:	2301      	movs	r3, #1
 8008030:	930a      	str	r3, [sp, #40]	@ 0x28
 8008032:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008034:	2b00      	cmp	r3, #0
 8008036:	f000 81aa 	beq.w	800838e <_dtoa_r+0xb4e>
 800803a:	6923      	ldr	r3, [r4, #16]
 800803c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008040:	6918      	ldr	r0, [r3, #16]
 8008042:	f000 fb6b 	bl	800871c <__hi0bits>
 8008046:	f1c0 0020 	rsb	r0, r0, #32
 800804a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800804c:	4418      	add	r0, r3
 800804e:	f010 001f 	ands.w	r0, r0, #31
 8008052:	d071      	beq.n	8008138 <_dtoa_r+0x8f8>
 8008054:	f1c0 0320 	rsb	r3, r0, #32
 8008058:	2b04      	cmp	r3, #4
 800805a:	dd65      	ble.n	8008128 <_dtoa_r+0x8e8>
 800805c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800805e:	f1c0 001c 	rsb	r0, r0, #28
 8008062:	4403      	add	r3, r0
 8008064:	4480      	add	r8, r0
 8008066:	4406      	add	r6, r0
 8008068:	9309      	str	r3, [sp, #36]	@ 0x24
 800806a:	f1b8 0f00 	cmp.w	r8, #0
 800806e:	dd05      	ble.n	800807c <_dtoa_r+0x83c>
 8008070:	4649      	mov	r1, r9
 8008072:	4642      	mov	r2, r8
 8008074:	4658      	mov	r0, fp
 8008076:	f000 fcb5 	bl	80089e4 <__lshift>
 800807a:	4681      	mov	r9, r0
 800807c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800807e:	2b00      	cmp	r3, #0
 8008080:	dd05      	ble.n	800808e <_dtoa_r+0x84e>
 8008082:	4621      	mov	r1, r4
 8008084:	461a      	mov	r2, r3
 8008086:	4658      	mov	r0, fp
 8008088:	f000 fcac 	bl	80089e4 <__lshift>
 800808c:	4604      	mov	r4, r0
 800808e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008090:	2b00      	cmp	r3, #0
 8008092:	d053      	beq.n	800813c <_dtoa_r+0x8fc>
 8008094:	4621      	mov	r1, r4
 8008096:	4648      	mov	r0, r9
 8008098:	f000 fd10 	bl	8008abc <__mcmp>
 800809c:	2800      	cmp	r0, #0
 800809e:	da4d      	bge.n	800813c <_dtoa_r+0x8fc>
 80080a0:	1e7b      	subs	r3, r7, #1
 80080a2:	4649      	mov	r1, r9
 80080a4:	9304      	str	r3, [sp, #16]
 80080a6:	220a      	movs	r2, #10
 80080a8:	2300      	movs	r3, #0
 80080aa:	4658      	mov	r0, fp
 80080ac:	f000 faf0 	bl	8008690 <__multadd>
 80080b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080b2:	4681      	mov	r9, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	f000 816c 	beq.w	8008392 <_dtoa_r+0xb52>
 80080ba:	2300      	movs	r3, #0
 80080bc:	4629      	mov	r1, r5
 80080be:	220a      	movs	r2, #10
 80080c0:	4658      	mov	r0, fp
 80080c2:	f000 fae5 	bl	8008690 <__multadd>
 80080c6:	9b08      	ldr	r3, [sp, #32]
 80080c8:	4605      	mov	r5, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	dc61      	bgt.n	8008192 <_dtoa_r+0x952>
 80080ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080d0:	2b02      	cmp	r3, #2
 80080d2:	dc3b      	bgt.n	800814c <_dtoa_r+0x90c>
 80080d4:	e05d      	b.n	8008192 <_dtoa_r+0x952>
 80080d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80080d8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80080dc:	e746      	b.n	8007f6c <_dtoa_r+0x72c>
 80080de:	9b07      	ldr	r3, [sp, #28]
 80080e0:	1e5c      	subs	r4, r3, #1
 80080e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080e4:	42a3      	cmp	r3, r4
 80080e6:	bfbf      	itttt	lt
 80080e8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80080ea:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80080ec:	1ae3      	sublt	r3, r4, r3
 80080ee:	18d2      	addlt	r2, r2, r3
 80080f0:	bfa8      	it	ge
 80080f2:	1b1c      	subge	r4, r3, r4
 80080f4:	9b07      	ldr	r3, [sp, #28]
 80080f6:	bfbe      	ittt	lt
 80080f8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80080fa:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80080fc:	2400      	movlt	r4, #0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	bfb5      	itete	lt
 8008102:	eba8 0603 	sublt.w	r6, r8, r3
 8008106:	4646      	movge	r6, r8
 8008108:	2300      	movlt	r3, #0
 800810a:	9b07      	ldrge	r3, [sp, #28]
 800810c:	e730      	b.n	8007f70 <_dtoa_r+0x730>
 800810e:	4646      	mov	r6, r8
 8008110:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008112:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008114:	e735      	b.n	8007f82 <_dtoa_r+0x742>
 8008116:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008118:	e75c      	b.n	8007fd4 <_dtoa_r+0x794>
 800811a:	2300      	movs	r3, #0
 800811c:	e788      	b.n	8008030 <_dtoa_r+0x7f0>
 800811e:	9b02      	ldr	r3, [sp, #8]
 8008120:	e786      	b.n	8008030 <_dtoa_r+0x7f0>
 8008122:	2300      	movs	r3, #0
 8008124:	930a      	str	r3, [sp, #40]	@ 0x28
 8008126:	e788      	b.n	800803a <_dtoa_r+0x7fa>
 8008128:	d09f      	beq.n	800806a <_dtoa_r+0x82a>
 800812a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800812c:	331c      	adds	r3, #28
 800812e:	441a      	add	r2, r3
 8008130:	4498      	add	r8, r3
 8008132:	441e      	add	r6, r3
 8008134:	9209      	str	r2, [sp, #36]	@ 0x24
 8008136:	e798      	b.n	800806a <_dtoa_r+0x82a>
 8008138:	4603      	mov	r3, r0
 800813a:	e7f6      	b.n	800812a <_dtoa_r+0x8ea>
 800813c:	9b07      	ldr	r3, [sp, #28]
 800813e:	9704      	str	r7, [sp, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	dc20      	bgt.n	8008186 <_dtoa_r+0x946>
 8008144:	9308      	str	r3, [sp, #32]
 8008146:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008148:	2b02      	cmp	r3, #2
 800814a:	dd1e      	ble.n	800818a <_dtoa_r+0x94a>
 800814c:	9b08      	ldr	r3, [sp, #32]
 800814e:	2b00      	cmp	r3, #0
 8008150:	f47f aebc 	bne.w	8007ecc <_dtoa_r+0x68c>
 8008154:	4621      	mov	r1, r4
 8008156:	2205      	movs	r2, #5
 8008158:	4658      	mov	r0, fp
 800815a:	f000 fa99 	bl	8008690 <__multadd>
 800815e:	4601      	mov	r1, r0
 8008160:	4604      	mov	r4, r0
 8008162:	4648      	mov	r0, r9
 8008164:	f000 fcaa 	bl	8008abc <__mcmp>
 8008168:	2800      	cmp	r0, #0
 800816a:	f77f aeaf 	ble.w	8007ecc <_dtoa_r+0x68c>
 800816e:	2331      	movs	r3, #49	@ 0x31
 8008170:	4656      	mov	r6, sl
 8008172:	f806 3b01 	strb.w	r3, [r6], #1
 8008176:	9b04      	ldr	r3, [sp, #16]
 8008178:	3301      	adds	r3, #1
 800817a:	9304      	str	r3, [sp, #16]
 800817c:	e6aa      	b.n	8007ed4 <_dtoa_r+0x694>
 800817e:	9c07      	ldr	r4, [sp, #28]
 8008180:	9704      	str	r7, [sp, #16]
 8008182:	4625      	mov	r5, r4
 8008184:	e7f3      	b.n	800816e <_dtoa_r+0x92e>
 8008186:	9b07      	ldr	r3, [sp, #28]
 8008188:	9308      	str	r3, [sp, #32]
 800818a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 8104 	beq.w	800839a <_dtoa_r+0xb5a>
 8008192:	2e00      	cmp	r6, #0
 8008194:	dd05      	ble.n	80081a2 <_dtoa_r+0x962>
 8008196:	4629      	mov	r1, r5
 8008198:	4632      	mov	r2, r6
 800819a:	4658      	mov	r0, fp
 800819c:	f000 fc22 	bl	80089e4 <__lshift>
 80081a0:	4605      	mov	r5, r0
 80081a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d05a      	beq.n	800825e <_dtoa_r+0xa1e>
 80081a8:	4658      	mov	r0, fp
 80081aa:	6869      	ldr	r1, [r5, #4]
 80081ac:	f000 fa0e 	bl	80085cc <_Balloc>
 80081b0:	4606      	mov	r6, r0
 80081b2:	b928      	cbnz	r0, 80081c0 <_dtoa_r+0x980>
 80081b4:	4602      	mov	r2, r0
 80081b6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80081ba:	4b83      	ldr	r3, [pc, #524]	@ (80083c8 <_dtoa_r+0xb88>)
 80081bc:	f7ff bb54 	b.w	8007868 <_dtoa_r+0x28>
 80081c0:	692a      	ldr	r2, [r5, #16]
 80081c2:	f105 010c 	add.w	r1, r5, #12
 80081c6:	3202      	adds	r2, #2
 80081c8:	0092      	lsls	r2, r2, #2
 80081ca:	300c      	adds	r0, #12
 80081cc:	f001 f96c 	bl	80094a8 <memcpy>
 80081d0:	2201      	movs	r2, #1
 80081d2:	4631      	mov	r1, r6
 80081d4:	4658      	mov	r0, fp
 80081d6:	f000 fc05 	bl	80089e4 <__lshift>
 80081da:	462f      	mov	r7, r5
 80081dc:	4605      	mov	r5, r0
 80081de:	f10a 0301 	add.w	r3, sl, #1
 80081e2:	9307      	str	r3, [sp, #28]
 80081e4:	9b08      	ldr	r3, [sp, #32]
 80081e6:	4453      	add	r3, sl
 80081e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081ea:	9b02      	ldr	r3, [sp, #8]
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80081f2:	9b07      	ldr	r3, [sp, #28]
 80081f4:	4621      	mov	r1, r4
 80081f6:	3b01      	subs	r3, #1
 80081f8:	4648      	mov	r0, r9
 80081fa:	9302      	str	r3, [sp, #8]
 80081fc:	f7ff fa95 	bl	800772a <quorem>
 8008200:	4639      	mov	r1, r7
 8008202:	9008      	str	r0, [sp, #32]
 8008204:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008208:	4648      	mov	r0, r9
 800820a:	f000 fc57 	bl	8008abc <__mcmp>
 800820e:	462a      	mov	r2, r5
 8008210:	9009      	str	r0, [sp, #36]	@ 0x24
 8008212:	4621      	mov	r1, r4
 8008214:	4658      	mov	r0, fp
 8008216:	f000 fc6d 	bl	8008af4 <__mdiff>
 800821a:	68c2      	ldr	r2, [r0, #12]
 800821c:	4606      	mov	r6, r0
 800821e:	bb02      	cbnz	r2, 8008262 <_dtoa_r+0xa22>
 8008220:	4601      	mov	r1, r0
 8008222:	4648      	mov	r0, r9
 8008224:	f000 fc4a 	bl	8008abc <__mcmp>
 8008228:	4602      	mov	r2, r0
 800822a:	4631      	mov	r1, r6
 800822c:	4658      	mov	r0, fp
 800822e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008230:	f000 fa0c 	bl	800864c <_Bfree>
 8008234:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008236:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008238:	9e07      	ldr	r6, [sp, #28]
 800823a:	ea43 0102 	orr.w	r1, r3, r2
 800823e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008240:	4319      	orrs	r1, r3
 8008242:	d110      	bne.n	8008266 <_dtoa_r+0xa26>
 8008244:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008248:	d029      	beq.n	800829e <_dtoa_r+0xa5e>
 800824a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800824c:	2b00      	cmp	r3, #0
 800824e:	dd02      	ble.n	8008256 <_dtoa_r+0xa16>
 8008250:	9b08      	ldr	r3, [sp, #32]
 8008252:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008256:	9b02      	ldr	r3, [sp, #8]
 8008258:	f883 8000 	strb.w	r8, [r3]
 800825c:	e63b      	b.n	8007ed6 <_dtoa_r+0x696>
 800825e:	4628      	mov	r0, r5
 8008260:	e7bb      	b.n	80081da <_dtoa_r+0x99a>
 8008262:	2201      	movs	r2, #1
 8008264:	e7e1      	b.n	800822a <_dtoa_r+0x9ea>
 8008266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008268:	2b00      	cmp	r3, #0
 800826a:	db04      	blt.n	8008276 <_dtoa_r+0xa36>
 800826c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800826e:	430b      	orrs	r3, r1
 8008270:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008272:	430b      	orrs	r3, r1
 8008274:	d120      	bne.n	80082b8 <_dtoa_r+0xa78>
 8008276:	2a00      	cmp	r2, #0
 8008278:	dded      	ble.n	8008256 <_dtoa_r+0xa16>
 800827a:	4649      	mov	r1, r9
 800827c:	2201      	movs	r2, #1
 800827e:	4658      	mov	r0, fp
 8008280:	f000 fbb0 	bl	80089e4 <__lshift>
 8008284:	4621      	mov	r1, r4
 8008286:	4681      	mov	r9, r0
 8008288:	f000 fc18 	bl	8008abc <__mcmp>
 800828c:	2800      	cmp	r0, #0
 800828e:	dc03      	bgt.n	8008298 <_dtoa_r+0xa58>
 8008290:	d1e1      	bne.n	8008256 <_dtoa_r+0xa16>
 8008292:	f018 0f01 	tst.w	r8, #1
 8008296:	d0de      	beq.n	8008256 <_dtoa_r+0xa16>
 8008298:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800829c:	d1d8      	bne.n	8008250 <_dtoa_r+0xa10>
 800829e:	2339      	movs	r3, #57	@ 0x39
 80082a0:	9a02      	ldr	r2, [sp, #8]
 80082a2:	7013      	strb	r3, [r2, #0]
 80082a4:	4633      	mov	r3, r6
 80082a6:	461e      	mov	r6, r3
 80082a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80082ac:	3b01      	subs	r3, #1
 80082ae:	2a39      	cmp	r2, #57	@ 0x39
 80082b0:	d052      	beq.n	8008358 <_dtoa_r+0xb18>
 80082b2:	3201      	adds	r2, #1
 80082b4:	701a      	strb	r2, [r3, #0]
 80082b6:	e60e      	b.n	8007ed6 <_dtoa_r+0x696>
 80082b8:	2a00      	cmp	r2, #0
 80082ba:	dd07      	ble.n	80082cc <_dtoa_r+0xa8c>
 80082bc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80082c0:	d0ed      	beq.n	800829e <_dtoa_r+0xa5e>
 80082c2:	9a02      	ldr	r2, [sp, #8]
 80082c4:	f108 0301 	add.w	r3, r8, #1
 80082c8:	7013      	strb	r3, [r2, #0]
 80082ca:	e604      	b.n	8007ed6 <_dtoa_r+0x696>
 80082cc:	9b07      	ldr	r3, [sp, #28]
 80082ce:	9a07      	ldr	r2, [sp, #28]
 80082d0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80082d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d028      	beq.n	800832c <_dtoa_r+0xaec>
 80082da:	4649      	mov	r1, r9
 80082dc:	2300      	movs	r3, #0
 80082de:	220a      	movs	r2, #10
 80082e0:	4658      	mov	r0, fp
 80082e2:	f000 f9d5 	bl	8008690 <__multadd>
 80082e6:	42af      	cmp	r7, r5
 80082e8:	4681      	mov	r9, r0
 80082ea:	f04f 0300 	mov.w	r3, #0
 80082ee:	f04f 020a 	mov.w	r2, #10
 80082f2:	4639      	mov	r1, r7
 80082f4:	4658      	mov	r0, fp
 80082f6:	d107      	bne.n	8008308 <_dtoa_r+0xac8>
 80082f8:	f000 f9ca 	bl	8008690 <__multadd>
 80082fc:	4607      	mov	r7, r0
 80082fe:	4605      	mov	r5, r0
 8008300:	9b07      	ldr	r3, [sp, #28]
 8008302:	3301      	adds	r3, #1
 8008304:	9307      	str	r3, [sp, #28]
 8008306:	e774      	b.n	80081f2 <_dtoa_r+0x9b2>
 8008308:	f000 f9c2 	bl	8008690 <__multadd>
 800830c:	4629      	mov	r1, r5
 800830e:	4607      	mov	r7, r0
 8008310:	2300      	movs	r3, #0
 8008312:	220a      	movs	r2, #10
 8008314:	4658      	mov	r0, fp
 8008316:	f000 f9bb 	bl	8008690 <__multadd>
 800831a:	4605      	mov	r5, r0
 800831c:	e7f0      	b.n	8008300 <_dtoa_r+0xac0>
 800831e:	9b08      	ldr	r3, [sp, #32]
 8008320:	2700      	movs	r7, #0
 8008322:	2b00      	cmp	r3, #0
 8008324:	bfcc      	ite	gt
 8008326:	461e      	movgt	r6, r3
 8008328:	2601      	movle	r6, #1
 800832a:	4456      	add	r6, sl
 800832c:	4649      	mov	r1, r9
 800832e:	2201      	movs	r2, #1
 8008330:	4658      	mov	r0, fp
 8008332:	f000 fb57 	bl	80089e4 <__lshift>
 8008336:	4621      	mov	r1, r4
 8008338:	4681      	mov	r9, r0
 800833a:	f000 fbbf 	bl	8008abc <__mcmp>
 800833e:	2800      	cmp	r0, #0
 8008340:	dcb0      	bgt.n	80082a4 <_dtoa_r+0xa64>
 8008342:	d102      	bne.n	800834a <_dtoa_r+0xb0a>
 8008344:	f018 0f01 	tst.w	r8, #1
 8008348:	d1ac      	bne.n	80082a4 <_dtoa_r+0xa64>
 800834a:	4633      	mov	r3, r6
 800834c:	461e      	mov	r6, r3
 800834e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008352:	2a30      	cmp	r2, #48	@ 0x30
 8008354:	d0fa      	beq.n	800834c <_dtoa_r+0xb0c>
 8008356:	e5be      	b.n	8007ed6 <_dtoa_r+0x696>
 8008358:	459a      	cmp	sl, r3
 800835a:	d1a4      	bne.n	80082a6 <_dtoa_r+0xa66>
 800835c:	9b04      	ldr	r3, [sp, #16]
 800835e:	3301      	adds	r3, #1
 8008360:	9304      	str	r3, [sp, #16]
 8008362:	2331      	movs	r3, #49	@ 0x31
 8008364:	f88a 3000 	strb.w	r3, [sl]
 8008368:	e5b5      	b.n	8007ed6 <_dtoa_r+0x696>
 800836a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800836c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80083cc <_dtoa_r+0xb8c>
 8008370:	b11b      	cbz	r3, 800837a <_dtoa_r+0xb3a>
 8008372:	f10a 0308 	add.w	r3, sl, #8
 8008376:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008378:	6013      	str	r3, [r2, #0]
 800837a:	4650      	mov	r0, sl
 800837c:	b017      	add	sp, #92	@ 0x5c
 800837e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008382:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008384:	2b01      	cmp	r3, #1
 8008386:	f77f ae3d 	ble.w	8008004 <_dtoa_r+0x7c4>
 800838a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800838c:	930a      	str	r3, [sp, #40]	@ 0x28
 800838e:	2001      	movs	r0, #1
 8008390:	e65b      	b.n	800804a <_dtoa_r+0x80a>
 8008392:	9b08      	ldr	r3, [sp, #32]
 8008394:	2b00      	cmp	r3, #0
 8008396:	f77f aed6 	ble.w	8008146 <_dtoa_r+0x906>
 800839a:	4656      	mov	r6, sl
 800839c:	4621      	mov	r1, r4
 800839e:	4648      	mov	r0, r9
 80083a0:	f7ff f9c3 	bl	800772a <quorem>
 80083a4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80083a8:	9b08      	ldr	r3, [sp, #32]
 80083aa:	f806 8b01 	strb.w	r8, [r6], #1
 80083ae:	eba6 020a 	sub.w	r2, r6, sl
 80083b2:	4293      	cmp	r3, r2
 80083b4:	ddb3      	ble.n	800831e <_dtoa_r+0xade>
 80083b6:	4649      	mov	r1, r9
 80083b8:	2300      	movs	r3, #0
 80083ba:	220a      	movs	r2, #10
 80083bc:	4658      	mov	r0, fp
 80083be:	f000 f967 	bl	8008690 <__multadd>
 80083c2:	4681      	mov	r9, r0
 80083c4:	e7ea      	b.n	800839c <_dtoa_r+0xb5c>
 80083c6:	bf00      	nop
 80083c8:	0800a7ec 	.word	0x0800a7ec
 80083cc:	0800a770 	.word	0x0800a770

080083d0 <_free_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	4605      	mov	r5, r0
 80083d4:	2900      	cmp	r1, #0
 80083d6:	d040      	beq.n	800845a <_free_r+0x8a>
 80083d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083dc:	1f0c      	subs	r4, r1, #4
 80083de:	2b00      	cmp	r3, #0
 80083e0:	bfb8      	it	lt
 80083e2:	18e4      	addlt	r4, r4, r3
 80083e4:	f000 f8e6 	bl	80085b4 <__malloc_lock>
 80083e8:	4a1c      	ldr	r2, [pc, #112]	@ (800845c <_free_r+0x8c>)
 80083ea:	6813      	ldr	r3, [r2, #0]
 80083ec:	b933      	cbnz	r3, 80083fc <_free_r+0x2c>
 80083ee:	6063      	str	r3, [r4, #4]
 80083f0:	6014      	str	r4, [r2, #0]
 80083f2:	4628      	mov	r0, r5
 80083f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083f8:	f000 b8e2 	b.w	80085c0 <__malloc_unlock>
 80083fc:	42a3      	cmp	r3, r4
 80083fe:	d908      	bls.n	8008412 <_free_r+0x42>
 8008400:	6820      	ldr	r0, [r4, #0]
 8008402:	1821      	adds	r1, r4, r0
 8008404:	428b      	cmp	r3, r1
 8008406:	bf01      	itttt	eq
 8008408:	6819      	ldreq	r1, [r3, #0]
 800840a:	685b      	ldreq	r3, [r3, #4]
 800840c:	1809      	addeq	r1, r1, r0
 800840e:	6021      	streq	r1, [r4, #0]
 8008410:	e7ed      	b.n	80083ee <_free_r+0x1e>
 8008412:	461a      	mov	r2, r3
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	b10b      	cbz	r3, 800841c <_free_r+0x4c>
 8008418:	42a3      	cmp	r3, r4
 800841a:	d9fa      	bls.n	8008412 <_free_r+0x42>
 800841c:	6811      	ldr	r1, [r2, #0]
 800841e:	1850      	adds	r0, r2, r1
 8008420:	42a0      	cmp	r0, r4
 8008422:	d10b      	bne.n	800843c <_free_r+0x6c>
 8008424:	6820      	ldr	r0, [r4, #0]
 8008426:	4401      	add	r1, r0
 8008428:	1850      	adds	r0, r2, r1
 800842a:	4283      	cmp	r3, r0
 800842c:	6011      	str	r1, [r2, #0]
 800842e:	d1e0      	bne.n	80083f2 <_free_r+0x22>
 8008430:	6818      	ldr	r0, [r3, #0]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	4408      	add	r0, r1
 8008436:	6010      	str	r0, [r2, #0]
 8008438:	6053      	str	r3, [r2, #4]
 800843a:	e7da      	b.n	80083f2 <_free_r+0x22>
 800843c:	d902      	bls.n	8008444 <_free_r+0x74>
 800843e:	230c      	movs	r3, #12
 8008440:	602b      	str	r3, [r5, #0]
 8008442:	e7d6      	b.n	80083f2 <_free_r+0x22>
 8008444:	6820      	ldr	r0, [r4, #0]
 8008446:	1821      	adds	r1, r4, r0
 8008448:	428b      	cmp	r3, r1
 800844a:	bf01      	itttt	eq
 800844c:	6819      	ldreq	r1, [r3, #0]
 800844e:	685b      	ldreq	r3, [r3, #4]
 8008450:	1809      	addeq	r1, r1, r0
 8008452:	6021      	streq	r1, [r4, #0]
 8008454:	6063      	str	r3, [r4, #4]
 8008456:	6054      	str	r4, [r2, #4]
 8008458:	e7cb      	b.n	80083f2 <_free_r+0x22>
 800845a:	bd38      	pop	{r3, r4, r5, pc}
 800845c:	200005fc 	.word	0x200005fc

08008460 <malloc>:
 8008460:	4b02      	ldr	r3, [pc, #8]	@ (800846c <malloc+0xc>)
 8008462:	4601      	mov	r1, r0
 8008464:	6818      	ldr	r0, [r3, #0]
 8008466:	f000 b825 	b.w	80084b4 <_malloc_r>
 800846a:	bf00      	nop
 800846c:	20000020 	.word	0x20000020

08008470 <sbrk_aligned>:
 8008470:	b570      	push	{r4, r5, r6, lr}
 8008472:	4e0f      	ldr	r6, [pc, #60]	@ (80084b0 <sbrk_aligned+0x40>)
 8008474:	460c      	mov	r4, r1
 8008476:	6831      	ldr	r1, [r6, #0]
 8008478:	4605      	mov	r5, r0
 800847a:	b911      	cbnz	r1, 8008482 <sbrk_aligned+0x12>
 800847c:	f001 f804 	bl	8009488 <_sbrk_r>
 8008480:	6030      	str	r0, [r6, #0]
 8008482:	4621      	mov	r1, r4
 8008484:	4628      	mov	r0, r5
 8008486:	f000 ffff 	bl	8009488 <_sbrk_r>
 800848a:	1c43      	adds	r3, r0, #1
 800848c:	d103      	bne.n	8008496 <sbrk_aligned+0x26>
 800848e:	f04f 34ff 	mov.w	r4, #4294967295
 8008492:	4620      	mov	r0, r4
 8008494:	bd70      	pop	{r4, r5, r6, pc}
 8008496:	1cc4      	adds	r4, r0, #3
 8008498:	f024 0403 	bic.w	r4, r4, #3
 800849c:	42a0      	cmp	r0, r4
 800849e:	d0f8      	beq.n	8008492 <sbrk_aligned+0x22>
 80084a0:	1a21      	subs	r1, r4, r0
 80084a2:	4628      	mov	r0, r5
 80084a4:	f000 fff0 	bl	8009488 <_sbrk_r>
 80084a8:	3001      	adds	r0, #1
 80084aa:	d1f2      	bne.n	8008492 <sbrk_aligned+0x22>
 80084ac:	e7ef      	b.n	800848e <sbrk_aligned+0x1e>
 80084ae:	bf00      	nop
 80084b0:	200005f8 	.word	0x200005f8

080084b4 <_malloc_r>:
 80084b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084b8:	1ccd      	adds	r5, r1, #3
 80084ba:	f025 0503 	bic.w	r5, r5, #3
 80084be:	3508      	adds	r5, #8
 80084c0:	2d0c      	cmp	r5, #12
 80084c2:	bf38      	it	cc
 80084c4:	250c      	movcc	r5, #12
 80084c6:	2d00      	cmp	r5, #0
 80084c8:	4606      	mov	r6, r0
 80084ca:	db01      	blt.n	80084d0 <_malloc_r+0x1c>
 80084cc:	42a9      	cmp	r1, r5
 80084ce:	d904      	bls.n	80084da <_malloc_r+0x26>
 80084d0:	230c      	movs	r3, #12
 80084d2:	6033      	str	r3, [r6, #0]
 80084d4:	2000      	movs	r0, #0
 80084d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085b0 <_malloc_r+0xfc>
 80084de:	f000 f869 	bl	80085b4 <__malloc_lock>
 80084e2:	f8d8 3000 	ldr.w	r3, [r8]
 80084e6:	461c      	mov	r4, r3
 80084e8:	bb44      	cbnz	r4, 800853c <_malloc_r+0x88>
 80084ea:	4629      	mov	r1, r5
 80084ec:	4630      	mov	r0, r6
 80084ee:	f7ff ffbf 	bl	8008470 <sbrk_aligned>
 80084f2:	1c43      	adds	r3, r0, #1
 80084f4:	4604      	mov	r4, r0
 80084f6:	d158      	bne.n	80085aa <_malloc_r+0xf6>
 80084f8:	f8d8 4000 	ldr.w	r4, [r8]
 80084fc:	4627      	mov	r7, r4
 80084fe:	2f00      	cmp	r7, #0
 8008500:	d143      	bne.n	800858a <_malloc_r+0xd6>
 8008502:	2c00      	cmp	r4, #0
 8008504:	d04b      	beq.n	800859e <_malloc_r+0xea>
 8008506:	6823      	ldr	r3, [r4, #0]
 8008508:	4639      	mov	r1, r7
 800850a:	4630      	mov	r0, r6
 800850c:	eb04 0903 	add.w	r9, r4, r3
 8008510:	f000 ffba 	bl	8009488 <_sbrk_r>
 8008514:	4581      	cmp	r9, r0
 8008516:	d142      	bne.n	800859e <_malloc_r+0xea>
 8008518:	6821      	ldr	r1, [r4, #0]
 800851a:	4630      	mov	r0, r6
 800851c:	1a6d      	subs	r5, r5, r1
 800851e:	4629      	mov	r1, r5
 8008520:	f7ff ffa6 	bl	8008470 <sbrk_aligned>
 8008524:	3001      	adds	r0, #1
 8008526:	d03a      	beq.n	800859e <_malloc_r+0xea>
 8008528:	6823      	ldr	r3, [r4, #0]
 800852a:	442b      	add	r3, r5
 800852c:	6023      	str	r3, [r4, #0]
 800852e:	f8d8 3000 	ldr.w	r3, [r8]
 8008532:	685a      	ldr	r2, [r3, #4]
 8008534:	bb62      	cbnz	r2, 8008590 <_malloc_r+0xdc>
 8008536:	f8c8 7000 	str.w	r7, [r8]
 800853a:	e00f      	b.n	800855c <_malloc_r+0xa8>
 800853c:	6822      	ldr	r2, [r4, #0]
 800853e:	1b52      	subs	r2, r2, r5
 8008540:	d420      	bmi.n	8008584 <_malloc_r+0xd0>
 8008542:	2a0b      	cmp	r2, #11
 8008544:	d917      	bls.n	8008576 <_malloc_r+0xc2>
 8008546:	1961      	adds	r1, r4, r5
 8008548:	42a3      	cmp	r3, r4
 800854a:	6025      	str	r5, [r4, #0]
 800854c:	bf18      	it	ne
 800854e:	6059      	strne	r1, [r3, #4]
 8008550:	6863      	ldr	r3, [r4, #4]
 8008552:	bf08      	it	eq
 8008554:	f8c8 1000 	streq.w	r1, [r8]
 8008558:	5162      	str	r2, [r4, r5]
 800855a:	604b      	str	r3, [r1, #4]
 800855c:	4630      	mov	r0, r6
 800855e:	f000 f82f 	bl	80085c0 <__malloc_unlock>
 8008562:	f104 000b 	add.w	r0, r4, #11
 8008566:	1d23      	adds	r3, r4, #4
 8008568:	f020 0007 	bic.w	r0, r0, #7
 800856c:	1ac2      	subs	r2, r0, r3
 800856e:	bf1c      	itt	ne
 8008570:	1a1b      	subne	r3, r3, r0
 8008572:	50a3      	strne	r3, [r4, r2]
 8008574:	e7af      	b.n	80084d6 <_malloc_r+0x22>
 8008576:	6862      	ldr	r2, [r4, #4]
 8008578:	42a3      	cmp	r3, r4
 800857a:	bf0c      	ite	eq
 800857c:	f8c8 2000 	streq.w	r2, [r8]
 8008580:	605a      	strne	r2, [r3, #4]
 8008582:	e7eb      	b.n	800855c <_malloc_r+0xa8>
 8008584:	4623      	mov	r3, r4
 8008586:	6864      	ldr	r4, [r4, #4]
 8008588:	e7ae      	b.n	80084e8 <_malloc_r+0x34>
 800858a:	463c      	mov	r4, r7
 800858c:	687f      	ldr	r7, [r7, #4]
 800858e:	e7b6      	b.n	80084fe <_malloc_r+0x4a>
 8008590:	461a      	mov	r2, r3
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	42a3      	cmp	r3, r4
 8008596:	d1fb      	bne.n	8008590 <_malloc_r+0xdc>
 8008598:	2300      	movs	r3, #0
 800859a:	6053      	str	r3, [r2, #4]
 800859c:	e7de      	b.n	800855c <_malloc_r+0xa8>
 800859e:	230c      	movs	r3, #12
 80085a0:	4630      	mov	r0, r6
 80085a2:	6033      	str	r3, [r6, #0]
 80085a4:	f000 f80c 	bl	80085c0 <__malloc_unlock>
 80085a8:	e794      	b.n	80084d4 <_malloc_r+0x20>
 80085aa:	6005      	str	r5, [r0, #0]
 80085ac:	e7d6      	b.n	800855c <_malloc_r+0xa8>
 80085ae:	bf00      	nop
 80085b0:	200005fc 	.word	0x200005fc

080085b4 <__malloc_lock>:
 80085b4:	4801      	ldr	r0, [pc, #4]	@ (80085bc <__malloc_lock+0x8>)
 80085b6:	f7ff b8a8 	b.w	800770a <__retarget_lock_acquire_recursive>
 80085ba:	bf00      	nop
 80085bc:	200005f4 	.word	0x200005f4

080085c0 <__malloc_unlock>:
 80085c0:	4801      	ldr	r0, [pc, #4]	@ (80085c8 <__malloc_unlock+0x8>)
 80085c2:	f7ff b8a3 	b.w	800770c <__retarget_lock_release_recursive>
 80085c6:	bf00      	nop
 80085c8:	200005f4 	.word	0x200005f4

080085cc <_Balloc>:
 80085cc:	b570      	push	{r4, r5, r6, lr}
 80085ce:	69c6      	ldr	r6, [r0, #28]
 80085d0:	4604      	mov	r4, r0
 80085d2:	460d      	mov	r5, r1
 80085d4:	b976      	cbnz	r6, 80085f4 <_Balloc+0x28>
 80085d6:	2010      	movs	r0, #16
 80085d8:	f7ff ff42 	bl	8008460 <malloc>
 80085dc:	4602      	mov	r2, r0
 80085de:	61e0      	str	r0, [r4, #28]
 80085e0:	b920      	cbnz	r0, 80085ec <_Balloc+0x20>
 80085e2:	216b      	movs	r1, #107	@ 0x6b
 80085e4:	4b17      	ldr	r3, [pc, #92]	@ (8008644 <_Balloc+0x78>)
 80085e6:	4818      	ldr	r0, [pc, #96]	@ (8008648 <_Balloc+0x7c>)
 80085e8:	f000 ff6c 	bl	80094c4 <__assert_func>
 80085ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085f0:	6006      	str	r6, [r0, #0]
 80085f2:	60c6      	str	r6, [r0, #12]
 80085f4:	69e6      	ldr	r6, [r4, #28]
 80085f6:	68f3      	ldr	r3, [r6, #12]
 80085f8:	b183      	cbz	r3, 800861c <_Balloc+0x50>
 80085fa:	69e3      	ldr	r3, [r4, #28]
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008602:	b9b8      	cbnz	r0, 8008634 <_Balloc+0x68>
 8008604:	2101      	movs	r1, #1
 8008606:	fa01 f605 	lsl.w	r6, r1, r5
 800860a:	1d72      	adds	r2, r6, #5
 800860c:	4620      	mov	r0, r4
 800860e:	0092      	lsls	r2, r2, #2
 8008610:	f000 ff76 	bl	8009500 <_calloc_r>
 8008614:	b160      	cbz	r0, 8008630 <_Balloc+0x64>
 8008616:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800861a:	e00e      	b.n	800863a <_Balloc+0x6e>
 800861c:	2221      	movs	r2, #33	@ 0x21
 800861e:	2104      	movs	r1, #4
 8008620:	4620      	mov	r0, r4
 8008622:	f000 ff6d 	bl	8009500 <_calloc_r>
 8008626:	69e3      	ldr	r3, [r4, #28]
 8008628:	60f0      	str	r0, [r6, #12]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1e4      	bne.n	80085fa <_Balloc+0x2e>
 8008630:	2000      	movs	r0, #0
 8008632:	bd70      	pop	{r4, r5, r6, pc}
 8008634:	6802      	ldr	r2, [r0, #0]
 8008636:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800863a:	2300      	movs	r3, #0
 800863c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008640:	e7f7      	b.n	8008632 <_Balloc+0x66>
 8008642:	bf00      	nop
 8008644:	0800a77d 	.word	0x0800a77d
 8008648:	0800a7fd 	.word	0x0800a7fd

0800864c <_Bfree>:
 800864c:	b570      	push	{r4, r5, r6, lr}
 800864e:	69c6      	ldr	r6, [r0, #28]
 8008650:	4605      	mov	r5, r0
 8008652:	460c      	mov	r4, r1
 8008654:	b976      	cbnz	r6, 8008674 <_Bfree+0x28>
 8008656:	2010      	movs	r0, #16
 8008658:	f7ff ff02 	bl	8008460 <malloc>
 800865c:	4602      	mov	r2, r0
 800865e:	61e8      	str	r0, [r5, #28]
 8008660:	b920      	cbnz	r0, 800866c <_Bfree+0x20>
 8008662:	218f      	movs	r1, #143	@ 0x8f
 8008664:	4b08      	ldr	r3, [pc, #32]	@ (8008688 <_Bfree+0x3c>)
 8008666:	4809      	ldr	r0, [pc, #36]	@ (800868c <_Bfree+0x40>)
 8008668:	f000 ff2c 	bl	80094c4 <__assert_func>
 800866c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008670:	6006      	str	r6, [r0, #0]
 8008672:	60c6      	str	r6, [r0, #12]
 8008674:	b13c      	cbz	r4, 8008686 <_Bfree+0x3a>
 8008676:	69eb      	ldr	r3, [r5, #28]
 8008678:	6862      	ldr	r2, [r4, #4]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008680:	6021      	str	r1, [r4, #0]
 8008682:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008686:	bd70      	pop	{r4, r5, r6, pc}
 8008688:	0800a77d 	.word	0x0800a77d
 800868c:	0800a7fd 	.word	0x0800a7fd

08008690 <__multadd>:
 8008690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008694:	4607      	mov	r7, r0
 8008696:	460c      	mov	r4, r1
 8008698:	461e      	mov	r6, r3
 800869a:	2000      	movs	r0, #0
 800869c:	690d      	ldr	r5, [r1, #16]
 800869e:	f101 0c14 	add.w	ip, r1, #20
 80086a2:	f8dc 3000 	ldr.w	r3, [ip]
 80086a6:	3001      	adds	r0, #1
 80086a8:	b299      	uxth	r1, r3
 80086aa:	fb02 6101 	mla	r1, r2, r1, r6
 80086ae:	0c1e      	lsrs	r6, r3, #16
 80086b0:	0c0b      	lsrs	r3, r1, #16
 80086b2:	fb02 3306 	mla	r3, r2, r6, r3
 80086b6:	b289      	uxth	r1, r1
 80086b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086bc:	4285      	cmp	r5, r0
 80086be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80086c2:	f84c 1b04 	str.w	r1, [ip], #4
 80086c6:	dcec      	bgt.n	80086a2 <__multadd+0x12>
 80086c8:	b30e      	cbz	r6, 800870e <__multadd+0x7e>
 80086ca:	68a3      	ldr	r3, [r4, #8]
 80086cc:	42ab      	cmp	r3, r5
 80086ce:	dc19      	bgt.n	8008704 <__multadd+0x74>
 80086d0:	6861      	ldr	r1, [r4, #4]
 80086d2:	4638      	mov	r0, r7
 80086d4:	3101      	adds	r1, #1
 80086d6:	f7ff ff79 	bl	80085cc <_Balloc>
 80086da:	4680      	mov	r8, r0
 80086dc:	b928      	cbnz	r0, 80086ea <__multadd+0x5a>
 80086de:	4602      	mov	r2, r0
 80086e0:	21ba      	movs	r1, #186	@ 0xba
 80086e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008714 <__multadd+0x84>)
 80086e4:	480c      	ldr	r0, [pc, #48]	@ (8008718 <__multadd+0x88>)
 80086e6:	f000 feed 	bl	80094c4 <__assert_func>
 80086ea:	6922      	ldr	r2, [r4, #16]
 80086ec:	f104 010c 	add.w	r1, r4, #12
 80086f0:	3202      	adds	r2, #2
 80086f2:	0092      	lsls	r2, r2, #2
 80086f4:	300c      	adds	r0, #12
 80086f6:	f000 fed7 	bl	80094a8 <memcpy>
 80086fa:	4621      	mov	r1, r4
 80086fc:	4638      	mov	r0, r7
 80086fe:	f7ff ffa5 	bl	800864c <_Bfree>
 8008702:	4644      	mov	r4, r8
 8008704:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008708:	3501      	adds	r5, #1
 800870a:	615e      	str	r6, [r3, #20]
 800870c:	6125      	str	r5, [r4, #16]
 800870e:	4620      	mov	r0, r4
 8008710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008714:	0800a7ec 	.word	0x0800a7ec
 8008718:	0800a7fd 	.word	0x0800a7fd

0800871c <__hi0bits>:
 800871c:	4603      	mov	r3, r0
 800871e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008722:	bf3a      	itte	cc
 8008724:	0403      	lslcc	r3, r0, #16
 8008726:	2010      	movcc	r0, #16
 8008728:	2000      	movcs	r0, #0
 800872a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800872e:	bf3c      	itt	cc
 8008730:	021b      	lslcc	r3, r3, #8
 8008732:	3008      	addcc	r0, #8
 8008734:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008738:	bf3c      	itt	cc
 800873a:	011b      	lslcc	r3, r3, #4
 800873c:	3004      	addcc	r0, #4
 800873e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008742:	bf3c      	itt	cc
 8008744:	009b      	lslcc	r3, r3, #2
 8008746:	3002      	addcc	r0, #2
 8008748:	2b00      	cmp	r3, #0
 800874a:	db05      	blt.n	8008758 <__hi0bits+0x3c>
 800874c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008750:	f100 0001 	add.w	r0, r0, #1
 8008754:	bf08      	it	eq
 8008756:	2020      	moveq	r0, #32
 8008758:	4770      	bx	lr

0800875a <__lo0bits>:
 800875a:	6803      	ldr	r3, [r0, #0]
 800875c:	4602      	mov	r2, r0
 800875e:	f013 0007 	ands.w	r0, r3, #7
 8008762:	d00b      	beq.n	800877c <__lo0bits+0x22>
 8008764:	07d9      	lsls	r1, r3, #31
 8008766:	d421      	bmi.n	80087ac <__lo0bits+0x52>
 8008768:	0798      	lsls	r0, r3, #30
 800876a:	bf49      	itett	mi
 800876c:	085b      	lsrmi	r3, r3, #1
 800876e:	089b      	lsrpl	r3, r3, #2
 8008770:	2001      	movmi	r0, #1
 8008772:	6013      	strmi	r3, [r2, #0]
 8008774:	bf5c      	itt	pl
 8008776:	2002      	movpl	r0, #2
 8008778:	6013      	strpl	r3, [r2, #0]
 800877a:	4770      	bx	lr
 800877c:	b299      	uxth	r1, r3
 800877e:	b909      	cbnz	r1, 8008784 <__lo0bits+0x2a>
 8008780:	2010      	movs	r0, #16
 8008782:	0c1b      	lsrs	r3, r3, #16
 8008784:	b2d9      	uxtb	r1, r3
 8008786:	b909      	cbnz	r1, 800878c <__lo0bits+0x32>
 8008788:	3008      	adds	r0, #8
 800878a:	0a1b      	lsrs	r3, r3, #8
 800878c:	0719      	lsls	r1, r3, #28
 800878e:	bf04      	itt	eq
 8008790:	091b      	lsreq	r3, r3, #4
 8008792:	3004      	addeq	r0, #4
 8008794:	0799      	lsls	r1, r3, #30
 8008796:	bf04      	itt	eq
 8008798:	089b      	lsreq	r3, r3, #2
 800879a:	3002      	addeq	r0, #2
 800879c:	07d9      	lsls	r1, r3, #31
 800879e:	d403      	bmi.n	80087a8 <__lo0bits+0x4e>
 80087a0:	085b      	lsrs	r3, r3, #1
 80087a2:	f100 0001 	add.w	r0, r0, #1
 80087a6:	d003      	beq.n	80087b0 <__lo0bits+0x56>
 80087a8:	6013      	str	r3, [r2, #0]
 80087aa:	4770      	bx	lr
 80087ac:	2000      	movs	r0, #0
 80087ae:	4770      	bx	lr
 80087b0:	2020      	movs	r0, #32
 80087b2:	4770      	bx	lr

080087b4 <__i2b>:
 80087b4:	b510      	push	{r4, lr}
 80087b6:	460c      	mov	r4, r1
 80087b8:	2101      	movs	r1, #1
 80087ba:	f7ff ff07 	bl	80085cc <_Balloc>
 80087be:	4602      	mov	r2, r0
 80087c0:	b928      	cbnz	r0, 80087ce <__i2b+0x1a>
 80087c2:	f240 1145 	movw	r1, #325	@ 0x145
 80087c6:	4b04      	ldr	r3, [pc, #16]	@ (80087d8 <__i2b+0x24>)
 80087c8:	4804      	ldr	r0, [pc, #16]	@ (80087dc <__i2b+0x28>)
 80087ca:	f000 fe7b 	bl	80094c4 <__assert_func>
 80087ce:	2301      	movs	r3, #1
 80087d0:	6144      	str	r4, [r0, #20]
 80087d2:	6103      	str	r3, [r0, #16]
 80087d4:	bd10      	pop	{r4, pc}
 80087d6:	bf00      	nop
 80087d8:	0800a7ec 	.word	0x0800a7ec
 80087dc:	0800a7fd 	.word	0x0800a7fd

080087e0 <__multiply>:
 80087e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e4:	4614      	mov	r4, r2
 80087e6:	690a      	ldr	r2, [r1, #16]
 80087e8:	6923      	ldr	r3, [r4, #16]
 80087ea:	460f      	mov	r7, r1
 80087ec:	429a      	cmp	r2, r3
 80087ee:	bfa2      	ittt	ge
 80087f0:	4623      	movge	r3, r4
 80087f2:	460c      	movge	r4, r1
 80087f4:	461f      	movge	r7, r3
 80087f6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80087fa:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80087fe:	68a3      	ldr	r3, [r4, #8]
 8008800:	6861      	ldr	r1, [r4, #4]
 8008802:	eb0a 0609 	add.w	r6, sl, r9
 8008806:	42b3      	cmp	r3, r6
 8008808:	b085      	sub	sp, #20
 800880a:	bfb8      	it	lt
 800880c:	3101      	addlt	r1, #1
 800880e:	f7ff fedd 	bl	80085cc <_Balloc>
 8008812:	b930      	cbnz	r0, 8008822 <__multiply+0x42>
 8008814:	4602      	mov	r2, r0
 8008816:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800881a:	4b43      	ldr	r3, [pc, #268]	@ (8008928 <__multiply+0x148>)
 800881c:	4843      	ldr	r0, [pc, #268]	@ (800892c <__multiply+0x14c>)
 800881e:	f000 fe51 	bl	80094c4 <__assert_func>
 8008822:	f100 0514 	add.w	r5, r0, #20
 8008826:	462b      	mov	r3, r5
 8008828:	2200      	movs	r2, #0
 800882a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800882e:	4543      	cmp	r3, r8
 8008830:	d321      	bcc.n	8008876 <__multiply+0x96>
 8008832:	f107 0114 	add.w	r1, r7, #20
 8008836:	f104 0214 	add.w	r2, r4, #20
 800883a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800883e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008842:	9302      	str	r3, [sp, #8]
 8008844:	1b13      	subs	r3, r2, r4
 8008846:	3b15      	subs	r3, #21
 8008848:	f023 0303 	bic.w	r3, r3, #3
 800884c:	3304      	adds	r3, #4
 800884e:	f104 0715 	add.w	r7, r4, #21
 8008852:	42ba      	cmp	r2, r7
 8008854:	bf38      	it	cc
 8008856:	2304      	movcc	r3, #4
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	9b02      	ldr	r3, [sp, #8]
 800885c:	9103      	str	r1, [sp, #12]
 800885e:	428b      	cmp	r3, r1
 8008860:	d80c      	bhi.n	800887c <__multiply+0x9c>
 8008862:	2e00      	cmp	r6, #0
 8008864:	dd03      	ble.n	800886e <__multiply+0x8e>
 8008866:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800886a:	2b00      	cmp	r3, #0
 800886c:	d05a      	beq.n	8008924 <__multiply+0x144>
 800886e:	6106      	str	r6, [r0, #16]
 8008870:	b005      	add	sp, #20
 8008872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008876:	f843 2b04 	str.w	r2, [r3], #4
 800887a:	e7d8      	b.n	800882e <__multiply+0x4e>
 800887c:	f8b1 a000 	ldrh.w	sl, [r1]
 8008880:	f1ba 0f00 	cmp.w	sl, #0
 8008884:	d023      	beq.n	80088ce <__multiply+0xee>
 8008886:	46a9      	mov	r9, r5
 8008888:	f04f 0c00 	mov.w	ip, #0
 800888c:	f104 0e14 	add.w	lr, r4, #20
 8008890:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008894:	f8d9 3000 	ldr.w	r3, [r9]
 8008898:	fa1f fb87 	uxth.w	fp, r7
 800889c:	b29b      	uxth	r3, r3
 800889e:	fb0a 330b 	mla	r3, sl, fp, r3
 80088a2:	4463      	add	r3, ip
 80088a4:	f8d9 c000 	ldr.w	ip, [r9]
 80088a8:	0c3f      	lsrs	r7, r7, #16
 80088aa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80088ae:	fb0a c707 	mla	r7, sl, r7, ip
 80088b2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80088bc:	4572      	cmp	r2, lr
 80088be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80088c2:	f849 3b04 	str.w	r3, [r9], #4
 80088c6:	d8e3      	bhi.n	8008890 <__multiply+0xb0>
 80088c8:	9b01      	ldr	r3, [sp, #4]
 80088ca:	f845 c003 	str.w	ip, [r5, r3]
 80088ce:	9b03      	ldr	r3, [sp, #12]
 80088d0:	3104      	adds	r1, #4
 80088d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80088d6:	f1b9 0f00 	cmp.w	r9, #0
 80088da:	d021      	beq.n	8008920 <__multiply+0x140>
 80088dc:	46ae      	mov	lr, r5
 80088de:	f04f 0a00 	mov.w	sl, #0
 80088e2:	682b      	ldr	r3, [r5, #0]
 80088e4:	f104 0c14 	add.w	ip, r4, #20
 80088e8:	f8bc b000 	ldrh.w	fp, [ip]
 80088ec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	fb09 770b 	mla	r7, r9, fp, r7
 80088f6:	4457      	add	r7, sl
 80088f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80088fc:	f84e 3b04 	str.w	r3, [lr], #4
 8008900:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008904:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008908:	f8be 3000 	ldrh.w	r3, [lr]
 800890c:	4562      	cmp	r2, ip
 800890e:	fb09 330a 	mla	r3, r9, sl, r3
 8008912:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008916:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800891a:	d8e5      	bhi.n	80088e8 <__multiply+0x108>
 800891c:	9f01      	ldr	r7, [sp, #4]
 800891e:	51eb      	str	r3, [r5, r7]
 8008920:	3504      	adds	r5, #4
 8008922:	e79a      	b.n	800885a <__multiply+0x7a>
 8008924:	3e01      	subs	r6, #1
 8008926:	e79c      	b.n	8008862 <__multiply+0x82>
 8008928:	0800a7ec 	.word	0x0800a7ec
 800892c:	0800a7fd 	.word	0x0800a7fd

08008930 <__pow5mult>:
 8008930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008934:	4615      	mov	r5, r2
 8008936:	f012 0203 	ands.w	r2, r2, #3
 800893a:	4607      	mov	r7, r0
 800893c:	460e      	mov	r6, r1
 800893e:	d007      	beq.n	8008950 <__pow5mult+0x20>
 8008940:	4c25      	ldr	r4, [pc, #148]	@ (80089d8 <__pow5mult+0xa8>)
 8008942:	3a01      	subs	r2, #1
 8008944:	2300      	movs	r3, #0
 8008946:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800894a:	f7ff fea1 	bl	8008690 <__multadd>
 800894e:	4606      	mov	r6, r0
 8008950:	10ad      	asrs	r5, r5, #2
 8008952:	d03d      	beq.n	80089d0 <__pow5mult+0xa0>
 8008954:	69fc      	ldr	r4, [r7, #28]
 8008956:	b97c      	cbnz	r4, 8008978 <__pow5mult+0x48>
 8008958:	2010      	movs	r0, #16
 800895a:	f7ff fd81 	bl	8008460 <malloc>
 800895e:	4602      	mov	r2, r0
 8008960:	61f8      	str	r0, [r7, #28]
 8008962:	b928      	cbnz	r0, 8008970 <__pow5mult+0x40>
 8008964:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008968:	4b1c      	ldr	r3, [pc, #112]	@ (80089dc <__pow5mult+0xac>)
 800896a:	481d      	ldr	r0, [pc, #116]	@ (80089e0 <__pow5mult+0xb0>)
 800896c:	f000 fdaa 	bl	80094c4 <__assert_func>
 8008970:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008974:	6004      	str	r4, [r0, #0]
 8008976:	60c4      	str	r4, [r0, #12]
 8008978:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800897c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008980:	b94c      	cbnz	r4, 8008996 <__pow5mult+0x66>
 8008982:	f240 2171 	movw	r1, #625	@ 0x271
 8008986:	4638      	mov	r0, r7
 8008988:	f7ff ff14 	bl	80087b4 <__i2b>
 800898c:	2300      	movs	r3, #0
 800898e:	4604      	mov	r4, r0
 8008990:	f8c8 0008 	str.w	r0, [r8, #8]
 8008994:	6003      	str	r3, [r0, #0]
 8008996:	f04f 0900 	mov.w	r9, #0
 800899a:	07eb      	lsls	r3, r5, #31
 800899c:	d50a      	bpl.n	80089b4 <__pow5mult+0x84>
 800899e:	4631      	mov	r1, r6
 80089a0:	4622      	mov	r2, r4
 80089a2:	4638      	mov	r0, r7
 80089a4:	f7ff ff1c 	bl	80087e0 <__multiply>
 80089a8:	4680      	mov	r8, r0
 80089aa:	4631      	mov	r1, r6
 80089ac:	4638      	mov	r0, r7
 80089ae:	f7ff fe4d 	bl	800864c <_Bfree>
 80089b2:	4646      	mov	r6, r8
 80089b4:	106d      	asrs	r5, r5, #1
 80089b6:	d00b      	beq.n	80089d0 <__pow5mult+0xa0>
 80089b8:	6820      	ldr	r0, [r4, #0]
 80089ba:	b938      	cbnz	r0, 80089cc <__pow5mult+0x9c>
 80089bc:	4622      	mov	r2, r4
 80089be:	4621      	mov	r1, r4
 80089c0:	4638      	mov	r0, r7
 80089c2:	f7ff ff0d 	bl	80087e0 <__multiply>
 80089c6:	6020      	str	r0, [r4, #0]
 80089c8:	f8c0 9000 	str.w	r9, [r0]
 80089cc:	4604      	mov	r4, r0
 80089ce:	e7e4      	b.n	800899a <__pow5mult+0x6a>
 80089d0:	4630      	mov	r0, r6
 80089d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089d6:	bf00      	nop
 80089d8:	0800a858 	.word	0x0800a858
 80089dc:	0800a77d 	.word	0x0800a77d
 80089e0:	0800a7fd 	.word	0x0800a7fd

080089e4 <__lshift>:
 80089e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089e8:	460c      	mov	r4, r1
 80089ea:	4607      	mov	r7, r0
 80089ec:	4691      	mov	r9, r2
 80089ee:	6923      	ldr	r3, [r4, #16]
 80089f0:	6849      	ldr	r1, [r1, #4]
 80089f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089f6:	68a3      	ldr	r3, [r4, #8]
 80089f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089fc:	f108 0601 	add.w	r6, r8, #1
 8008a00:	42b3      	cmp	r3, r6
 8008a02:	db0b      	blt.n	8008a1c <__lshift+0x38>
 8008a04:	4638      	mov	r0, r7
 8008a06:	f7ff fde1 	bl	80085cc <_Balloc>
 8008a0a:	4605      	mov	r5, r0
 8008a0c:	b948      	cbnz	r0, 8008a22 <__lshift+0x3e>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008a14:	4b27      	ldr	r3, [pc, #156]	@ (8008ab4 <__lshift+0xd0>)
 8008a16:	4828      	ldr	r0, [pc, #160]	@ (8008ab8 <__lshift+0xd4>)
 8008a18:	f000 fd54 	bl	80094c4 <__assert_func>
 8008a1c:	3101      	adds	r1, #1
 8008a1e:	005b      	lsls	r3, r3, #1
 8008a20:	e7ee      	b.n	8008a00 <__lshift+0x1c>
 8008a22:	2300      	movs	r3, #0
 8008a24:	f100 0114 	add.w	r1, r0, #20
 8008a28:	f100 0210 	add.w	r2, r0, #16
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	4553      	cmp	r3, sl
 8008a30:	db33      	blt.n	8008a9a <__lshift+0xb6>
 8008a32:	6920      	ldr	r0, [r4, #16]
 8008a34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a38:	f104 0314 	add.w	r3, r4, #20
 8008a3c:	f019 091f 	ands.w	r9, r9, #31
 8008a40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008a48:	d02b      	beq.n	8008aa2 <__lshift+0xbe>
 8008a4a:	468a      	mov	sl, r1
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f1c9 0e20 	rsb	lr, r9, #32
 8008a52:	6818      	ldr	r0, [r3, #0]
 8008a54:	fa00 f009 	lsl.w	r0, r0, r9
 8008a58:	4310      	orrs	r0, r2
 8008a5a:	f84a 0b04 	str.w	r0, [sl], #4
 8008a5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a62:	459c      	cmp	ip, r3
 8008a64:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a68:	d8f3      	bhi.n	8008a52 <__lshift+0x6e>
 8008a6a:	ebac 0304 	sub.w	r3, ip, r4
 8008a6e:	3b15      	subs	r3, #21
 8008a70:	f023 0303 	bic.w	r3, r3, #3
 8008a74:	3304      	adds	r3, #4
 8008a76:	f104 0015 	add.w	r0, r4, #21
 8008a7a:	4584      	cmp	ip, r0
 8008a7c:	bf38      	it	cc
 8008a7e:	2304      	movcc	r3, #4
 8008a80:	50ca      	str	r2, [r1, r3]
 8008a82:	b10a      	cbz	r2, 8008a88 <__lshift+0xa4>
 8008a84:	f108 0602 	add.w	r6, r8, #2
 8008a88:	3e01      	subs	r6, #1
 8008a8a:	4638      	mov	r0, r7
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	612e      	str	r6, [r5, #16]
 8008a90:	f7ff fddc 	bl	800864c <_Bfree>
 8008a94:	4628      	mov	r0, r5
 8008a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	e7c5      	b.n	8008a2e <__lshift+0x4a>
 8008aa2:	3904      	subs	r1, #4
 8008aa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aa8:	459c      	cmp	ip, r3
 8008aaa:	f841 2f04 	str.w	r2, [r1, #4]!
 8008aae:	d8f9      	bhi.n	8008aa4 <__lshift+0xc0>
 8008ab0:	e7ea      	b.n	8008a88 <__lshift+0xa4>
 8008ab2:	bf00      	nop
 8008ab4:	0800a7ec 	.word	0x0800a7ec
 8008ab8:	0800a7fd 	.word	0x0800a7fd

08008abc <__mcmp>:
 8008abc:	4603      	mov	r3, r0
 8008abe:	690a      	ldr	r2, [r1, #16]
 8008ac0:	6900      	ldr	r0, [r0, #16]
 8008ac2:	b530      	push	{r4, r5, lr}
 8008ac4:	1a80      	subs	r0, r0, r2
 8008ac6:	d10e      	bne.n	8008ae6 <__mcmp+0x2a>
 8008ac8:	3314      	adds	r3, #20
 8008aca:	3114      	adds	r1, #20
 8008acc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008ad0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008ad4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ad8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008adc:	4295      	cmp	r5, r2
 8008ade:	d003      	beq.n	8008ae8 <__mcmp+0x2c>
 8008ae0:	d205      	bcs.n	8008aee <__mcmp+0x32>
 8008ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae6:	bd30      	pop	{r4, r5, pc}
 8008ae8:	42a3      	cmp	r3, r4
 8008aea:	d3f3      	bcc.n	8008ad4 <__mcmp+0x18>
 8008aec:	e7fb      	b.n	8008ae6 <__mcmp+0x2a>
 8008aee:	2001      	movs	r0, #1
 8008af0:	e7f9      	b.n	8008ae6 <__mcmp+0x2a>
	...

08008af4 <__mdiff>:
 8008af4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af8:	4689      	mov	r9, r1
 8008afa:	4606      	mov	r6, r0
 8008afc:	4611      	mov	r1, r2
 8008afe:	4648      	mov	r0, r9
 8008b00:	4614      	mov	r4, r2
 8008b02:	f7ff ffdb 	bl	8008abc <__mcmp>
 8008b06:	1e05      	subs	r5, r0, #0
 8008b08:	d112      	bne.n	8008b30 <__mdiff+0x3c>
 8008b0a:	4629      	mov	r1, r5
 8008b0c:	4630      	mov	r0, r6
 8008b0e:	f7ff fd5d 	bl	80085cc <_Balloc>
 8008b12:	4602      	mov	r2, r0
 8008b14:	b928      	cbnz	r0, 8008b22 <__mdiff+0x2e>
 8008b16:	f240 2137 	movw	r1, #567	@ 0x237
 8008b1a:	4b3e      	ldr	r3, [pc, #248]	@ (8008c14 <__mdiff+0x120>)
 8008b1c:	483e      	ldr	r0, [pc, #248]	@ (8008c18 <__mdiff+0x124>)
 8008b1e:	f000 fcd1 	bl	80094c4 <__assert_func>
 8008b22:	2301      	movs	r3, #1
 8008b24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b28:	4610      	mov	r0, r2
 8008b2a:	b003      	add	sp, #12
 8008b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b30:	bfbc      	itt	lt
 8008b32:	464b      	movlt	r3, r9
 8008b34:	46a1      	movlt	r9, r4
 8008b36:	4630      	mov	r0, r6
 8008b38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b3c:	bfba      	itte	lt
 8008b3e:	461c      	movlt	r4, r3
 8008b40:	2501      	movlt	r5, #1
 8008b42:	2500      	movge	r5, #0
 8008b44:	f7ff fd42 	bl	80085cc <_Balloc>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	b918      	cbnz	r0, 8008b54 <__mdiff+0x60>
 8008b4c:	f240 2145 	movw	r1, #581	@ 0x245
 8008b50:	4b30      	ldr	r3, [pc, #192]	@ (8008c14 <__mdiff+0x120>)
 8008b52:	e7e3      	b.n	8008b1c <__mdiff+0x28>
 8008b54:	f100 0b14 	add.w	fp, r0, #20
 8008b58:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b5c:	f109 0310 	add.w	r3, r9, #16
 8008b60:	60c5      	str	r5, [r0, #12]
 8008b62:	f04f 0c00 	mov.w	ip, #0
 8008b66:	f109 0514 	add.w	r5, r9, #20
 8008b6a:	46d9      	mov	r9, fp
 8008b6c:	6926      	ldr	r6, [r4, #16]
 8008b6e:	f104 0e14 	add.w	lr, r4, #20
 8008b72:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008b76:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008b7a:	9301      	str	r3, [sp, #4]
 8008b7c:	9b01      	ldr	r3, [sp, #4]
 8008b7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008b82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008b86:	b281      	uxth	r1, r0
 8008b88:	9301      	str	r3, [sp, #4]
 8008b8a:	fa1f f38a 	uxth.w	r3, sl
 8008b8e:	1a5b      	subs	r3, r3, r1
 8008b90:	0c00      	lsrs	r0, r0, #16
 8008b92:	4463      	add	r3, ip
 8008b94:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008b98:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008ba2:	4576      	cmp	r6, lr
 8008ba4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ba8:	f849 3b04 	str.w	r3, [r9], #4
 8008bac:	d8e6      	bhi.n	8008b7c <__mdiff+0x88>
 8008bae:	1b33      	subs	r3, r6, r4
 8008bb0:	3b15      	subs	r3, #21
 8008bb2:	f023 0303 	bic.w	r3, r3, #3
 8008bb6:	3415      	adds	r4, #21
 8008bb8:	3304      	adds	r3, #4
 8008bba:	42a6      	cmp	r6, r4
 8008bbc:	bf38      	it	cc
 8008bbe:	2304      	movcc	r3, #4
 8008bc0:	441d      	add	r5, r3
 8008bc2:	445b      	add	r3, fp
 8008bc4:	461e      	mov	r6, r3
 8008bc6:	462c      	mov	r4, r5
 8008bc8:	4544      	cmp	r4, r8
 8008bca:	d30e      	bcc.n	8008bea <__mdiff+0xf6>
 8008bcc:	f108 0103 	add.w	r1, r8, #3
 8008bd0:	1b49      	subs	r1, r1, r5
 8008bd2:	f021 0103 	bic.w	r1, r1, #3
 8008bd6:	3d03      	subs	r5, #3
 8008bd8:	45a8      	cmp	r8, r5
 8008bda:	bf38      	it	cc
 8008bdc:	2100      	movcc	r1, #0
 8008bde:	440b      	add	r3, r1
 8008be0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008be4:	b199      	cbz	r1, 8008c0e <__mdiff+0x11a>
 8008be6:	6117      	str	r7, [r2, #16]
 8008be8:	e79e      	b.n	8008b28 <__mdiff+0x34>
 8008bea:	46e6      	mov	lr, ip
 8008bec:	f854 1b04 	ldr.w	r1, [r4], #4
 8008bf0:	fa1f fc81 	uxth.w	ip, r1
 8008bf4:	44f4      	add	ip, lr
 8008bf6:	0c08      	lsrs	r0, r1, #16
 8008bf8:	4471      	add	r1, lr
 8008bfa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008bfe:	b289      	uxth	r1, r1
 8008c00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008c04:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c08:	f846 1b04 	str.w	r1, [r6], #4
 8008c0c:	e7dc      	b.n	8008bc8 <__mdiff+0xd4>
 8008c0e:	3f01      	subs	r7, #1
 8008c10:	e7e6      	b.n	8008be0 <__mdiff+0xec>
 8008c12:	bf00      	nop
 8008c14:	0800a7ec 	.word	0x0800a7ec
 8008c18:	0800a7fd 	.word	0x0800a7fd

08008c1c <__d2b>:
 8008c1c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008c20:	2101      	movs	r1, #1
 8008c22:	4690      	mov	r8, r2
 8008c24:	4699      	mov	r9, r3
 8008c26:	9e08      	ldr	r6, [sp, #32]
 8008c28:	f7ff fcd0 	bl	80085cc <_Balloc>
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	b930      	cbnz	r0, 8008c3e <__d2b+0x22>
 8008c30:	4602      	mov	r2, r0
 8008c32:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c36:	4b23      	ldr	r3, [pc, #140]	@ (8008cc4 <__d2b+0xa8>)
 8008c38:	4823      	ldr	r0, [pc, #140]	@ (8008cc8 <__d2b+0xac>)
 8008c3a:	f000 fc43 	bl	80094c4 <__assert_func>
 8008c3e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008c42:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c46:	b10d      	cbz	r5, 8008c4c <__d2b+0x30>
 8008c48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c4c:	9301      	str	r3, [sp, #4]
 8008c4e:	f1b8 0300 	subs.w	r3, r8, #0
 8008c52:	d024      	beq.n	8008c9e <__d2b+0x82>
 8008c54:	4668      	mov	r0, sp
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	f7ff fd7f 	bl	800875a <__lo0bits>
 8008c5c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008c60:	b1d8      	cbz	r0, 8008c9a <__d2b+0x7e>
 8008c62:	f1c0 0320 	rsb	r3, r0, #32
 8008c66:	fa02 f303 	lsl.w	r3, r2, r3
 8008c6a:	430b      	orrs	r3, r1
 8008c6c:	40c2      	lsrs	r2, r0
 8008c6e:	6163      	str	r3, [r4, #20]
 8008c70:	9201      	str	r2, [sp, #4]
 8008c72:	9b01      	ldr	r3, [sp, #4]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	bf0c      	ite	eq
 8008c78:	2201      	moveq	r2, #1
 8008c7a:	2202      	movne	r2, #2
 8008c7c:	61a3      	str	r3, [r4, #24]
 8008c7e:	6122      	str	r2, [r4, #16]
 8008c80:	b1ad      	cbz	r5, 8008cae <__d2b+0x92>
 8008c82:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008c86:	4405      	add	r5, r0
 8008c88:	6035      	str	r5, [r6, #0]
 8008c8a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c90:	6018      	str	r0, [r3, #0]
 8008c92:	4620      	mov	r0, r4
 8008c94:	b002      	add	sp, #8
 8008c96:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008c9a:	6161      	str	r1, [r4, #20]
 8008c9c:	e7e9      	b.n	8008c72 <__d2b+0x56>
 8008c9e:	a801      	add	r0, sp, #4
 8008ca0:	f7ff fd5b 	bl	800875a <__lo0bits>
 8008ca4:	9b01      	ldr	r3, [sp, #4]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	6163      	str	r3, [r4, #20]
 8008caa:	3020      	adds	r0, #32
 8008cac:	e7e7      	b.n	8008c7e <__d2b+0x62>
 8008cae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008cb2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008cb6:	6030      	str	r0, [r6, #0]
 8008cb8:	6918      	ldr	r0, [r3, #16]
 8008cba:	f7ff fd2f 	bl	800871c <__hi0bits>
 8008cbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008cc2:	e7e4      	b.n	8008c8e <__d2b+0x72>
 8008cc4:	0800a7ec 	.word	0x0800a7ec
 8008cc8:	0800a7fd 	.word	0x0800a7fd

08008ccc <__ssputs_r>:
 8008ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cd0:	461f      	mov	r7, r3
 8008cd2:	688e      	ldr	r6, [r1, #8]
 8008cd4:	4682      	mov	sl, r0
 8008cd6:	42be      	cmp	r6, r7
 8008cd8:	460c      	mov	r4, r1
 8008cda:	4690      	mov	r8, r2
 8008cdc:	680b      	ldr	r3, [r1, #0]
 8008cde:	d82d      	bhi.n	8008d3c <__ssputs_r+0x70>
 8008ce0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ce4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ce8:	d026      	beq.n	8008d38 <__ssputs_r+0x6c>
 8008cea:	6965      	ldr	r5, [r4, #20]
 8008cec:	6909      	ldr	r1, [r1, #16]
 8008cee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008cf2:	eba3 0901 	sub.w	r9, r3, r1
 8008cf6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008cfa:	1c7b      	adds	r3, r7, #1
 8008cfc:	444b      	add	r3, r9
 8008cfe:	106d      	asrs	r5, r5, #1
 8008d00:	429d      	cmp	r5, r3
 8008d02:	bf38      	it	cc
 8008d04:	461d      	movcc	r5, r3
 8008d06:	0553      	lsls	r3, r2, #21
 8008d08:	d527      	bpl.n	8008d5a <__ssputs_r+0x8e>
 8008d0a:	4629      	mov	r1, r5
 8008d0c:	f7ff fbd2 	bl	80084b4 <_malloc_r>
 8008d10:	4606      	mov	r6, r0
 8008d12:	b360      	cbz	r0, 8008d6e <__ssputs_r+0xa2>
 8008d14:	464a      	mov	r2, r9
 8008d16:	6921      	ldr	r1, [r4, #16]
 8008d18:	f000 fbc6 	bl	80094a8 <memcpy>
 8008d1c:	89a3      	ldrh	r3, [r4, #12]
 8008d1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008d22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d26:	81a3      	strh	r3, [r4, #12]
 8008d28:	6126      	str	r6, [r4, #16]
 8008d2a:	444e      	add	r6, r9
 8008d2c:	6026      	str	r6, [r4, #0]
 8008d2e:	463e      	mov	r6, r7
 8008d30:	6165      	str	r5, [r4, #20]
 8008d32:	eba5 0509 	sub.w	r5, r5, r9
 8008d36:	60a5      	str	r5, [r4, #8]
 8008d38:	42be      	cmp	r6, r7
 8008d3a:	d900      	bls.n	8008d3e <__ssputs_r+0x72>
 8008d3c:	463e      	mov	r6, r7
 8008d3e:	4632      	mov	r2, r6
 8008d40:	4641      	mov	r1, r8
 8008d42:	6820      	ldr	r0, [r4, #0]
 8008d44:	f000 fb63 	bl	800940e <memmove>
 8008d48:	2000      	movs	r0, #0
 8008d4a:	68a3      	ldr	r3, [r4, #8]
 8008d4c:	1b9b      	subs	r3, r3, r6
 8008d4e:	60a3      	str	r3, [r4, #8]
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	4433      	add	r3, r6
 8008d54:	6023      	str	r3, [r4, #0]
 8008d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d5a:	462a      	mov	r2, r5
 8008d5c:	f000 fbf6 	bl	800954c <_realloc_r>
 8008d60:	4606      	mov	r6, r0
 8008d62:	2800      	cmp	r0, #0
 8008d64:	d1e0      	bne.n	8008d28 <__ssputs_r+0x5c>
 8008d66:	4650      	mov	r0, sl
 8008d68:	6921      	ldr	r1, [r4, #16]
 8008d6a:	f7ff fb31 	bl	80083d0 <_free_r>
 8008d6e:	230c      	movs	r3, #12
 8008d70:	f8ca 3000 	str.w	r3, [sl]
 8008d74:	89a3      	ldrh	r3, [r4, #12]
 8008d76:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d7e:	81a3      	strh	r3, [r4, #12]
 8008d80:	e7e9      	b.n	8008d56 <__ssputs_r+0x8a>
	...

08008d84 <_svfiprintf_r>:
 8008d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d88:	4698      	mov	r8, r3
 8008d8a:	898b      	ldrh	r3, [r1, #12]
 8008d8c:	4607      	mov	r7, r0
 8008d8e:	061b      	lsls	r3, r3, #24
 8008d90:	460d      	mov	r5, r1
 8008d92:	4614      	mov	r4, r2
 8008d94:	b09d      	sub	sp, #116	@ 0x74
 8008d96:	d510      	bpl.n	8008dba <_svfiprintf_r+0x36>
 8008d98:	690b      	ldr	r3, [r1, #16]
 8008d9a:	b973      	cbnz	r3, 8008dba <_svfiprintf_r+0x36>
 8008d9c:	2140      	movs	r1, #64	@ 0x40
 8008d9e:	f7ff fb89 	bl	80084b4 <_malloc_r>
 8008da2:	6028      	str	r0, [r5, #0]
 8008da4:	6128      	str	r0, [r5, #16]
 8008da6:	b930      	cbnz	r0, 8008db6 <_svfiprintf_r+0x32>
 8008da8:	230c      	movs	r3, #12
 8008daa:	603b      	str	r3, [r7, #0]
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	b01d      	add	sp, #116	@ 0x74
 8008db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db6:	2340      	movs	r3, #64	@ 0x40
 8008db8:	616b      	str	r3, [r5, #20]
 8008dba:	2300      	movs	r3, #0
 8008dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dbe:	2320      	movs	r3, #32
 8008dc0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008dc4:	2330      	movs	r3, #48	@ 0x30
 8008dc6:	f04f 0901 	mov.w	r9, #1
 8008dca:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dce:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008f68 <_svfiprintf_r+0x1e4>
 8008dd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008dd6:	4623      	mov	r3, r4
 8008dd8:	469a      	mov	sl, r3
 8008dda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dde:	b10a      	cbz	r2, 8008de4 <_svfiprintf_r+0x60>
 8008de0:	2a25      	cmp	r2, #37	@ 0x25
 8008de2:	d1f9      	bne.n	8008dd8 <_svfiprintf_r+0x54>
 8008de4:	ebba 0b04 	subs.w	fp, sl, r4
 8008de8:	d00b      	beq.n	8008e02 <_svfiprintf_r+0x7e>
 8008dea:	465b      	mov	r3, fp
 8008dec:	4622      	mov	r2, r4
 8008dee:	4629      	mov	r1, r5
 8008df0:	4638      	mov	r0, r7
 8008df2:	f7ff ff6b 	bl	8008ccc <__ssputs_r>
 8008df6:	3001      	adds	r0, #1
 8008df8:	f000 80a7 	beq.w	8008f4a <_svfiprintf_r+0x1c6>
 8008dfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dfe:	445a      	add	r2, fp
 8008e00:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e02:	f89a 3000 	ldrb.w	r3, [sl]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	f000 809f 	beq.w	8008f4a <_svfiprintf_r+0x1c6>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008e12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e16:	f10a 0a01 	add.w	sl, sl, #1
 8008e1a:	9304      	str	r3, [sp, #16]
 8008e1c:	9307      	str	r3, [sp, #28]
 8008e1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e22:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e24:	4654      	mov	r4, sl
 8008e26:	2205      	movs	r2, #5
 8008e28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e2c:	484e      	ldr	r0, [pc, #312]	@ (8008f68 <_svfiprintf_r+0x1e4>)
 8008e2e:	f7fe fc6e 	bl	800770e <memchr>
 8008e32:	9a04      	ldr	r2, [sp, #16]
 8008e34:	b9d8      	cbnz	r0, 8008e6e <_svfiprintf_r+0xea>
 8008e36:	06d0      	lsls	r0, r2, #27
 8008e38:	bf44      	itt	mi
 8008e3a:	2320      	movmi	r3, #32
 8008e3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e40:	0711      	lsls	r1, r2, #28
 8008e42:	bf44      	itt	mi
 8008e44:	232b      	movmi	r3, #43	@ 0x2b
 8008e46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e4a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e50:	d015      	beq.n	8008e7e <_svfiprintf_r+0xfa>
 8008e52:	4654      	mov	r4, sl
 8008e54:	2000      	movs	r0, #0
 8008e56:	f04f 0c0a 	mov.w	ip, #10
 8008e5a:	9a07      	ldr	r2, [sp, #28]
 8008e5c:	4621      	mov	r1, r4
 8008e5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e62:	3b30      	subs	r3, #48	@ 0x30
 8008e64:	2b09      	cmp	r3, #9
 8008e66:	d94b      	bls.n	8008f00 <_svfiprintf_r+0x17c>
 8008e68:	b1b0      	cbz	r0, 8008e98 <_svfiprintf_r+0x114>
 8008e6a:	9207      	str	r2, [sp, #28]
 8008e6c:	e014      	b.n	8008e98 <_svfiprintf_r+0x114>
 8008e6e:	eba0 0308 	sub.w	r3, r0, r8
 8008e72:	fa09 f303 	lsl.w	r3, r9, r3
 8008e76:	4313      	orrs	r3, r2
 8008e78:	46a2      	mov	sl, r4
 8008e7a:	9304      	str	r3, [sp, #16]
 8008e7c:	e7d2      	b.n	8008e24 <_svfiprintf_r+0xa0>
 8008e7e:	9b03      	ldr	r3, [sp, #12]
 8008e80:	1d19      	adds	r1, r3, #4
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	9103      	str	r1, [sp, #12]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	bfbb      	ittet	lt
 8008e8a:	425b      	neglt	r3, r3
 8008e8c:	f042 0202 	orrlt.w	r2, r2, #2
 8008e90:	9307      	strge	r3, [sp, #28]
 8008e92:	9307      	strlt	r3, [sp, #28]
 8008e94:	bfb8      	it	lt
 8008e96:	9204      	strlt	r2, [sp, #16]
 8008e98:	7823      	ldrb	r3, [r4, #0]
 8008e9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e9c:	d10a      	bne.n	8008eb4 <_svfiprintf_r+0x130>
 8008e9e:	7863      	ldrb	r3, [r4, #1]
 8008ea0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ea2:	d132      	bne.n	8008f0a <_svfiprintf_r+0x186>
 8008ea4:	9b03      	ldr	r3, [sp, #12]
 8008ea6:	3402      	adds	r4, #2
 8008ea8:	1d1a      	adds	r2, r3, #4
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	9203      	str	r2, [sp, #12]
 8008eae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008eb2:	9305      	str	r3, [sp, #20]
 8008eb4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008f6c <_svfiprintf_r+0x1e8>
 8008eb8:	2203      	movs	r2, #3
 8008eba:	4650      	mov	r0, sl
 8008ebc:	7821      	ldrb	r1, [r4, #0]
 8008ebe:	f7fe fc26 	bl	800770e <memchr>
 8008ec2:	b138      	cbz	r0, 8008ed4 <_svfiprintf_r+0x150>
 8008ec4:	2240      	movs	r2, #64	@ 0x40
 8008ec6:	9b04      	ldr	r3, [sp, #16]
 8008ec8:	eba0 000a 	sub.w	r0, r0, sl
 8008ecc:	4082      	lsls	r2, r0
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	3401      	adds	r4, #1
 8008ed2:	9304      	str	r3, [sp, #16]
 8008ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ed8:	2206      	movs	r2, #6
 8008eda:	4825      	ldr	r0, [pc, #148]	@ (8008f70 <_svfiprintf_r+0x1ec>)
 8008edc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ee0:	f7fe fc15 	bl	800770e <memchr>
 8008ee4:	2800      	cmp	r0, #0
 8008ee6:	d036      	beq.n	8008f56 <_svfiprintf_r+0x1d2>
 8008ee8:	4b22      	ldr	r3, [pc, #136]	@ (8008f74 <_svfiprintf_r+0x1f0>)
 8008eea:	bb1b      	cbnz	r3, 8008f34 <_svfiprintf_r+0x1b0>
 8008eec:	9b03      	ldr	r3, [sp, #12]
 8008eee:	3307      	adds	r3, #7
 8008ef0:	f023 0307 	bic.w	r3, r3, #7
 8008ef4:	3308      	adds	r3, #8
 8008ef6:	9303      	str	r3, [sp, #12]
 8008ef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008efa:	4433      	add	r3, r6
 8008efc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008efe:	e76a      	b.n	8008dd6 <_svfiprintf_r+0x52>
 8008f00:	460c      	mov	r4, r1
 8008f02:	2001      	movs	r0, #1
 8008f04:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f08:	e7a8      	b.n	8008e5c <_svfiprintf_r+0xd8>
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f04f 0c0a 	mov.w	ip, #10
 8008f10:	4619      	mov	r1, r3
 8008f12:	3401      	adds	r4, #1
 8008f14:	9305      	str	r3, [sp, #20]
 8008f16:	4620      	mov	r0, r4
 8008f18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f1c:	3a30      	subs	r2, #48	@ 0x30
 8008f1e:	2a09      	cmp	r2, #9
 8008f20:	d903      	bls.n	8008f2a <_svfiprintf_r+0x1a6>
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d0c6      	beq.n	8008eb4 <_svfiprintf_r+0x130>
 8008f26:	9105      	str	r1, [sp, #20]
 8008f28:	e7c4      	b.n	8008eb4 <_svfiprintf_r+0x130>
 8008f2a:	4604      	mov	r4, r0
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f32:	e7f0      	b.n	8008f16 <_svfiprintf_r+0x192>
 8008f34:	ab03      	add	r3, sp, #12
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	462a      	mov	r2, r5
 8008f3a:	4638      	mov	r0, r7
 8008f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f78 <_svfiprintf_r+0x1f4>)
 8008f3e:	a904      	add	r1, sp, #16
 8008f40:	f7fd fd6a 	bl	8006a18 <_printf_float>
 8008f44:	1c42      	adds	r2, r0, #1
 8008f46:	4606      	mov	r6, r0
 8008f48:	d1d6      	bne.n	8008ef8 <_svfiprintf_r+0x174>
 8008f4a:	89ab      	ldrh	r3, [r5, #12]
 8008f4c:	065b      	lsls	r3, r3, #25
 8008f4e:	f53f af2d 	bmi.w	8008dac <_svfiprintf_r+0x28>
 8008f52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f54:	e72c      	b.n	8008db0 <_svfiprintf_r+0x2c>
 8008f56:	ab03      	add	r3, sp, #12
 8008f58:	9300      	str	r3, [sp, #0]
 8008f5a:	462a      	mov	r2, r5
 8008f5c:	4638      	mov	r0, r7
 8008f5e:	4b06      	ldr	r3, [pc, #24]	@ (8008f78 <_svfiprintf_r+0x1f4>)
 8008f60:	a904      	add	r1, sp, #16
 8008f62:	f7fd fff7 	bl	8006f54 <_printf_i>
 8008f66:	e7ed      	b.n	8008f44 <_svfiprintf_r+0x1c0>
 8008f68:	0800a958 	.word	0x0800a958
 8008f6c:	0800a95e 	.word	0x0800a95e
 8008f70:	0800a962 	.word	0x0800a962
 8008f74:	08006a19 	.word	0x08006a19
 8008f78:	08008ccd 	.word	0x08008ccd

08008f7c <__sfputc_r>:
 8008f7c:	6893      	ldr	r3, [r2, #8]
 8008f7e:	b410      	push	{r4}
 8008f80:	3b01      	subs	r3, #1
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	6093      	str	r3, [r2, #8]
 8008f86:	da07      	bge.n	8008f98 <__sfputc_r+0x1c>
 8008f88:	6994      	ldr	r4, [r2, #24]
 8008f8a:	42a3      	cmp	r3, r4
 8008f8c:	db01      	blt.n	8008f92 <__sfputc_r+0x16>
 8008f8e:	290a      	cmp	r1, #10
 8008f90:	d102      	bne.n	8008f98 <__sfputc_r+0x1c>
 8008f92:	bc10      	pop	{r4}
 8008f94:	f7fe baa7 	b.w	80074e6 <__swbuf_r>
 8008f98:	6813      	ldr	r3, [r2, #0]
 8008f9a:	1c58      	adds	r0, r3, #1
 8008f9c:	6010      	str	r0, [r2, #0]
 8008f9e:	7019      	strb	r1, [r3, #0]
 8008fa0:	4608      	mov	r0, r1
 8008fa2:	bc10      	pop	{r4}
 8008fa4:	4770      	bx	lr

08008fa6 <__sfputs_r>:
 8008fa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa8:	4606      	mov	r6, r0
 8008faa:	460f      	mov	r7, r1
 8008fac:	4614      	mov	r4, r2
 8008fae:	18d5      	adds	r5, r2, r3
 8008fb0:	42ac      	cmp	r4, r5
 8008fb2:	d101      	bne.n	8008fb8 <__sfputs_r+0x12>
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	e007      	b.n	8008fc8 <__sfputs_r+0x22>
 8008fb8:	463a      	mov	r2, r7
 8008fba:	4630      	mov	r0, r6
 8008fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fc0:	f7ff ffdc 	bl	8008f7c <__sfputc_r>
 8008fc4:	1c43      	adds	r3, r0, #1
 8008fc6:	d1f3      	bne.n	8008fb0 <__sfputs_r+0xa>
 8008fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fcc <_vfiprintf_r>:
 8008fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd0:	460d      	mov	r5, r1
 8008fd2:	4614      	mov	r4, r2
 8008fd4:	4698      	mov	r8, r3
 8008fd6:	4606      	mov	r6, r0
 8008fd8:	b09d      	sub	sp, #116	@ 0x74
 8008fda:	b118      	cbz	r0, 8008fe4 <_vfiprintf_r+0x18>
 8008fdc:	6a03      	ldr	r3, [r0, #32]
 8008fde:	b90b      	cbnz	r3, 8008fe4 <_vfiprintf_r+0x18>
 8008fe0:	f7fe f964 	bl	80072ac <__sinit>
 8008fe4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fe6:	07d9      	lsls	r1, r3, #31
 8008fe8:	d405      	bmi.n	8008ff6 <_vfiprintf_r+0x2a>
 8008fea:	89ab      	ldrh	r3, [r5, #12]
 8008fec:	059a      	lsls	r2, r3, #22
 8008fee:	d402      	bmi.n	8008ff6 <_vfiprintf_r+0x2a>
 8008ff0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ff2:	f7fe fb8a 	bl	800770a <__retarget_lock_acquire_recursive>
 8008ff6:	89ab      	ldrh	r3, [r5, #12]
 8008ff8:	071b      	lsls	r3, r3, #28
 8008ffa:	d501      	bpl.n	8009000 <_vfiprintf_r+0x34>
 8008ffc:	692b      	ldr	r3, [r5, #16]
 8008ffe:	b99b      	cbnz	r3, 8009028 <_vfiprintf_r+0x5c>
 8009000:	4629      	mov	r1, r5
 8009002:	4630      	mov	r0, r6
 8009004:	f7fe faae 	bl	8007564 <__swsetup_r>
 8009008:	b170      	cbz	r0, 8009028 <_vfiprintf_r+0x5c>
 800900a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800900c:	07dc      	lsls	r4, r3, #31
 800900e:	d504      	bpl.n	800901a <_vfiprintf_r+0x4e>
 8009010:	f04f 30ff 	mov.w	r0, #4294967295
 8009014:	b01d      	add	sp, #116	@ 0x74
 8009016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800901a:	89ab      	ldrh	r3, [r5, #12]
 800901c:	0598      	lsls	r0, r3, #22
 800901e:	d4f7      	bmi.n	8009010 <_vfiprintf_r+0x44>
 8009020:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009022:	f7fe fb73 	bl	800770c <__retarget_lock_release_recursive>
 8009026:	e7f3      	b.n	8009010 <_vfiprintf_r+0x44>
 8009028:	2300      	movs	r3, #0
 800902a:	9309      	str	r3, [sp, #36]	@ 0x24
 800902c:	2320      	movs	r3, #32
 800902e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009032:	2330      	movs	r3, #48	@ 0x30
 8009034:	f04f 0901 	mov.w	r9, #1
 8009038:	f8cd 800c 	str.w	r8, [sp, #12]
 800903c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80091e8 <_vfiprintf_r+0x21c>
 8009040:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009044:	4623      	mov	r3, r4
 8009046:	469a      	mov	sl, r3
 8009048:	f813 2b01 	ldrb.w	r2, [r3], #1
 800904c:	b10a      	cbz	r2, 8009052 <_vfiprintf_r+0x86>
 800904e:	2a25      	cmp	r2, #37	@ 0x25
 8009050:	d1f9      	bne.n	8009046 <_vfiprintf_r+0x7a>
 8009052:	ebba 0b04 	subs.w	fp, sl, r4
 8009056:	d00b      	beq.n	8009070 <_vfiprintf_r+0xa4>
 8009058:	465b      	mov	r3, fp
 800905a:	4622      	mov	r2, r4
 800905c:	4629      	mov	r1, r5
 800905e:	4630      	mov	r0, r6
 8009060:	f7ff ffa1 	bl	8008fa6 <__sfputs_r>
 8009064:	3001      	adds	r0, #1
 8009066:	f000 80a7 	beq.w	80091b8 <_vfiprintf_r+0x1ec>
 800906a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800906c:	445a      	add	r2, fp
 800906e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009070:	f89a 3000 	ldrb.w	r3, [sl]
 8009074:	2b00      	cmp	r3, #0
 8009076:	f000 809f 	beq.w	80091b8 <_vfiprintf_r+0x1ec>
 800907a:	2300      	movs	r3, #0
 800907c:	f04f 32ff 	mov.w	r2, #4294967295
 8009080:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009084:	f10a 0a01 	add.w	sl, sl, #1
 8009088:	9304      	str	r3, [sp, #16]
 800908a:	9307      	str	r3, [sp, #28]
 800908c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009090:	931a      	str	r3, [sp, #104]	@ 0x68
 8009092:	4654      	mov	r4, sl
 8009094:	2205      	movs	r2, #5
 8009096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800909a:	4853      	ldr	r0, [pc, #332]	@ (80091e8 <_vfiprintf_r+0x21c>)
 800909c:	f7fe fb37 	bl	800770e <memchr>
 80090a0:	9a04      	ldr	r2, [sp, #16]
 80090a2:	b9d8      	cbnz	r0, 80090dc <_vfiprintf_r+0x110>
 80090a4:	06d1      	lsls	r1, r2, #27
 80090a6:	bf44      	itt	mi
 80090a8:	2320      	movmi	r3, #32
 80090aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090ae:	0713      	lsls	r3, r2, #28
 80090b0:	bf44      	itt	mi
 80090b2:	232b      	movmi	r3, #43	@ 0x2b
 80090b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090b8:	f89a 3000 	ldrb.w	r3, [sl]
 80090bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80090be:	d015      	beq.n	80090ec <_vfiprintf_r+0x120>
 80090c0:	4654      	mov	r4, sl
 80090c2:	2000      	movs	r0, #0
 80090c4:	f04f 0c0a 	mov.w	ip, #10
 80090c8:	9a07      	ldr	r2, [sp, #28]
 80090ca:	4621      	mov	r1, r4
 80090cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090d0:	3b30      	subs	r3, #48	@ 0x30
 80090d2:	2b09      	cmp	r3, #9
 80090d4:	d94b      	bls.n	800916e <_vfiprintf_r+0x1a2>
 80090d6:	b1b0      	cbz	r0, 8009106 <_vfiprintf_r+0x13a>
 80090d8:	9207      	str	r2, [sp, #28]
 80090da:	e014      	b.n	8009106 <_vfiprintf_r+0x13a>
 80090dc:	eba0 0308 	sub.w	r3, r0, r8
 80090e0:	fa09 f303 	lsl.w	r3, r9, r3
 80090e4:	4313      	orrs	r3, r2
 80090e6:	46a2      	mov	sl, r4
 80090e8:	9304      	str	r3, [sp, #16]
 80090ea:	e7d2      	b.n	8009092 <_vfiprintf_r+0xc6>
 80090ec:	9b03      	ldr	r3, [sp, #12]
 80090ee:	1d19      	adds	r1, r3, #4
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	9103      	str	r1, [sp, #12]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	bfbb      	ittet	lt
 80090f8:	425b      	neglt	r3, r3
 80090fa:	f042 0202 	orrlt.w	r2, r2, #2
 80090fe:	9307      	strge	r3, [sp, #28]
 8009100:	9307      	strlt	r3, [sp, #28]
 8009102:	bfb8      	it	lt
 8009104:	9204      	strlt	r2, [sp, #16]
 8009106:	7823      	ldrb	r3, [r4, #0]
 8009108:	2b2e      	cmp	r3, #46	@ 0x2e
 800910a:	d10a      	bne.n	8009122 <_vfiprintf_r+0x156>
 800910c:	7863      	ldrb	r3, [r4, #1]
 800910e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009110:	d132      	bne.n	8009178 <_vfiprintf_r+0x1ac>
 8009112:	9b03      	ldr	r3, [sp, #12]
 8009114:	3402      	adds	r4, #2
 8009116:	1d1a      	adds	r2, r3, #4
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	9203      	str	r2, [sp, #12]
 800911c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009120:	9305      	str	r3, [sp, #20]
 8009122:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80091ec <_vfiprintf_r+0x220>
 8009126:	2203      	movs	r2, #3
 8009128:	4650      	mov	r0, sl
 800912a:	7821      	ldrb	r1, [r4, #0]
 800912c:	f7fe faef 	bl	800770e <memchr>
 8009130:	b138      	cbz	r0, 8009142 <_vfiprintf_r+0x176>
 8009132:	2240      	movs	r2, #64	@ 0x40
 8009134:	9b04      	ldr	r3, [sp, #16]
 8009136:	eba0 000a 	sub.w	r0, r0, sl
 800913a:	4082      	lsls	r2, r0
 800913c:	4313      	orrs	r3, r2
 800913e:	3401      	adds	r4, #1
 8009140:	9304      	str	r3, [sp, #16]
 8009142:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009146:	2206      	movs	r2, #6
 8009148:	4829      	ldr	r0, [pc, #164]	@ (80091f0 <_vfiprintf_r+0x224>)
 800914a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800914e:	f7fe fade 	bl	800770e <memchr>
 8009152:	2800      	cmp	r0, #0
 8009154:	d03f      	beq.n	80091d6 <_vfiprintf_r+0x20a>
 8009156:	4b27      	ldr	r3, [pc, #156]	@ (80091f4 <_vfiprintf_r+0x228>)
 8009158:	bb1b      	cbnz	r3, 80091a2 <_vfiprintf_r+0x1d6>
 800915a:	9b03      	ldr	r3, [sp, #12]
 800915c:	3307      	adds	r3, #7
 800915e:	f023 0307 	bic.w	r3, r3, #7
 8009162:	3308      	adds	r3, #8
 8009164:	9303      	str	r3, [sp, #12]
 8009166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009168:	443b      	add	r3, r7
 800916a:	9309      	str	r3, [sp, #36]	@ 0x24
 800916c:	e76a      	b.n	8009044 <_vfiprintf_r+0x78>
 800916e:	460c      	mov	r4, r1
 8009170:	2001      	movs	r0, #1
 8009172:	fb0c 3202 	mla	r2, ip, r2, r3
 8009176:	e7a8      	b.n	80090ca <_vfiprintf_r+0xfe>
 8009178:	2300      	movs	r3, #0
 800917a:	f04f 0c0a 	mov.w	ip, #10
 800917e:	4619      	mov	r1, r3
 8009180:	3401      	adds	r4, #1
 8009182:	9305      	str	r3, [sp, #20]
 8009184:	4620      	mov	r0, r4
 8009186:	f810 2b01 	ldrb.w	r2, [r0], #1
 800918a:	3a30      	subs	r2, #48	@ 0x30
 800918c:	2a09      	cmp	r2, #9
 800918e:	d903      	bls.n	8009198 <_vfiprintf_r+0x1cc>
 8009190:	2b00      	cmp	r3, #0
 8009192:	d0c6      	beq.n	8009122 <_vfiprintf_r+0x156>
 8009194:	9105      	str	r1, [sp, #20]
 8009196:	e7c4      	b.n	8009122 <_vfiprintf_r+0x156>
 8009198:	4604      	mov	r4, r0
 800919a:	2301      	movs	r3, #1
 800919c:	fb0c 2101 	mla	r1, ip, r1, r2
 80091a0:	e7f0      	b.n	8009184 <_vfiprintf_r+0x1b8>
 80091a2:	ab03      	add	r3, sp, #12
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	462a      	mov	r2, r5
 80091a8:	4630      	mov	r0, r6
 80091aa:	4b13      	ldr	r3, [pc, #76]	@ (80091f8 <_vfiprintf_r+0x22c>)
 80091ac:	a904      	add	r1, sp, #16
 80091ae:	f7fd fc33 	bl	8006a18 <_printf_float>
 80091b2:	4607      	mov	r7, r0
 80091b4:	1c78      	adds	r0, r7, #1
 80091b6:	d1d6      	bne.n	8009166 <_vfiprintf_r+0x19a>
 80091b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091ba:	07d9      	lsls	r1, r3, #31
 80091bc:	d405      	bmi.n	80091ca <_vfiprintf_r+0x1fe>
 80091be:	89ab      	ldrh	r3, [r5, #12]
 80091c0:	059a      	lsls	r2, r3, #22
 80091c2:	d402      	bmi.n	80091ca <_vfiprintf_r+0x1fe>
 80091c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091c6:	f7fe faa1 	bl	800770c <__retarget_lock_release_recursive>
 80091ca:	89ab      	ldrh	r3, [r5, #12]
 80091cc:	065b      	lsls	r3, r3, #25
 80091ce:	f53f af1f 	bmi.w	8009010 <_vfiprintf_r+0x44>
 80091d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091d4:	e71e      	b.n	8009014 <_vfiprintf_r+0x48>
 80091d6:	ab03      	add	r3, sp, #12
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	462a      	mov	r2, r5
 80091dc:	4630      	mov	r0, r6
 80091de:	4b06      	ldr	r3, [pc, #24]	@ (80091f8 <_vfiprintf_r+0x22c>)
 80091e0:	a904      	add	r1, sp, #16
 80091e2:	f7fd feb7 	bl	8006f54 <_printf_i>
 80091e6:	e7e4      	b.n	80091b2 <_vfiprintf_r+0x1e6>
 80091e8:	0800a958 	.word	0x0800a958
 80091ec:	0800a95e 	.word	0x0800a95e
 80091f0:	0800a962 	.word	0x0800a962
 80091f4:	08006a19 	.word	0x08006a19
 80091f8:	08008fa7 	.word	0x08008fa7

080091fc <__sflush_r>:
 80091fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009202:	0716      	lsls	r6, r2, #28
 8009204:	4605      	mov	r5, r0
 8009206:	460c      	mov	r4, r1
 8009208:	d454      	bmi.n	80092b4 <__sflush_r+0xb8>
 800920a:	684b      	ldr	r3, [r1, #4]
 800920c:	2b00      	cmp	r3, #0
 800920e:	dc02      	bgt.n	8009216 <__sflush_r+0x1a>
 8009210:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009212:	2b00      	cmp	r3, #0
 8009214:	dd48      	ble.n	80092a8 <__sflush_r+0xac>
 8009216:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009218:	2e00      	cmp	r6, #0
 800921a:	d045      	beq.n	80092a8 <__sflush_r+0xac>
 800921c:	2300      	movs	r3, #0
 800921e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009222:	682f      	ldr	r7, [r5, #0]
 8009224:	6a21      	ldr	r1, [r4, #32]
 8009226:	602b      	str	r3, [r5, #0]
 8009228:	d030      	beq.n	800928c <__sflush_r+0x90>
 800922a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800922c:	89a3      	ldrh	r3, [r4, #12]
 800922e:	0759      	lsls	r1, r3, #29
 8009230:	d505      	bpl.n	800923e <__sflush_r+0x42>
 8009232:	6863      	ldr	r3, [r4, #4]
 8009234:	1ad2      	subs	r2, r2, r3
 8009236:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009238:	b10b      	cbz	r3, 800923e <__sflush_r+0x42>
 800923a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800923c:	1ad2      	subs	r2, r2, r3
 800923e:	2300      	movs	r3, #0
 8009240:	4628      	mov	r0, r5
 8009242:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009244:	6a21      	ldr	r1, [r4, #32]
 8009246:	47b0      	blx	r6
 8009248:	1c43      	adds	r3, r0, #1
 800924a:	89a3      	ldrh	r3, [r4, #12]
 800924c:	d106      	bne.n	800925c <__sflush_r+0x60>
 800924e:	6829      	ldr	r1, [r5, #0]
 8009250:	291d      	cmp	r1, #29
 8009252:	d82b      	bhi.n	80092ac <__sflush_r+0xb0>
 8009254:	4a28      	ldr	r2, [pc, #160]	@ (80092f8 <__sflush_r+0xfc>)
 8009256:	410a      	asrs	r2, r1
 8009258:	07d6      	lsls	r6, r2, #31
 800925a:	d427      	bmi.n	80092ac <__sflush_r+0xb0>
 800925c:	2200      	movs	r2, #0
 800925e:	6062      	str	r2, [r4, #4]
 8009260:	6922      	ldr	r2, [r4, #16]
 8009262:	04d9      	lsls	r1, r3, #19
 8009264:	6022      	str	r2, [r4, #0]
 8009266:	d504      	bpl.n	8009272 <__sflush_r+0x76>
 8009268:	1c42      	adds	r2, r0, #1
 800926a:	d101      	bne.n	8009270 <__sflush_r+0x74>
 800926c:	682b      	ldr	r3, [r5, #0]
 800926e:	b903      	cbnz	r3, 8009272 <__sflush_r+0x76>
 8009270:	6560      	str	r0, [r4, #84]	@ 0x54
 8009272:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009274:	602f      	str	r7, [r5, #0]
 8009276:	b1b9      	cbz	r1, 80092a8 <__sflush_r+0xac>
 8009278:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800927c:	4299      	cmp	r1, r3
 800927e:	d002      	beq.n	8009286 <__sflush_r+0x8a>
 8009280:	4628      	mov	r0, r5
 8009282:	f7ff f8a5 	bl	80083d0 <_free_r>
 8009286:	2300      	movs	r3, #0
 8009288:	6363      	str	r3, [r4, #52]	@ 0x34
 800928a:	e00d      	b.n	80092a8 <__sflush_r+0xac>
 800928c:	2301      	movs	r3, #1
 800928e:	4628      	mov	r0, r5
 8009290:	47b0      	blx	r6
 8009292:	4602      	mov	r2, r0
 8009294:	1c50      	adds	r0, r2, #1
 8009296:	d1c9      	bne.n	800922c <__sflush_r+0x30>
 8009298:	682b      	ldr	r3, [r5, #0]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d0c6      	beq.n	800922c <__sflush_r+0x30>
 800929e:	2b1d      	cmp	r3, #29
 80092a0:	d001      	beq.n	80092a6 <__sflush_r+0xaa>
 80092a2:	2b16      	cmp	r3, #22
 80092a4:	d11d      	bne.n	80092e2 <__sflush_r+0xe6>
 80092a6:	602f      	str	r7, [r5, #0]
 80092a8:	2000      	movs	r0, #0
 80092aa:	e021      	b.n	80092f0 <__sflush_r+0xf4>
 80092ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092b0:	b21b      	sxth	r3, r3
 80092b2:	e01a      	b.n	80092ea <__sflush_r+0xee>
 80092b4:	690f      	ldr	r7, [r1, #16]
 80092b6:	2f00      	cmp	r7, #0
 80092b8:	d0f6      	beq.n	80092a8 <__sflush_r+0xac>
 80092ba:	0793      	lsls	r3, r2, #30
 80092bc:	bf18      	it	ne
 80092be:	2300      	movne	r3, #0
 80092c0:	680e      	ldr	r6, [r1, #0]
 80092c2:	bf08      	it	eq
 80092c4:	694b      	ldreq	r3, [r1, #20]
 80092c6:	1bf6      	subs	r6, r6, r7
 80092c8:	600f      	str	r7, [r1, #0]
 80092ca:	608b      	str	r3, [r1, #8]
 80092cc:	2e00      	cmp	r6, #0
 80092ce:	ddeb      	ble.n	80092a8 <__sflush_r+0xac>
 80092d0:	4633      	mov	r3, r6
 80092d2:	463a      	mov	r2, r7
 80092d4:	4628      	mov	r0, r5
 80092d6:	6a21      	ldr	r1, [r4, #32]
 80092d8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80092dc:	47e0      	blx	ip
 80092de:	2800      	cmp	r0, #0
 80092e0:	dc07      	bgt.n	80092f2 <__sflush_r+0xf6>
 80092e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092ea:	f04f 30ff 	mov.w	r0, #4294967295
 80092ee:	81a3      	strh	r3, [r4, #12]
 80092f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092f2:	4407      	add	r7, r0
 80092f4:	1a36      	subs	r6, r6, r0
 80092f6:	e7e9      	b.n	80092cc <__sflush_r+0xd0>
 80092f8:	dfbffffe 	.word	0xdfbffffe

080092fc <_fflush_r>:
 80092fc:	b538      	push	{r3, r4, r5, lr}
 80092fe:	690b      	ldr	r3, [r1, #16]
 8009300:	4605      	mov	r5, r0
 8009302:	460c      	mov	r4, r1
 8009304:	b913      	cbnz	r3, 800930c <_fflush_r+0x10>
 8009306:	2500      	movs	r5, #0
 8009308:	4628      	mov	r0, r5
 800930a:	bd38      	pop	{r3, r4, r5, pc}
 800930c:	b118      	cbz	r0, 8009316 <_fflush_r+0x1a>
 800930e:	6a03      	ldr	r3, [r0, #32]
 8009310:	b90b      	cbnz	r3, 8009316 <_fflush_r+0x1a>
 8009312:	f7fd ffcb 	bl	80072ac <__sinit>
 8009316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d0f3      	beq.n	8009306 <_fflush_r+0xa>
 800931e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009320:	07d0      	lsls	r0, r2, #31
 8009322:	d404      	bmi.n	800932e <_fflush_r+0x32>
 8009324:	0599      	lsls	r1, r3, #22
 8009326:	d402      	bmi.n	800932e <_fflush_r+0x32>
 8009328:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800932a:	f7fe f9ee 	bl	800770a <__retarget_lock_acquire_recursive>
 800932e:	4628      	mov	r0, r5
 8009330:	4621      	mov	r1, r4
 8009332:	f7ff ff63 	bl	80091fc <__sflush_r>
 8009336:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009338:	4605      	mov	r5, r0
 800933a:	07da      	lsls	r2, r3, #31
 800933c:	d4e4      	bmi.n	8009308 <_fflush_r+0xc>
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	059b      	lsls	r3, r3, #22
 8009342:	d4e1      	bmi.n	8009308 <_fflush_r+0xc>
 8009344:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009346:	f7fe f9e1 	bl	800770c <__retarget_lock_release_recursive>
 800934a:	e7dd      	b.n	8009308 <_fflush_r+0xc>

0800934c <__swhatbuf_r>:
 800934c:	b570      	push	{r4, r5, r6, lr}
 800934e:	460c      	mov	r4, r1
 8009350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009354:	4615      	mov	r5, r2
 8009356:	2900      	cmp	r1, #0
 8009358:	461e      	mov	r6, r3
 800935a:	b096      	sub	sp, #88	@ 0x58
 800935c:	da0c      	bge.n	8009378 <__swhatbuf_r+0x2c>
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	2100      	movs	r1, #0
 8009362:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009366:	bf14      	ite	ne
 8009368:	2340      	movne	r3, #64	@ 0x40
 800936a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800936e:	2000      	movs	r0, #0
 8009370:	6031      	str	r1, [r6, #0]
 8009372:	602b      	str	r3, [r5, #0]
 8009374:	b016      	add	sp, #88	@ 0x58
 8009376:	bd70      	pop	{r4, r5, r6, pc}
 8009378:	466a      	mov	r2, sp
 800937a:	f000 f863 	bl	8009444 <_fstat_r>
 800937e:	2800      	cmp	r0, #0
 8009380:	dbed      	blt.n	800935e <__swhatbuf_r+0x12>
 8009382:	9901      	ldr	r1, [sp, #4]
 8009384:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009388:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800938c:	4259      	negs	r1, r3
 800938e:	4159      	adcs	r1, r3
 8009390:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009394:	e7eb      	b.n	800936e <__swhatbuf_r+0x22>

08009396 <__smakebuf_r>:
 8009396:	898b      	ldrh	r3, [r1, #12]
 8009398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800939a:	079d      	lsls	r5, r3, #30
 800939c:	4606      	mov	r6, r0
 800939e:	460c      	mov	r4, r1
 80093a0:	d507      	bpl.n	80093b2 <__smakebuf_r+0x1c>
 80093a2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80093a6:	6023      	str	r3, [r4, #0]
 80093a8:	6123      	str	r3, [r4, #16]
 80093aa:	2301      	movs	r3, #1
 80093ac:	6163      	str	r3, [r4, #20]
 80093ae:	b003      	add	sp, #12
 80093b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093b2:	466a      	mov	r2, sp
 80093b4:	ab01      	add	r3, sp, #4
 80093b6:	f7ff ffc9 	bl	800934c <__swhatbuf_r>
 80093ba:	9f00      	ldr	r7, [sp, #0]
 80093bc:	4605      	mov	r5, r0
 80093be:	4639      	mov	r1, r7
 80093c0:	4630      	mov	r0, r6
 80093c2:	f7ff f877 	bl	80084b4 <_malloc_r>
 80093c6:	b948      	cbnz	r0, 80093dc <__smakebuf_r+0x46>
 80093c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093cc:	059a      	lsls	r2, r3, #22
 80093ce:	d4ee      	bmi.n	80093ae <__smakebuf_r+0x18>
 80093d0:	f023 0303 	bic.w	r3, r3, #3
 80093d4:	f043 0302 	orr.w	r3, r3, #2
 80093d8:	81a3      	strh	r3, [r4, #12]
 80093da:	e7e2      	b.n	80093a2 <__smakebuf_r+0xc>
 80093dc:	89a3      	ldrh	r3, [r4, #12]
 80093de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80093e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093e6:	81a3      	strh	r3, [r4, #12]
 80093e8:	9b01      	ldr	r3, [sp, #4]
 80093ea:	6020      	str	r0, [r4, #0]
 80093ec:	b15b      	cbz	r3, 8009406 <__smakebuf_r+0x70>
 80093ee:	4630      	mov	r0, r6
 80093f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093f4:	f000 f838 	bl	8009468 <_isatty_r>
 80093f8:	b128      	cbz	r0, 8009406 <__smakebuf_r+0x70>
 80093fa:	89a3      	ldrh	r3, [r4, #12]
 80093fc:	f023 0303 	bic.w	r3, r3, #3
 8009400:	f043 0301 	orr.w	r3, r3, #1
 8009404:	81a3      	strh	r3, [r4, #12]
 8009406:	89a3      	ldrh	r3, [r4, #12]
 8009408:	431d      	orrs	r5, r3
 800940a:	81a5      	strh	r5, [r4, #12]
 800940c:	e7cf      	b.n	80093ae <__smakebuf_r+0x18>

0800940e <memmove>:
 800940e:	4288      	cmp	r0, r1
 8009410:	b510      	push	{r4, lr}
 8009412:	eb01 0402 	add.w	r4, r1, r2
 8009416:	d902      	bls.n	800941e <memmove+0x10>
 8009418:	4284      	cmp	r4, r0
 800941a:	4623      	mov	r3, r4
 800941c:	d807      	bhi.n	800942e <memmove+0x20>
 800941e:	1e43      	subs	r3, r0, #1
 8009420:	42a1      	cmp	r1, r4
 8009422:	d008      	beq.n	8009436 <memmove+0x28>
 8009424:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009428:	f803 2f01 	strb.w	r2, [r3, #1]!
 800942c:	e7f8      	b.n	8009420 <memmove+0x12>
 800942e:	4601      	mov	r1, r0
 8009430:	4402      	add	r2, r0
 8009432:	428a      	cmp	r2, r1
 8009434:	d100      	bne.n	8009438 <memmove+0x2a>
 8009436:	bd10      	pop	{r4, pc}
 8009438:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800943c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009440:	e7f7      	b.n	8009432 <memmove+0x24>
	...

08009444 <_fstat_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	2300      	movs	r3, #0
 8009448:	4d06      	ldr	r5, [pc, #24]	@ (8009464 <_fstat_r+0x20>)
 800944a:	4604      	mov	r4, r0
 800944c:	4608      	mov	r0, r1
 800944e:	4611      	mov	r1, r2
 8009450:	602b      	str	r3, [r5, #0]
 8009452:	f7fb f86f 	bl	8004534 <_fstat>
 8009456:	1c43      	adds	r3, r0, #1
 8009458:	d102      	bne.n	8009460 <_fstat_r+0x1c>
 800945a:	682b      	ldr	r3, [r5, #0]
 800945c:	b103      	cbz	r3, 8009460 <_fstat_r+0x1c>
 800945e:	6023      	str	r3, [r4, #0]
 8009460:	bd38      	pop	{r3, r4, r5, pc}
 8009462:	bf00      	nop
 8009464:	200005f0 	.word	0x200005f0

08009468 <_isatty_r>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	2300      	movs	r3, #0
 800946c:	4d05      	ldr	r5, [pc, #20]	@ (8009484 <_isatty_r+0x1c>)
 800946e:	4604      	mov	r4, r0
 8009470:	4608      	mov	r0, r1
 8009472:	602b      	str	r3, [r5, #0]
 8009474:	f7fb f86d 	bl	8004552 <_isatty>
 8009478:	1c43      	adds	r3, r0, #1
 800947a:	d102      	bne.n	8009482 <_isatty_r+0x1a>
 800947c:	682b      	ldr	r3, [r5, #0]
 800947e:	b103      	cbz	r3, 8009482 <_isatty_r+0x1a>
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	bd38      	pop	{r3, r4, r5, pc}
 8009484:	200005f0 	.word	0x200005f0

08009488 <_sbrk_r>:
 8009488:	b538      	push	{r3, r4, r5, lr}
 800948a:	2300      	movs	r3, #0
 800948c:	4d05      	ldr	r5, [pc, #20]	@ (80094a4 <_sbrk_r+0x1c>)
 800948e:	4604      	mov	r4, r0
 8009490:	4608      	mov	r0, r1
 8009492:	602b      	str	r3, [r5, #0]
 8009494:	f7fb f874 	bl	8004580 <_sbrk>
 8009498:	1c43      	adds	r3, r0, #1
 800949a:	d102      	bne.n	80094a2 <_sbrk_r+0x1a>
 800949c:	682b      	ldr	r3, [r5, #0]
 800949e:	b103      	cbz	r3, 80094a2 <_sbrk_r+0x1a>
 80094a0:	6023      	str	r3, [r4, #0]
 80094a2:	bd38      	pop	{r3, r4, r5, pc}
 80094a4:	200005f0 	.word	0x200005f0

080094a8 <memcpy>:
 80094a8:	440a      	add	r2, r1
 80094aa:	4291      	cmp	r1, r2
 80094ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80094b0:	d100      	bne.n	80094b4 <memcpy+0xc>
 80094b2:	4770      	bx	lr
 80094b4:	b510      	push	{r4, lr}
 80094b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094ba:	4291      	cmp	r1, r2
 80094bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094c0:	d1f9      	bne.n	80094b6 <memcpy+0xe>
 80094c2:	bd10      	pop	{r4, pc}

080094c4 <__assert_func>:
 80094c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094c6:	4614      	mov	r4, r2
 80094c8:	461a      	mov	r2, r3
 80094ca:	4b09      	ldr	r3, [pc, #36]	@ (80094f0 <__assert_func+0x2c>)
 80094cc:	4605      	mov	r5, r0
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	68d8      	ldr	r0, [r3, #12]
 80094d2:	b954      	cbnz	r4, 80094ea <__assert_func+0x26>
 80094d4:	4b07      	ldr	r3, [pc, #28]	@ (80094f4 <__assert_func+0x30>)
 80094d6:	461c      	mov	r4, r3
 80094d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80094dc:	9100      	str	r1, [sp, #0]
 80094de:	462b      	mov	r3, r5
 80094e0:	4905      	ldr	r1, [pc, #20]	@ (80094f8 <__assert_func+0x34>)
 80094e2:	f000 f86f 	bl	80095c4 <fiprintf>
 80094e6:	f000 f87f 	bl	80095e8 <abort>
 80094ea:	4b04      	ldr	r3, [pc, #16]	@ (80094fc <__assert_func+0x38>)
 80094ec:	e7f4      	b.n	80094d8 <__assert_func+0x14>
 80094ee:	bf00      	nop
 80094f0:	20000020 	.word	0x20000020
 80094f4:	0800a9ae 	.word	0x0800a9ae
 80094f8:	0800a980 	.word	0x0800a980
 80094fc:	0800a973 	.word	0x0800a973

08009500 <_calloc_r>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	fba1 5402 	umull	r5, r4, r1, r2
 8009506:	b93c      	cbnz	r4, 8009518 <_calloc_r+0x18>
 8009508:	4629      	mov	r1, r5
 800950a:	f7fe ffd3 	bl	80084b4 <_malloc_r>
 800950e:	4606      	mov	r6, r0
 8009510:	b928      	cbnz	r0, 800951e <_calloc_r+0x1e>
 8009512:	2600      	movs	r6, #0
 8009514:	4630      	mov	r0, r6
 8009516:	bd70      	pop	{r4, r5, r6, pc}
 8009518:	220c      	movs	r2, #12
 800951a:	6002      	str	r2, [r0, #0]
 800951c:	e7f9      	b.n	8009512 <_calloc_r+0x12>
 800951e:	462a      	mov	r2, r5
 8009520:	4621      	mov	r1, r4
 8009522:	f7fe f875 	bl	8007610 <memset>
 8009526:	e7f5      	b.n	8009514 <_calloc_r+0x14>

08009528 <__ascii_mbtowc>:
 8009528:	b082      	sub	sp, #8
 800952a:	b901      	cbnz	r1, 800952e <__ascii_mbtowc+0x6>
 800952c:	a901      	add	r1, sp, #4
 800952e:	b142      	cbz	r2, 8009542 <__ascii_mbtowc+0x1a>
 8009530:	b14b      	cbz	r3, 8009546 <__ascii_mbtowc+0x1e>
 8009532:	7813      	ldrb	r3, [r2, #0]
 8009534:	600b      	str	r3, [r1, #0]
 8009536:	7812      	ldrb	r2, [r2, #0]
 8009538:	1e10      	subs	r0, r2, #0
 800953a:	bf18      	it	ne
 800953c:	2001      	movne	r0, #1
 800953e:	b002      	add	sp, #8
 8009540:	4770      	bx	lr
 8009542:	4610      	mov	r0, r2
 8009544:	e7fb      	b.n	800953e <__ascii_mbtowc+0x16>
 8009546:	f06f 0001 	mvn.w	r0, #1
 800954a:	e7f8      	b.n	800953e <__ascii_mbtowc+0x16>

0800954c <_realloc_r>:
 800954c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009550:	4680      	mov	r8, r0
 8009552:	4615      	mov	r5, r2
 8009554:	460c      	mov	r4, r1
 8009556:	b921      	cbnz	r1, 8009562 <_realloc_r+0x16>
 8009558:	4611      	mov	r1, r2
 800955a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800955e:	f7fe bfa9 	b.w	80084b4 <_malloc_r>
 8009562:	b92a      	cbnz	r2, 8009570 <_realloc_r+0x24>
 8009564:	f7fe ff34 	bl	80083d0 <_free_r>
 8009568:	2400      	movs	r4, #0
 800956a:	4620      	mov	r0, r4
 800956c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009570:	f000 f841 	bl	80095f6 <_malloc_usable_size_r>
 8009574:	4285      	cmp	r5, r0
 8009576:	4606      	mov	r6, r0
 8009578:	d802      	bhi.n	8009580 <_realloc_r+0x34>
 800957a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800957e:	d8f4      	bhi.n	800956a <_realloc_r+0x1e>
 8009580:	4629      	mov	r1, r5
 8009582:	4640      	mov	r0, r8
 8009584:	f7fe ff96 	bl	80084b4 <_malloc_r>
 8009588:	4607      	mov	r7, r0
 800958a:	2800      	cmp	r0, #0
 800958c:	d0ec      	beq.n	8009568 <_realloc_r+0x1c>
 800958e:	42b5      	cmp	r5, r6
 8009590:	462a      	mov	r2, r5
 8009592:	4621      	mov	r1, r4
 8009594:	bf28      	it	cs
 8009596:	4632      	movcs	r2, r6
 8009598:	f7ff ff86 	bl	80094a8 <memcpy>
 800959c:	4621      	mov	r1, r4
 800959e:	4640      	mov	r0, r8
 80095a0:	f7fe ff16 	bl	80083d0 <_free_r>
 80095a4:	463c      	mov	r4, r7
 80095a6:	e7e0      	b.n	800956a <_realloc_r+0x1e>

080095a8 <__ascii_wctomb>:
 80095a8:	4603      	mov	r3, r0
 80095aa:	4608      	mov	r0, r1
 80095ac:	b141      	cbz	r1, 80095c0 <__ascii_wctomb+0x18>
 80095ae:	2aff      	cmp	r2, #255	@ 0xff
 80095b0:	d904      	bls.n	80095bc <__ascii_wctomb+0x14>
 80095b2:	228a      	movs	r2, #138	@ 0x8a
 80095b4:	f04f 30ff 	mov.w	r0, #4294967295
 80095b8:	601a      	str	r2, [r3, #0]
 80095ba:	4770      	bx	lr
 80095bc:	2001      	movs	r0, #1
 80095be:	700a      	strb	r2, [r1, #0]
 80095c0:	4770      	bx	lr
	...

080095c4 <fiprintf>:
 80095c4:	b40e      	push	{r1, r2, r3}
 80095c6:	b503      	push	{r0, r1, lr}
 80095c8:	4601      	mov	r1, r0
 80095ca:	ab03      	add	r3, sp, #12
 80095cc:	4805      	ldr	r0, [pc, #20]	@ (80095e4 <fiprintf+0x20>)
 80095ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80095d2:	6800      	ldr	r0, [r0, #0]
 80095d4:	9301      	str	r3, [sp, #4]
 80095d6:	f7ff fcf9 	bl	8008fcc <_vfiprintf_r>
 80095da:	b002      	add	sp, #8
 80095dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80095e0:	b003      	add	sp, #12
 80095e2:	4770      	bx	lr
 80095e4:	20000020 	.word	0x20000020

080095e8 <abort>:
 80095e8:	2006      	movs	r0, #6
 80095ea:	b508      	push	{r3, lr}
 80095ec:	f000 f834 	bl	8009658 <raise>
 80095f0:	2001      	movs	r0, #1
 80095f2:	f7fa ff6c 	bl	80044ce <_exit>

080095f6 <_malloc_usable_size_r>:
 80095f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095fa:	1f18      	subs	r0, r3, #4
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	bfbc      	itt	lt
 8009600:	580b      	ldrlt	r3, [r1, r0]
 8009602:	18c0      	addlt	r0, r0, r3
 8009604:	4770      	bx	lr

08009606 <_raise_r>:
 8009606:	291f      	cmp	r1, #31
 8009608:	b538      	push	{r3, r4, r5, lr}
 800960a:	4605      	mov	r5, r0
 800960c:	460c      	mov	r4, r1
 800960e:	d904      	bls.n	800961a <_raise_r+0x14>
 8009610:	2316      	movs	r3, #22
 8009612:	6003      	str	r3, [r0, #0]
 8009614:	f04f 30ff 	mov.w	r0, #4294967295
 8009618:	bd38      	pop	{r3, r4, r5, pc}
 800961a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800961c:	b112      	cbz	r2, 8009624 <_raise_r+0x1e>
 800961e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009622:	b94b      	cbnz	r3, 8009638 <_raise_r+0x32>
 8009624:	4628      	mov	r0, r5
 8009626:	f000 f831 	bl	800968c <_getpid_r>
 800962a:	4622      	mov	r2, r4
 800962c:	4601      	mov	r1, r0
 800962e:	4628      	mov	r0, r5
 8009630:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009634:	f000 b818 	b.w	8009668 <_kill_r>
 8009638:	2b01      	cmp	r3, #1
 800963a:	d00a      	beq.n	8009652 <_raise_r+0x4c>
 800963c:	1c59      	adds	r1, r3, #1
 800963e:	d103      	bne.n	8009648 <_raise_r+0x42>
 8009640:	2316      	movs	r3, #22
 8009642:	6003      	str	r3, [r0, #0]
 8009644:	2001      	movs	r0, #1
 8009646:	e7e7      	b.n	8009618 <_raise_r+0x12>
 8009648:	2100      	movs	r1, #0
 800964a:	4620      	mov	r0, r4
 800964c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009650:	4798      	blx	r3
 8009652:	2000      	movs	r0, #0
 8009654:	e7e0      	b.n	8009618 <_raise_r+0x12>
	...

08009658 <raise>:
 8009658:	4b02      	ldr	r3, [pc, #8]	@ (8009664 <raise+0xc>)
 800965a:	4601      	mov	r1, r0
 800965c:	6818      	ldr	r0, [r3, #0]
 800965e:	f7ff bfd2 	b.w	8009606 <_raise_r>
 8009662:	bf00      	nop
 8009664:	20000020 	.word	0x20000020

08009668 <_kill_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	2300      	movs	r3, #0
 800966c:	4d06      	ldr	r5, [pc, #24]	@ (8009688 <_kill_r+0x20>)
 800966e:	4604      	mov	r4, r0
 8009670:	4608      	mov	r0, r1
 8009672:	4611      	mov	r1, r2
 8009674:	602b      	str	r3, [r5, #0]
 8009676:	f7fa ff1a 	bl	80044ae <_kill>
 800967a:	1c43      	adds	r3, r0, #1
 800967c:	d102      	bne.n	8009684 <_kill_r+0x1c>
 800967e:	682b      	ldr	r3, [r5, #0]
 8009680:	b103      	cbz	r3, 8009684 <_kill_r+0x1c>
 8009682:	6023      	str	r3, [r4, #0]
 8009684:	bd38      	pop	{r3, r4, r5, pc}
 8009686:	bf00      	nop
 8009688:	200005f0 	.word	0x200005f0

0800968c <_getpid_r>:
 800968c:	f7fa bf08 	b.w	80044a0 <_getpid>

08009690 <pow>:
 8009690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009694:	4614      	mov	r4, r2
 8009696:	461d      	mov	r5, r3
 8009698:	4680      	mov	r8, r0
 800969a:	4689      	mov	r9, r1
 800969c:	f000 f868 	bl	8009770 <__ieee754_pow>
 80096a0:	4622      	mov	r2, r4
 80096a2:	4606      	mov	r6, r0
 80096a4:	460f      	mov	r7, r1
 80096a6:	462b      	mov	r3, r5
 80096a8:	4620      	mov	r0, r4
 80096aa:	4629      	mov	r1, r5
 80096ac:	f7f7 f9c6 	bl	8000a3c <__aeabi_dcmpun>
 80096b0:	bbc8      	cbnz	r0, 8009726 <pow+0x96>
 80096b2:	2200      	movs	r2, #0
 80096b4:	2300      	movs	r3, #0
 80096b6:	4640      	mov	r0, r8
 80096b8:	4649      	mov	r1, r9
 80096ba:	f7f7 f98d 	bl	80009d8 <__aeabi_dcmpeq>
 80096be:	b1b8      	cbz	r0, 80096f0 <pow+0x60>
 80096c0:	2200      	movs	r2, #0
 80096c2:	2300      	movs	r3, #0
 80096c4:	4620      	mov	r0, r4
 80096c6:	4629      	mov	r1, r5
 80096c8:	f7f7 f986 	bl	80009d8 <__aeabi_dcmpeq>
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d141      	bne.n	8009754 <pow+0xc4>
 80096d0:	4620      	mov	r0, r4
 80096d2:	4629      	mov	r1, r5
 80096d4:	f000 f844 	bl	8009760 <finite>
 80096d8:	b328      	cbz	r0, 8009726 <pow+0x96>
 80096da:	2200      	movs	r2, #0
 80096dc:	2300      	movs	r3, #0
 80096de:	4620      	mov	r0, r4
 80096e0:	4629      	mov	r1, r5
 80096e2:	f7f7 f983 	bl	80009ec <__aeabi_dcmplt>
 80096e6:	b1f0      	cbz	r0, 8009726 <pow+0x96>
 80096e8:	f7fd ffe4 	bl	80076b4 <__errno>
 80096ec:	2322      	movs	r3, #34	@ 0x22
 80096ee:	e019      	b.n	8009724 <pow+0x94>
 80096f0:	4630      	mov	r0, r6
 80096f2:	4639      	mov	r1, r7
 80096f4:	f000 f834 	bl	8009760 <finite>
 80096f8:	b9c8      	cbnz	r0, 800972e <pow+0x9e>
 80096fa:	4640      	mov	r0, r8
 80096fc:	4649      	mov	r1, r9
 80096fe:	f000 f82f 	bl	8009760 <finite>
 8009702:	b1a0      	cbz	r0, 800972e <pow+0x9e>
 8009704:	4620      	mov	r0, r4
 8009706:	4629      	mov	r1, r5
 8009708:	f000 f82a 	bl	8009760 <finite>
 800970c:	b178      	cbz	r0, 800972e <pow+0x9e>
 800970e:	4632      	mov	r2, r6
 8009710:	463b      	mov	r3, r7
 8009712:	4630      	mov	r0, r6
 8009714:	4639      	mov	r1, r7
 8009716:	f7f7 f991 	bl	8000a3c <__aeabi_dcmpun>
 800971a:	2800      	cmp	r0, #0
 800971c:	d0e4      	beq.n	80096e8 <pow+0x58>
 800971e:	f7fd ffc9 	bl	80076b4 <__errno>
 8009722:	2321      	movs	r3, #33	@ 0x21
 8009724:	6003      	str	r3, [r0, #0]
 8009726:	4630      	mov	r0, r6
 8009728:	4639      	mov	r1, r7
 800972a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800972e:	2200      	movs	r2, #0
 8009730:	2300      	movs	r3, #0
 8009732:	4630      	mov	r0, r6
 8009734:	4639      	mov	r1, r7
 8009736:	f7f7 f94f 	bl	80009d8 <__aeabi_dcmpeq>
 800973a:	2800      	cmp	r0, #0
 800973c:	d0f3      	beq.n	8009726 <pow+0x96>
 800973e:	4640      	mov	r0, r8
 8009740:	4649      	mov	r1, r9
 8009742:	f000 f80d 	bl	8009760 <finite>
 8009746:	2800      	cmp	r0, #0
 8009748:	d0ed      	beq.n	8009726 <pow+0x96>
 800974a:	4620      	mov	r0, r4
 800974c:	4629      	mov	r1, r5
 800974e:	f000 f807 	bl	8009760 <finite>
 8009752:	e7c8      	b.n	80096e6 <pow+0x56>
 8009754:	2600      	movs	r6, #0
 8009756:	4f01      	ldr	r7, [pc, #4]	@ (800975c <pow+0xcc>)
 8009758:	e7e5      	b.n	8009726 <pow+0x96>
 800975a:	bf00      	nop
 800975c:	3ff00000 	.word	0x3ff00000

08009760 <finite>:
 8009760:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8009764:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009768:	0fc0      	lsrs	r0, r0, #31
 800976a:	4770      	bx	lr
 800976c:	0000      	movs	r0, r0
	...

08009770 <__ieee754_pow>:
 8009770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009774:	b091      	sub	sp, #68	@ 0x44
 8009776:	e9cd 2300 	strd	r2, r3, [sp]
 800977a:	468b      	mov	fp, r1
 800977c:	e9dd 1800 	ldrd	r1, r8, [sp]
 8009780:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 8009784:	4682      	mov	sl, r0
 8009786:	ea57 0001 	orrs.w	r0, r7, r1
 800978a:	d112      	bne.n	80097b2 <__ieee754_pow+0x42>
 800978c:	4653      	mov	r3, sl
 800978e:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 8009792:	18db      	adds	r3, r3, r3
 8009794:	4152      	adcs	r2, r2
 8009796:	4298      	cmp	r0, r3
 8009798:	4b91      	ldr	r3, [pc, #580]	@ (80099e0 <__ieee754_pow+0x270>)
 800979a:	4193      	sbcs	r3, r2
 800979c:	f080 84ce 	bcs.w	800a13c <__ieee754_pow+0x9cc>
 80097a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097a4:	4650      	mov	r0, sl
 80097a6:	4659      	mov	r1, fp
 80097a8:	f7f6 fcf8 	bl	800019c <__adddf3>
 80097ac:	b011      	add	sp, #68	@ 0x44
 80097ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b2:	4b8c      	ldr	r3, [pc, #560]	@ (80099e4 <__ieee754_pow+0x274>)
 80097b4:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 80097b8:	429e      	cmp	r6, r3
 80097ba:	465d      	mov	r5, fp
 80097bc:	46d1      	mov	r9, sl
 80097be:	d807      	bhi.n	80097d0 <__ieee754_pow+0x60>
 80097c0:	d102      	bne.n	80097c8 <__ieee754_pow+0x58>
 80097c2:	f1ba 0f00 	cmp.w	sl, #0
 80097c6:	d1eb      	bne.n	80097a0 <__ieee754_pow+0x30>
 80097c8:	429f      	cmp	r7, r3
 80097ca:	d801      	bhi.n	80097d0 <__ieee754_pow+0x60>
 80097cc:	d10f      	bne.n	80097ee <__ieee754_pow+0x7e>
 80097ce:	b171      	cbz	r1, 80097ee <__ieee754_pow+0x7e>
 80097d0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 80097d4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 80097d8:	ea55 0509 	orrs.w	r5, r5, r9
 80097dc:	d1e0      	bne.n	80097a0 <__ieee754_pow+0x30>
 80097de:	e9dd 3200 	ldrd	r3, r2, [sp]
 80097e2:	18db      	adds	r3, r3, r3
 80097e4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80097e8:	4152      	adcs	r2, r2
 80097ea:	429d      	cmp	r5, r3
 80097ec:	e7d4      	b.n	8009798 <__ieee754_pow+0x28>
 80097ee:	2d00      	cmp	r5, #0
 80097f0:	4633      	mov	r3, r6
 80097f2:	da39      	bge.n	8009868 <__ieee754_pow+0xf8>
 80097f4:	4a7c      	ldr	r2, [pc, #496]	@ (80099e8 <__ieee754_pow+0x278>)
 80097f6:	4297      	cmp	r7, r2
 80097f8:	d84e      	bhi.n	8009898 <__ieee754_pow+0x128>
 80097fa:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80097fe:	4297      	cmp	r7, r2
 8009800:	f240 84ab 	bls.w	800a15a <__ieee754_pow+0x9ea>
 8009804:	153a      	asrs	r2, r7, #20
 8009806:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800980a:	2a14      	cmp	r2, #20
 800980c:	dd0f      	ble.n	800982e <__ieee754_pow+0xbe>
 800980e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009812:	fa21 f402 	lsr.w	r4, r1, r2
 8009816:	fa04 f202 	lsl.w	r2, r4, r2
 800981a:	428a      	cmp	r2, r1
 800981c:	f040 849d 	bne.w	800a15a <__ieee754_pow+0x9ea>
 8009820:	f004 0401 	and.w	r4, r4, #1
 8009824:	f1c4 0402 	rsb	r4, r4, #2
 8009828:	2900      	cmp	r1, #0
 800982a:	d15a      	bne.n	80098e2 <__ieee754_pow+0x172>
 800982c:	e00e      	b.n	800984c <__ieee754_pow+0xdc>
 800982e:	2900      	cmp	r1, #0
 8009830:	d156      	bne.n	80098e0 <__ieee754_pow+0x170>
 8009832:	f1c2 0214 	rsb	r2, r2, #20
 8009836:	fa47 f402 	asr.w	r4, r7, r2
 800983a:	fa04 f202 	lsl.w	r2, r4, r2
 800983e:	42ba      	cmp	r2, r7
 8009840:	f040 8488 	bne.w	800a154 <__ieee754_pow+0x9e4>
 8009844:	f004 0401 	and.w	r4, r4, #1
 8009848:	f1c4 0402 	rsb	r4, r4, #2
 800984c:	4a67      	ldr	r2, [pc, #412]	@ (80099ec <__ieee754_pow+0x27c>)
 800984e:	4297      	cmp	r7, r2
 8009850:	d130      	bne.n	80098b4 <__ieee754_pow+0x144>
 8009852:	f1b8 0f00 	cmp.w	r8, #0
 8009856:	f280 8479 	bge.w	800a14c <__ieee754_pow+0x9dc>
 800985a:	4652      	mov	r2, sl
 800985c:	465b      	mov	r3, fp
 800985e:	2000      	movs	r0, #0
 8009860:	4962      	ldr	r1, [pc, #392]	@ (80099ec <__ieee754_pow+0x27c>)
 8009862:	f7f6 ff7b 	bl	800075c <__aeabi_ddiv>
 8009866:	e7a1      	b.n	80097ac <__ieee754_pow+0x3c>
 8009868:	2400      	movs	r4, #0
 800986a:	2900      	cmp	r1, #0
 800986c:	d139      	bne.n	80098e2 <__ieee754_pow+0x172>
 800986e:	4a5d      	ldr	r2, [pc, #372]	@ (80099e4 <__ieee754_pow+0x274>)
 8009870:	4297      	cmp	r7, r2
 8009872:	d1eb      	bne.n	800984c <__ieee754_pow+0xdc>
 8009874:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 8009878:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800987c:	ea53 0309 	orrs.w	r3, r3, r9
 8009880:	f000 845c 	beq.w	800a13c <__ieee754_pow+0x9cc>
 8009884:	4b5a      	ldr	r3, [pc, #360]	@ (80099f0 <__ieee754_pow+0x280>)
 8009886:	429e      	cmp	r6, r3
 8009888:	d908      	bls.n	800989c <__ieee754_pow+0x12c>
 800988a:	f1b8 0f00 	cmp.w	r8, #0
 800988e:	f2c0 8459 	blt.w	800a144 <__ieee754_pow+0x9d4>
 8009892:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009896:	e789      	b.n	80097ac <__ieee754_pow+0x3c>
 8009898:	2402      	movs	r4, #2
 800989a:	e7e6      	b.n	800986a <__ieee754_pow+0xfa>
 800989c:	f1b8 0f00 	cmp.w	r8, #0
 80098a0:	f04f 0000 	mov.w	r0, #0
 80098a4:	f04f 0100 	mov.w	r1, #0
 80098a8:	da80      	bge.n	80097ac <__ieee754_pow+0x3c>
 80098aa:	e9dd 0300 	ldrd	r0, r3, [sp]
 80098ae:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80098b2:	e77b      	b.n	80097ac <__ieee754_pow+0x3c>
 80098b4:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 80098b8:	d106      	bne.n	80098c8 <__ieee754_pow+0x158>
 80098ba:	4652      	mov	r2, sl
 80098bc:	465b      	mov	r3, fp
 80098be:	4650      	mov	r0, sl
 80098c0:	4659      	mov	r1, fp
 80098c2:	f7f6 fe21 	bl	8000508 <__aeabi_dmul>
 80098c6:	e771      	b.n	80097ac <__ieee754_pow+0x3c>
 80098c8:	4a4a      	ldr	r2, [pc, #296]	@ (80099f4 <__ieee754_pow+0x284>)
 80098ca:	4590      	cmp	r8, r2
 80098cc:	d109      	bne.n	80098e2 <__ieee754_pow+0x172>
 80098ce:	2d00      	cmp	r5, #0
 80098d0:	db07      	blt.n	80098e2 <__ieee754_pow+0x172>
 80098d2:	4650      	mov	r0, sl
 80098d4:	4659      	mov	r1, fp
 80098d6:	b011      	add	sp, #68	@ 0x44
 80098d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098dc:	f000 bd12 	b.w	800a304 <__ieee754_sqrt>
 80098e0:	2400      	movs	r4, #0
 80098e2:	4650      	mov	r0, sl
 80098e4:	4659      	mov	r1, fp
 80098e6:	9302      	str	r3, [sp, #8]
 80098e8:	f000 fc6a 	bl	800a1c0 <fabs>
 80098ec:	9b02      	ldr	r3, [sp, #8]
 80098ee:	f1b9 0f00 	cmp.w	r9, #0
 80098f2:	d127      	bne.n	8009944 <__ieee754_pow+0x1d4>
 80098f4:	4a3d      	ldr	r2, [pc, #244]	@ (80099ec <__ieee754_pow+0x27c>)
 80098f6:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 80098fa:	4594      	cmp	ip, r2
 80098fc:	d000      	beq.n	8009900 <__ieee754_pow+0x190>
 80098fe:	bb0e      	cbnz	r6, 8009944 <__ieee754_pow+0x1d4>
 8009900:	f1b8 0f00 	cmp.w	r8, #0
 8009904:	da05      	bge.n	8009912 <__ieee754_pow+0x1a2>
 8009906:	4602      	mov	r2, r0
 8009908:	460b      	mov	r3, r1
 800990a:	2000      	movs	r0, #0
 800990c:	4937      	ldr	r1, [pc, #220]	@ (80099ec <__ieee754_pow+0x27c>)
 800990e:	f7f6 ff25 	bl	800075c <__aeabi_ddiv>
 8009912:	2d00      	cmp	r5, #0
 8009914:	f6bf af4a 	bge.w	80097ac <__ieee754_pow+0x3c>
 8009918:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800991c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009920:	4326      	orrs	r6, r4
 8009922:	d108      	bne.n	8009936 <__ieee754_pow+0x1c6>
 8009924:	4602      	mov	r2, r0
 8009926:	460b      	mov	r3, r1
 8009928:	4610      	mov	r0, r2
 800992a:	4619      	mov	r1, r3
 800992c:	f7f6 fc34 	bl	8000198 <__aeabi_dsub>
 8009930:	4602      	mov	r2, r0
 8009932:	460b      	mov	r3, r1
 8009934:	e795      	b.n	8009862 <__ieee754_pow+0xf2>
 8009936:	2c01      	cmp	r4, #1
 8009938:	f47f af38 	bne.w	80097ac <__ieee754_pow+0x3c>
 800993c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009940:	4619      	mov	r1, r3
 8009942:	e733      	b.n	80097ac <__ieee754_pow+0x3c>
 8009944:	0fea      	lsrs	r2, r5, #31
 8009946:	3a01      	subs	r2, #1
 8009948:	ea52 0c04 	orrs.w	ip, r2, r4
 800994c:	d102      	bne.n	8009954 <__ieee754_pow+0x1e4>
 800994e:	4652      	mov	r2, sl
 8009950:	465b      	mov	r3, fp
 8009952:	e7e9      	b.n	8009928 <__ieee754_pow+0x1b8>
 8009954:	f04f 0900 	mov.w	r9, #0
 8009958:	3c01      	subs	r4, #1
 800995a:	4314      	orrs	r4, r2
 800995c:	bf14      	ite	ne
 800995e:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 80099ec <__ieee754_pow+0x27c>
 8009962:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 80099f8 <__ieee754_pow+0x288>
 8009966:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800996a:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800996e:	f240 8107 	bls.w	8009b80 <__ieee754_pow+0x410>
 8009972:	4b22      	ldr	r3, [pc, #136]	@ (80099fc <__ieee754_pow+0x28c>)
 8009974:	429f      	cmp	r7, r3
 8009976:	4b1e      	ldr	r3, [pc, #120]	@ (80099f0 <__ieee754_pow+0x280>)
 8009978:	d913      	bls.n	80099a2 <__ieee754_pow+0x232>
 800997a:	429e      	cmp	r6, r3
 800997c:	d808      	bhi.n	8009990 <__ieee754_pow+0x220>
 800997e:	f1b8 0f00 	cmp.w	r8, #0
 8009982:	da08      	bge.n	8009996 <__ieee754_pow+0x226>
 8009984:	2000      	movs	r0, #0
 8009986:	b011      	add	sp, #68	@ 0x44
 8009988:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800998c:	f000 bcb4 	b.w	800a2f8 <__math_oflow>
 8009990:	f1b8 0f00 	cmp.w	r8, #0
 8009994:	dcf6      	bgt.n	8009984 <__ieee754_pow+0x214>
 8009996:	2000      	movs	r0, #0
 8009998:	b011      	add	sp, #68	@ 0x44
 800999a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800999e:	f000 bca6 	b.w	800a2ee <__math_uflow>
 80099a2:	429e      	cmp	r6, r3
 80099a4:	d20c      	bcs.n	80099c0 <__ieee754_pow+0x250>
 80099a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099aa:	2200      	movs	r2, #0
 80099ac:	2300      	movs	r3, #0
 80099ae:	f7f7 f81d 	bl	80009ec <__aeabi_dcmplt>
 80099b2:	3800      	subs	r0, #0
 80099b4:	bf18      	it	ne
 80099b6:	2001      	movne	r0, #1
 80099b8:	f1b8 0f00 	cmp.w	r8, #0
 80099bc:	daec      	bge.n	8009998 <__ieee754_pow+0x228>
 80099be:	e7e2      	b.n	8009986 <__ieee754_pow+0x216>
 80099c0:	4b0a      	ldr	r3, [pc, #40]	@ (80099ec <__ieee754_pow+0x27c>)
 80099c2:	2200      	movs	r2, #0
 80099c4:	429e      	cmp	r6, r3
 80099c6:	d91b      	bls.n	8009a00 <__ieee754_pow+0x290>
 80099c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099cc:	2300      	movs	r3, #0
 80099ce:	f7f7 f80d 	bl	80009ec <__aeabi_dcmplt>
 80099d2:	3800      	subs	r0, #0
 80099d4:	bf18      	it	ne
 80099d6:	2001      	movne	r0, #1
 80099d8:	f1b8 0f00 	cmp.w	r8, #0
 80099dc:	dcd3      	bgt.n	8009986 <__ieee754_pow+0x216>
 80099de:	e7db      	b.n	8009998 <__ieee754_pow+0x228>
 80099e0:	fff00000 	.word	0xfff00000
 80099e4:	7ff00000 	.word	0x7ff00000
 80099e8:	433fffff 	.word	0x433fffff
 80099ec:	3ff00000 	.word	0x3ff00000
 80099f0:	3fefffff 	.word	0x3fefffff
 80099f4:	3fe00000 	.word	0x3fe00000
 80099f8:	bff00000 	.word	0xbff00000
 80099fc:	43f00000 	.word	0x43f00000
 8009a00:	4b5b      	ldr	r3, [pc, #364]	@ (8009b70 <__ieee754_pow+0x400>)
 8009a02:	f7f6 fbc9 	bl	8000198 <__aeabi_dsub>
 8009a06:	a352      	add	r3, pc, #328	@ (adr r3, 8009b50 <__ieee754_pow+0x3e0>)
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	4604      	mov	r4, r0
 8009a0e:	460d      	mov	r5, r1
 8009a10:	f7f6 fd7a 	bl	8000508 <__aeabi_dmul>
 8009a14:	a350      	add	r3, pc, #320	@ (adr r3, 8009b58 <__ieee754_pow+0x3e8>)
 8009a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1a:	4606      	mov	r6, r0
 8009a1c:	460f      	mov	r7, r1
 8009a1e:	4620      	mov	r0, r4
 8009a20:	4629      	mov	r1, r5
 8009a22:	f7f6 fd71 	bl	8000508 <__aeabi_dmul>
 8009a26:	2200      	movs	r2, #0
 8009a28:	4682      	mov	sl, r0
 8009a2a:	468b      	mov	fp, r1
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	4629      	mov	r1, r5
 8009a30:	4b50      	ldr	r3, [pc, #320]	@ (8009b74 <__ieee754_pow+0x404>)
 8009a32:	f7f6 fd69 	bl	8000508 <__aeabi_dmul>
 8009a36:	4602      	mov	r2, r0
 8009a38:	460b      	mov	r3, r1
 8009a3a:	a149      	add	r1, pc, #292	@ (adr r1, 8009b60 <__ieee754_pow+0x3f0>)
 8009a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a40:	f7f6 fbaa 	bl	8000198 <__aeabi_dsub>
 8009a44:	4622      	mov	r2, r4
 8009a46:	462b      	mov	r3, r5
 8009a48:	f7f6 fd5e 	bl	8000508 <__aeabi_dmul>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	460b      	mov	r3, r1
 8009a50:	2000      	movs	r0, #0
 8009a52:	4949      	ldr	r1, [pc, #292]	@ (8009b78 <__ieee754_pow+0x408>)
 8009a54:	f7f6 fba0 	bl	8000198 <__aeabi_dsub>
 8009a58:	4622      	mov	r2, r4
 8009a5a:	4680      	mov	r8, r0
 8009a5c:	4689      	mov	r9, r1
 8009a5e:	462b      	mov	r3, r5
 8009a60:	4620      	mov	r0, r4
 8009a62:	4629      	mov	r1, r5
 8009a64:	f7f6 fd50 	bl	8000508 <__aeabi_dmul>
 8009a68:	4602      	mov	r2, r0
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	4640      	mov	r0, r8
 8009a6e:	4649      	mov	r1, r9
 8009a70:	f7f6 fd4a 	bl	8000508 <__aeabi_dmul>
 8009a74:	a33c      	add	r3, pc, #240	@ (adr r3, 8009b68 <__ieee754_pow+0x3f8>)
 8009a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7a:	f7f6 fd45 	bl	8000508 <__aeabi_dmul>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	4650      	mov	r0, sl
 8009a84:	4659      	mov	r1, fp
 8009a86:	f7f6 fb87 	bl	8000198 <__aeabi_dsub>
 8009a8a:	2400      	movs	r4, #0
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	460b      	mov	r3, r1
 8009a90:	4680      	mov	r8, r0
 8009a92:	4689      	mov	r9, r1
 8009a94:	4630      	mov	r0, r6
 8009a96:	4639      	mov	r1, r7
 8009a98:	f7f6 fb80 	bl	800019c <__adddf3>
 8009a9c:	4632      	mov	r2, r6
 8009a9e:	463b      	mov	r3, r7
 8009aa0:	4620      	mov	r0, r4
 8009aa2:	460d      	mov	r5, r1
 8009aa4:	f7f6 fb78 	bl	8000198 <__aeabi_dsub>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	460b      	mov	r3, r1
 8009aac:	4640      	mov	r0, r8
 8009aae:	4649      	mov	r1, r9
 8009ab0:	f7f6 fb72 	bl	8000198 <__aeabi_dsub>
 8009ab4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ab8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009abc:	2300      	movs	r3, #0
 8009abe:	9304      	str	r3, [sp, #16]
 8009ac0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009ac4:	4606      	mov	r6, r0
 8009ac6:	460f      	mov	r7, r1
 8009ac8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009acc:	4652      	mov	r2, sl
 8009ace:	465b      	mov	r3, fp
 8009ad0:	f7f6 fb62 	bl	8000198 <__aeabi_dsub>
 8009ad4:	4622      	mov	r2, r4
 8009ad6:	462b      	mov	r3, r5
 8009ad8:	f7f6 fd16 	bl	8000508 <__aeabi_dmul>
 8009adc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ae0:	4680      	mov	r8, r0
 8009ae2:	4689      	mov	r9, r1
 8009ae4:	4630      	mov	r0, r6
 8009ae6:	4639      	mov	r1, r7
 8009ae8:	f7f6 fd0e 	bl	8000508 <__aeabi_dmul>
 8009aec:	4602      	mov	r2, r0
 8009aee:	460b      	mov	r3, r1
 8009af0:	4640      	mov	r0, r8
 8009af2:	4649      	mov	r1, r9
 8009af4:	f7f6 fb52 	bl	800019c <__adddf3>
 8009af8:	4652      	mov	r2, sl
 8009afa:	465b      	mov	r3, fp
 8009afc:	4606      	mov	r6, r0
 8009afe:	460f      	mov	r7, r1
 8009b00:	4620      	mov	r0, r4
 8009b02:	4629      	mov	r1, r5
 8009b04:	f7f6 fd00 	bl	8000508 <__aeabi_dmul>
 8009b08:	460b      	mov	r3, r1
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	4680      	mov	r8, r0
 8009b0e:	4689      	mov	r9, r1
 8009b10:	4630      	mov	r0, r6
 8009b12:	4639      	mov	r1, r7
 8009b14:	f7f6 fb42 	bl	800019c <__adddf3>
 8009b18:	4b18      	ldr	r3, [pc, #96]	@ (8009b7c <__ieee754_pow+0x40c>)
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	4299      	cmp	r1, r3
 8009b1e:	460d      	mov	r5, r1
 8009b20:	468a      	mov	sl, r1
 8009b22:	468b      	mov	fp, r1
 8009b24:	f340 82e0 	ble.w	800a0e8 <__ieee754_pow+0x978>
 8009b28:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009b2c:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009b30:	4303      	orrs	r3, r0
 8009b32:	f000 81df 	beq.w	8009ef4 <__ieee754_pow+0x784>
 8009b36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	f7f6 ff55 	bl	80009ec <__aeabi_dcmplt>
 8009b42:	3800      	subs	r0, #0
 8009b44:	bf18      	it	ne
 8009b46:	2001      	movne	r0, #1
 8009b48:	e71d      	b.n	8009986 <__ieee754_pow+0x216>
 8009b4a:	bf00      	nop
 8009b4c:	f3af 8000 	nop.w
 8009b50:	60000000 	.word	0x60000000
 8009b54:	3ff71547 	.word	0x3ff71547
 8009b58:	f85ddf44 	.word	0xf85ddf44
 8009b5c:	3e54ae0b 	.word	0x3e54ae0b
 8009b60:	55555555 	.word	0x55555555
 8009b64:	3fd55555 	.word	0x3fd55555
 8009b68:	652b82fe 	.word	0x652b82fe
 8009b6c:	3ff71547 	.word	0x3ff71547
 8009b70:	3ff00000 	.word	0x3ff00000
 8009b74:	3fd00000 	.word	0x3fd00000
 8009b78:	3fe00000 	.word	0x3fe00000
 8009b7c:	408fffff 	.word	0x408fffff
 8009b80:	4ad3      	ldr	r2, [pc, #844]	@ (8009ed0 <__ieee754_pow+0x760>)
 8009b82:	402a      	ands	r2, r5
 8009b84:	2a00      	cmp	r2, #0
 8009b86:	f040 817a 	bne.w	8009e7e <__ieee754_pow+0x70e>
 8009b8a:	4bd2      	ldr	r3, [pc, #840]	@ (8009ed4 <__ieee754_pow+0x764>)
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	f7f6 fcbb 	bl	8000508 <__aeabi_dmul>
 8009b92:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 8009b96:	460b      	mov	r3, r1
 8009b98:	151a      	asrs	r2, r3, #20
 8009b9a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009b9e:	4422      	add	r2, r4
 8009ba0:	920a      	str	r2, [sp, #40]	@ 0x28
 8009ba2:	4acd      	ldr	r2, [pc, #820]	@ (8009ed8 <__ieee754_pow+0x768>)
 8009ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ba8:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 8009bac:	4293      	cmp	r3, r2
 8009bae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009bb2:	dd08      	ble.n	8009bc6 <__ieee754_pow+0x456>
 8009bb4:	4ac9      	ldr	r2, [pc, #804]	@ (8009edc <__ieee754_pow+0x76c>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	f340 8163 	ble.w	8009e82 <__ieee754_pow+0x712>
 8009bbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bbe:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bc6:	2600      	movs	r6, #0
 8009bc8:	00f3      	lsls	r3, r6, #3
 8009bca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009bcc:	4bc4      	ldr	r3, [pc, #784]	@ (8009ee0 <__ieee754_pow+0x770>)
 8009bce:	4629      	mov	r1, r5
 8009bd0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009bd4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009bd8:	461a      	mov	r2, r3
 8009bda:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8009bde:	4623      	mov	r3, r4
 8009be0:	4682      	mov	sl, r0
 8009be2:	f7f6 fad9 	bl	8000198 <__aeabi_dsub>
 8009be6:	4652      	mov	r2, sl
 8009be8:	462b      	mov	r3, r5
 8009bea:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009bee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009bf2:	f7f6 fad3 	bl	800019c <__adddf3>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	49b9      	ldr	r1, [pc, #740]	@ (8009ee4 <__ieee754_pow+0x774>)
 8009bfe:	f7f6 fdad 	bl	800075c <__aeabi_ddiv>
 8009c02:	4602      	mov	r2, r0
 8009c04:	460b      	mov	r3, r1
 8009c06:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c0e:	f7f6 fc7b 	bl	8000508 <__aeabi_dmul>
 8009c12:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009c16:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8009c1a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c1e:	2300      	movs	r3, #0
 8009c20:	2200      	movs	r2, #0
 8009c22:	46ab      	mov	fp, r5
 8009c24:	106d      	asrs	r5, r5, #1
 8009c26:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009c2a:	9304      	str	r3, [sp, #16]
 8009c2c:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009c30:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009c34:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8009c38:	4640      	mov	r0, r8
 8009c3a:	4649      	mov	r1, r9
 8009c3c:	4614      	mov	r4, r2
 8009c3e:	461d      	mov	r5, r3
 8009c40:	f7f6 fc62 	bl	8000508 <__aeabi_dmul>
 8009c44:	4602      	mov	r2, r0
 8009c46:	460b      	mov	r3, r1
 8009c48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c4c:	f7f6 faa4 	bl	8000198 <__aeabi_dsub>
 8009c50:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c54:	4606      	mov	r6, r0
 8009c56:	460f      	mov	r7, r1
 8009c58:	4620      	mov	r0, r4
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	f7f6 fa9c 	bl	8000198 <__aeabi_dsub>
 8009c60:	4602      	mov	r2, r0
 8009c62:	460b      	mov	r3, r1
 8009c64:	4650      	mov	r0, sl
 8009c66:	4659      	mov	r1, fp
 8009c68:	f7f6 fa96 	bl	8000198 <__aeabi_dsub>
 8009c6c:	4642      	mov	r2, r8
 8009c6e:	464b      	mov	r3, r9
 8009c70:	f7f6 fc4a 	bl	8000508 <__aeabi_dmul>
 8009c74:	4602      	mov	r2, r0
 8009c76:	460b      	mov	r3, r1
 8009c78:	4630      	mov	r0, r6
 8009c7a:	4639      	mov	r1, r7
 8009c7c:	f7f6 fa8c 	bl	8000198 <__aeabi_dsub>
 8009c80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c84:	f7f6 fc40 	bl	8000508 <__aeabi_dmul>
 8009c88:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009c8c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c90:	4610      	mov	r0, r2
 8009c92:	4619      	mov	r1, r3
 8009c94:	f7f6 fc38 	bl	8000508 <__aeabi_dmul>
 8009c98:	a37b      	add	r3, pc, #492	@ (adr r3, 8009e88 <__ieee754_pow+0x718>)
 8009c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	460d      	mov	r5, r1
 8009ca2:	f7f6 fc31 	bl	8000508 <__aeabi_dmul>
 8009ca6:	a37a      	add	r3, pc, #488	@ (adr r3, 8009e90 <__ieee754_pow+0x720>)
 8009ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cac:	f7f6 fa76 	bl	800019c <__adddf3>
 8009cb0:	4622      	mov	r2, r4
 8009cb2:	462b      	mov	r3, r5
 8009cb4:	f7f6 fc28 	bl	8000508 <__aeabi_dmul>
 8009cb8:	a377      	add	r3, pc, #476	@ (adr r3, 8009e98 <__ieee754_pow+0x728>)
 8009cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbe:	f7f6 fa6d 	bl	800019c <__adddf3>
 8009cc2:	4622      	mov	r2, r4
 8009cc4:	462b      	mov	r3, r5
 8009cc6:	f7f6 fc1f 	bl	8000508 <__aeabi_dmul>
 8009cca:	a375      	add	r3, pc, #468	@ (adr r3, 8009ea0 <__ieee754_pow+0x730>)
 8009ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd0:	f7f6 fa64 	bl	800019c <__adddf3>
 8009cd4:	4622      	mov	r2, r4
 8009cd6:	462b      	mov	r3, r5
 8009cd8:	f7f6 fc16 	bl	8000508 <__aeabi_dmul>
 8009cdc:	a372      	add	r3, pc, #456	@ (adr r3, 8009ea8 <__ieee754_pow+0x738>)
 8009cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce2:	f7f6 fa5b 	bl	800019c <__adddf3>
 8009ce6:	4622      	mov	r2, r4
 8009ce8:	462b      	mov	r3, r5
 8009cea:	f7f6 fc0d 	bl	8000508 <__aeabi_dmul>
 8009cee:	a370      	add	r3, pc, #448	@ (adr r3, 8009eb0 <__ieee754_pow+0x740>)
 8009cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf4:	f7f6 fa52 	bl	800019c <__adddf3>
 8009cf8:	4622      	mov	r2, r4
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	460f      	mov	r7, r1
 8009cfe:	462b      	mov	r3, r5
 8009d00:	4620      	mov	r0, r4
 8009d02:	4629      	mov	r1, r5
 8009d04:	f7f6 fc00 	bl	8000508 <__aeabi_dmul>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	4630      	mov	r0, r6
 8009d0e:	4639      	mov	r1, r7
 8009d10:	f7f6 fbfa 	bl	8000508 <__aeabi_dmul>
 8009d14:	4604      	mov	r4, r0
 8009d16:	460d      	mov	r5, r1
 8009d18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d1c:	4642      	mov	r2, r8
 8009d1e:	464b      	mov	r3, r9
 8009d20:	f7f6 fa3c 	bl	800019c <__adddf3>
 8009d24:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009d28:	f7f6 fbee 	bl	8000508 <__aeabi_dmul>
 8009d2c:	4622      	mov	r2, r4
 8009d2e:	462b      	mov	r3, r5
 8009d30:	f7f6 fa34 	bl	800019c <__adddf3>
 8009d34:	4642      	mov	r2, r8
 8009d36:	4682      	mov	sl, r0
 8009d38:	468b      	mov	fp, r1
 8009d3a:	464b      	mov	r3, r9
 8009d3c:	4640      	mov	r0, r8
 8009d3e:	4649      	mov	r1, r9
 8009d40:	f7f6 fbe2 	bl	8000508 <__aeabi_dmul>
 8009d44:	2200      	movs	r2, #0
 8009d46:	4b68      	ldr	r3, [pc, #416]	@ (8009ee8 <__ieee754_pow+0x778>)
 8009d48:	4606      	mov	r6, r0
 8009d4a:	460f      	mov	r7, r1
 8009d4c:	f7f6 fa26 	bl	800019c <__adddf3>
 8009d50:	4652      	mov	r2, sl
 8009d52:	465b      	mov	r3, fp
 8009d54:	f7f6 fa22 	bl	800019c <__adddf3>
 8009d58:	2400      	movs	r4, #0
 8009d5a:	460d      	mov	r5, r1
 8009d5c:	4622      	mov	r2, r4
 8009d5e:	460b      	mov	r3, r1
 8009d60:	4640      	mov	r0, r8
 8009d62:	4649      	mov	r1, r9
 8009d64:	f7f6 fbd0 	bl	8000508 <__aeabi_dmul>
 8009d68:	2200      	movs	r2, #0
 8009d6a:	4680      	mov	r8, r0
 8009d6c:	4689      	mov	r9, r1
 8009d6e:	4620      	mov	r0, r4
 8009d70:	4629      	mov	r1, r5
 8009d72:	4b5d      	ldr	r3, [pc, #372]	@ (8009ee8 <__ieee754_pow+0x778>)
 8009d74:	f7f6 fa10 	bl	8000198 <__aeabi_dsub>
 8009d78:	4632      	mov	r2, r6
 8009d7a:	463b      	mov	r3, r7
 8009d7c:	f7f6 fa0c 	bl	8000198 <__aeabi_dsub>
 8009d80:	4602      	mov	r2, r0
 8009d82:	460b      	mov	r3, r1
 8009d84:	4650      	mov	r0, sl
 8009d86:	4659      	mov	r1, fp
 8009d88:	f7f6 fa06 	bl	8000198 <__aeabi_dsub>
 8009d8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d90:	f7f6 fbba 	bl	8000508 <__aeabi_dmul>
 8009d94:	4622      	mov	r2, r4
 8009d96:	4606      	mov	r6, r0
 8009d98:	460f      	mov	r7, r1
 8009d9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d9e:	462b      	mov	r3, r5
 8009da0:	f7f6 fbb2 	bl	8000508 <__aeabi_dmul>
 8009da4:	4602      	mov	r2, r0
 8009da6:	460b      	mov	r3, r1
 8009da8:	4630      	mov	r0, r6
 8009daa:	4639      	mov	r1, r7
 8009dac:	f7f6 f9f6 	bl	800019c <__adddf3>
 8009db0:	2400      	movs	r4, #0
 8009db2:	4606      	mov	r6, r0
 8009db4:	460f      	mov	r7, r1
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	4640      	mov	r0, r8
 8009dbc:	4649      	mov	r1, r9
 8009dbe:	f7f6 f9ed 	bl	800019c <__adddf3>
 8009dc2:	a33d      	add	r3, pc, #244	@ (adr r3, 8009eb8 <__ieee754_pow+0x748>)
 8009dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc8:	4620      	mov	r0, r4
 8009dca:	460d      	mov	r5, r1
 8009dcc:	f7f6 fb9c 	bl	8000508 <__aeabi_dmul>
 8009dd0:	4642      	mov	r2, r8
 8009dd2:	464b      	mov	r3, r9
 8009dd4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009dd8:	4620      	mov	r0, r4
 8009dda:	4629      	mov	r1, r5
 8009ddc:	f7f6 f9dc 	bl	8000198 <__aeabi_dsub>
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4630      	mov	r0, r6
 8009de6:	4639      	mov	r1, r7
 8009de8:	f7f6 f9d6 	bl	8000198 <__aeabi_dsub>
 8009dec:	a334      	add	r3, pc, #208	@ (adr r3, 8009ec0 <__ieee754_pow+0x750>)
 8009dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df2:	f7f6 fb89 	bl	8000508 <__aeabi_dmul>
 8009df6:	a334      	add	r3, pc, #208	@ (adr r3, 8009ec8 <__ieee754_pow+0x758>)
 8009df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfc:	4606      	mov	r6, r0
 8009dfe:	460f      	mov	r7, r1
 8009e00:	4620      	mov	r0, r4
 8009e02:	4629      	mov	r1, r5
 8009e04:	f7f6 fb80 	bl	8000508 <__aeabi_dmul>
 8009e08:	4602      	mov	r2, r0
 8009e0a:	460b      	mov	r3, r1
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	4639      	mov	r1, r7
 8009e10:	f7f6 f9c4 	bl	800019c <__adddf3>
 8009e14:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009e16:	4b35      	ldr	r3, [pc, #212]	@ (8009eec <__ieee754_pow+0x77c>)
 8009e18:	2400      	movs	r4, #0
 8009e1a:	4413      	add	r3, r2
 8009e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e20:	f7f6 f9bc 	bl	800019c <__adddf3>
 8009e24:	4682      	mov	sl, r0
 8009e26:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009e28:	468b      	mov	fp, r1
 8009e2a:	f7f6 fb03 	bl	8000434 <__aeabi_i2d>
 8009e2e:	4606      	mov	r6, r0
 8009e30:	460f      	mov	r7, r1
 8009e32:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009e34:	4b2e      	ldr	r3, [pc, #184]	@ (8009ef0 <__ieee754_pow+0x780>)
 8009e36:	4413      	add	r3, r2
 8009e38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e3c:	4652      	mov	r2, sl
 8009e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e42:	465b      	mov	r3, fp
 8009e44:	f7f6 f9aa 	bl	800019c <__adddf3>
 8009e48:	4642      	mov	r2, r8
 8009e4a:	464b      	mov	r3, r9
 8009e4c:	f7f6 f9a6 	bl	800019c <__adddf3>
 8009e50:	4632      	mov	r2, r6
 8009e52:	463b      	mov	r3, r7
 8009e54:	f7f6 f9a2 	bl	800019c <__adddf3>
 8009e58:	4632      	mov	r2, r6
 8009e5a:	463b      	mov	r3, r7
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	460d      	mov	r5, r1
 8009e60:	f7f6 f99a 	bl	8000198 <__aeabi_dsub>
 8009e64:	4642      	mov	r2, r8
 8009e66:	464b      	mov	r3, r9
 8009e68:	f7f6 f996 	bl	8000198 <__aeabi_dsub>
 8009e6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e70:	f7f6 f992 	bl	8000198 <__aeabi_dsub>
 8009e74:	4602      	mov	r2, r0
 8009e76:	460b      	mov	r3, r1
 8009e78:	4650      	mov	r0, sl
 8009e7a:	4659      	mov	r1, fp
 8009e7c:	e618      	b.n	8009ab0 <__ieee754_pow+0x340>
 8009e7e:	2400      	movs	r4, #0
 8009e80:	e68a      	b.n	8009b98 <__ieee754_pow+0x428>
 8009e82:	2601      	movs	r6, #1
 8009e84:	e6a0      	b.n	8009bc8 <__ieee754_pow+0x458>
 8009e86:	bf00      	nop
 8009e88:	4a454eef 	.word	0x4a454eef
 8009e8c:	3fca7e28 	.word	0x3fca7e28
 8009e90:	93c9db65 	.word	0x93c9db65
 8009e94:	3fcd864a 	.word	0x3fcd864a
 8009e98:	a91d4101 	.word	0xa91d4101
 8009e9c:	3fd17460 	.word	0x3fd17460
 8009ea0:	518f264d 	.word	0x518f264d
 8009ea4:	3fd55555 	.word	0x3fd55555
 8009ea8:	db6fabff 	.word	0xdb6fabff
 8009eac:	3fdb6db6 	.word	0x3fdb6db6
 8009eb0:	33333303 	.word	0x33333303
 8009eb4:	3fe33333 	.word	0x3fe33333
 8009eb8:	e0000000 	.word	0xe0000000
 8009ebc:	3feec709 	.word	0x3feec709
 8009ec0:	dc3a03fd 	.word	0xdc3a03fd
 8009ec4:	3feec709 	.word	0x3feec709
 8009ec8:	145b01f5 	.word	0x145b01f5
 8009ecc:	be3e2fe0 	.word	0xbe3e2fe0
 8009ed0:	7ff00000 	.word	0x7ff00000
 8009ed4:	43400000 	.word	0x43400000
 8009ed8:	0003988e 	.word	0x0003988e
 8009edc:	000bb679 	.word	0x000bb679
 8009ee0:	0800aad0 	.word	0x0800aad0
 8009ee4:	3ff00000 	.word	0x3ff00000
 8009ee8:	40080000 	.word	0x40080000
 8009eec:	0800aab0 	.word	0x0800aab0
 8009ef0:	0800aac0 	.word	0x0800aac0
 8009ef4:	a39a      	add	r3, pc, #616	@ (adr r3, 800a160 <__ieee754_pow+0x9f0>)
 8009ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efa:	4630      	mov	r0, r6
 8009efc:	4639      	mov	r1, r7
 8009efe:	f7f6 f94d 	bl	800019c <__adddf3>
 8009f02:	4642      	mov	r2, r8
 8009f04:	e9cd 0100 	strd	r0, r1, [sp]
 8009f08:	464b      	mov	r3, r9
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	4629      	mov	r1, r5
 8009f0e:	f7f6 f943 	bl	8000198 <__aeabi_dsub>
 8009f12:	4602      	mov	r2, r0
 8009f14:	460b      	mov	r3, r1
 8009f16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f1a:	f7f6 fd85 	bl	8000a28 <__aeabi_dcmpgt>
 8009f1e:	2800      	cmp	r0, #0
 8009f20:	f47f ae09 	bne.w	8009b36 <__ieee754_pow+0x3c6>
 8009f24:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009f28:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009f2c:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009f30:	fa43 fa0a 	asr.w	sl, r3, sl
 8009f34:	44da      	add	sl, fp
 8009f36:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009f3a:	489b      	ldr	r0, [pc, #620]	@ (800a1a8 <__ieee754_pow+0xa38>)
 8009f3c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009f40:	4108      	asrs	r0, r1
 8009f42:	ea00 030a 	and.w	r3, r0, sl
 8009f46:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009f4a:	f1c1 0114 	rsb	r1, r1, #20
 8009f4e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009f52:	4640      	mov	r0, r8
 8009f54:	fa4a fa01 	asr.w	sl, sl, r1
 8009f58:	f1bb 0f00 	cmp.w	fp, #0
 8009f5c:	4649      	mov	r1, r9
 8009f5e:	f04f 0200 	mov.w	r2, #0
 8009f62:	bfb8      	it	lt
 8009f64:	f1ca 0a00 	rsblt	sl, sl, #0
 8009f68:	f7f6 f916 	bl	8000198 <__aeabi_dsub>
 8009f6c:	4680      	mov	r8, r0
 8009f6e:	4689      	mov	r9, r1
 8009f70:	2400      	movs	r4, #0
 8009f72:	4632      	mov	r2, r6
 8009f74:	463b      	mov	r3, r7
 8009f76:	4640      	mov	r0, r8
 8009f78:	4649      	mov	r1, r9
 8009f7a:	f7f6 f90f 	bl	800019c <__adddf3>
 8009f7e:	a37a      	add	r3, pc, #488	@ (adr r3, 800a168 <__ieee754_pow+0x9f8>)
 8009f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f84:	4620      	mov	r0, r4
 8009f86:	460d      	mov	r5, r1
 8009f88:	f7f6 fabe 	bl	8000508 <__aeabi_dmul>
 8009f8c:	4642      	mov	r2, r8
 8009f8e:	464b      	mov	r3, r9
 8009f90:	e9cd 0100 	strd	r0, r1, [sp]
 8009f94:	4620      	mov	r0, r4
 8009f96:	4629      	mov	r1, r5
 8009f98:	f7f6 f8fe 	bl	8000198 <__aeabi_dsub>
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	4630      	mov	r0, r6
 8009fa2:	4639      	mov	r1, r7
 8009fa4:	f7f6 f8f8 	bl	8000198 <__aeabi_dsub>
 8009fa8:	a371      	add	r3, pc, #452	@ (adr r3, 800a170 <__ieee754_pow+0xa00>)
 8009faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fae:	f7f6 faab 	bl	8000508 <__aeabi_dmul>
 8009fb2:	a371      	add	r3, pc, #452	@ (adr r3, 800a178 <__ieee754_pow+0xa08>)
 8009fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb8:	4680      	mov	r8, r0
 8009fba:	4689      	mov	r9, r1
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	4629      	mov	r1, r5
 8009fc0:	f7f6 faa2 	bl	8000508 <__aeabi_dmul>
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	4640      	mov	r0, r8
 8009fca:	4649      	mov	r1, r9
 8009fcc:	f7f6 f8e6 	bl	800019c <__adddf3>
 8009fd0:	4604      	mov	r4, r0
 8009fd2:	460d      	mov	r5, r1
 8009fd4:	4602      	mov	r2, r0
 8009fd6:	460b      	mov	r3, r1
 8009fd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fdc:	f7f6 f8de 	bl	800019c <__adddf3>
 8009fe0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fe4:	4680      	mov	r8, r0
 8009fe6:	4689      	mov	r9, r1
 8009fe8:	f7f6 f8d6 	bl	8000198 <__aeabi_dsub>
 8009fec:	4602      	mov	r2, r0
 8009fee:	460b      	mov	r3, r1
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	4629      	mov	r1, r5
 8009ff4:	f7f6 f8d0 	bl	8000198 <__aeabi_dsub>
 8009ff8:	4642      	mov	r2, r8
 8009ffa:	4606      	mov	r6, r0
 8009ffc:	460f      	mov	r7, r1
 8009ffe:	464b      	mov	r3, r9
 800a000:	4640      	mov	r0, r8
 800a002:	4649      	mov	r1, r9
 800a004:	f7f6 fa80 	bl	8000508 <__aeabi_dmul>
 800a008:	a35d      	add	r3, pc, #372	@ (adr r3, 800a180 <__ieee754_pow+0xa10>)
 800a00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a00e:	4604      	mov	r4, r0
 800a010:	460d      	mov	r5, r1
 800a012:	f7f6 fa79 	bl	8000508 <__aeabi_dmul>
 800a016:	a35c      	add	r3, pc, #368	@ (adr r3, 800a188 <__ieee754_pow+0xa18>)
 800a018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01c:	f7f6 f8bc 	bl	8000198 <__aeabi_dsub>
 800a020:	4622      	mov	r2, r4
 800a022:	462b      	mov	r3, r5
 800a024:	f7f6 fa70 	bl	8000508 <__aeabi_dmul>
 800a028:	a359      	add	r3, pc, #356	@ (adr r3, 800a190 <__ieee754_pow+0xa20>)
 800a02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a02e:	f7f6 f8b5 	bl	800019c <__adddf3>
 800a032:	4622      	mov	r2, r4
 800a034:	462b      	mov	r3, r5
 800a036:	f7f6 fa67 	bl	8000508 <__aeabi_dmul>
 800a03a:	a357      	add	r3, pc, #348	@ (adr r3, 800a198 <__ieee754_pow+0xa28>)
 800a03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a040:	f7f6 f8aa 	bl	8000198 <__aeabi_dsub>
 800a044:	4622      	mov	r2, r4
 800a046:	462b      	mov	r3, r5
 800a048:	f7f6 fa5e 	bl	8000508 <__aeabi_dmul>
 800a04c:	a354      	add	r3, pc, #336	@ (adr r3, 800a1a0 <__ieee754_pow+0xa30>)
 800a04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a052:	f7f6 f8a3 	bl	800019c <__adddf3>
 800a056:	4622      	mov	r2, r4
 800a058:	462b      	mov	r3, r5
 800a05a:	f7f6 fa55 	bl	8000508 <__aeabi_dmul>
 800a05e:	4602      	mov	r2, r0
 800a060:	460b      	mov	r3, r1
 800a062:	4640      	mov	r0, r8
 800a064:	4649      	mov	r1, r9
 800a066:	f7f6 f897 	bl	8000198 <__aeabi_dsub>
 800a06a:	4604      	mov	r4, r0
 800a06c:	460d      	mov	r5, r1
 800a06e:	4602      	mov	r2, r0
 800a070:	460b      	mov	r3, r1
 800a072:	4640      	mov	r0, r8
 800a074:	4649      	mov	r1, r9
 800a076:	f7f6 fa47 	bl	8000508 <__aeabi_dmul>
 800a07a:	2200      	movs	r2, #0
 800a07c:	e9cd 0100 	strd	r0, r1, [sp]
 800a080:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a084:	4620      	mov	r0, r4
 800a086:	4629      	mov	r1, r5
 800a088:	f7f6 f886 	bl	8000198 <__aeabi_dsub>
 800a08c:	4602      	mov	r2, r0
 800a08e:	460b      	mov	r3, r1
 800a090:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a094:	f7f6 fb62 	bl	800075c <__aeabi_ddiv>
 800a098:	4632      	mov	r2, r6
 800a09a:	4604      	mov	r4, r0
 800a09c:	460d      	mov	r5, r1
 800a09e:	463b      	mov	r3, r7
 800a0a0:	4640      	mov	r0, r8
 800a0a2:	4649      	mov	r1, r9
 800a0a4:	f7f6 fa30 	bl	8000508 <__aeabi_dmul>
 800a0a8:	4632      	mov	r2, r6
 800a0aa:	463b      	mov	r3, r7
 800a0ac:	f7f6 f876 	bl	800019c <__adddf3>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	4620      	mov	r0, r4
 800a0b6:	4629      	mov	r1, r5
 800a0b8:	f7f6 f86e 	bl	8000198 <__aeabi_dsub>
 800a0bc:	4642      	mov	r2, r8
 800a0be:	464b      	mov	r3, r9
 800a0c0:	f7f6 f86a 	bl	8000198 <__aeabi_dsub>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	460b      	mov	r3, r1
 800a0c8:	2000      	movs	r0, #0
 800a0ca:	4938      	ldr	r1, [pc, #224]	@ (800a1ac <__ieee754_pow+0xa3c>)
 800a0cc:	f7f6 f864 	bl	8000198 <__aeabi_dsub>
 800a0d0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a0d4:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800a0d8:	da2e      	bge.n	800a138 <__ieee754_pow+0x9c8>
 800a0da:	4652      	mov	r2, sl
 800a0dc:	f000 f874 	bl	800a1c8 <scalbn>
 800a0e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0e4:	f7ff bbed 	b.w	80098c2 <__ieee754_pow+0x152>
 800a0e8:	4c31      	ldr	r4, [pc, #196]	@ (800a1b0 <__ieee754_pow+0xa40>)
 800a0ea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a0ee:	42a3      	cmp	r3, r4
 800a0f0:	d91a      	bls.n	800a128 <__ieee754_pow+0x9b8>
 800a0f2:	4b30      	ldr	r3, [pc, #192]	@ (800a1b4 <__ieee754_pow+0xa44>)
 800a0f4:	440b      	add	r3, r1
 800a0f6:	4303      	orrs	r3, r0
 800a0f8:	d009      	beq.n	800a10e <__ieee754_pow+0x99e>
 800a0fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0fe:	2200      	movs	r2, #0
 800a100:	2300      	movs	r3, #0
 800a102:	f7f6 fc73 	bl	80009ec <__aeabi_dcmplt>
 800a106:	3800      	subs	r0, #0
 800a108:	bf18      	it	ne
 800a10a:	2001      	movne	r0, #1
 800a10c:	e444      	b.n	8009998 <__ieee754_pow+0x228>
 800a10e:	4642      	mov	r2, r8
 800a110:	464b      	mov	r3, r9
 800a112:	f7f6 f841 	bl	8000198 <__aeabi_dsub>
 800a116:	4632      	mov	r2, r6
 800a118:	463b      	mov	r3, r7
 800a11a:	f7f6 fc7b 	bl	8000a14 <__aeabi_dcmpge>
 800a11e:	2800      	cmp	r0, #0
 800a120:	d1eb      	bne.n	800a0fa <__ieee754_pow+0x98a>
 800a122:	f8df a094 	ldr.w	sl, [pc, #148]	@ 800a1b8 <__ieee754_pow+0xa48>
 800a126:	e6fd      	b.n	8009f24 <__ieee754_pow+0x7b4>
 800a128:	469a      	mov	sl, r3
 800a12a:	4b24      	ldr	r3, [pc, #144]	@ (800a1bc <__ieee754_pow+0xa4c>)
 800a12c:	459a      	cmp	sl, r3
 800a12e:	f63f aef9 	bhi.w	8009f24 <__ieee754_pow+0x7b4>
 800a132:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a136:	e71b      	b.n	8009f70 <__ieee754_pow+0x800>
 800a138:	4621      	mov	r1, r4
 800a13a:	e7d1      	b.n	800a0e0 <__ieee754_pow+0x970>
 800a13c:	2000      	movs	r0, #0
 800a13e:	491b      	ldr	r1, [pc, #108]	@ (800a1ac <__ieee754_pow+0xa3c>)
 800a140:	f7ff bb34 	b.w	80097ac <__ieee754_pow+0x3c>
 800a144:	2000      	movs	r0, #0
 800a146:	2100      	movs	r1, #0
 800a148:	f7ff bb30 	b.w	80097ac <__ieee754_pow+0x3c>
 800a14c:	4650      	mov	r0, sl
 800a14e:	4659      	mov	r1, fp
 800a150:	f7ff bb2c 	b.w	80097ac <__ieee754_pow+0x3c>
 800a154:	460c      	mov	r4, r1
 800a156:	f7ff bb79 	b.w	800984c <__ieee754_pow+0xdc>
 800a15a:	2400      	movs	r4, #0
 800a15c:	f7ff bb64 	b.w	8009828 <__ieee754_pow+0xb8>
 800a160:	652b82fe 	.word	0x652b82fe
 800a164:	3c971547 	.word	0x3c971547
 800a168:	00000000 	.word	0x00000000
 800a16c:	3fe62e43 	.word	0x3fe62e43
 800a170:	fefa39ef 	.word	0xfefa39ef
 800a174:	3fe62e42 	.word	0x3fe62e42
 800a178:	0ca86c39 	.word	0x0ca86c39
 800a17c:	be205c61 	.word	0xbe205c61
 800a180:	72bea4d0 	.word	0x72bea4d0
 800a184:	3e663769 	.word	0x3e663769
 800a188:	c5d26bf1 	.word	0xc5d26bf1
 800a18c:	3ebbbd41 	.word	0x3ebbbd41
 800a190:	af25de2c 	.word	0xaf25de2c
 800a194:	3f11566a 	.word	0x3f11566a
 800a198:	16bebd93 	.word	0x16bebd93
 800a19c:	3f66c16c 	.word	0x3f66c16c
 800a1a0:	5555553e 	.word	0x5555553e
 800a1a4:	3fc55555 	.word	0x3fc55555
 800a1a8:	fff00000 	.word	0xfff00000
 800a1ac:	3ff00000 	.word	0x3ff00000
 800a1b0:	4090cbff 	.word	0x4090cbff
 800a1b4:	3f6f3400 	.word	0x3f6f3400
 800a1b8:	4090cc00 	.word	0x4090cc00
 800a1bc:	3fe00000 	.word	0x3fe00000

0800a1c0 <fabs>:
 800a1c0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	4770      	bx	lr

0800a1c8 <scalbn>:
 800a1c8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800a1cc:	4616      	mov	r6, r2
 800a1ce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a1d2:	4683      	mov	fp, r0
 800a1d4:	468c      	mov	ip, r1
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	b982      	cbnz	r2, 800a1fc <scalbn+0x34>
 800a1da:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a1de:	4303      	orrs	r3, r0
 800a1e0:	d039      	beq.n	800a256 <scalbn+0x8e>
 800a1e2:	4b2f      	ldr	r3, [pc, #188]	@ (800a2a0 <scalbn+0xd8>)
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f7f6 f98f 	bl	8000508 <__aeabi_dmul>
 800a1ea:	4b2e      	ldr	r3, [pc, #184]	@ (800a2a4 <scalbn+0xdc>)
 800a1ec:	4683      	mov	fp, r0
 800a1ee:	429e      	cmp	r6, r3
 800a1f0:	468c      	mov	ip, r1
 800a1f2:	da0d      	bge.n	800a210 <scalbn+0x48>
 800a1f4:	a326      	add	r3, pc, #152	@ (adr r3, 800a290 <scalbn+0xc8>)
 800a1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fa:	e01b      	b.n	800a234 <scalbn+0x6c>
 800a1fc:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800a200:	42ba      	cmp	r2, r7
 800a202:	d109      	bne.n	800a218 <scalbn+0x50>
 800a204:	4602      	mov	r2, r0
 800a206:	f7f5 ffc9 	bl	800019c <__adddf3>
 800a20a:	4683      	mov	fp, r0
 800a20c:	468c      	mov	ip, r1
 800a20e:	e022      	b.n	800a256 <scalbn+0x8e>
 800a210:	460b      	mov	r3, r1
 800a212:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a216:	3a36      	subs	r2, #54	@ 0x36
 800a218:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800a21c:	428e      	cmp	r6, r1
 800a21e:	dd0c      	ble.n	800a23a <scalbn+0x72>
 800a220:	a31d      	add	r3, pc, #116	@ (adr r3, 800a298 <scalbn+0xd0>)
 800a222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a226:	461c      	mov	r4, r3
 800a228:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800a22c:	f361 74df 	bfi	r4, r1, #31, #1
 800a230:	4621      	mov	r1, r4
 800a232:	481d      	ldr	r0, [pc, #116]	@ (800a2a8 <scalbn+0xe0>)
 800a234:	f7f6 f968 	bl	8000508 <__aeabi_dmul>
 800a238:	e7e7      	b.n	800a20a <scalbn+0x42>
 800a23a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a23e:	4432      	add	r2, r6
 800a240:	428a      	cmp	r2, r1
 800a242:	dced      	bgt.n	800a220 <scalbn+0x58>
 800a244:	2a00      	cmp	r2, #0
 800a246:	dd0a      	ble.n	800a25e <scalbn+0x96>
 800a248:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a24c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a250:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a254:	46ac      	mov	ip, r5
 800a256:	4658      	mov	r0, fp
 800a258:	4661      	mov	r1, ip
 800a25a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800a25e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a262:	da09      	bge.n	800a278 <scalbn+0xb0>
 800a264:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800a268:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800a26c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800a270:	480e      	ldr	r0, [pc, #56]	@ (800a2ac <scalbn+0xe4>)
 800a272:	f041 011f 	orr.w	r1, r1, #31
 800a276:	e7bd      	b.n	800a1f4 <scalbn+0x2c>
 800a278:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a27c:	3236      	adds	r2, #54	@ 0x36
 800a27e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a282:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a286:	4658      	mov	r0, fp
 800a288:	4629      	mov	r1, r5
 800a28a:	2200      	movs	r2, #0
 800a28c:	4b08      	ldr	r3, [pc, #32]	@ (800a2b0 <scalbn+0xe8>)
 800a28e:	e7d1      	b.n	800a234 <scalbn+0x6c>
 800a290:	c2f8f359 	.word	0xc2f8f359
 800a294:	01a56e1f 	.word	0x01a56e1f
 800a298:	8800759c 	.word	0x8800759c
 800a29c:	7e37e43c 	.word	0x7e37e43c
 800a2a0:	43500000 	.word	0x43500000
 800a2a4:	ffff3cb0 	.word	0xffff3cb0
 800a2a8:	8800759c 	.word	0x8800759c
 800a2ac:	c2f8f359 	.word	0xc2f8f359
 800a2b0:	3c900000 	.word	0x3c900000

0800a2b4 <with_errno>:
 800a2b4:	b570      	push	{r4, r5, r6, lr}
 800a2b6:	4604      	mov	r4, r0
 800a2b8:	460d      	mov	r5, r1
 800a2ba:	4616      	mov	r6, r2
 800a2bc:	f7fd f9fa 	bl	80076b4 <__errno>
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	6006      	str	r6, [r0, #0]
 800a2c4:	4620      	mov	r0, r4
 800a2c6:	bd70      	pop	{r4, r5, r6, pc}

0800a2c8 <xflow>:
 800a2c8:	b513      	push	{r0, r1, r4, lr}
 800a2ca:	4604      	mov	r4, r0
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	4610      	mov	r0, r2
 800a2d0:	b10c      	cbz	r4, 800a2d6 <xflow+0xe>
 800a2d2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a2d6:	e9cd 2300 	strd	r2, r3, [sp]
 800a2da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2de:	f7f6 f913 	bl	8000508 <__aeabi_dmul>
 800a2e2:	2222      	movs	r2, #34	@ 0x22
 800a2e4:	b002      	add	sp, #8
 800a2e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2ea:	f7ff bfe3 	b.w	800a2b4 <with_errno>

0800a2ee <__math_uflow>:
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a2f4:	f7ff bfe8 	b.w	800a2c8 <xflow>

0800a2f8 <__math_oflow>:
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800a2fe:	f7ff bfe3 	b.w	800a2c8 <xflow>
	...

0800a304 <__ieee754_sqrt>:
 800a304:	4a67      	ldr	r2, [pc, #412]	@ (800a4a4 <__ieee754_sqrt+0x1a0>)
 800a306:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a30a:	438a      	bics	r2, r1
 800a30c:	4606      	mov	r6, r0
 800a30e:	460f      	mov	r7, r1
 800a310:	460b      	mov	r3, r1
 800a312:	4604      	mov	r4, r0
 800a314:	d10e      	bne.n	800a334 <__ieee754_sqrt+0x30>
 800a316:	4602      	mov	r2, r0
 800a318:	f7f6 f8f6 	bl	8000508 <__aeabi_dmul>
 800a31c:	4602      	mov	r2, r0
 800a31e:	460b      	mov	r3, r1
 800a320:	4630      	mov	r0, r6
 800a322:	4639      	mov	r1, r7
 800a324:	f7f5 ff3a 	bl	800019c <__adddf3>
 800a328:	4606      	mov	r6, r0
 800a32a:	460f      	mov	r7, r1
 800a32c:	4630      	mov	r0, r6
 800a32e:	4639      	mov	r1, r7
 800a330:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a334:	2900      	cmp	r1, #0
 800a336:	dc0c      	bgt.n	800a352 <__ieee754_sqrt+0x4e>
 800a338:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a33c:	4302      	orrs	r2, r0
 800a33e:	d0f5      	beq.n	800a32c <__ieee754_sqrt+0x28>
 800a340:	b189      	cbz	r1, 800a366 <__ieee754_sqrt+0x62>
 800a342:	4602      	mov	r2, r0
 800a344:	f7f5 ff28 	bl	8000198 <__aeabi_dsub>
 800a348:	4602      	mov	r2, r0
 800a34a:	460b      	mov	r3, r1
 800a34c:	f7f6 fa06 	bl	800075c <__aeabi_ddiv>
 800a350:	e7ea      	b.n	800a328 <__ieee754_sqrt+0x24>
 800a352:	150a      	asrs	r2, r1, #20
 800a354:	d115      	bne.n	800a382 <__ieee754_sqrt+0x7e>
 800a356:	2100      	movs	r1, #0
 800a358:	e009      	b.n	800a36e <__ieee754_sqrt+0x6a>
 800a35a:	0ae3      	lsrs	r3, r4, #11
 800a35c:	3a15      	subs	r2, #21
 800a35e:	0564      	lsls	r4, r4, #21
 800a360:	2b00      	cmp	r3, #0
 800a362:	d0fa      	beq.n	800a35a <__ieee754_sqrt+0x56>
 800a364:	e7f7      	b.n	800a356 <__ieee754_sqrt+0x52>
 800a366:	460a      	mov	r2, r1
 800a368:	e7fa      	b.n	800a360 <__ieee754_sqrt+0x5c>
 800a36a:	005b      	lsls	r3, r3, #1
 800a36c:	3101      	adds	r1, #1
 800a36e:	02d8      	lsls	r0, r3, #11
 800a370:	d5fb      	bpl.n	800a36a <__ieee754_sqrt+0x66>
 800a372:	1e48      	subs	r0, r1, #1
 800a374:	1a12      	subs	r2, r2, r0
 800a376:	f1c1 0020 	rsb	r0, r1, #32
 800a37a:	fa24 f000 	lsr.w	r0, r4, r0
 800a37e:	4303      	orrs	r3, r0
 800a380:	408c      	lsls	r4, r1
 800a382:	2600      	movs	r6, #0
 800a384:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a388:	2116      	movs	r1, #22
 800a38a:	07d2      	lsls	r2, r2, #31
 800a38c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a390:	4632      	mov	r2, r6
 800a392:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a396:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a39a:	bf5c      	itt	pl
 800a39c:	005b      	lslpl	r3, r3, #1
 800a39e:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a3a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a3a6:	bf58      	it	pl
 800a3a8:	0064      	lslpl	r4, r4, #1
 800a3aa:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a3ae:	107f      	asrs	r7, r7, #1
 800a3b0:	0064      	lsls	r4, r4, #1
 800a3b2:	1815      	adds	r5, r2, r0
 800a3b4:	429d      	cmp	r5, r3
 800a3b6:	bfde      	ittt	le
 800a3b8:	182a      	addle	r2, r5, r0
 800a3ba:	1b5b      	suble	r3, r3, r5
 800a3bc:	1836      	addle	r6, r6, r0
 800a3be:	0fe5      	lsrs	r5, r4, #31
 800a3c0:	3901      	subs	r1, #1
 800a3c2:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a3c6:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a3ca:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a3ce:	d1f0      	bne.n	800a3b2 <__ieee754_sqrt+0xae>
 800a3d0:	460d      	mov	r5, r1
 800a3d2:	f04f 0a20 	mov.w	sl, #32
 800a3d6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	eb01 0c00 	add.w	ip, r1, r0
 800a3e0:	db02      	blt.n	800a3e8 <__ieee754_sqrt+0xe4>
 800a3e2:	d113      	bne.n	800a40c <__ieee754_sqrt+0x108>
 800a3e4:	45a4      	cmp	ip, r4
 800a3e6:	d811      	bhi.n	800a40c <__ieee754_sqrt+0x108>
 800a3e8:	f1bc 0f00 	cmp.w	ip, #0
 800a3ec:	eb0c 0100 	add.w	r1, ip, r0
 800a3f0:	da42      	bge.n	800a478 <__ieee754_sqrt+0x174>
 800a3f2:	2900      	cmp	r1, #0
 800a3f4:	db40      	blt.n	800a478 <__ieee754_sqrt+0x174>
 800a3f6:	f102 0e01 	add.w	lr, r2, #1
 800a3fa:	1a9b      	subs	r3, r3, r2
 800a3fc:	4672      	mov	r2, lr
 800a3fe:	45a4      	cmp	ip, r4
 800a400:	bf88      	it	hi
 800a402:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a406:	eba4 040c 	sub.w	r4, r4, ip
 800a40a:	4405      	add	r5, r0
 800a40c:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a410:	f1ba 0a01 	subs.w	sl, sl, #1
 800a414:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a418:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a41c:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a420:	d1db      	bne.n	800a3da <__ieee754_sqrt+0xd6>
 800a422:	431c      	orrs	r4, r3
 800a424:	d01a      	beq.n	800a45c <__ieee754_sqrt+0x158>
 800a426:	4c20      	ldr	r4, [pc, #128]	@ (800a4a8 <__ieee754_sqrt+0x1a4>)
 800a428:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a4ac <__ieee754_sqrt+0x1a8>
 800a42c:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a430:	e9db 2300 	ldrd	r2, r3, [fp]
 800a434:	f7f5 feb0 	bl	8000198 <__aeabi_dsub>
 800a438:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a43c:	4602      	mov	r2, r0
 800a43e:	460b      	mov	r3, r1
 800a440:	4640      	mov	r0, r8
 800a442:	4649      	mov	r1, r9
 800a444:	f7f6 fadc 	bl	8000a00 <__aeabi_dcmple>
 800a448:	b140      	cbz	r0, 800a45c <__ieee754_sqrt+0x158>
 800a44a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a44e:	e9db 2300 	ldrd	r2, r3, [fp]
 800a452:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a456:	d111      	bne.n	800a47c <__ieee754_sqrt+0x178>
 800a458:	4655      	mov	r5, sl
 800a45a:	3601      	adds	r6, #1
 800a45c:	1072      	asrs	r2, r6, #1
 800a45e:	086b      	lsrs	r3, r5, #1
 800a460:	07f1      	lsls	r1, r6, #31
 800a462:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a466:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a46a:	bf48      	it	mi
 800a46c:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a470:	4618      	mov	r0, r3
 800a472:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a476:	e757      	b.n	800a328 <__ieee754_sqrt+0x24>
 800a478:	4696      	mov	lr, r2
 800a47a:	e7be      	b.n	800a3fa <__ieee754_sqrt+0xf6>
 800a47c:	f7f5 fe8e 	bl	800019c <__adddf3>
 800a480:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a484:	4602      	mov	r2, r0
 800a486:	460b      	mov	r3, r1
 800a488:	4640      	mov	r0, r8
 800a48a:	4649      	mov	r1, r9
 800a48c:	f7f6 faae 	bl	80009ec <__aeabi_dcmplt>
 800a490:	b120      	cbz	r0, 800a49c <__ieee754_sqrt+0x198>
 800a492:	1ca8      	adds	r0, r5, #2
 800a494:	bf08      	it	eq
 800a496:	3601      	addeq	r6, #1
 800a498:	3502      	adds	r5, #2
 800a49a:	e7df      	b.n	800a45c <__ieee754_sqrt+0x158>
 800a49c:	1c6b      	adds	r3, r5, #1
 800a49e:	f023 0501 	bic.w	r5, r3, #1
 800a4a2:	e7db      	b.n	800a45c <__ieee754_sqrt+0x158>
 800a4a4:	7ff00000 	.word	0x7ff00000
 800a4a8:	200001e8 	.word	0x200001e8
 800a4ac:	200001e0 	.word	0x200001e0

0800a4b0 <_init>:
 800a4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4b2:	bf00      	nop
 800a4b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4b6:	bc08      	pop	{r3}
 800a4b8:	469e      	mov	lr, r3
 800a4ba:	4770      	bx	lr

0800a4bc <_fini>:
 800a4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4be:	bf00      	nop
 800a4c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4c2:	bc08      	pop	{r3}
 800a4c4:	469e      	mov	lr, r3
 800a4c6:	4770      	bx	lr
