;redcode
;assert 1
	SPL 0, <-902
	SPL @-867, @-120
	SPL @-867, @-120
	MOV 147, <-20
	SPL -110, -600
	SUB 100, @-109
	SPL -110, -600
	SPL -110, -600
	MOV 147, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 7, @-20
	MOV -17, <-20
	MOV -17, <-20
	MOV 147, <-20
	DJN -1, @-20
	SUB @127, @-6
	SUB @127, @-6
	MOV 7, <-20
	SUB @127, 6
	SUB @127, @-6
	SUB @127, @-6
	SLT 7, <-20
	DJN -1, @-20
	ADD @0, @2
	MOV -17, <-20
	SUB @121, 103
	SLT 7, <-20
	SUB @127, @106
	SLT 7, <-20
	SUB @127, @106
	SUB -0, 109
	SPL @-867, @-120
	SPL @-867, @-120
	MOV @127, @-6
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	ADD 270, 60
	DJN -1, @-160
	SUB @1, @90
	DJN -1, @-160
	SPL 0, <-902
	SUB @1, @90
	SPL 0, <-902
	SPL @-867, @-120
	MOV -17, <-20
	SPL 300, 90
