[2025-09-18 07:33:06] START suite=qualcomm_srv trace=srv546_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv546_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2624584 heartbeat IPC: 3.81 cumulative IPC: 3.81 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5061530 heartbeat IPC: 4.103 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5061530 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5061530 cumulative IPC: 3.951 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13750030 heartbeat IPC: 1.151 cumulative IPC: 1.151 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22299709 heartbeat IPC: 1.17 cumulative IPC: 1.16 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30891569 heartbeat IPC: 1.164 cumulative IPC: 1.161 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 39739032 heartbeat IPC: 1.13 cumulative IPC: 1.153 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 48320662 heartbeat IPC: 1.165 cumulative IPC: 1.156 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 56867335 heartbeat IPC: 1.17 cumulative IPC: 1.158 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv546_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 65435726 heartbeat IPC: 1.167 cumulative IPC: 1.159 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73924776 heartbeat IPC: 1.178 cumulative IPC: 1.162 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 82470537 heartbeat IPC: 1.17 cumulative IPC: 1.163 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 85970229 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 34 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 85970229 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv546_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.163 instructions: 100000003 cycles: 85970229
CPU 0 Branch Prediction Accuracy: 92.44% MPKI: 13.58 Average ROB Occupancy at Mispredict: 29.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1421
BRANCH_INDIRECT: 0.3623
BRANCH_CONDITIONAL: 11.62
BRANCH_DIRECT_CALL: 0.5041
BRANCH_INDIRECT_CALL: 0.5163
BRANCH_RETURN: 0.4344


====Backend Stall Breakdown====
ROB_STALL: 71400
LQ_STALL: 0
SQ_STALL: 442126


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 32.088516
REPLAY_LOAD: 22.932926
NON_REPLAY_LOAD: 14.558603

== Total ==
ADDR_TRANS: 13413
REPLAY_LOAD: 11283
NON_REPLAY_LOAD: 46704

== Counts ==
ADDR_TRANS: 418
REPLAY_LOAD: 492
NON_REPLAY_LOAD: 3208

cpu0->cpu0_STLB TOTAL        ACCESS:    2051818 HIT:    2037373 MISS:      14445 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2051818 HIT:    2037373 MISS:      14445 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 91.99 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10087891 HIT:    9062475 MISS:    1025416 MSHR_MERGE:      68247
cpu0->cpu0_L2C LOAD         ACCESS:    7790669 HIT:    6961416 MISS:     829253 MSHR_MERGE:       6302
cpu0->cpu0_L2C RFO          ACCESS:     599697 HIT:     521843 MISS:      77854 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     513328 HIT:     411408 MISS:     101920 MSHR_MERGE:      61945
cpu0->cpu0_L2C WRITE        ACCESS:    1160197 HIT:    1154838 MISS:       5359 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24000 HIT:      12970 MISS:      11030 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     852116 ISSUED:     275989 USEFUL:       5345 USELESS:      10079
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15165989 HIT:    7652582 MISS:    7513407 MSHR_MERGE:    1816512
cpu0->cpu0_L1I LOAD         ACCESS:   15165989 HIT:    7652582 MISS:    7513407 MSHR_MERGE:    1816512
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.13 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30510991 HIT:   25546344 MISS:    4964647 MSHR_MERGE:    1914599
cpu0->cpu0_L1D LOAD         ACCESS:   16572728 HIT:   13932108 MISS:    2640620 MSHR_MERGE:     546814
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     719577 HIT:     231587 MISS:     487990 MSHR_MERGE:     155445
cpu0->cpu0_L1D WRITE        ACCESS:   13189508 HIT:   11377610 MISS:    1811898 MSHR_MERGE:    1212201
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29178 HIT:       5039 MISS:      24139 MSHR_MERGE:        139
cpu0->cpu0_L1D PREFETCH REQUESTED:     868211 ISSUED:     719577 USEFUL:      86021 USELESS:      43771
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12459205 HIT:   10358720 MISS:    2100485 MSHR_MERGE:    1054024
cpu0->cpu0_ITLB LOAD         ACCESS:   12459205 HIT:   10358720 MISS:    2100485 MSHR_MERGE:    1054024
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.364 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28370791 HIT:   27010765 MISS:    1360026 MSHR_MERGE:     354669
cpu0->cpu0_DTLB LOAD         ACCESS:   28370791 HIT:   27010765 MISS:    1360026 MSHR_MERGE:     354669
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.923 cycles
cpu0->LLC TOTAL        ACCESS:    1096846 HIT:    1059584 MISS:      37262 MSHR_MERGE:       1934
cpu0->LLC LOAD         ACCESS:     822951 HIT:     804959 MISS:      17992 MSHR_MERGE:        147
cpu0->LLC RFO          ACCESS:      77853 HIT:      71195 MISS:       6658 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      39975 HIT:      30808 MISS:       9167 MSHR_MERGE:       1787
cpu0->LLC WRITE        ACCESS:     145037 HIT:     144875 MISS:        162 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11030 HIT:       7747 MISS:       3283 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1321
  ROW_BUFFER_MISS:      33838
  AVG DBUS CONGESTED CYCLE: 3.289
Channel 0 WQ ROW_BUFFER_HIT:        204
  ROW_BUFFER_MISS:       3573
  FULL:          0
Channel 0 REFRESHES ISSUED:       7164

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498181       564306        84140         2143
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           49         2369         1114          261
  STLB miss resolved @ L2C                0         2156         2605         1268          120
  STLB miss resolved @ LLC                0          646         1348         3152          634
  STLB miss resolved @ MEM                0            1          610         2287         1442

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187206        54874      1399602       130284          268
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1308          420           43
  STLB miss resolved @ L2C                0         1320         8009         1487            3
  STLB miss resolved @ LLC                0          147         2171         1541           47
  STLB miss resolved @ MEM                0            0           98          129          161
[2025-09-18 07:45:41] END   suite=qualcomm_srv trace=srv546_ap (rc=0)
