;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* bd */
bd__0__DM__MASK EQU 0xE00000
bd__0__DM__SHIFT EQU 21
bd__0__DR EQU CYREG_PRT0_DR
bd__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
bd__0__HSIOM_MASK EQU 0xF0000000
bd__0__HSIOM_SHIFT EQU 28
bd__0__INTCFG EQU CYREG_PRT0_INTCFG
bd__0__INTSTAT EQU CYREG_PRT0_INTSTAT
bd__0__MASK EQU 0x80
bd__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
bd__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
bd__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
bd__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
bd__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
bd__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
bd__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
bd__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
bd__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
bd__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
bd__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
bd__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
bd__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
bd__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
bd__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
bd__0__PC EQU CYREG_PRT0_PC
bd__0__PC2 EQU CYREG_PRT0_PC2
bd__0__PORT EQU 0
bd__0__PS EQU CYREG_PRT0_PS
bd__0__SHIFT EQU 7
bd__DR EQU CYREG_PRT0_DR
bd__INTCFG EQU CYREG_PRT0_INTCFG
bd__INTSTAT EQU CYREG_PRT0_INTSTAT
bd__MASK EQU 0x80
bd__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
bd__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
bd__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
bd__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
bd__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
bd__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
bd__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
bd__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
bd__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
bd__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
bd__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
bd__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
bd__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
bd__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
bd__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
bd__PC EQU CYREG_PRT0_PC
bd__PC2 EQU CYREG_PRT0_PC2
bd__PORT EQU 0
bd__PS EQU CYREG_PRT0_PS
bd__SHIFT EQU 7

/* be */
be__0__DM__MASK EQU 0xE00000
be__0__DM__SHIFT EQU 21
be__0__DR EQU CYREG_PRT2_DR
be__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
be__0__HSIOM_MASK EQU 0xF0000000
be__0__HSIOM_SHIFT EQU 28
be__0__INTCFG EQU CYREG_PRT2_INTCFG
be__0__INTSTAT EQU CYREG_PRT2_INTSTAT
be__0__MASK EQU 0x80
be__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
be__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
be__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
be__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
be__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
be__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
be__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
be__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
be__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
be__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
be__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
be__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
be__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
be__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
be__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
be__0__PC EQU CYREG_PRT2_PC
be__0__PC2 EQU CYREG_PRT2_PC2
be__0__PORT EQU 2
be__0__PS EQU CYREG_PRT2_PS
be__0__SHIFT EQU 7
be__DR EQU CYREG_PRT2_DR
be__INTCFG EQU CYREG_PRT2_INTCFG
be__INTSTAT EQU CYREG_PRT2_INTSTAT
be__MASK EQU 0x80
be__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
be__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
be__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
be__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
be__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
be__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
be__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
be__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
be__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
be__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
be__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
be__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
be__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
be__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
be__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
be__PC EQU CYREG_PRT2_PC
be__PC2 EQU CYREG_PRT2_PC2
be__PORT EQU 2
be__PS EQU CYREG_PRT2_PS
be__SHIFT EQU 7

/* ena */
ena__0__DM__MASK EQU 0x7000
ena__0__DM__SHIFT EQU 12
ena__0__DR EQU CYREG_PRT0_DR
ena__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ena__0__HSIOM_MASK EQU 0x000F0000
ena__0__HSIOM_SHIFT EQU 16
ena__0__INTCFG EQU CYREG_PRT0_INTCFG
ena__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ena__0__MASK EQU 0x10
ena__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ena__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ena__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ena__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ena__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ena__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ena__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ena__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ena__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ena__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ena__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ena__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ena__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ena__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ena__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ena__0__PC EQU CYREG_PRT0_PC
ena__0__PC2 EQU CYREG_PRT0_PC2
ena__0__PORT EQU 0
ena__0__PS EQU CYREG_PRT0_PS
ena__0__SHIFT EQU 4
ena__DR EQU CYREG_PRT0_DR
ena__INTCFG EQU CYREG_PRT0_INTCFG
ena__INTSTAT EQU CYREG_PRT0_INTSTAT
ena__MASK EQU 0x10
ena__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ena__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ena__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ena__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ena__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ena__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ena__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ena__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ena__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ena__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ena__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ena__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ena__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ena__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ena__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ena__PC EQU CYREG_PRT0_PC
ena__PC2 EQU CYREG_PRT0_PC2
ena__PORT EQU 0
ena__PS EQU CYREG_PRT0_PS
ena__SHIFT EQU 4

/* enb */
enb__0__DM__MASK EQU 0x38000
enb__0__DM__SHIFT EQU 15
enb__0__DR EQU CYREG_PRT0_DR
enb__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
enb__0__HSIOM_MASK EQU 0x00F00000
enb__0__HSIOM_SHIFT EQU 20
enb__0__INTCFG EQU CYREG_PRT0_INTCFG
enb__0__INTSTAT EQU CYREG_PRT0_INTSTAT
enb__0__MASK EQU 0x20
enb__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
enb__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
enb__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
enb__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
enb__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
enb__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
enb__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
enb__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
enb__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
enb__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
enb__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
enb__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
enb__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
enb__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
enb__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
enb__0__PC EQU CYREG_PRT0_PC
enb__0__PC2 EQU CYREG_PRT0_PC2
enb__0__PORT EQU 0
enb__0__PS EQU CYREG_PRT0_PS
enb__0__SHIFT EQU 5
enb__DR EQU CYREG_PRT0_DR
enb__INTCFG EQU CYREG_PRT0_INTCFG
enb__INTSTAT EQU CYREG_PRT0_INTSTAT
enb__MASK EQU 0x20
enb__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
enb__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
enb__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
enb__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
enb__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
enb__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
enb__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
enb__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
enb__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
enb__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
enb__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
enb__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
enb__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
enb__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
enb__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
enb__PC EQU CYREG_PRT0_PC
enb__PC2 EQU CYREG_PRT0_PC2
enb__PORT EQU 0
enb__PS EQU CYREG_PRT0_PS
enb__SHIFT EQU 5

/* in1 */
in1__0__DM__MASK EQU 0x1C0000
in1__0__DM__SHIFT EQU 18
in1__0__DR EQU CYREG_PRT2_DR
in1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
in1__0__HSIOM_MASK EQU 0x0F000000
in1__0__HSIOM_SHIFT EQU 24
in1__0__INTCFG EQU CYREG_PRT2_INTCFG
in1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
in1__0__MASK EQU 0x40
in1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
in1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
in1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
in1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
in1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
in1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
in1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
in1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
in1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
in1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
in1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
in1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
in1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
in1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
in1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
in1__0__PC EQU CYREG_PRT2_PC
in1__0__PC2 EQU CYREG_PRT2_PC2
in1__0__PORT EQU 2
in1__0__PS EQU CYREG_PRT2_PS
in1__0__SHIFT EQU 6
in1__DR EQU CYREG_PRT2_DR
in1__INTCFG EQU CYREG_PRT2_INTCFG
in1__INTSTAT EQU CYREG_PRT2_INTSTAT
in1__MASK EQU 0x40
in1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
in1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
in1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
in1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
in1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
in1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
in1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
in1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
in1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
in1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
in1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
in1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
in1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
in1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
in1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
in1__PC EQU CYREG_PRT2_PC
in1__PC2 EQU CYREG_PRT2_PC2
in1__PORT EQU 2
in1__PS EQU CYREG_PRT2_PS
in1__SHIFT EQU 6

/* in2 */
in2__0__DM__MASK EQU 0xE00000
in2__0__DM__SHIFT EQU 21
in2__0__DR EQU CYREG_PRT3_DR
in2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
in2__0__HSIOM_MASK EQU 0xF0000000
in2__0__HSIOM_SHIFT EQU 28
in2__0__INTCFG EQU CYREG_PRT3_INTCFG
in2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
in2__0__MASK EQU 0x80
in2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in2__0__PC EQU CYREG_PRT3_PC
in2__0__PC2 EQU CYREG_PRT3_PC2
in2__0__PORT EQU 3
in2__0__PS EQU CYREG_PRT3_PS
in2__0__SHIFT EQU 7
in2__DR EQU CYREG_PRT3_DR
in2__INTCFG EQU CYREG_PRT3_INTCFG
in2__INTSTAT EQU CYREG_PRT3_INTSTAT
in2__MASK EQU 0x80
in2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in2__PC EQU CYREG_PRT3_PC
in2__PC2 EQU CYREG_PRT3_PC2
in2__PORT EQU 3
in2__PS EQU CYREG_PRT3_PS
in2__SHIFT EQU 7

/* in3 */
in3__0__DM__MASK EQU 0x07
in3__0__DM__SHIFT EQU 0
in3__0__DR EQU CYREG_PRT0_DR
in3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
in3__0__HSIOM_MASK EQU 0x0000000F
in3__0__HSIOM_SHIFT EQU 0
in3__0__INTCFG EQU CYREG_PRT0_INTCFG
in3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
in3__0__MASK EQU 0x01
in3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
in3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
in3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
in3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
in3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
in3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
in3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
in3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
in3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
in3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
in3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
in3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
in3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
in3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
in3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
in3__0__PC EQU CYREG_PRT0_PC
in3__0__PC2 EQU CYREG_PRT0_PC2
in3__0__PORT EQU 0
in3__0__PS EQU CYREG_PRT0_PS
in3__0__SHIFT EQU 0
in3__DR EQU CYREG_PRT0_DR
in3__INTCFG EQU CYREG_PRT0_INTCFG
in3__INTSTAT EQU CYREG_PRT0_INTSTAT
in3__MASK EQU 0x01
in3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
in3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
in3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
in3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
in3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
in3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
in3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
in3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
in3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
in3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
in3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
in3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
in3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
in3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
in3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
in3__PC EQU CYREG_PRT0_PC
in3__PC2 EQU CYREG_PRT0_PC2
in3__PORT EQU 0
in3__PS EQU CYREG_PRT0_PS
in3__SHIFT EQU 0

/* in4 */
in4__0__DM__MASK EQU 0x38000
in4__0__DM__SHIFT EQU 15
in4__0__DR EQU CYREG_PRT3_DR
in4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
in4__0__HSIOM_MASK EQU 0x00F00000
in4__0__HSIOM_SHIFT EQU 20
in4__0__INTCFG EQU CYREG_PRT3_INTCFG
in4__0__INTSTAT EQU CYREG_PRT3_INTSTAT
in4__0__MASK EQU 0x20
in4__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in4__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in4__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in4__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in4__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in4__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in4__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in4__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in4__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in4__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in4__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in4__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in4__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in4__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in4__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in4__0__PC EQU CYREG_PRT3_PC
in4__0__PC2 EQU CYREG_PRT3_PC2
in4__0__PORT EQU 3
in4__0__PS EQU CYREG_PRT3_PS
in4__0__SHIFT EQU 5
in4__DR EQU CYREG_PRT3_DR
in4__INTCFG EQU CYREG_PRT3_INTCFG
in4__INTSTAT EQU CYREG_PRT3_INTSTAT
in4__MASK EQU 0x20
in4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in4__PC EQU CYREG_PRT3_PC
in4__PC2 EQU CYREG_PRT3_PC2
in4__PORT EQU 3
in4__PS EQU CYREG_PRT3_PS
in4__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
