Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  7 10:58:28 2021
| Host         : DESKTOP-OVFJI75 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Segment_Displays_timing_summary_routed.rpt -pb Segment_Displays_timing_summary_routed.pb -rpx Segment_Displays_timing_summary_routed.rpx -warn_on_violation
| Design       : Segment_Displays
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.645        0.000                      0                   22        0.229        0.000                      0                   22        3.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_10MHz           {0.000 50.000}       100.000         10.000          
  clk_out1_clk_wiz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz                                                                                                                                                     97.845        0.000                       0                     2  
  clkfbout_clk_wiz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_10MHz                95.645        0.000                      0                   22        0.229        0.000                      0                   22       49.500        0.000                       0                    27  
  clk_out1_clk_wiz_1                                                                                                                                                   97.845        0.000                       0                     2  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { C0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    C0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { C0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    C0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10MHz
  To Clock:  clk_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       95.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.645ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.829ns (42.976%)  route 2.427ns (57.024%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.027    C1/count_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.141 r  C1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.141    C1/count_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.364 r  C1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.364    C1/count_reg[12]_i_1_n_7
    SLICE_X65Y27         FDCE                                         r  C1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.505    98.510    C1/clk_out1
    SLICE_X65Y27         FDCE                                         r  C1/count_reg[12]/C
                         clock pessimism              0.578    99.087    
                         clock uncertainty           -0.140    98.948    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.062    99.010    C1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         99.010    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                 95.645    

Slack (MET) :             95.669ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.826ns (42.936%)  route 2.427ns (57.064%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.027    C1/count_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.361 r  C1/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.361    C1/count_reg[8]_i_1_n_6
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    98.509    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[9]/C
                         clock pessimism              0.600    99.108    
                         clock uncertainty           -0.140    98.969    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.062    99.031    C1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         99.031    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 95.669    

Slack (MET) :             95.690ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.805ns (42.652%)  route 2.427ns (57.348%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.027    C1/count_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.340 r  C1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.340    C1/count_reg[8]_i_1_n_4
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    98.509    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[11]/C
                         clock pessimism              0.600    99.108    
                         clock uncertainty           -0.140    98.969    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.062    99.031    C1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         99.031    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 95.690    

Slack (MET) :             95.759ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.712ns (41.364%)  route 2.427ns (58.636%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.247 r  C1/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.247    C1/count_reg[4]_i_1_n_6
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    98.507    C1/clk_out1
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[5]/C
                         clock pessimism              0.578    99.084    
                         clock uncertainty           -0.140    98.945    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.062    99.007    C1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                 95.759    

Slack (MET) :             95.764ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 1.731ns (41.632%)  route 2.427ns (58.368%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.027    C1/count_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.266 r  C1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.266    C1/count_reg[8]_i_1_n_5
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    98.509    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
                         clock pessimism              0.600    99.108    
                         clock uncertainty           -0.140    98.969    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.062    99.031    C1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         99.031    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                 95.764    

Slack (MET) :             95.780ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.715ns (41.406%)  route 2.427ns (58.594%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.027 r  C1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.027    C1/count_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.250 r  C1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.250    C1/count_reg[8]_i_1_n_7
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.504    98.509    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[8]/C
                         clock pessimism              0.600    99.108    
                         clock uncertainty           -0.140    98.969    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.062    99.031    C1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         99.031    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                 95.780    

Slack (MET) :             95.780ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.691ns (41.065%)  route 2.427ns (58.935%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.226 r  C1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.226    C1/count_reg[4]_i_1_n_4
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    98.507    C1/clk_out1
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[7]/C
                         clock pessimism              0.578    99.084    
                         clock uncertainty           -0.140    98.945    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.062    99.007    C1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                 95.780    

Slack (MET) :             95.854ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.617ns (39.986%)  route 2.427ns (60.014%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.152 r  C1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.152    C1/count_reg[4]_i_1_n_5
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    98.507    C1/clk_out1
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[6]/C
                         clock pessimism              0.578    99.084    
                         clock uncertainty           -0.140    98.945    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.062    99.007    C1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 95.854    

Slack (MET) :             95.870ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.601ns (39.748%)  route 2.427ns (60.252%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.904 r  C1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.913    C1/count_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.136 r  C1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.136    C1/count_reg[4]_i_1_n_7
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    98.507    C1/clk_out1
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[4]/C
                         clock pessimism              0.578    99.084    
                         clock uncertainty           -0.140    98.945    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.062    99.007    C1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         99.007    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 95.870    

Slack (MET) :             95.998ns  (required time - arrival time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10MHz rise@100.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.468ns (37.778%)  route 2.418ns (62.222%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 98.507 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.620    -0.892    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.436 r  C1/count_reg[10]/Q
                         net (fo=3, routed)           0.832     0.397    C1/count_reg[10]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     0.521 r  C1/count[0]_i_7/O
                         net (fo=1, routed)           0.654     1.175    C1/count[0]_i_7_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.299 r  C1/count[0]_i_2/O
                         net (fo=14, routed)          0.931     2.230    C1/count[0]_i_2_n_0
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.354 r  C1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     2.354    C1/count[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.994 r  C1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.994    C1/count_reg[0]_i_1_n_4
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.502    98.507    C1/clk_out1
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[3]/C
                         clock pessimism              0.564    99.070    
                         clock uncertainty           -0.140    98.931    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.062    98.993    C1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         98.993    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 95.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    C1/clk_out1
    SLICE_X64Y28         FDCE                                         r  C1/switch_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  C1/switch_mem_reg[0]/Q
                         net (fo=7, routed)           0.153    -0.279    C1/switch_mem[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  C1/seg_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    C1/p_0_in[1]
    SLICE_X64Y27         FDCE                                         r  C1/seg_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.853    -0.837    C1/clk_out1
    SLICE_X64Y27         FDCE                                         r  C1/seg_mem_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.120    -0.463    C1/seg_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 C1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.235ns (55.495%)  route 0.188ns (44.505%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  C1/count_reg[9]/Q
                         net (fo=3, routed)           0.075    -0.382    C1/count_reg[9]
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.337 r  C1/seg_sel_mem[1]_i_1/O
                         net (fo=9, routed)           0.113    -0.224    C1/ltOp
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.049    -0.175 r  C1/seg_mem[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    C1/p_0_in[7]
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    C1/clk_out1
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[7]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.131    -0.454    C1/seg_mem_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 C1/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.231ns (55.071%)  route 0.188ns (44.929%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  C1/count_reg[9]/Q
                         net (fo=3, routed)           0.075    -0.382    C1/count_reg[9]
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.337 r  C1/seg_sel_mem[1]_i_1/O
                         net (fo=9, routed)           0.113    -0.224    C1/ltOp
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.179 r  C1/seg_mem[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    C1/p_0_in[4]
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    C1/clk_out1
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.121    -0.464    C1/seg_mem_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.212ns (46.612%)  route 0.243ns (53.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    C1/clk_out1
    SLICE_X64Y28         FDCE                                         r  C1/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  C1/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.243    -0.190    C1/switch_mem[1]
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.048    -0.142 r  C1/seg_mem[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    C1/p_0_in[5]
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    C1/clk_out1
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.131    -0.454    C1/seg_mem_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 C1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    C1/clk_out1
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  C1/count_reg[7]/Q
                         net (fo=3, routed)           0.169    -0.289    C1/count_reg[7]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  C1/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    C1/count[4]_i_2_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.181 r  C1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    C1/count_reg[4]_i_1_n_4
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    C1/clk_out1
    SLICE_X65Y25         FDCE                                         r  C1/count_reg[7]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.105    -0.494    C1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 C1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    C1/clk_out1
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  C1/count_reg[3]/Q
                         net (fo=3, routed)           0.170    -0.288    C1/count_reg[3]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  C1/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.243    C1/count[0]_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.180 r  C1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.180    C1/count_reg[0]_i_1_n_4
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    C1/clk_out1
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    C1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.212ns (46.205%)  route 0.247ns (53.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    C1/clk_out1
    SLICE_X64Y28         FDCE                                         r  C1/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  C1/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.247    -0.186    C1/switch_mem[1]
    SLICE_X64Y26         LUT5 (Prop_lut5_I3_O)        0.048    -0.138 r  C1/seg_mem[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    C1/p_0_in[6]
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    C1/clk_out1
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[6]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.131    -0.454    C1/seg_mem_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 C1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.582    -0.599    C1/clk_out1
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  C1/count_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.290    C1/count_reg[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045    -0.245 r  C1/count[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.245    C1/count[0]_i_6_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.175 r  C1/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.175    C1/count_reg[0]_i_1_n_7
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.850    -0.840    C1/clk_out1
    SLICE_X65Y24         FDCE                                         r  C1/count_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    C1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 C1/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.583    -0.598    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  C1/count_reg[8]/Q
                         net (fo=3, routed)           0.168    -0.289    C1/count_reg[8]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  C1/count[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.244    C1/count[8]_i_5_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.174 r  C1/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.174    C1/count_reg[8]_i_1_n_7
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    C1/clk_out1
    SLICE_X65Y26         FDCE                                         r  C1/count_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.105    -0.493    C1/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 C1/switch_mem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            C1/seg_mem_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10MHz rise@0.000ns - clk_10MHz rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.257%)  route 0.243ns (53.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585    -0.596    C1/clk_out1
    SLICE_X64Y28         FDCE                                         r  C1/switch_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  C1/switch_mem_reg[1]/Q
                         net (fo=7, routed)           0.243    -0.190    C1/switch_mem[1]
    SLICE_X64Y26         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  C1/seg_mem[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    C1/p_0_in[2]
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    C0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    C0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  C0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    C0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  C0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.851    -0.839    C1/clk_out1
    SLICE_X64Y26         FDCE                                         r  C1/seg_mem_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.120    -0.465    C1/seg_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { C0/clk_out1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y24  C1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y26  C1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y26  C1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y27  C1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y24  C1/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y24  C1/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y24  C1/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y25  C1/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y25  C1/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X65Y25  C1/count_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y26  C1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y26  C1/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y26  C1/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y26  C1/count_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y26  C1/seg_mem_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y26  C1/seg_mem_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y26  C1/seg_mem_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y26  C1/seg_mem_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y26  C1/seg_mem_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y26  C1/seg_mem_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y24  C1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y25  C1/count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y25  C1/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { C0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    C0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { C0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    C0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  C0/inst/mmcm_adv_inst/CLKFBOUT



