RTL Viewer for Digital Clock with FPGA :~

![image](https://github.com/Raghunandan4/Digital-Clock-FPGA/assets/89443438/683bc351-207d-4a75-8120-858e2a0b54e1)
![image](https://github.com/Raghunandan4/Digital-Clock-FPGA/assets/89443438/35a10003-a417-416a-8bb2-461ad5b149e1)
![image](https://github.com/Raghunandan4/Digital-Clock-FPGA/assets/89443438/adf787d2-59da-4190-a7ee-5c012237c2df)
![image](https://github.com/Raghunandan4/Digital-Clock-FPGA/assets/89443438/79aa660c-6c35-41b4-936e-76f1a2574619)

