library ieee;
use ieee.std_logic_1164.all;

entity bufr is 
port(
	A	:	IN STD_LOGIC_VECTOR(3 downto 0);
	B	:	IN STD_LOGIC_VECTOR(3 downto 0);
	outA	: OUT STD_LOGIC_VECTOR(31 downto 0);
	outB	:	OUT STD_LOGIC_VECTOR(31 downto 0)
);
end bufr;

architecture Behavior of bufr is
begin

end Behavior;