

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lp1_lp2'
================================================================
* Date:           Fri Feb 21 05:27:13 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16712|    16712|  83.560 us|  83.560 us|  16712|  16712|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1_lp2  |    16710|    16710|       331|          4|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 331


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 331
* Pipeline : 1
  Pipeline-0 : II = 4, D = 331, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 334 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 335 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%indvar_flatten78 = alloca i32 1"   --->   Operation 336 'alloca' 'indvar_flatten78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 337 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten78"   --->   Operation 338 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 339 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_1"   --->   Operation 339 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 340 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 340 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp3"   --->   Operation 341 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 342 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%indvar_flatten78_load = load i13 %indvar_flatten78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 343 'load' 'indvar_flatten78_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 344 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 345 'bitconcatenate' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 346 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.64ns)   --->   "%icmp_ln27 = icmp_eq  i13 %indvar_flatten78_load, i13 4096" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 347 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.75ns)   --->   "%add_ln27_1 = add i13 %indvar_flatten78_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 348 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc77, void %lp6.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 349 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:28]   --->   Operation 350 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%add_ln27 = add i7 %i, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 351 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i7 %add_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:6]   --->   Operation 352 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.59ns)   --->   "%icmp_ln28 = icmp_eq  i7 %j_load, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:28]   --->   Operation 353 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.30ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 354 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_65_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln6, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 355 'bitconcatenate' 'tmp_65_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.30ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i7 %add_ln27, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 356 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%empty_78 = trunc i7 %select_ln27_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 357 'trunc' 'empty_78' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_78, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 358 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.29ns)   --->   "%select_ln27_2 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 359 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i12 %select_ln27_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 360 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 361 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 362 [2/2] (1.64ns)   --->   "%buff_A_load = load i12 %buff_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 362 'load' 'buff_A_load' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 363 [1/1] (0.29ns)   --->   "%select_ln27_66 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 363 'select' 'select_ln27_66' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln27 = or i12 %select_ln27_66, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 364 'or' 'or_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i12 %or_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 365 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 366 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 367 [2/2] (1.64ns)   --->   "%buff_A_load_1 = load i12 %buff_A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 367 'load' 'buff_A_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 368 [1/1] (0.29ns)   --->   "%select_ln27_67 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 368 'select' 'select_ln27_67' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln27_1 = or i12 %select_ln27_67, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 369 'or' 'or_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i12 %or_ln27_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 370 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%buff_A_addr_2 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 371 'getelementptr' 'buff_A_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 372 [2/2] (1.64ns)   --->   "%buff_A_load_2 = load i12 %buff_A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 372 'load' 'buff_A_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 373 [1/1] (0.29ns)   --->   "%select_ln27_68 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 373 'select' 'select_ln27_68' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln27_2 = or i12 %select_ln27_68, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 374 'or' 'or_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i12 %or_ln27_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 375 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%buff_A_addr_3 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 376 'getelementptr' 'buff_A_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 377 [2/2] (1.64ns)   --->   "%buff_A_load_3 = load i12 %buff_A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 377 'load' 'buff_A_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 378 [1/1] (0.29ns)   --->   "%select_ln27_69 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 378 'select' 'select_ln27_69' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln27_3 = or i12 %select_ln27_69, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 379 'or' 'or_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i12 %or_ln27_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 380 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%buff_A_addr_4 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 381 'getelementptr' 'buff_A_addr_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 382 [2/2] (1.64ns)   --->   "%buff_A_load_4 = load i12 %buff_A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 382 'load' 'buff_A_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 383 [1/1] (0.29ns)   --->   "%select_ln27_70 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 383 'select' 'select_ln27_70' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%or_ln27_4 = or i12 %select_ln27_70, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 384 'or' 'or_ln27_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i12 %or_ln27_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 385 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%buff_A_addr_5 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 386 'getelementptr' 'buff_A_addr_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 387 [2/2] (1.64ns)   --->   "%buff_A_load_5 = load i12 %buff_A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 387 'load' 'buff_A_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 388 [1/1] (0.29ns)   --->   "%select_ln27_71 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 388 'select' 'select_ln27_71' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln27_5 = or i12 %select_ln27_71, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 389 'or' 'or_ln27_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i12 %or_ln27_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 390 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%buff_A_addr_6 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 391 'getelementptr' 'buff_A_addr_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 392 [2/2] (1.64ns)   --->   "%buff_A_load_6 = load i12 %buff_A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 392 'load' 'buff_A_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 393 [1/1] (0.29ns)   --->   "%select_ln27_72 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 393 'select' 'select_ln27_72' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%or_ln27_6 = or i12 %select_ln27_72, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 394 'or' 'or_ln27_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i12 %or_ln27_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 395 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%buff_A_addr_7 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 396 'getelementptr' 'buff_A_addr_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 397 [2/2] (1.64ns)   --->   "%buff_A_load_7 = load i12 %buff_A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 397 'load' 'buff_A_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 398 [1/1] (0.29ns)   --->   "%select_ln27_73 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 398 'select' 'select_ln27_73' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln27_7 = or i12 %select_ln27_73, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 399 'or' 'or_ln27_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i12 %or_ln27_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 400 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%buff_A_addr_8 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 401 'getelementptr' 'buff_A_addr_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 402 [2/2] (1.64ns)   --->   "%buff_A_load_8 = load i12 %buff_A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 402 'load' 'buff_A_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 403 [1/1] (0.29ns)   --->   "%select_ln27_74 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 403 'select' 'select_ln27_74' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln27_8 = or i12 %select_ln27_74, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 404 'or' 'or_ln27_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i12 %or_ln27_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 405 'zext' 'zext_ln30_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%buff_A_addr_9 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 406 'getelementptr' 'buff_A_addr_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 407 [2/2] (1.64ns)   --->   "%buff_A_load_9 = load i12 %buff_A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 407 'load' 'buff_A_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 408 [1/1] (0.29ns)   --->   "%select_ln27_75 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 408 'select' 'select_ln27_75' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln27_9 = or i12 %select_ln27_75, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 409 'or' 'or_ln27_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i12 %or_ln27_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 410 'zext' 'zext_ln30_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%buff_A_addr_10 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 411 'getelementptr' 'buff_A_addr_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 412 [2/2] (1.64ns)   --->   "%buff_A_load_10 = load i12 %buff_A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 412 'load' 'buff_A_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 413 [1/1] (0.29ns)   --->   "%select_ln27_76 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 413 'select' 'select_ln27_76' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln27_10 = or i12 %select_ln27_76, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 414 'or' 'or_ln27_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i12 %or_ln27_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 415 'zext' 'zext_ln30_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%buff_A_addr_11 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 416 'getelementptr' 'buff_A_addr_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 417 [2/2] (1.64ns)   --->   "%buff_A_load_11 = load i12 %buff_A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 417 'load' 'buff_A_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 418 [1/1] (0.29ns)   --->   "%select_ln27_77 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 418 'select' 'select_ln27_77' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%or_ln27_11 = or i12 %select_ln27_77, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 419 'or' 'or_ln27_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i12 %or_ln27_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 420 'zext' 'zext_ln30_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%buff_A_addr_12 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 421 'getelementptr' 'buff_A_addr_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 422 [2/2] (1.64ns)   --->   "%buff_A_load_12 = load i12 %buff_A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 422 'load' 'buff_A_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 423 [1/1] (0.29ns)   --->   "%select_ln27_78 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 423 'select' 'select_ln27_78' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln27_12 = or i12 %select_ln27_78, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 424 'or' 'or_ln27_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i12 %or_ln27_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 425 'zext' 'zext_ln30_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%buff_A_addr_13 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 426 'getelementptr' 'buff_A_addr_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 427 [2/2] (1.64ns)   --->   "%buff_A_load_13 = load i12 %buff_A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 427 'load' 'buff_A_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 428 [1/1] (0.29ns)   --->   "%select_ln27_79 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 428 'select' 'select_ln27_79' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln27_13 = or i12 %select_ln27_79, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 429 'or' 'or_ln27_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln30_13 = zext i12 %or_ln27_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 430 'zext' 'zext_ln30_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%buff_A_addr_14 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 431 'getelementptr' 'buff_A_addr_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 432 [2/2] (1.64ns)   --->   "%buff_A_load_14 = load i12 %buff_A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 432 'load' 'buff_A_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 433 [1/1] (0.29ns)   --->   "%select_ln27_80 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 433 'select' 'select_ln27_80' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln27_14 = or i12 %select_ln27_80, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 434 'or' 'or_ln27_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln30_14 = zext i12 %or_ln27_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 435 'zext' 'zext_ln30_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%buff_A_addr_15 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 436 'getelementptr' 'buff_A_addr_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 437 [2/2] (1.64ns)   --->   "%buff_A_load_15 = load i12 %buff_A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 437 'load' 'buff_A_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%j_1_cast = zext i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 438 'zext' 'j_1_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln30_63 = zext i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 439 'zext' 'zext_ln30_63' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln30_64 = zext i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 440 'zext' 'zext_ln30_64' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln30_65 = zext i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 441 'zext' 'zext_ln30_65' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln30_66 = zext i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 442 'zext' 'zext_ln30_66' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln30_67 = zext i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 443 'zext' 'zext_ln30_67' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %j_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 444 'getelementptr' 'buff_B_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.70ns)   --->   "%add_ln30 = add i8 %zext_ln30_67, i8 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 445 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln30_68 = zext i8 %add_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 446 'zext' 'zext_ln30_68' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%buff_B_addr_1 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 447 'getelementptr' 'buff_B_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_130_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 448 'bitconcatenate' 'tmp_130_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln30_69 = zext i8 %tmp_130_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 449 'zext' 'zext_ln30_69' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%buff_B_addr_2 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 450 'getelementptr' 'buff_B_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.71ns)   --->   "%add_ln30_1 = add i9 %zext_ln30_64, i9 192" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 451 'add' 'add_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln30_70 = zext i9 %add_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 452 'zext' 'zext_ln30_70' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%buff_B_addr_3 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 453 'getelementptr' 'buff_B_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_131_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 454 'bitconcatenate' 'tmp_131_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln30_71 = zext i9 %tmp_131_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 455 'zext' 'zext_ln30_71' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%buff_B_addr_4 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 456 'getelementptr' 'buff_B_addr_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.71ns)   --->   "%add_ln30_2 = add i9 %zext_ln30_64, i9 320" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 457 'add' 'add_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln30_72 = zext i9 %add_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 458 'zext' 'zext_ln30_72' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%buff_B_addr_5 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 459 'getelementptr' 'buff_B_addr_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i8 %tmp_130_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 460 'sext' 'sext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln30_73 = zext i9 %sext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 461 'zext' 'zext_ln30_73' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%buff_B_addr_6 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 462 'getelementptr' 'buff_B_addr_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.72ns)   --->   "%add_ln30_3 = add i10 %zext_ln30_65, i10 448" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 463 'add' 'add_ln30_3' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln30_74 = zext i10 %add_ln30_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 464 'zext' 'zext_ln30_74' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%buff_B_addr_7 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 465 'getelementptr' 'buff_B_addr_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_133_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 466 'bitconcatenate' 'tmp_133_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln30_75 = zext i10 %tmp_133_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 467 'zext' 'zext_ln30_75' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%buff_B_addr_8 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 468 'getelementptr' 'buff_B_addr_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.72ns)   --->   "%add_ln30_4 = add i10 %zext_ln30_65, i10 576" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 469 'add' 'add_ln30_4' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln30_76 = zext i10 %add_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 470 'zext' 'zext_ln30_76' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%buff_B_addr_9 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 471 'getelementptr' 'buff_B_addr_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_134_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 472 'bitconcatenate' 'tmp_134_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln30_77 = zext i10 %tmp_134_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 473 'zext' 'zext_ln30_77' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%buff_B_addr_10 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 474 'getelementptr' 'buff_B_addr_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.72ns)   --->   "%add_ln30_5 = add i10 %zext_ln30_65, i10 704" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 475 'add' 'add_ln30_5' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln30_78 = zext i10 %add_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 476 'zext' 'zext_ln30_78' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%buff_B_addr_11 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 477 'getelementptr' 'buff_B_addr_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i9 %tmp_131_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 478 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln30_79 = zext i10 %sext_ln30_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 479 'zext' 'zext_ln30_79' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%buff_B_addr_12 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 480 'getelementptr' 'buff_B_addr_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i9 %add_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 481 'sext' 'sext_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln30_80 = zext i10 %sext_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 482 'zext' 'zext_ln30_80' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%buff_B_addr_13 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 483 'getelementptr' 'buff_B_addr_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i8 %tmp_130_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 484 'sext' 'sext_ln30_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln30_81 = zext i10 %sext_ln30_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 485 'zext' 'zext_ln30_81' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%buff_B_addr_14 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 486 'getelementptr' 'buff_B_addr_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.73ns)   --->   "%add_ln30_6 = add i11 %zext_ln30_66, i11 960" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 487 'add' 'add_ln30_6' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln30_82 = zext i11 %add_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 488 'zext' 'zext_ln30_82' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%buff_B_addr_15 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 489 'getelementptr' 'buff_B_addr_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.74ns)   --->   "%empty_80 = add i12 %tmp_s, i12 %zext_ln30_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 490 'add' 'empty_80' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 491 'zext' 'p_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp1_addr_1 = getelementptr i32 %tmp1, i64 0, i64 %p_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 492 'getelementptr' 'tmp1_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 493 [2/2] (1.64ns)   --->   "%arrayidx7011_promoted = load i12 %tmp1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 493 'load' 'arrayidx7011_promoted' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 494 [2/2] (1.64ns)   --->   "%buff_B_load = load i12 %buff_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 494 'load' 'buff_B_load' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 495 [2/2] (1.64ns)   --->   "%buff_B_load_1 = load i12 %buff_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 495 'load' 'buff_B_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 496 [2/2] (1.64ns)   --->   "%buff_B_load_2 = load i12 %buff_B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 496 'load' 'buff_B_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 497 [2/2] (1.64ns)   --->   "%buff_B_load_3 = load i12 %buff_B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 497 'load' 'buff_B_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 498 [2/2] (1.64ns)   --->   "%buff_B_load_4 = load i12 %buff_B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 498 'load' 'buff_B_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 499 [2/2] (1.64ns)   --->   "%buff_B_load_5 = load i12 %buff_B_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 499 'load' 'buff_B_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 500 [2/2] (1.64ns)   --->   "%buff_B_load_6 = load i12 %buff_B_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 500 'load' 'buff_B_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 501 [2/2] (1.64ns)   --->   "%buff_B_load_7 = load i12 %buff_B_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 501 'load' 'buff_B_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 502 [2/2] (1.64ns)   --->   "%buff_B_load_8 = load i12 %buff_B_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 502 'load' 'buff_B_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 503 [2/2] (1.64ns)   --->   "%buff_B_load_9 = load i12 %buff_B_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 503 'load' 'buff_B_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 504 [2/2] (1.64ns)   --->   "%buff_B_load_10 = load i12 %buff_B_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 504 'load' 'buff_B_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 505 [2/2] (1.64ns)   --->   "%buff_B_load_11 = load i12 %buff_B_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 505 'load' 'buff_B_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 506 [2/2] (1.64ns)   --->   "%buff_B_load_12 = load i12 %buff_B_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 506 'load' 'buff_B_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 507 [2/2] (1.64ns)   --->   "%buff_B_load_13 = load i12 %buff_B_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 507 'load' 'buff_B_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 508 [2/2] (1.64ns)   --->   "%buff_B_load_14 = load i12 %buff_B_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 508 'load' 'buff_B_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 509 [2/2] (1.64ns)   --->   "%buff_B_load_15 = load i12 %buff_B_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 509 'load' 'buff_B_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 510 [1/1] (0.38ns)   --->   "%store_ln28 = store i13 %add_ln27_1, i13 %indvar_flatten78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:28]   --->   Operation 510 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_1 : Operation 511 [1/1] (0.38ns)   --->   "%store_ln28 = store i7 %select_ln27_1, i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:28]   --->   Operation 511 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 512 [1/2] (1.64ns)   --->   "%buff_A_load = load i12 %buff_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 512 'load' 'buff_A_load' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 513 [1/2] (1.64ns)   --->   "%buff_A_load_1 = load i12 %buff_A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 513 'load' 'buff_A_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 514 [1/2] (1.64ns)   --->   "%buff_A_load_2 = load i12 %buff_A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 514 'load' 'buff_A_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 515 [1/2] (1.64ns)   --->   "%buff_A_load_3 = load i12 %buff_A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 515 'load' 'buff_A_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 516 [1/2] (1.64ns)   --->   "%buff_A_load_4 = load i12 %buff_A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 516 'load' 'buff_A_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 517 [1/2] (1.64ns)   --->   "%buff_A_load_5 = load i12 %buff_A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 517 'load' 'buff_A_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 518 [1/2] (1.64ns)   --->   "%buff_A_load_6 = load i12 %buff_A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 518 'load' 'buff_A_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 519 [1/2] (1.64ns)   --->   "%buff_A_load_7 = load i12 %buff_A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 519 'load' 'buff_A_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 520 [1/2] (1.64ns)   --->   "%buff_A_load_8 = load i12 %buff_A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 520 'load' 'buff_A_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 521 [1/2] (1.64ns)   --->   "%buff_A_load_9 = load i12 %buff_A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 521 'load' 'buff_A_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 522 [1/2] (1.64ns)   --->   "%buff_A_load_10 = load i12 %buff_A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 522 'load' 'buff_A_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 523 [1/2] (1.64ns)   --->   "%buff_A_load_11 = load i12 %buff_A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 523 'load' 'buff_A_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 524 [1/2] (1.64ns)   --->   "%buff_A_load_12 = load i12 %buff_A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 524 'load' 'buff_A_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 525 [1/2] (1.64ns)   --->   "%buff_A_load_13 = load i12 %buff_A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 525 'load' 'buff_A_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 526 [1/2] (1.64ns)   --->   "%buff_A_load_14 = load i12 %buff_A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 526 'load' 'buff_A_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 527 [1/2] (1.64ns)   --->   "%buff_A_load_15 = load i12 %buff_A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 527 'load' 'buff_A_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 528 [1/1] (0.29ns)   --->   "%select_ln27_81 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 528 'select' 'select_ln27_81' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%or_ln27_15 = or i12 %select_ln27_81, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 529 'or' 'or_ln27_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln30_15 = zext i12 %or_ln27_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 530 'zext' 'zext_ln30_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%buff_A_addr_16 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 531 'getelementptr' 'buff_A_addr_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 532 [2/2] (1.64ns)   --->   "%buff_A_load_16 = load i12 %buff_A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 532 'load' 'buff_A_load_16' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 533 [1/1] (0.29ns)   --->   "%select_ln27_82 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 533 'select' 'select_ln27_82' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%or_ln27_16 = or i12 %select_ln27_82, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 534 'or' 'or_ln27_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln30_16 = zext i12 %or_ln27_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 535 'zext' 'zext_ln30_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%buff_A_addr_17 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 536 'getelementptr' 'buff_A_addr_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 537 [2/2] (1.64ns)   --->   "%buff_A_load_17 = load i12 %buff_A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 537 'load' 'buff_A_load_17' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 538 [1/1] (0.29ns)   --->   "%select_ln27_83 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 538 'select' 'select_ln27_83' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln27_17 = or i12 %select_ln27_83, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 539 'or' 'or_ln27_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln30_17 = zext i12 %or_ln27_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 540 'zext' 'zext_ln30_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%buff_A_addr_18 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 541 'getelementptr' 'buff_A_addr_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 542 [2/2] (1.64ns)   --->   "%buff_A_load_18 = load i12 %buff_A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 542 'load' 'buff_A_load_18' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 543 [1/1] (0.29ns)   --->   "%select_ln27_84 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 543 'select' 'select_ln27_84' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%or_ln27_18 = or i12 %select_ln27_84, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 544 'or' 'or_ln27_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln30_18 = zext i12 %or_ln27_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 545 'zext' 'zext_ln30_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%buff_A_addr_19 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 546 'getelementptr' 'buff_A_addr_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 547 [2/2] (1.64ns)   --->   "%buff_A_load_19 = load i12 %buff_A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 547 'load' 'buff_A_load_19' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 548 [1/1] (0.29ns)   --->   "%select_ln27_85 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 548 'select' 'select_ln27_85' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln27_19 = or i12 %select_ln27_85, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 549 'or' 'or_ln27_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln30_19 = zext i12 %or_ln27_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 550 'zext' 'zext_ln30_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%buff_A_addr_20 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 551 'getelementptr' 'buff_A_addr_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 552 [2/2] (1.64ns)   --->   "%buff_A_load_20 = load i12 %buff_A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 552 'load' 'buff_A_load_20' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 553 [1/1] (0.29ns)   --->   "%select_ln27_86 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 553 'select' 'select_ln27_86' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%or_ln27_20 = or i12 %select_ln27_86, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 554 'or' 'or_ln27_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln30_20 = zext i12 %or_ln27_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 555 'zext' 'zext_ln30_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%buff_A_addr_21 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 556 'getelementptr' 'buff_A_addr_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 557 [2/2] (1.64ns)   --->   "%buff_A_load_21 = load i12 %buff_A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 557 'load' 'buff_A_load_21' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 558 [1/1] (0.29ns)   --->   "%select_ln27_87 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 558 'select' 'select_ln27_87' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%or_ln27_21 = or i12 %select_ln27_87, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 559 'or' 'or_ln27_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln30_21 = zext i12 %or_ln27_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 560 'zext' 'zext_ln30_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%buff_A_addr_22 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 561 'getelementptr' 'buff_A_addr_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 562 [2/2] (1.64ns)   --->   "%buff_A_load_22 = load i12 %buff_A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 562 'load' 'buff_A_load_22' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 563 [1/1] (0.29ns)   --->   "%select_ln27_88 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 563 'select' 'select_ln27_88' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%or_ln27_22 = or i12 %select_ln27_88, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 564 'or' 'or_ln27_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln30_22 = zext i12 %or_ln27_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 565 'zext' 'zext_ln30_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%buff_A_addr_23 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 566 'getelementptr' 'buff_A_addr_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 567 [2/2] (1.64ns)   --->   "%buff_A_load_23 = load i12 %buff_A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 567 'load' 'buff_A_load_23' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 568 [1/1] (0.29ns)   --->   "%select_ln27_89 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 568 'select' 'select_ln27_89' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%or_ln27_23 = or i12 %select_ln27_89, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 569 'or' 'or_ln27_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln30_23 = zext i12 %or_ln27_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 570 'zext' 'zext_ln30_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%buff_A_addr_24 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 571 'getelementptr' 'buff_A_addr_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 572 [2/2] (1.64ns)   --->   "%buff_A_load_24 = load i12 %buff_A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 572 'load' 'buff_A_load_24' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 573 [1/1] (0.29ns)   --->   "%select_ln27_90 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 573 'select' 'select_ln27_90' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%or_ln27_24 = or i12 %select_ln27_90, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 574 'or' 'or_ln27_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln30_24 = zext i12 %or_ln27_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 575 'zext' 'zext_ln30_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%buff_A_addr_25 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 576 'getelementptr' 'buff_A_addr_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 577 [2/2] (1.64ns)   --->   "%buff_A_load_25 = load i12 %buff_A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 577 'load' 'buff_A_load_25' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 578 [1/1] (0.29ns)   --->   "%select_ln27_91 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 578 'select' 'select_ln27_91' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%or_ln27_25 = or i12 %select_ln27_91, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 579 'or' 'or_ln27_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln30_25 = zext i12 %or_ln27_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 580 'zext' 'zext_ln30_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%buff_A_addr_26 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 581 'getelementptr' 'buff_A_addr_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 582 [2/2] (1.64ns)   --->   "%buff_A_load_26 = load i12 %buff_A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 582 'load' 'buff_A_load_26' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 583 [1/1] (0.29ns)   --->   "%select_ln27_92 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 583 'select' 'select_ln27_92' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%or_ln27_26 = or i12 %select_ln27_92, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 584 'or' 'or_ln27_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln30_26 = zext i12 %or_ln27_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 585 'zext' 'zext_ln30_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%buff_A_addr_27 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 586 'getelementptr' 'buff_A_addr_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 587 [2/2] (1.64ns)   --->   "%buff_A_load_27 = load i12 %buff_A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 587 'load' 'buff_A_load_27' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 588 [1/1] (0.29ns)   --->   "%select_ln27_93 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 588 'select' 'select_ln27_93' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln27_27 = or i12 %select_ln27_93, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 589 'or' 'or_ln27_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln30_27 = zext i12 %or_ln27_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 590 'zext' 'zext_ln30_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%buff_A_addr_28 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 591 'getelementptr' 'buff_A_addr_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 592 [2/2] (1.64ns)   --->   "%buff_A_load_28 = load i12 %buff_A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 592 'load' 'buff_A_load_28' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 593 [1/1] (0.29ns)   --->   "%select_ln27_94 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 593 'select' 'select_ln27_94' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln27_28 = or i12 %select_ln27_94, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 594 'or' 'or_ln27_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln30_28 = zext i12 %or_ln27_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 595 'zext' 'zext_ln30_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%buff_A_addr_29 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 596 'getelementptr' 'buff_A_addr_29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 597 [2/2] (1.64ns)   --->   "%buff_A_load_29 = load i12 %buff_A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 597 'load' 'buff_A_load_29' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 598 [1/1] (0.29ns)   --->   "%select_ln27_95 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 598 'select' 'select_ln27_95' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln27_29 = or i12 %select_ln27_95, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 599 'or' 'or_ln27_29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln30_29 = zext i12 %or_ln27_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 600 'zext' 'zext_ln30_29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%buff_A_addr_30 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 601 'getelementptr' 'buff_A_addr_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 602 [2/2] (1.64ns)   --->   "%buff_A_load_30 = load i12 %buff_A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 602 'load' 'buff_A_load_30' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 603 [1/1] (0.29ns)   --->   "%select_ln27_96 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 603 'select' 'select_ln27_96' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%or_ln27_30 = or i12 %select_ln27_96, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 604 'or' 'or_ln27_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln30_30 = zext i12 %or_ln27_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 605 'zext' 'zext_ln30_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%buff_A_addr_31 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 606 'getelementptr' 'buff_A_addr_31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 607 [2/2] (1.64ns)   --->   "%buff_A_load_31 = load i12 %buff_A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 607 'load' 'buff_A_load_31' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_137_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 608 'bitconcatenate' 'tmp_137_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln30_83 = zext i11 %tmp_137_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 609 'zext' 'zext_ln30_83' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%buff_B_addr_16 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 610 'getelementptr' 'buff_B_addr_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.73ns)   --->   "%add_ln30_7 = add i11 %zext_ln30_66, i11 1088" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 611 'add' 'add_ln30_7' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln30_84 = zext i11 %add_ln30_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 612 'zext' 'zext_ln30_84' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%buff_B_addr_17 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 613 'getelementptr' 'buff_B_addr_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_138_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 614 'bitconcatenate' 'tmp_138_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln30_85 = zext i11 %tmp_138_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 615 'zext' 'zext_ln30_85' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%buff_B_addr_18 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 616 'getelementptr' 'buff_B_addr_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.73ns)   --->   "%add_ln30_8 = add i11 %zext_ln30_66, i11 1216" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 617 'add' 'add_ln30_8' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln30_86 = zext i11 %add_ln30_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 618 'zext' 'zext_ln30_86' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%buff_B_addr_19 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 619 'getelementptr' 'buff_B_addr_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_139_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 620 'bitconcatenate' 'tmp_139_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln30_87 = zext i11 %tmp_139_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 621 'zext' 'zext_ln30_87' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%buff_B_addr_20 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 622 'getelementptr' 'buff_B_addr_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.73ns)   --->   "%add_ln30_9 = add i11 %zext_ln30_66, i11 1344" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 623 'add' 'add_ln30_9' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln30_88 = zext i11 %add_ln30_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 624 'zext' 'zext_ln30_88' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%buff_B_addr_21 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 625 'getelementptr' 'buff_B_addr_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_140_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 626 'bitconcatenate' 'tmp_140_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln30_89 = zext i11 %tmp_140_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 627 'zext' 'zext_ln30_89' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%buff_B_addr_22 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 628 'getelementptr' 'buff_B_addr_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.73ns)   --->   "%add_ln30_10 = add i11 %zext_ln30_66, i11 1472" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 629 'add' 'add_ln30_10' <Predicate = (!icmp_ln27)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln30_90 = zext i11 %add_ln30_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 630 'zext' 'zext_ln30_90' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%buff_B_addr_23 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 631 'getelementptr' 'buff_B_addr_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i10 %tmp_133_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 632 'sext' 'sext_ln30_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln30_91 = zext i11 %sext_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 633 'zext' 'zext_ln30_91' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%buff_B_addr_24 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 634 'getelementptr' 'buff_B_addr_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i10 %add_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 635 'sext' 'sext_ln30_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln30_92 = zext i11 %sext_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 636 'zext' 'zext_ln30_92' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%buff_B_addr_25 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 637 'getelementptr' 'buff_B_addr_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i10 %tmp_134_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 638 'sext' 'sext_ln30_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln30_93 = zext i11 %sext_ln30_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 639 'zext' 'zext_ln30_93' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%buff_B_addr_26 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 640 'getelementptr' 'buff_B_addr_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln30_7 = sext i10 %add_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 641 'sext' 'sext_ln30_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln30_94 = zext i11 %sext_ln30_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 642 'zext' 'zext_ln30_94' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%buff_B_addr_27 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 643 'getelementptr' 'buff_B_addr_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln30_8 = sext i9 %tmp_131_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 644 'sext' 'sext_ln30_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln30_95 = zext i11 %sext_ln30_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 645 'zext' 'zext_ln30_95' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%buff_B_addr_28 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 646 'getelementptr' 'buff_B_addr_28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln30_9 = sext i9 %add_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 647 'sext' 'sext_ln30_9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln30_96 = zext i11 %sext_ln30_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 648 'zext' 'zext_ln30_96' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%buff_B_addr_29 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 649 'getelementptr' 'buff_B_addr_29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln30_10 = sext i8 %tmp_130_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 650 'sext' 'sext_ln30_10' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln30_97 = zext i11 %sext_ln30_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 651 'zext' 'zext_ln30_97' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%buff_B_addr_30 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 652 'getelementptr' 'buff_B_addr_30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.74ns)   --->   "%add_ln30_11 = add i12 %zext_ln30_63, i12 1984" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 653 'add' 'add_ln30_11' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln30_98 = zext i12 %add_ln30_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 654 'zext' 'zext_ln30_98' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%buff_B_addr_31 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 655 'getelementptr' 'buff_B_addr_31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 656 [1/2] (1.64ns)   --->   "%arrayidx7011_promoted = load i12 %tmp1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 656 'load' 'arrayidx7011_promoted' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 657 [1/2] (1.64ns)   --->   "%buff_B_load = load i12 %buff_B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 657 'load' 'buff_B_load' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 658 [1/2] (1.64ns)   --->   "%buff_B_load_1 = load i12 %buff_B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 658 'load' 'buff_B_load_1' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 659 [1/2] (1.64ns)   --->   "%buff_B_load_2 = load i12 %buff_B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 659 'load' 'buff_B_load_2' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 660 [1/2] (1.64ns)   --->   "%buff_B_load_3 = load i12 %buff_B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 660 'load' 'buff_B_load_3' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 661 [1/2] (1.64ns)   --->   "%buff_B_load_4 = load i12 %buff_B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 661 'load' 'buff_B_load_4' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 662 [1/2] (1.64ns)   --->   "%buff_B_load_5 = load i12 %buff_B_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 662 'load' 'buff_B_load_5' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 663 [1/2] (1.64ns)   --->   "%buff_B_load_6 = load i12 %buff_B_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 663 'load' 'buff_B_load_6' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 664 [1/2] (1.64ns)   --->   "%buff_B_load_7 = load i12 %buff_B_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 664 'load' 'buff_B_load_7' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 665 [1/2] (1.64ns)   --->   "%buff_B_load_8 = load i12 %buff_B_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 665 'load' 'buff_B_load_8' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 666 [1/2] (1.64ns)   --->   "%buff_B_load_9 = load i12 %buff_B_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 666 'load' 'buff_B_load_9' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 667 [1/2] (1.64ns)   --->   "%buff_B_load_10 = load i12 %buff_B_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 667 'load' 'buff_B_load_10' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 668 [1/2] (1.64ns)   --->   "%buff_B_load_11 = load i12 %buff_B_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 668 'load' 'buff_B_load_11' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 669 [1/2] (1.64ns)   --->   "%buff_B_load_12 = load i12 %buff_B_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 669 'load' 'buff_B_load_12' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 670 [1/2] (1.64ns)   --->   "%buff_B_load_13 = load i12 %buff_B_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 670 'load' 'buff_B_load_13' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 671 [1/2] (1.64ns)   --->   "%buff_B_load_14 = load i12 %buff_B_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 671 'load' 'buff_B_load_14' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 672 [1/2] (1.64ns)   --->   "%buff_B_load_15 = load i12 %buff_B_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 672 'load' 'buff_B_load_15' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 673 [2/2] (1.64ns)   --->   "%buff_B_load_16 = load i12 %buff_B_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 673 'load' 'buff_B_load_16' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 674 [2/2] (1.64ns)   --->   "%buff_B_load_17 = load i12 %buff_B_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 674 'load' 'buff_B_load_17' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 675 [2/2] (1.64ns)   --->   "%buff_B_load_18 = load i12 %buff_B_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 675 'load' 'buff_B_load_18' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 676 [2/2] (1.64ns)   --->   "%buff_B_load_19 = load i12 %buff_B_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 676 'load' 'buff_B_load_19' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 677 [2/2] (1.64ns)   --->   "%buff_B_load_20 = load i12 %buff_B_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 677 'load' 'buff_B_load_20' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 678 [2/2] (1.64ns)   --->   "%buff_B_load_21 = load i12 %buff_B_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 678 'load' 'buff_B_load_21' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 679 [2/2] (1.64ns)   --->   "%buff_B_load_22 = load i12 %buff_B_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 679 'load' 'buff_B_load_22' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 680 [2/2] (1.64ns)   --->   "%buff_B_load_23 = load i12 %buff_B_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 680 'load' 'buff_B_load_23' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 681 [2/2] (1.64ns)   --->   "%buff_B_load_24 = load i12 %buff_B_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 681 'load' 'buff_B_load_24' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 682 [2/2] (1.64ns)   --->   "%buff_B_load_25 = load i12 %buff_B_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 682 'load' 'buff_B_load_25' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 683 [2/2] (1.64ns)   --->   "%buff_B_load_26 = load i12 %buff_B_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 683 'load' 'buff_B_load_26' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 684 [2/2] (1.64ns)   --->   "%buff_B_load_27 = load i12 %buff_B_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 684 'load' 'buff_B_load_27' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 685 [2/2] (1.64ns)   --->   "%buff_B_load_28 = load i12 %buff_B_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 685 'load' 'buff_B_load_28' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 686 [2/2] (1.64ns)   --->   "%buff_B_load_29 = load i12 %buff_B_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 686 'load' 'buff_B_load_29' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 687 [2/2] (1.64ns)   --->   "%buff_B_load_30 = load i12 %buff_B_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 687 'load' 'buff_B_load_30' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 688 [2/2] (1.64ns)   --->   "%buff_B_load_31 = load i12 %buff_B_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 688 'load' 'buff_B_load_31' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 689 [4/4] (2.32ns)   --->   "%mul_mid2 = fmul i32 %buff_A_load, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 689 'fmul' 'mul_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [4/4] (2.32ns)   --->   "%mul_1_mid2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 690 'fmul' 'mul_1_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [4/4] (2.32ns)   --->   "%mul_2_mid2 = fmul i32 %buff_A_load_2, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 691 'fmul' 'mul_2_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [4/4] (2.32ns)   --->   "%mul_3_mid2 = fmul i32 %buff_A_load_3, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 692 'fmul' 'mul_3_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [4/4] (2.32ns)   --->   "%mul_4_mid2 = fmul i32 %buff_A_load_4, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 693 'fmul' 'mul_4_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 694 [4/4] (2.32ns)   --->   "%mul_5_mid2 = fmul i32 %buff_A_load_5, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 694 'fmul' 'mul_5_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [4/4] (2.32ns)   --->   "%mul_6_mid2 = fmul i32 %buff_A_load_6, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 695 'fmul' 'mul_6_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [4/4] (2.32ns)   --->   "%mul_7_mid2 = fmul i32 %buff_A_load_7, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 696 'fmul' 'mul_7_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [4/4] (2.32ns)   --->   "%mul_8_mid2 = fmul i32 %buff_A_load_8, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 697 'fmul' 'mul_8_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 698 [4/4] (2.32ns)   --->   "%mul_9_mid2 = fmul i32 %buff_A_load_9, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 698 'fmul' 'mul_9_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [4/4] (2.32ns)   --->   "%mul_mid2_79 = fmul i32 %buff_A_load_10, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 699 'fmul' 'mul_mid2_79' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [4/4] (2.32ns)   --->   "%mul_10_mid2 = fmul i32 %buff_A_load_11, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 700 'fmul' 'mul_10_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [4/4] (2.32ns)   --->   "%mul_11_mid2 = fmul i32 %buff_A_load_12, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 701 'fmul' 'mul_11_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [4/4] (2.32ns)   --->   "%mul_12_mid2 = fmul i32 %buff_A_load_13, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 702 'fmul' 'mul_12_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [4/4] (2.32ns)   --->   "%mul_13_mid2 = fmul i32 %buff_A_load_14, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 703 'fmul' 'mul_13_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [4/4] (2.32ns)   --->   "%mul_14_mid2 = fmul i32 %buff_A_load_15, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 704 'fmul' 'mul_14_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/2] (1.64ns)   --->   "%buff_A_load_16 = load i12 %buff_A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 705 'load' 'buff_A_load_16' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 706 [1/2] (1.64ns)   --->   "%buff_A_load_17 = load i12 %buff_A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 706 'load' 'buff_A_load_17' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 707 [1/2] (1.64ns)   --->   "%buff_A_load_18 = load i12 %buff_A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 707 'load' 'buff_A_load_18' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 708 [1/2] (1.64ns)   --->   "%buff_A_load_19 = load i12 %buff_A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 708 'load' 'buff_A_load_19' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 709 [1/2] (1.64ns)   --->   "%buff_A_load_20 = load i12 %buff_A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 709 'load' 'buff_A_load_20' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 710 [1/2] (1.64ns)   --->   "%buff_A_load_21 = load i12 %buff_A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 710 'load' 'buff_A_load_21' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 711 [1/2] (1.64ns)   --->   "%buff_A_load_22 = load i12 %buff_A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 711 'load' 'buff_A_load_22' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 712 [1/2] (1.64ns)   --->   "%buff_A_load_23 = load i12 %buff_A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 712 'load' 'buff_A_load_23' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 713 [1/2] (1.64ns)   --->   "%buff_A_load_24 = load i12 %buff_A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 713 'load' 'buff_A_load_24' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 714 [1/2] (1.64ns)   --->   "%buff_A_load_25 = load i12 %buff_A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 714 'load' 'buff_A_load_25' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 715 [1/2] (1.64ns)   --->   "%buff_A_load_26 = load i12 %buff_A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 715 'load' 'buff_A_load_26' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 716 [1/2] (1.64ns)   --->   "%buff_A_load_27 = load i12 %buff_A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 716 'load' 'buff_A_load_27' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 717 [1/2] (1.64ns)   --->   "%buff_A_load_28 = load i12 %buff_A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 717 'load' 'buff_A_load_28' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 718 [1/2] (1.64ns)   --->   "%buff_A_load_29 = load i12 %buff_A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 718 'load' 'buff_A_load_29' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 719 [1/2] (1.64ns)   --->   "%buff_A_load_30 = load i12 %buff_A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 719 'load' 'buff_A_load_30' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 720 [1/2] (1.64ns)   --->   "%buff_A_load_31 = load i12 %buff_A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 720 'load' 'buff_A_load_31' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 721 [1/1] (0.29ns)   --->   "%select_ln27_97 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 721 'select' 'select_ln27_97' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln27_31 = or i12 %select_ln27_97, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 722 'or' 'or_ln27_31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln30_31 = zext i12 %or_ln27_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 723 'zext' 'zext_ln30_31' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%buff_A_addr_32 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 724 'getelementptr' 'buff_A_addr_32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 725 [2/2] (1.64ns)   --->   "%buff_A_load_32 = load i12 %buff_A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 725 'load' 'buff_A_load_32' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 726 [1/1] (0.29ns)   --->   "%select_ln27_98 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 726 'select' 'select_ln27_98' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%or_ln27_32 = or i12 %select_ln27_98, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 727 'or' 'or_ln27_32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln30_32 = zext i12 %or_ln27_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 728 'zext' 'zext_ln30_32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%buff_A_addr_33 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 729 'getelementptr' 'buff_A_addr_33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 730 [2/2] (1.64ns)   --->   "%buff_A_load_33 = load i12 %buff_A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 730 'load' 'buff_A_load_33' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 731 [1/1] (0.29ns)   --->   "%select_ln27_99 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 731 'select' 'select_ln27_99' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%or_ln27_33 = or i12 %select_ln27_99, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 732 'or' 'or_ln27_33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln30_33 = zext i12 %or_ln27_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 733 'zext' 'zext_ln30_33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%buff_A_addr_34 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 734 'getelementptr' 'buff_A_addr_34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 735 [2/2] (1.64ns)   --->   "%buff_A_load_34 = load i12 %buff_A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 735 'load' 'buff_A_load_34' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 736 [1/1] (0.29ns)   --->   "%select_ln27_100 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 736 'select' 'select_ln27_100' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln27_34 = or i12 %select_ln27_100, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 737 'or' 'or_ln27_34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln30_34 = zext i12 %or_ln27_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 738 'zext' 'zext_ln30_34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%buff_A_addr_35 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 739 'getelementptr' 'buff_A_addr_35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 740 [2/2] (1.64ns)   --->   "%buff_A_load_35 = load i12 %buff_A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 740 'load' 'buff_A_load_35' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 741 [1/1] (0.29ns)   --->   "%select_ln27_101 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 741 'select' 'select_ln27_101' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%or_ln27_35 = or i12 %select_ln27_101, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 742 'or' 'or_ln27_35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln30_35 = zext i12 %or_ln27_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 743 'zext' 'zext_ln30_35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%buff_A_addr_36 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 744 'getelementptr' 'buff_A_addr_36' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 745 [2/2] (1.64ns)   --->   "%buff_A_load_36 = load i12 %buff_A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 745 'load' 'buff_A_load_36' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 746 [1/1] (0.29ns)   --->   "%select_ln27_102 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 746 'select' 'select_ln27_102' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%or_ln27_36 = or i12 %select_ln27_102, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 747 'or' 'or_ln27_36' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln30_36 = zext i12 %or_ln27_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 748 'zext' 'zext_ln30_36' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%buff_A_addr_37 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 749 'getelementptr' 'buff_A_addr_37' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 750 [2/2] (1.64ns)   --->   "%buff_A_load_37 = load i12 %buff_A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 750 'load' 'buff_A_load_37' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 751 [1/1] (0.29ns)   --->   "%select_ln27_103 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 751 'select' 'select_ln27_103' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%or_ln27_37 = or i12 %select_ln27_103, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 752 'or' 'or_ln27_37' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln30_37 = zext i12 %or_ln27_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 753 'zext' 'zext_ln30_37' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "%buff_A_addr_38 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 754 'getelementptr' 'buff_A_addr_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 755 [2/2] (1.64ns)   --->   "%buff_A_load_38 = load i12 %buff_A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 755 'load' 'buff_A_load_38' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 756 [1/1] (0.29ns)   --->   "%select_ln27_104 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 756 'select' 'select_ln27_104' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%or_ln27_38 = or i12 %select_ln27_104, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 757 'or' 'or_ln27_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln30_38 = zext i12 %or_ln27_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 758 'zext' 'zext_ln30_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%buff_A_addr_39 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 759 'getelementptr' 'buff_A_addr_39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 760 [2/2] (1.64ns)   --->   "%buff_A_load_39 = load i12 %buff_A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 760 'load' 'buff_A_load_39' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 761 [1/1] (0.29ns)   --->   "%select_ln27_105 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 761 'select' 'select_ln27_105' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%or_ln27_39 = or i12 %select_ln27_105, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 762 'or' 'or_ln27_39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln30_39 = zext i12 %or_ln27_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 763 'zext' 'zext_ln30_39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%buff_A_addr_40 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 764 'getelementptr' 'buff_A_addr_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 765 [2/2] (1.64ns)   --->   "%buff_A_load_40 = load i12 %buff_A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 765 'load' 'buff_A_load_40' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 766 [1/1] (0.29ns)   --->   "%select_ln27_106 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 766 'select' 'select_ln27_106' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%or_ln27_40 = or i12 %select_ln27_106, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 767 'or' 'or_ln27_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln30_40 = zext i12 %or_ln27_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 768 'zext' 'zext_ln30_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "%buff_A_addr_41 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 769 'getelementptr' 'buff_A_addr_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 770 [2/2] (1.64ns)   --->   "%buff_A_load_41 = load i12 %buff_A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 770 'load' 'buff_A_load_41' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 771 [1/1] (0.29ns)   --->   "%select_ln27_107 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 771 'select' 'select_ln27_107' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%or_ln27_41 = or i12 %select_ln27_107, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 772 'or' 'or_ln27_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln30_41 = zext i12 %or_ln27_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 773 'zext' 'zext_ln30_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%buff_A_addr_42 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 774 'getelementptr' 'buff_A_addr_42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 775 [2/2] (1.64ns)   --->   "%buff_A_load_42 = load i12 %buff_A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 775 'load' 'buff_A_load_42' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 776 [1/1] (0.29ns)   --->   "%select_ln27_108 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 776 'select' 'select_ln27_108' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%or_ln27_42 = or i12 %select_ln27_108, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 777 'or' 'or_ln27_42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln30_42 = zext i12 %or_ln27_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 778 'zext' 'zext_ln30_42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%buff_A_addr_43 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 779 'getelementptr' 'buff_A_addr_43' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 780 [2/2] (1.64ns)   --->   "%buff_A_load_43 = load i12 %buff_A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 780 'load' 'buff_A_load_43' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 781 [1/1] (0.29ns)   --->   "%select_ln27_109 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 781 'select' 'select_ln27_109' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%or_ln27_43 = or i12 %select_ln27_109, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 782 'or' 'or_ln27_43' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln30_43 = zext i12 %or_ln27_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 783 'zext' 'zext_ln30_43' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%buff_A_addr_44 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 784 'getelementptr' 'buff_A_addr_44' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 785 [2/2] (1.64ns)   --->   "%buff_A_load_44 = load i12 %buff_A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 785 'load' 'buff_A_load_44' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 786 [1/1] (0.29ns)   --->   "%select_ln27_110 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 786 'select' 'select_ln27_110' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%or_ln27_44 = or i12 %select_ln27_110, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 787 'or' 'or_ln27_44' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln30_44 = zext i12 %or_ln27_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 788 'zext' 'zext_ln30_44' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%buff_A_addr_45 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 789 'getelementptr' 'buff_A_addr_45' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 790 [2/2] (1.64ns)   --->   "%buff_A_load_45 = load i12 %buff_A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 790 'load' 'buff_A_load_45' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 791 [1/1] (0.29ns)   --->   "%select_ln27_111 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 791 'select' 'select_ln27_111' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%or_ln27_45 = or i12 %select_ln27_111, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 792 'or' 'or_ln27_45' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln30_45 = zext i12 %or_ln27_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 793 'zext' 'zext_ln30_45' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%buff_A_addr_46 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 794 'getelementptr' 'buff_A_addr_46' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 795 [2/2] (1.64ns)   --->   "%buff_A_load_46 = load i12 %buff_A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 795 'load' 'buff_A_load_46' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 796 [1/1] (0.29ns)   --->   "%select_ln27_112 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 796 'select' 'select_ln27_112' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%or_ln27_46 = or i12 %select_ln27_112, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 797 'or' 'or_ln27_46' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln30_46 = zext i12 %or_ln27_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 798 'zext' 'zext_ln30_46' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%buff_A_addr_47 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 799 'getelementptr' 'buff_A_addr_47' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 800 [2/2] (1.64ns)   --->   "%buff_A_load_47 = load i12 %buff_A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 800 'load' 'buff_A_load_47' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_145_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 16, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 801 'bitconcatenate' 'tmp_145_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln30_99 = zext i12 %tmp_145_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 802 'zext' 'zext_ln30_99' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%buff_B_addr_32 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 803 'getelementptr' 'buff_B_addr_32' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.74ns)   --->   "%add_ln30_12 = add i12 %zext_ln30_63, i12 2112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 804 'add' 'add_ln30_12' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln30_100 = zext i12 %add_ln30_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 805 'zext' 'zext_ln30_100' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%buff_B_addr_33 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 806 'getelementptr' 'buff_B_addr_33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_146_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 17, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 807 'bitconcatenate' 'tmp_146_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln30_101 = zext i12 %tmp_146_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 808 'zext' 'zext_ln30_101' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%buff_B_addr_34 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 809 'getelementptr' 'buff_B_addr_34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.74ns)   --->   "%add_ln30_13 = add i12 %zext_ln30_63, i12 2240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 810 'add' 'add_ln30_13' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln30_102 = zext i12 %add_ln30_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 811 'zext' 'zext_ln30_102' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%buff_B_addr_35 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 812 'getelementptr' 'buff_B_addr_35' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_147_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 18, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 813 'bitconcatenate' 'tmp_147_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln30_103 = zext i12 %tmp_147_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 814 'zext' 'zext_ln30_103' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%buff_B_addr_36 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 815 'getelementptr' 'buff_B_addr_36' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.74ns)   --->   "%add_ln30_14 = add i12 %zext_ln30_63, i12 2368" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 816 'add' 'add_ln30_14' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln30_104 = zext i12 %add_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 817 'zext' 'zext_ln30_104' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%buff_B_addr_37 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 818 'getelementptr' 'buff_B_addr_37' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_148_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 19, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 819 'bitconcatenate' 'tmp_148_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln30_105 = zext i12 %tmp_148_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 820 'zext' 'zext_ln30_105' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%buff_B_addr_38 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 821 'getelementptr' 'buff_B_addr_38' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.74ns)   --->   "%add_ln30_15 = add i12 %zext_ln30_63, i12 2496" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 822 'add' 'add_ln30_15' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln30_106 = zext i12 %add_ln30_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 823 'zext' 'zext_ln30_106' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "%buff_B_addr_39 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 824 'getelementptr' 'buff_B_addr_39' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_149_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 20, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 825 'bitconcatenate' 'tmp_149_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln30_107 = zext i12 %tmp_149_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 826 'zext' 'zext_ln30_107' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%buff_B_addr_40 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 827 'getelementptr' 'buff_B_addr_40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.74ns)   --->   "%add_ln30_16 = add i12 %zext_ln30_63, i12 2624" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 828 'add' 'add_ln30_16' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln30_108 = zext i12 %add_ln30_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 829 'zext' 'zext_ln30_108' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%buff_B_addr_41 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 830 'getelementptr' 'buff_B_addr_41' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_150_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 21, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 831 'bitconcatenate' 'tmp_150_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln30_109 = zext i12 %tmp_150_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 832 'zext' 'zext_ln30_109' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%buff_B_addr_42 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 833 'getelementptr' 'buff_B_addr_42' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.74ns)   --->   "%add_ln30_17 = add i12 %zext_ln30_63, i12 2752" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 834 'add' 'add_ln30_17' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln30_110 = zext i12 %add_ln30_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 835 'zext' 'zext_ln30_110' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.00ns)   --->   "%buff_B_addr_43 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 836 'getelementptr' 'buff_B_addr_43' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_151_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 22, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 837 'bitconcatenate' 'tmp_151_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln30_111 = zext i12 %tmp_151_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 838 'zext' 'zext_ln30_111' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.00ns)   --->   "%buff_B_addr_44 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 839 'getelementptr' 'buff_B_addr_44' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 840 [1/1] (0.74ns)   --->   "%add_ln30_18 = add i12 %zext_ln30_63, i12 2880" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 840 'add' 'add_ln30_18' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln30_112 = zext i12 %add_ln30_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 841 'zext' 'zext_ln30_112' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%buff_B_addr_45 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 842 'getelementptr' 'buff_B_addr_45' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_152_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 23, i7 %select_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 843 'bitconcatenate' 'tmp_152_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln30_113 = zext i12 %tmp_152_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 844 'zext' 'zext_ln30_113' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%buff_B_addr_46 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 845 'getelementptr' 'buff_B_addr_46' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (0.74ns)   --->   "%add_ln30_19 = add i12 %zext_ln30_63, i12 3008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 846 'add' 'add_ln30_19' <Predicate = (!icmp_ln27)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln30_114 = zext i12 %add_ln30_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 847 'zext' 'zext_ln30_114' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%buff_B_addr_47 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 848 'getelementptr' 'buff_B_addr_47' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 849 [1/2] (1.64ns)   --->   "%buff_B_load_16 = load i12 %buff_B_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 849 'load' 'buff_B_load_16' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 850 [1/2] (1.64ns)   --->   "%buff_B_load_17 = load i12 %buff_B_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 850 'load' 'buff_B_load_17' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 851 [1/2] (1.64ns)   --->   "%buff_B_load_18 = load i12 %buff_B_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 851 'load' 'buff_B_load_18' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 852 [1/2] (1.64ns)   --->   "%buff_B_load_19 = load i12 %buff_B_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 852 'load' 'buff_B_load_19' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 853 [1/2] (1.64ns)   --->   "%buff_B_load_20 = load i12 %buff_B_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 853 'load' 'buff_B_load_20' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 854 [1/2] (1.64ns)   --->   "%buff_B_load_21 = load i12 %buff_B_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 854 'load' 'buff_B_load_21' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 855 [1/2] (1.64ns)   --->   "%buff_B_load_22 = load i12 %buff_B_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 855 'load' 'buff_B_load_22' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 856 [1/2] (1.64ns)   --->   "%buff_B_load_23 = load i12 %buff_B_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 856 'load' 'buff_B_load_23' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 857 [1/2] (1.64ns)   --->   "%buff_B_load_24 = load i12 %buff_B_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 857 'load' 'buff_B_load_24' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 858 [1/2] (1.64ns)   --->   "%buff_B_load_25 = load i12 %buff_B_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 858 'load' 'buff_B_load_25' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 859 [1/2] (1.64ns)   --->   "%buff_B_load_26 = load i12 %buff_B_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 859 'load' 'buff_B_load_26' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 860 [1/2] (1.64ns)   --->   "%buff_B_load_27 = load i12 %buff_B_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 860 'load' 'buff_B_load_27' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 861 [1/2] (1.64ns)   --->   "%buff_B_load_28 = load i12 %buff_B_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 861 'load' 'buff_B_load_28' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 862 [1/2] (1.64ns)   --->   "%buff_B_load_29 = load i12 %buff_B_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 862 'load' 'buff_B_load_29' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 863 [1/2] (1.64ns)   --->   "%buff_B_load_30 = load i12 %buff_B_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 863 'load' 'buff_B_load_30' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 864 [1/2] (1.64ns)   --->   "%buff_B_load_31 = load i12 %buff_B_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 864 'load' 'buff_B_load_31' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 865 [2/2] (1.64ns)   --->   "%buff_B_load_32 = load i12 %buff_B_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 865 'load' 'buff_B_load_32' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 866 [2/2] (1.64ns)   --->   "%buff_B_load_33 = load i12 %buff_B_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 866 'load' 'buff_B_load_33' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 867 [2/2] (1.64ns)   --->   "%buff_B_load_34 = load i12 %buff_B_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 867 'load' 'buff_B_load_34' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 868 [2/2] (1.64ns)   --->   "%buff_B_load_35 = load i12 %buff_B_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 868 'load' 'buff_B_load_35' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 869 [2/2] (1.64ns)   --->   "%buff_B_load_36 = load i12 %buff_B_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 869 'load' 'buff_B_load_36' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 870 [2/2] (1.64ns)   --->   "%buff_B_load_37 = load i12 %buff_B_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 870 'load' 'buff_B_load_37' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 871 [2/2] (1.64ns)   --->   "%buff_B_load_38 = load i12 %buff_B_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 871 'load' 'buff_B_load_38' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 872 [2/2] (1.64ns)   --->   "%buff_B_load_39 = load i12 %buff_B_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 872 'load' 'buff_B_load_39' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 873 [2/2] (1.64ns)   --->   "%buff_B_load_40 = load i12 %buff_B_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 873 'load' 'buff_B_load_40' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 874 [2/2] (1.64ns)   --->   "%buff_B_load_41 = load i12 %buff_B_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 874 'load' 'buff_B_load_41' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 875 [2/2] (1.64ns)   --->   "%buff_B_load_42 = load i12 %buff_B_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 875 'load' 'buff_B_load_42' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 876 [2/2] (1.64ns)   --->   "%buff_B_load_43 = load i12 %buff_B_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 876 'load' 'buff_B_load_43' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 877 [2/2] (1.64ns)   --->   "%buff_B_load_44 = load i12 %buff_B_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 877 'load' 'buff_B_load_44' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 878 [2/2] (1.64ns)   --->   "%buff_B_load_45 = load i12 %buff_B_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 878 'load' 'buff_B_load_45' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 879 [2/2] (1.64ns)   --->   "%buff_B_load_46 = load i12 %buff_B_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 879 'load' 'buff_B_load_46' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 880 [2/2] (1.64ns)   --->   "%buff_B_load_47 = load i12 %buff_B_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 880 'load' 'buff_B_load_47' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 881 [3/4] (2.32ns)   --->   "%mul_mid2 = fmul i32 %buff_A_load, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 881 'fmul' 'mul_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 882 [3/4] (2.32ns)   --->   "%mul_1_mid2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 882 'fmul' 'mul_1_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 883 [3/4] (2.32ns)   --->   "%mul_2_mid2 = fmul i32 %buff_A_load_2, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 883 'fmul' 'mul_2_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 884 [3/4] (2.32ns)   --->   "%mul_3_mid2 = fmul i32 %buff_A_load_3, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 884 'fmul' 'mul_3_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 885 [3/4] (2.32ns)   --->   "%mul_4_mid2 = fmul i32 %buff_A_load_4, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 885 'fmul' 'mul_4_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 886 [3/4] (2.32ns)   --->   "%mul_5_mid2 = fmul i32 %buff_A_load_5, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 886 'fmul' 'mul_5_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 887 [3/4] (2.32ns)   --->   "%mul_6_mid2 = fmul i32 %buff_A_load_6, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 887 'fmul' 'mul_6_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 888 [3/4] (2.32ns)   --->   "%mul_7_mid2 = fmul i32 %buff_A_load_7, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 888 'fmul' 'mul_7_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 889 [3/4] (2.32ns)   --->   "%mul_8_mid2 = fmul i32 %buff_A_load_8, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 889 'fmul' 'mul_8_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 890 [3/4] (2.32ns)   --->   "%mul_9_mid2 = fmul i32 %buff_A_load_9, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 890 'fmul' 'mul_9_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 891 [3/4] (2.32ns)   --->   "%mul_mid2_79 = fmul i32 %buff_A_load_10, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 891 'fmul' 'mul_mid2_79' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 892 [3/4] (2.32ns)   --->   "%mul_10_mid2 = fmul i32 %buff_A_load_11, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 892 'fmul' 'mul_10_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 893 [3/4] (2.32ns)   --->   "%mul_11_mid2 = fmul i32 %buff_A_load_12, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 893 'fmul' 'mul_11_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 894 [3/4] (2.32ns)   --->   "%mul_12_mid2 = fmul i32 %buff_A_load_13, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 894 'fmul' 'mul_12_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 895 [3/4] (2.32ns)   --->   "%mul_13_mid2 = fmul i32 %buff_A_load_14, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 895 'fmul' 'mul_13_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 896 [3/4] (2.32ns)   --->   "%mul_14_mid2 = fmul i32 %buff_A_load_15, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 896 'fmul' 'mul_14_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 897 [4/4] (2.32ns)   --->   "%mul_15_mid2 = fmul i32 %buff_A_load_16, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 897 'fmul' 'mul_15_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 898 [4/4] (2.32ns)   --->   "%mul_16_mid2 = fmul i32 %buff_A_load_17, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 898 'fmul' 'mul_16_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [4/4] (2.32ns)   --->   "%mul_17_mid2 = fmul i32 %buff_A_load_18, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 899 'fmul' 'mul_17_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 900 [4/4] (2.32ns)   --->   "%mul_18_mid2 = fmul i32 %buff_A_load_19, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 900 'fmul' 'mul_18_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 901 [4/4] (2.32ns)   --->   "%mul_19_mid2 = fmul i32 %buff_A_load_20, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 901 'fmul' 'mul_19_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 902 [4/4] (2.32ns)   --->   "%mul_20_mid2 = fmul i32 %buff_A_load_21, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 902 'fmul' 'mul_20_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 903 [4/4] (2.32ns)   --->   "%mul_21_mid2 = fmul i32 %buff_A_load_22, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 903 'fmul' 'mul_21_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 904 [4/4] (2.32ns)   --->   "%mul_22_mid2 = fmul i32 %buff_A_load_23, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 904 'fmul' 'mul_22_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 905 [4/4] (2.32ns)   --->   "%mul_23_mid2 = fmul i32 %buff_A_load_24, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 905 'fmul' 'mul_23_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 906 [4/4] (2.32ns)   --->   "%mul_24_mid2 = fmul i32 %buff_A_load_25, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 906 'fmul' 'mul_24_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [4/4] (2.32ns)   --->   "%mul_25_mid2 = fmul i32 %buff_A_load_26, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 907 'fmul' 'mul_25_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [4/4] (2.32ns)   --->   "%mul_26_mid2 = fmul i32 %buff_A_load_27, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 908 'fmul' 'mul_26_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 909 [4/4] (2.32ns)   --->   "%mul_27_mid2 = fmul i32 %buff_A_load_28, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 909 'fmul' 'mul_27_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 910 [4/4] (2.32ns)   --->   "%mul_28_mid2 = fmul i32 %buff_A_load_29, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 910 'fmul' 'mul_28_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 911 [4/4] (2.32ns)   --->   "%mul_29_mid2 = fmul i32 %buff_A_load_30, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 911 'fmul' 'mul_29_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 912 [4/4] (2.32ns)   --->   "%mul_30_mid2 = fmul i32 %buff_A_load_31, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 912 'fmul' 'mul_30_mid2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 913 [1/2] (1.64ns)   --->   "%buff_A_load_32 = load i12 %buff_A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 913 'load' 'buff_A_load_32' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 914 [1/2] (1.64ns)   --->   "%buff_A_load_33 = load i12 %buff_A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 914 'load' 'buff_A_load_33' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 915 [1/2] (1.64ns)   --->   "%buff_A_load_34 = load i12 %buff_A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 915 'load' 'buff_A_load_34' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 916 [1/2] (1.64ns)   --->   "%buff_A_load_35 = load i12 %buff_A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 916 'load' 'buff_A_load_35' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 917 [1/2] (1.64ns)   --->   "%buff_A_load_36 = load i12 %buff_A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 917 'load' 'buff_A_load_36' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 918 [1/2] (1.64ns)   --->   "%buff_A_load_37 = load i12 %buff_A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 918 'load' 'buff_A_load_37' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 919 [1/2] (1.64ns)   --->   "%buff_A_load_38 = load i12 %buff_A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 919 'load' 'buff_A_load_38' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 920 [1/2] (1.64ns)   --->   "%buff_A_load_39 = load i12 %buff_A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 920 'load' 'buff_A_load_39' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 921 [1/2] (1.64ns)   --->   "%buff_A_load_40 = load i12 %buff_A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 921 'load' 'buff_A_load_40' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 922 [1/2] (1.64ns)   --->   "%buff_A_load_41 = load i12 %buff_A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 922 'load' 'buff_A_load_41' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 923 [1/2] (1.64ns)   --->   "%buff_A_load_42 = load i12 %buff_A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 923 'load' 'buff_A_load_42' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 924 [1/2] (1.64ns)   --->   "%buff_A_load_43 = load i12 %buff_A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 924 'load' 'buff_A_load_43' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 925 [1/2] (1.64ns)   --->   "%buff_A_load_44 = load i12 %buff_A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 925 'load' 'buff_A_load_44' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 926 [1/2] (1.64ns)   --->   "%buff_A_load_45 = load i12 %buff_A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 926 'load' 'buff_A_load_45' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 927 [1/2] (1.64ns)   --->   "%buff_A_load_46 = load i12 %buff_A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 927 'load' 'buff_A_load_46' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 928 [1/2] (1.64ns)   --->   "%buff_A_load_47 = load i12 %buff_A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 928 'load' 'buff_A_load_47' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 929 [1/1] (0.29ns)   --->   "%select_ln27_113 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 929 'select' 'select_ln27_113' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%or_ln27_47 = or i12 %select_ln27_113, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 930 'or' 'or_ln27_47' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln30_47 = zext i12 %or_ln27_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 931 'zext' 'zext_ln30_47' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%buff_A_addr_48 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 932 'getelementptr' 'buff_A_addr_48' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 933 [2/2] (1.64ns)   --->   "%buff_A_load_48 = load i12 %buff_A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 933 'load' 'buff_A_load_48' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 934 [1/1] (0.29ns)   --->   "%select_ln27_114 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 934 'select' 'select_ln27_114' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%or_ln27_48 = or i12 %select_ln27_114, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 935 'or' 'or_ln27_48' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln30_48 = zext i12 %or_ln27_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 936 'zext' 'zext_ln30_48' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.00ns)   --->   "%buff_A_addr_49 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 937 'getelementptr' 'buff_A_addr_49' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 938 [2/2] (1.64ns)   --->   "%buff_A_load_49 = load i12 %buff_A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 938 'load' 'buff_A_load_49' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 939 [1/1] (0.29ns)   --->   "%select_ln27_115 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 939 'select' 'select_ln27_115' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%or_ln27_49 = or i12 %select_ln27_115, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 940 'or' 'or_ln27_49' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln30_49 = zext i12 %or_ln27_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 941 'zext' 'zext_ln30_49' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%buff_A_addr_50 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 942 'getelementptr' 'buff_A_addr_50' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 943 [2/2] (1.64ns)   --->   "%buff_A_load_50 = load i12 %buff_A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 943 'load' 'buff_A_load_50' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 944 [1/1] (0.29ns)   --->   "%select_ln27_116 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 944 'select' 'select_ln27_116' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 945 [1/1] (0.00ns)   --->   "%or_ln27_50 = or i12 %select_ln27_116, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 945 'or' 'or_ln27_50' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln30_50 = zext i12 %or_ln27_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 946 'zext' 'zext_ln30_50' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%buff_A_addr_51 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 947 'getelementptr' 'buff_A_addr_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 948 [2/2] (1.64ns)   --->   "%buff_A_load_51 = load i12 %buff_A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 948 'load' 'buff_A_load_51' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 949 [1/1] (0.29ns)   --->   "%select_ln27_117 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 949 'select' 'select_ln27_117' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%or_ln27_51 = or i12 %select_ln27_117, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 950 'or' 'or_ln27_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln30_51 = zext i12 %or_ln27_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 951 'zext' 'zext_ln30_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%buff_A_addr_52 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 952 'getelementptr' 'buff_A_addr_52' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 953 [2/2] (1.64ns)   --->   "%buff_A_load_52 = load i12 %buff_A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 953 'load' 'buff_A_load_52' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 954 [1/1] (0.29ns)   --->   "%select_ln27_118 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 954 'select' 'select_ln27_118' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%or_ln27_52 = or i12 %select_ln27_118, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 955 'or' 'or_ln27_52' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln30_52 = zext i12 %or_ln27_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 956 'zext' 'zext_ln30_52' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%buff_A_addr_53 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 957 'getelementptr' 'buff_A_addr_53' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 958 [2/2] (1.64ns)   --->   "%buff_A_load_53 = load i12 %buff_A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 958 'load' 'buff_A_load_53' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 959 [1/1] (0.29ns)   --->   "%select_ln27_119 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 959 'select' 'select_ln27_119' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%or_ln27_53 = or i12 %select_ln27_119, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 960 'or' 'or_ln27_53' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln30_53 = zext i12 %or_ln27_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 961 'zext' 'zext_ln30_53' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%buff_A_addr_54 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 962 'getelementptr' 'buff_A_addr_54' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 963 [2/2] (1.64ns)   --->   "%buff_A_load_54 = load i12 %buff_A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 963 'load' 'buff_A_load_54' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 964 [1/1] (0.29ns)   --->   "%select_ln27_120 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 964 'select' 'select_ln27_120' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 965 [1/1] (0.00ns)   --->   "%or_ln27_54 = or i12 %select_ln27_120, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 965 'or' 'or_ln27_54' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln30_54 = zext i12 %or_ln27_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 966 'zext' 'zext_ln30_54' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (0.00ns)   --->   "%buff_A_addr_55 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 967 'getelementptr' 'buff_A_addr_55' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 968 [2/2] (1.64ns)   --->   "%buff_A_load_55 = load i12 %buff_A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 968 'load' 'buff_A_load_55' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 969 [1/1] (0.29ns)   --->   "%select_ln27_121 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 969 'select' 'select_ln27_121' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%or_ln27_55 = or i12 %select_ln27_121, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 970 'or' 'or_ln27_55' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln30_55 = zext i12 %or_ln27_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 971 'zext' 'zext_ln30_55' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%buff_A_addr_56 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 972 'getelementptr' 'buff_A_addr_56' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 973 [2/2] (1.64ns)   --->   "%buff_A_load_56 = load i12 %buff_A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 973 'load' 'buff_A_load_56' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 974 [1/1] (0.29ns)   --->   "%select_ln27_122 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 974 'select' 'select_ln27_122' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%or_ln27_56 = or i12 %select_ln27_122, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 975 'or' 'or_ln27_56' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln30_56 = zext i12 %or_ln27_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 976 'zext' 'zext_ln30_56' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%buff_A_addr_57 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 977 'getelementptr' 'buff_A_addr_57' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 978 [2/2] (1.64ns)   --->   "%buff_A_load_57 = load i12 %buff_A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 978 'load' 'buff_A_load_57' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 979 [1/1] (0.29ns)   --->   "%select_ln27_123 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 979 'select' 'select_ln27_123' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%or_ln27_57 = or i12 %select_ln27_123, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 980 'or' 'or_ln27_57' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln30_57 = zext i12 %or_ln27_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 981 'zext' 'zext_ln30_57' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%buff_A_addr_58 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 982 'getelementptr' 'buff_A_addr_58' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 983 [2/2] (1.64ns)   --->   "%buff_A_load_58 = load i12 %buff_A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 983 'load' 'buff_A_load_58' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 984 [1/1] (0.29ns)   --->   "%select_ln27_124 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 984 'select' 'select_ln27_124' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%or_ln27_58 = or i12 %select_ln27_124, i12 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 985 'or' 'or_ln27_58' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln30_58 = zext i12 %or_ln27_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 986 'zext' 'zext_ln30_58' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (0.00ns)   --->   "%buff_A_addr_59 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 987 'getelementptr' 'buff_A_addr_59' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 988 [2/2] (1.64ns)   --->   "%buff_A_load_59 = load i12 %buff_A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 988 'load' 'buff_A_load_59' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 989 [1/1] (0.29ns)   --->   "%select_ln27_125 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 989 'select' 'select_ln27_125' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%or_ln27_59 = or i12 %select_ln27_125, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 990 'or' 'or_ln27_59' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln30_59 = zext i12 %or_ln27_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 991 'zext' 'zext_ln30_59' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%buff_A_addr_60 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 992 'getelementptr' 'buff_A_addr_60' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 993 [2/2] (1.64ns)   --->   "%buff_A_load_60 = load i12 %buff_A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 993 'load' 'buff_A_load_60' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 994 [1/1] (0.29ns)   --->   "%select_ln27_126 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 994 'select' 'select_ln27_126' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%or_ln27_60 = or i12 %select_ln27_126, i12 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 995 'or' 'or_ln27_60' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln30_60 = zext i12 %or_ln27_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 996 'zext' 'zext_ln30_60' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%buff_A_addr_61 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 997 'getelementptr' 'buff_A_addr_61' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 998 [2/2] (1.64ns)   --->   "%buff_A_load_61 = load i12 %buff_A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 998 'load' 'buff_A_load_61' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 999 [1/1] (0.29ns)   --->   "%select_ln27_127 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 999 'select' 'select_ln27_127' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%or_ln27_61 = or i12 %select_ln27_127, i12 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1000 'or' 'or_ln27_61' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln30_61 = zext i12 %or_ln27_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1001 'zext' 'zext_ln30_61' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%buff_A_addr_62 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1002 'getelementptr' 'buff_A_addr_62' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1003 [2/2] (1.64ns)   --->   "%buff_A_load_62 = load i12 %buff_A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1003 'load' 'buff_A_load_62' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1004 [1/1] (0.29ns)   --->   "%select_ln27_128 = select i1 %icmp_ln28, i12 %tmp_65_cast, i12 %tmp_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1004 'select' 'select_ln27_128' <Predicate = (!icmp_ln27)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1005 [1/1] (0.00ns)   --->   "%or_ln27_62 = or i12 %select_ln27_128, i12 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1005 'or' 'or_ln27_62' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln30_62 = zext i12 %or_ln27_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1006 'zext' 'zext_ln30_62' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%buff_A_addr_63 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln30_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1007 'getelementptr' 'buff_A_addr_63' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1008 [2/2] (1.64ns)   --->   "%buff_A_load_63 = load i12 %buff_A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1008 'load' 'buff_A_load_63' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln30_11 = sext i11 %tmp_137_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1009 'sext' 'sext_ln30_11' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln30_115 = zext i12 %sext_ln30_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1010 'zext' 'zext_ln30_115' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (0.00ns)   --->   "%buff_B_addr_48 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1011 'getelementptr' 'buff_B_addr_48' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln30_12 = sext i11 %add_ln30_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1012 'sext' 'sext_ln30_12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln30_116 = zext i12 %sext_ln30_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1013 'zext' 'zext_ln30_116' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "%buff_B_addr_49 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1014 'getelementptr' 'buff_B_addr_49' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln30_13 = sext i11 %tmp_138_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1015 'sext' 'sext_ln30_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln30_117 = zext i12 %sext_ln30_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1016 'zext' 'zext_ln30_117' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.00ns)   --->   "%buff_B_addr_50 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1017 'getelementptr' 'buff_B_addr_50' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln30_14 = sext i11 %add_ln30_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1018 'sext' 'sext_ln30_14' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln30_118 = zext i12 %sext_ln30_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1019 'zext' 'zext_ln30_118' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%buff_B_addr_51 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1020 'getelementptr' 'buff_B_addr_51' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln30_15 = sext i11 %tmp_139_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1021 'sext' 'sext_ln30_15' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln30_119 = zext i12 %sext_ln30_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1022 'zext' 'zext_ln30_119' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%buff_B_addr_52 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1023 'getelementptr' 'buff_B_addr_52' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln30_16 = sext i11 %add_ln30_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1024 'sext' 'sext_ln30_16' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln30_120 = zext i12 %sext_ln30_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1025 'zext' 'zext_ln30_120' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1026 [1/1] (0.00ns)   --->   "%buff_B_addr_53 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1026 'getelementptr' 'buff_B_addr_53' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln30_17 = sext i11 %tmp_140_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1027 'sext' 'sext_ln30_17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln30_121 = zext i12 %sext_ln30_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1028 'zext' 'zext_ln30_121' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.00ns)   --->   "%buff_B_addr_54 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1029 'getelementptr' 'buff_B_addr_54' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln30_18 = sext i11 %add_ln30_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1030 'sext' 'sext_ln30_18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln30_122 = zext i12 %sext_ln30_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1031 'zext' 'zext_ln30_122' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%buff_B_addr_55 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1032 'getelementptr' 'buff_B_addr_55' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln30_19 = sext i10 %tmp_133_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1033 'sext' 'sext_ln30_19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln30_123 = zext i12 %sext_ln30_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1034 'zext' 'zext_ln30_123' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%buff_B_addr_56 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1035 'getelementptr' 'buff_B_addr_56' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln30_20 = sext i10 %add_ln30_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1036 'sext' 'sext_ln30_20' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln30_124 = zext i12 %sext_ln30_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1037 'zext' 'zext_ln30_124' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%buff_B_addr_57 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1038 'getelementptr' 'buff_B_addr_57' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln30_21 = sext i10 %tmp_134_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1039 'sext' 'sext_ln30_21' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln30_125 = zext i12 %sext_ln30_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1040 'zext' 'zext_ln30_125' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.00ns)   --->   "%buff_B_addr_58 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1041 'getelementptr' 'buff_B_addr_58' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln30_22 = sext i10 %add_ln30_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1042 'sext' 'sext_ln30_22' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln30_126 = zext i12 %sext_ln30_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1043 'zext' 'zext_ln30_126' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%buff_B_addr_59 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1044 'getelementptr' 'buff_B_addr_59' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln30_23 = sext i9 %tmp_131_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1045 'sext' 'sext_ln30_23' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln30_127 = zext i12 %sext_ln30_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1046 'zext' 'zext_ln30_127' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.00ns)   --->   "%buff_B_addr_60 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1047 'getelementptr' 'buff_B_addr_60' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln30_24 = sext i9 %add_ln30_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1048 'sext' 'sext_ln30_24' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln30_128 = zext i12 %sext_ln30_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1049 'zext' 'zext_ln30_128' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%buff_B_addr_61 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1050 'getelementptr' 'buff_B_addr_61' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln30_25 = sext i8 %tmp_130_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1051 'sext' 'sext_ln30_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln30_129 = zext i12 %sext_ln30_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1052 'zext' 'zext_ln30_129' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.00ns)   --->   "%buff_B_addr_62 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_129" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1053 'getelementptr' 'buff_B_addr_62' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1054 [1/1] (0.22ns)   --->   "%xor_ln30 = xor i7 %select_ln27, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1054 'xor' 'xor_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln30_26 = sext i7 %xor_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1055 'sext' 'sext_ln30_26' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln30_130 = zext i12 %sext_ln30_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1056 'zext' 'zext_ln30_130' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.00ns)   --->   "%buff_B_addr_63 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln30_130" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1057 'getelementptr' 'buff_B_addr_63' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 1058 [1/2] (1.64ns)   --->   "%buff_B_load_32 = load i12 %buff_B_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1058 'load' 'buff_B_load_32' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1059 [1/2] (1.64ns)   --->   "%buff_B_load_33 = load i12 %buff_B_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1059 'load' 'buff_B_load_33' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1060 [1/2] (1.64ns)   --->   "%buff_B_load_34 = load i12 %buff_B_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1060 'load' 'buff_B_load_34' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1061 [1/2] (1.64ns)   --->   "%buff_B_load_35 = load i12 %buff_B_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1061 'load' 'buff_B_load_35' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1062 [1/2] (1.64ns)   --->   "%buff_B_load_36 = load i12 %buff_B_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1062 'load' 'buff_B_load_36' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1063 [1/2] (1.64ns)   --->   "%buff_B_load_37 = load i12 %buff_B_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1063 'load' 'buff_B_load_37' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1064 [1/2] (1.64ns)   --->   "%buff_B_load_38 = load i12 %buff_B_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1064 'load' 'buff_B_load_38' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1065 [1/2] (1.64ns)   --->   "%buff_B_load_39 = load i12 %buff_B_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1065 'load' 'buff_B_load_39' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1066 [1/2] (1.64ns)   --->   "%buff_B_load_40 = load i12 %buff_B_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1066 'load' 'buff_B_load_40' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1067 [1/2] (1.64ns)   --->   "%buff_B_load_41 = load i12 %buff_B_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1067 'load' 'buff_B_load_41' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1068 [1/2] (1.64ns)   --->   "%buff_B_load_42 = load i12 %buff_B_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1068 'load' 'buff_B_load_42' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1069 [1/2] (1.64ns)   --->   "%buff_B_load_43 = load i12 %buff_B_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1069 'load' 'buff_B_load_43' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1070 [1/2] (1.64ns)   --->   "%buff_B_load_44 = load i12 %buff_B_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1070 'load' 'buff_B_load_44' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1071 [1/2] (1.64ns)   --->   "%buff_B_load_45 = load i12 %buff_B_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1071 'load' 'buff_B_load_45' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1072 [1/2] (1.64ns)   --->   "%buff_B_load_46 = load i12 %buff_B_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1072 'load' 'buff_B_load_46' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1073 [1/2] (1.64ns)   --->   "%buff_B_load_47 = load i12 %buff_B_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1073 'load' 'buff_B_load_47' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1074 [2/2] (1.64ns)   --->   "%buff_B_load_48 = load i12 %buff_B_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1074 'load' 'buff_B_load_48' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1075 [2/2] (1.64ns)   --->   "%buff_B_load_49 = load i12 %buff_B_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1075 'load' 'buff_B_load_49' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1076 [2/2] (1.64ns)   --->   "%buff_B_load_50 = load i12 %buff_B_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1076 'load' 'buff_B_load_50' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1077 [2/2] (1.64ns)   --->   "%buff_B_load_51 = load i12 %buff_B_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1077 'load' 'buff_B_load_51' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1078 [2/2] (1.64ns)   --->   "%buff_B_load_52 = load i12 %buff_B_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1078 'load' 'buff_B_load_52' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1079 [2/2] (1.64ns)   --->   "%buff_B_load_53 = load i12 %buff_B_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1079 'load' 'buff_B_load_53' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1080 [2/2] (1.64ns)   --->   "%buff_B_load_54 = load i12 %buff_B_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1080 'load' 'buff_B_load_54' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1081 [2/2] (1.64ns)   --->   "%buff_B_load_55 = load i12 %buff_B_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1081 'load' 'buff_B_load_55' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1082 [2/2] (1.64ns)   --->   "%buff_B_load_56 = load i12 %buff_B_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1082 'load' 'buff_B_load_56' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1083 [2/2] (1.64ns)   --->   "%buff_B_load_57 = load i12 %buff_B_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1083 'load' 'buff_B_load_57' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1084 [2/2] (1.64ns)   --->   "%buff_B_load_58 = load i12 %buff_B_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1084 'load' 'buff_B_load_58' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1085 [2/2] (1.64ns)   --->   "%buff_B_load_59 = load i12 %buff_B_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1085 'load' 'buff_B_load_59' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1086 [2/2] (1.64ns)   --->   "%buff_B_load_60 = load i12 %buff_B_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1086 'load' 'buff_B_load_60' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1087 [2/2] (1.64ns)   --->   "%buff_B_load_61 = load i12 %buff_B_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1087 'load' 'buff_B_load_61' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1088 [2/2] (1.64ns)   --->   "%buff_B_load_62 = load i12 %buff_B_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1088 'load' 'buff_B_load_62' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1089 [2/2] (1.64ns)   --->   "%buff_B_load_63 = load i12 %buff_B_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1089 'load' 'buff_B_load_63' <Predicate = (!icmp_ln27)> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 1090 [1/1] (0.70ns)   --->   "%add_ln28 = add i7 %select_ln27, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:28]   --->   Operation 1090 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/1] (0.38ns)   --->   "%store_ln28 = store i7 %add_ln28, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:28]   --->   Operation 1091 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 1092 [2/4] (2.32ns)   --->   "%mul_mid2 = fmul i32 %buff_A_load, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1092 'fmul' 'mul_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1093 [2/4] (2.32ns)   --->   "%mul_1_mid2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1093 'fmul' 'mul_1_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1094 [2/4] (2.32ns)   --->   "%mul_2_mid2 = fmul i32 %buff_A_load_2, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1094 'fmul' 'mul_2_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1095 [2/4] (2.32ns)   --->   "%mul_3_mid2 = fmul i32 %buff_A_load_3, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1095 'fmul' 'mul_3_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1096 [2/4] (2.32ns)   --->   "%mul_4_mid2 = fmul i32 %buff_A_load_4, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1096 'fmul' 'mul_4_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1097 [2/4] (2.32ns)   --->   "%mul_5_mid2 = fmul i32 %buff_A_load_5, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1097 'fmul' 'mul_5_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1098 [2/4] (2.32ns)   --->   "%mul_6_mid2 = fmul i32 %buff_A_load_6, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1098 'fmul' 'mul_6_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1099 [2/4] (2.32ns)   --->   "%mul_7_mid2 = fmul i32 %buff_A_load_7, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1099 'fmul' 'mul_7_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1100 [2/4] (2.32ns)   --->   "%mul_8_mid2 = fmul i32 %buff_A_load_8, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1100 'fmul' 'mul_8_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1101 [2/4] (2.32ns)   --->   "%mul_9_mid2 = fmul i32 %buff_A_load_9, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1101 'fmul' 'mul_9_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1102 [2/4] (2.32ns)   --->   "%mul_mid2_79 = fmul i32 %buff_A_load_10, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1102 'fmul' 'mul_mid2_79' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1103 [2/4] (2.32ns)   --->   "%mul_10_mid2 = fmul i32 %buff_A_load_11, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1103 'fmul' 'mul_10_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1104 [2/4] (2.32ns)   --->   "%mul_11_mid2 = fmul i32 %buff_A_load_12, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1104 'fmul' 'mul_11_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [2/4] (2.32ns)   --->   "%mul_12_mid2 = fmul i32 %buff_A_load_13, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1105 'fmul' 'mul_12_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1106 [2/4] (2.32ns)   --->   "%mul_13_mid2 = fmul i32 %buff_A_load_14, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1106 'fmul' 'mul_13_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1107 [2/4] (2.32ns)   --->   "%mul_14_mid2 = fmul i32 %buff_A_load_15, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1107 'fmul' 'mul_14_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1108 [3/4] (2.32ns)   --->   "%mul_15_mid2 = fmul i32 %buff_A_load_16, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1108 'fmul' 'mul_15_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [3/4] (2.32ns)   --->   "%mul_16_mid2 = fmul i32 %buff_A_load_17, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1109 'fmul' 'mul_16_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1110 [3/4] (2.32ns)   --->   "%mul_17_mid2 = fmul i32 %buff_A_load_18, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1110 'fmul' 'mul_17_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1111 [3/4] (2.32ns)   --->   "%mul_18_mid2 = fmul i32 %buff_A_load_19, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1111 'fmul' 'mul_18_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [3/4] (2.32ns)   --->   "%mul_19_mid2 = fmul i32 %buff_A_load_20, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1112 'fmul' 'mul_19_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1113 [3/4] (2.32ns)   --->   "%mul_20_mid2 = fmul i32 %buff_A_load_21, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1113 'fmul' 'mul_20_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1114 [3/4] (2.32ns)   --->   "%mul_21_mid2 = fmul i32 %buff_A_load_22, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1114 'fmul' 'mul_21_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1115 [3/4] (2.32ns)   --->   "%mul_22_mid2 = fmul i32 %buff_A_load_23, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1115 'fmul' 'mul_22_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1116 [3/4] (2.32ns)   --->   "%mul_23_mid2 = fmul i32 %buff_A_load_24, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1116 'fmul' 'mul_23_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1117 [3/4] (2.32ns)   --->   "%mul_24_mid2 = fmul i32 %buff_A_load_25, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1117 'fmul' 'mul_24_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1118 [3/4] (2.32ns)   --->   "%mul_25_mid2 = fmul i32 %buff_A_load_26, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1118 'fmul' 'mul_25_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1119 [3/4] (2.32ns)   --->   "%mul_26_mid2 = fmul i32 %buff_A_load_27, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1119 'fmul' 'mul_26_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1120 [3/4] (2.32ns)   --->   "%mul_27_mid2 = fmul i32 %buff_A_load_28, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1120 'fmul' 'mul_27_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [3/4] (2.32ns)   --->   "%mul_28_mid2 = fmul i32 %buff_A_load_29, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1121 'fmul' 'mul_28_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1122 [3/4] (2.32ns)   --->   "%mul_29_mid2 = fmul i32 %buff_A_load_30, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1122 'fmul' 'mul_29_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1123 [3/4] (2.32ns)   --->   "%mul_30_mid2 = fmul i32 %buff_A_load_31, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1123 'fmul' 'mul_30_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1124 [4/4] (2.32ns)   --->   "%mul_31_mid2 = fmul i32 %buff_A_load_32, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1124 'fmul' 'mul_31_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1125 [4/4] (2.32ns)   --->   "%mul_32_mid2 = fmul i32 %buff_A_load_33, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1125 'fmul' 'mul_32_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1126 [4/4] (2.32ns)   --->   "%mul_33_mid2 = fmul i32 %buff_A_load_34, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1126 'fmul' 'mul_33_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [4/4] (2.32ns)   --->   "%mul_34_mid2 = fmul i32 %buff_A_load_35, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1127 'fmul' 'mul_34_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1128 [4/4] (2.32ns)   --->   "%mul_35_mid2 = fmul i32 %buff_A_load_36, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1128 'fmul' 'mul_35_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [4/4] (2.32ns)   --->   "%mul_36_mid2 = fmul i32 %buff_A_load_37, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1129 'fmul' 'mul_36_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1130 [4/4] (2.32ns)   --->   "%mul_37_mid2 = fmul i32 %buff_A_load_38, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1130 'fmul' 'mul_37_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1131 [4/4] (2.32ns)   --->   "%mul_38_mid2 = fmul i32 %buff_A_load_39, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1131 'fmul' 'mul_38_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1132 [4/4] (2.32ns)   --->   "%mul_39_mid2 = fmul i32 %buff_A_load_40, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1132 'fmul' 'mul_39_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1133 [4/4] (2.32ns)   --->   "%mul_40_mid2 = fmul i32 %buff_A_load_41, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1133 'fmul' 'mul_40_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1134 [4/4] (2.32ns)   --->   "%mul_41_mid2 = fmul i32 %buff_A_load_42, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1134 'fmul' 'mul_41_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1135 [4/4] (2.32ns)   --->   "%mul_42_mid2 = fmul i32 %buff_A_load_43, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1135 'fmul' 'mul_42_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1136 [4/4] (2.32ns)   --->   "%mul_43_mid2 = fmul i32 %buff_A_load_44, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1136 'fmul' 'mul_43_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1137 [4/4] (2.32ns)   --->   "%mul_44_mid2 = fmul i32 %buff_A_load_45, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1137 'fmul' 'mul_44_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1138 [4/4] (2.32ns)   --->   "%mul_45_mid2 = fmul i32 %buff_A_load_46, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1138 'fmul' 'mul_45_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1139 [4/4] (2.32ns)   --->   "%mul_46_mid2 = fmul i32 %buff_A_load_47, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1139 'fmul' 'mul_46_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1140 [1/2] (1.64ns)   --->   "%buff_A_load_48 = load i12 %buff_A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1140 'load' 'buff_A_load_48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1141 [1/2] (1.64ns)   --->   "%buff_A_load_49 = load i12 %buff_A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1141 'load' 'buff_A_load_49' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1142 [1/2] (1.64ns)   --->   "%buff_A_load_50 = load i12 %buff_A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1142 'load' 'buff_A_load_50' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1143 [1/2] (1.64ns)   --->   "%buff_A_load_51 = load i12 %buff_A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1143 'load' 'buff_A_load_51' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1144 [1/2] (1.64ns)   --->   "%buff_A_load_52 = load i12 %buff_A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1144 'load' 'buff_A_load_52' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1145 [1/2] (1.64ns)   --->   "%buff_A_load_53 = load i12 %buff_A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1145 'load' 'buff_A_load_53' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1146 [1/2] (1.64ns)   --->   "%buff_A_load_54 = load i12 %buff_A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1146 'load' 'buff_A_load_54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1147 [1/2] (1.64ns)   --->   "%buff_A_load_55 = load i12 %buff_A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1147 'load' 'buff_A_load_55' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1148 [1/2] (1.64ns)   --->   "%buff_A_load_56 = load i12 %buff_A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1148 'load' 'buff_A_load_56' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1149 [1/2] (1.64ns)   --->   "%buff_A_load_57 = load i12 %buff_A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1149 'load' 'buff_A_load_57' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1150 [1/2] (1.64ns)   --->   "%buff_A_load_58 = load i12 %buff_A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1150 'load' 'buff_A_load_58' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1151 [1/2] (1.64ns)   --->   "%buff_A_load_59 = load i12 %buff_A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1151 'load' 'buff_A_load_59' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1152 [1/2] (1.64ns)   --->   "%buff_A_load_60 = load i12 %buff_A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1152 'load' 'buff_A_load_60' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1153 [1/2] (1.64ns)   --->   "%buff_A_load_61 = load i12 %buff_A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1153 'load' 'buff_A_load_61' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1154 [1/2] (1.64ns)   --->   "%buff_A_load_62 = load i12 %buff_A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1154 'load' 'buff_A_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1155 [1/2] (1.64ns)   --->   "%buff_A_load_63 = load i12 %buff_A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1155 'load' 'buff_A_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1156 [1/2] (1.64ns)   --->   "%buff_B_load_48 = load i12 %buff_B_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1156 'load' 'buff_B_load_48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1157 [1/2] (1.64ns)   --->   "%buff_B_load_49 = load i12 %buff_B_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1157 'load' 'buff_B_load_49' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1158 [1/2] (1.64ns)   --->   "%buff_B_load_50 = load i12 %buff_B_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1158 'load' 'buff_B_load_50' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1159 [1/2] (1.64ns)   --->   "%buff_B_load_51 = load i12 %buff_B_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1159 'load' 'buff_B_load_51' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1160 [1/2] (1.64ns)   --->   "%buff_B_load_52 = load i12 %buff_B_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1160 'load' 'buff_B_load_52' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1161 [1/2] (1.64ns)   --->   "%buff_B_load_53 = load i12 %buff_B_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1161 'load' 'buff_B_load_53' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1162 [1/2] (1.64ns)   --->   "%buff_B_load_54 = load i12 %buff_B_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1162 'load' 'buff_B_load_54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1163 [1/2] (1.64ns)   --->   "%buff_B_load_55 = load i12 %buff_B_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1163 'load' 'buff_B_load_55' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1164 [1/2] (1.64ns)   --->   "%buff_B_load_56 = load i12 %buff_B_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1164 'load' 'buff_B_load_56' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1165 [1/2] (1.64ns)   --->   "%buff_B_load_57 = load i12 %buff_B_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1165 'load' 'buff_B_load_57' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1166 [1/2] (1.64ns)   --->   "%buff_B_load_58 = load i12 %buff_B_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1166 'load' 'buff_B_load_58' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1167 [1/2] (1.64ns)   --->   "%buff_B_load_59 = load i12 %buff_B_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1167 'load' 'buff_B_load_59' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1168 [1/2] (1.64ns)   --->   "%buff_B_load_60 = load i12 %buff_B_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1168 'load' 'buff_B_load_60' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1169 [1/2] (1.64ns)   --->   "%buff_B_load_61 = load i12 %buff_B_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1169 'load' 'buff_B_load_61' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1170 [1/2] (1.64ns)   --->   "%buff_B_load_62 = load i12 %buff_B_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1170 'load' 'buff_B_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 1171 [1/2] (1.64ns)   --->   "%buff_B_load_63 = load i12 %buff_B_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1171 'load' 'buff_B_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 1172 [1/4] (2.32ns)   --->   "%mul_mid2 = fmul i32 %buff_A_load, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1172 'fmul' 'mul_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1173 [1/4] (2.32ns)   --->   "%mul_1_mid2 = fmul i32 %buff_A_load_1, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1173 'fmul' 'mul_1_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1174 [1/4] (2.32ns)   --->   "%mul_2_mid2 = fmul i32 %buff_A_load_2, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1174 'fmul' 'mul_2_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1175 [1/4] (2.32ns)   --->   "%mul_3_mid2 = fmul i32 %buff_A_load_3, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1175 'fmul' 'mul_3_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1176 [1/4] (2.32ns)   --->   "%mul_4_mid2 = fmul i32 %buff_A_load_4, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1176 'fmul' 'mul_4_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1177 [1/4] (2.32ns)   --->   "%mul_5_mid2 = fmul i32 %buff_A_load_5, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1177 'fmul' 'mul_5_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1178 [1/4] (2.32ns)   --->   "%mul_6_mid2 = fmul i32 %buff_A_load_6, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1178 'fmul' 'mul_6_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1179 [1/4] (2.32ns)   --->   "%mul_7_mid2 = fmul i32 %buff_A_load_7, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1179 'fmul' 'mul_7_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1180 [1/4] (2.32ns)   --->   "%mul_8_mid2 = fmul i32 %buff_A_load_8, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1180 'fmul' 'mul_8_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1181 [1/4] (2.32ns)   --->   "%mul_9_mid2 = fmul i32 %buff_A_load_9, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1181 'fmul' 'mul_9_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1182 [1/4] (2.32ns)   --->   "%mul_mid2_79 = fmul i32 %buff_A_load_10, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1182 'fmul' 'mul_mid2_79' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1183 [1/4] (2.32ns)   --->   "%mul_10_mid2 = fmul i32 %buff_A_load_11, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1183 'fmul' 'mul_10_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1184 [1/4] (2.32ns)   --->   "%mul_11_mid2 = fmul i32 %buff_A_load_12, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1184 'fmul' 'mul_11_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1185 [1/4] (2.32ns)   --->   "%mul_12_mid2 = fmul i32 %buff_A_load_13, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1185 'fmul' 'mul_12_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1186 [1/4] (2.32ns)   --->   "%mul_13_mid2 = fmul i32 %buff_A_load_14, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1186 'fmul' 'mul_13_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1187 [1/4] (2.32ns)   --->   "%mul_14_mid2 = fmul i32 %buff_A_load_15, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1187 'fmul' 'mul_14_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1188 [2/4] (2.32ns)   --->   "%mul_15_mid2 = fmul i32 %buff_A_load_16, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1188 'fmul' 'mul_15_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1189 [2/4] (2.32ns)   --->   "%mul_16_mid2 = fmul i32 %buff_A_load_17, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1189 'fmul' 'mul_16_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1190 [2/4] (2.32ns)   --->   "%mul_17_mid2 = fmul i32 %buff_A_load_18, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1190 'fmul' 'mul_17_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1191 [2/4] (2.32ns)   --->   "%mul_18_mid2 = fmul i32 %buff_A_load_19, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1191 'fmul' 'mul_18_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1192 [2/4] (2.32ns)   --->   "%mul_19_mid2 = fmul i32 %buff_A_load_20, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1192 'fmul' 'mul_19_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1193 [2/4] (2.32ns)   --->   "%mul_20_mid2 = fmul i32 %buff_A_load_21, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1193 'fmul' 'mul_20_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1194 [2/4] (2.32ns)   --->   "%mul_21_mid2 = fmul i32 %buff_A_load_22, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1194 'fmul' 'mul_21_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1195 [2/4] (2.32ns)   --->   "%mul_22_mid2 = fmul i32 %buff_A_load_23, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1195 'fmul' 'mul_22_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1196 [2/4] (2.32ns)   --->   "%mul_23_mid2 = fmul i32 %buff_A_load_24, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1196 'fmul' 'mul_23_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1197 [2/4] (2.32ns)   --->   "%mul_24_mid2 = fmul i32 %buff_A_load_25, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1197 'fmul' 'mul_24_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1198 [2/4] (2.32ns)   --->   "%mul_25_mid2 = fmul i32 %buff_A_load_26, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1198 'fmul' 'mul_25_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1199 [2/4] (2.32ns)   --->   "%mul_26_mid2 = fmul i32 %buff_A_load_27, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1199 'fmul' 'mul_26_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1200 [2/4] (2.32ns)   --->   "%mul_27_mid2 = fmul i32 %buff_A_load_28, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1200 'fmul' 'mul_27_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1201 [2/4] (2.32ns)   --->   "%mul_28_mid2 = fmul i32 %buff_A_load_29, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1201 'fmul' 'mul_28_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1202 [2/4] (2.32ns)   --->   "%mul_29_mid2 = fmul i32 %buff_A_load_30, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1202 'fmul' 'mul_29_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1203 [2/4] (2.32ns)   --->   "%mul_30_mid2 = fmul i32 %buff_A_load_31, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1203 'fmul' 'mul_30_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1204 [3/4] (2.32ns)   --->   "%mul_31_mid2 = fmul i32 %buff_A_load_32, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1204 'fmul' 'mul_31_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1205 [3/4] (2.32ns)   --->   "%mul_32_mid2 = fmul i32 %buff_A_load_33, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1205 'fmul' 'mul_32_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1206 [3/4] (2.32ns)   --->   "%mul_33_mid2 = fmul i32 %buff_A_load_34, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1206 'fmul' 'mul_33_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1207 [3/4] (2.32ns)   --->   "%mul_34_mid2 = fmul i32 %buff_A_load_35, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1207 'fmul' 'mul_34_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1208 [3/4] (2.32ns)   --->   "%mul_35_mid2 = fmul i32 %buff_A_load_36, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1208 'fmul' 'mul_35_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1209 [3/4] (2.32ns)   --->   "%mul_36_mid2 = fmul i32 %buff_A_load_37, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1209 'fmul' 'mul_36_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1210 [3/4] (2.32ns)   --->   "%mul_37_mid2 = fmul i32 %buff_A_load_38, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1210 'fmul' 'mul_37_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1211 [3/4] (2.32ns)   --->   "%mul_38_mid2 = fmul i32 %buff_A_load_39, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1211 'fmul' 'mul_38_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1212 [3/4] (2.32ns)   --->   "%mul_39_mid2 = fmul i32 %buff_A_load_40, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1212 'fmul' 'mul_39_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1213 [3/4] (2.32ns)   --->   "%mul_40_mid2 = fmul i32 %buff_A_load_41, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1213 'fmul' 'mul_40_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1214 [3/4] (2.32ns)   --->   "%mul_41_mid2 = fmul i32 %buff_A_load_42, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1214 'fmul' 'mul_41_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1215 [3/4] (2.32ns)   --->   "%mul_42_mid2 = fmul i32 %buff_A_load_43, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1215 'fmul' 'mul_42_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1216 [3/4] (2.32ns)   --->   "%mul_43_mid2 = fmul i32 %buff_A_load_44, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1216 'fmul' 'mul_43_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1217 [3/4] (2.32ns)   --->   "%mul_44_mid2 = fmul i32 %buff_A_load_45, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1217 'fmul' 'mul_44_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1218 [3/4] (2.32ns)   --->   "%mul_45_mid2 = fmul i32 %buff_A_load_46, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1218 'fmul' 'mul_45_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1219 [3/4] (2.32ns)   --->   "%mul_46_mid2 = fmul i32 %buff_A_load_47, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1219 'fmul' 'mul_46_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1220 [4/4] (2.32ns)   --->   "%mul_47_mid2 = fmul i32 %buff_A_load_48, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1220 'fmul' 'mul_47_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1221 [4/4] (2.32ns)   --->   "%mul_48_mid2 = fmul i32 %buff_A_load_49, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1221 'fmul' 'mul_48_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1222 [4/4] (2.32ns)   --->   "%mul_49_mid2 = fmul i32 %buff_A_load_50, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1222 'fmul' 'mul_49_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1223 [4/4] (2.32ns)   --->   "%mul_50_mid2 = fmul i32 %buff_A_load_51, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1223 'fmul' 'mul_50_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1224 [4/4] (2.32ns)   --->   "%mul_51_mid2 = fmul i32 %buff_A_load_52, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1224 'fmul' 'mul_51_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1225 [4/4] (2.32ns)   --->   "%mul_52_mid2 = fmul i32 %buff_A_load_53, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1225 'fmul' 'mul_52_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1226 [4/4] (2.32ns)   --->   "%mul_53_mid2 = fmul i32 %buff_A_load_54, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1226 'fmul' 'mul_53_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1227 [4/4] (2.32ns)   --->   "%mul_54_mid2 = fmul i32 %buff_A_load_55, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1227 'fmul' 'mul_54_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1228 [4/4] (2.32ns)   --->   "%mul_55_mid2 = fmul i32 %buff_A_load_56, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1228 'fmul' 'mul_55_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1229 [4/4] (2.32ns)   --->   "%mul_56_mid2 = fmul i32 %buff_A_load_57, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1229 'fmul' 'mul_56_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1230 [4/4] (2.32ns)   --->   "%mul_57_mid2 = fmul i32 %buff_A_load_58, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1230 'fmul' 'mul_57_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1231 [4/4] (2.32ns)   --->   "%mul_58_mid2 = fmul i32 %buff_A_load_59, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1231 'fmul' 'mul_58_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1232 [4/4] (2.32ns)   --->   "%mul_59_mid2 = fmul i32 %buff_A_load_60, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1232 'fmul' 'mul_59_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1233 [4/4] (2.32ns)   --->   "%mul_60_mid2 = fmul i32 %buff_A_load_61, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1233 'fmul' 'mul_60_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1234 [4/4] (2.32ns)   --->   "%mul_61_mid2 = fmul i32 %buff_A_load_62, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1234 'fmul' 'mul_61_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1235 [4/4] (2.32ns)   --->   "%mul_62_mid2 = fmul i32 %buff_A_load_63, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1235 'fmul' 'mul_62_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 1236 [1/4] (2.32ns)   --->   "%mul_15_mid2 = fmul i32 %buff_A_load_16, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1236 'fmul' 'mul_15_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1237 [1/4] (2.32ns)   --->   "%mul_16_mid2 = fmul i32 %buff_A_load_17, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1237 'fmul' 'mul_16_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1238 [1/4] (2.32ns)   --->   "%mul_17_mid2 = fmul i32 %buff_A_load_18, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1238 'fmul' 'mul_17_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [1/4] (2.32ns)   --->   "%mul_18_mid2 = fmul i32 %buff_A_load_19, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1239 'fmul' 'mul_18_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1240 [1/4] (2.32ns)   --->   "%mul_19_mid2 = fmul i32 %buff_A_load_20, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1240 'fmul' 'mul_19_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1241 [1/4] (2.32ns)   --->   "%mul_20_mid2 = fmul i32 %buff_A_load_21, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1241 'fmul' 'mul_20_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1242 [1/4] (2.32ns)   --->   "%mul_21_mid2 = fmul i32 %buff_A_load_22, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1242 'fmul' 'mul_21_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1243 [1/4] (2.32ns)   --->   "%mul_22_mid2 = fmul i32 %buff_A_load_23, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1243 'fmul' 'mul_22_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1244 [1/4] (2.32ns)   --->   "%mul_23_mid2 = fmul i32 %buff_A_load_24, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1244 'fmul' 'mul_23_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1245 [1/4] (2.32ns)   --->   "%mul_24_mid2 = fmul i32 %buff_A_load_25, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1245 'fmul' 'mul_24_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1246 [1/4] (2.32ns)   --->   "%mul_25_mid2 = fmul i32 %buff_A_load_26, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1246 'fmul' 'mul_25_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1247 [1/4] (2.32ns)   --->   "%mul_26_mid2 = fmul i32 %buff_A_load_27, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1247 'fmul' 'mul_26_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1248 [1/4] (2.32ns)   --->   "%mul_27_mid2 = fmul i32 %buff_A_load_28, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1248 'fmul' 'mul_27_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1249 [1/4] (2.32ns)   --->   "%mul_28_mid2 = fmul i32 %buff_A_load_29, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1249 'fmul' 'mul_28_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1250 [1/4] (2.32ns)   --->   "%mul_29_mid2 = fmul i32 %buff_A_load_30, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1250 'fmul' 'mul_29_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1251 [1/4] (2.32ns)   --->   "%mul_30_mid2 = fmul i32 %buff_A_load_31, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1251 'fmul' 'mul_30_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1252 [2/4] (2.32ns)   --->   "%mul_31_mid2 = fmul i32 %buff_A_load_32, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1252 'fmul' 'mul_31_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1253 [2/4] (2.32ns)   --->   "%mul_32_mid2 = fmul i32 %buff_A_load_33, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1253 'fmul' 'mul_32_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1254 [2/4] (2.32ns)   --->   "%mul_33_mid2 = fmul i32 %buff_A_load_34, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1254 'fmul' 'mul_33_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1255 [2/4] (2.32ns)   --->   "%mul_34_mid2 = fmul i32 %buff_A_load_35, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1255 'fmul' 'mul_34_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1256 [2/4] (2.32ns)   --->   "%mul_35_mid2 = fmul i32 %buff_A_load_36, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1256 'fmul' 'mul_35_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1257 [2/4] (2.32ns)   --->   "%mul_36_mid2 = fmul i32 %buff_A_load_37, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1257 'fmul' 'mul_36_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1258 [2/4] (2.32ns)   --->   "%mul_37_mid2 = fmul i32 %buff_A_load_38, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1258 'fmul' 'mul_37_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1259 [2/4] (2.32ns)   --->   "%mul_38_mid2 = fmul i32 %buff_A_load_39, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1259 'fmul' 'mul_38_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1260 [2/4] (2.32ns)   --->   "%mul_39_mid2 = fmul i32 %buff_A_load_40, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1260 'fmul' 'mul_39_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1261 [2/4] (2.32ns)   --->   "%mul_40_mid2 = fmul i32 %buff_A_load_41, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1261 'fmul' 'mul_40_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1262 [2/4] (2.32ns)   --->   "%mul_41_mid2 = fmul i32 %buff_A_load_42, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1262 'fmul' 'mul_41_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1263 [2/4] (2.32ns)   --->   "%mul_42_mid2 = fmul i32 %buff_A_load_43, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1263 'fmul' 'mul_42_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1264 [2/4] (2.32ns)   --->   "%mul_43_mid2 = fmul i32 %buff_A_load_44, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1264 'fmul' 'mul_43_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1265 [2/4] (2.32ns)   --->   "%mul_44_mid2 = fmul i32 %buff_A_load_45, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1265 'fmul' 'mul_44_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1266 [2/4] (2.32ns)   --->   "%mul_45_mid2 = fmul i32 %buff_A_load_46, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1266 'fmul' 'mul_45_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1267 [2/4] (2.32ns)   --->   "%mul_46_mid2 = fmul i32 %buff_A_load_47, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1267 'fmul' 'mul_46_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1268 [3/4] (2.32ns)   --->   "%mul_47_mid2 = fmul i32 %buff_A_load_48, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1268 'fmul' 'mul_47_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1269 [3/4] (2.32ns)   --->   "%mul_48_mid2 = fmul i32 %buff_A_load_49, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1269 'fmul' 'mul_48_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1270 [3/4] (2.32ns)   --->   "%mul_49_mid2 = fmul i32 %buff_A_load_50, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1270 'fmul' 'mul_49_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1271 [3/4] (2.32ns)   --->   "%mul_50_mid2 = fmul i32 %buff_A_load_51, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1271 'fmul' 'mul_50_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1272 [3/4] (2.32ns)   --->   "%mul_51_mid2 = fmul i32 %buff_A_load_52, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1272 'fmul' 'mul_51_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1273 [3/4] (2.32ns)   --->   "%mul_52_mid2 = fmul i32 %buff_A_load_53, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1273 'fmul' 'mul_52_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1274 [3/4] (2.32ns)   --->   "%mul_53_mid2 = fmul i32 %buff_A_load_54, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1274 'fmul' 'mul_53_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1275 [3/4] (2.32ns)   --->   "%mul_54_mid2 = fmul i32 %buff_A_load_55, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1275 'fmul' 'mul_54_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1276 [3/4] (2.32ns)   --->   "%mul_55_mid2 = fmul i32 %buff_A_load_56, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1276 'fmul' 'mul_55_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1277 [3/4] (2.32ns)   --->   "%mul_56_mid2 = fmul i32 %buff_A_load_57, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1277 'fmul' 'mul_56_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1278 [3/4] (2.32ns)   --->   "%mul_57_mid2 = fmul i32 %buff_A_load_58, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1278 'fmul' 'mul_57_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1279 [3/4] (2.32ns)   --->   "%mul_58_mid2 = fmul i32 %buff_A_load_59, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1279 'fmul' 'mul_58_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1280 [3/4] (2.32ns)   --->   "%mul_59_mid2 = fmul i32 %buff_A_load_60, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1280 'fmul' 'mul_59_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1281 [3/4] (2.32ns)   --->   "%mul_60_mid2 = fmul i32 %buff_A_load_61, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1281 'fmul' 'mul_60_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1282 [3/4] (2.32ns)   --->   "%mul_61_mid2 = fmul i32 %buff_A_load_62, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1282 'fmul' 'mul_61_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1283 [3/4] (2.32ns)   --->   "%mul_62_mid2 = fmul i32 %buff_A_load_63, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1283 'fmul' 'mul_62_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1284 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %mul_mid2, i32 %buff_B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1284 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1285 [4/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %mul_1_mid2, i32 %buff_B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1285 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1286 [4/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %mul_2_mid2, i32 %buff_B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1286 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1287 [4/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %mul_3_mid2, i32 %buff_B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1287 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1288 [4/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %mul_4_mid2, i32 %buff_B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1288 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1289 [4/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %mul_5_mid2, i32 %buff_B_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1289 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1290 [4/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %mul_6_mid2, i32 %buff_B_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1290 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1291 [4/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %mul_7_mid2, i32 %buff_B_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1291 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1292 [4/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %mul_8_mid2, i32 %buff_B_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1292 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1293 [4/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %mul_9_mid2, i32 %buff_B_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1293 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1294 [4/4] (2.32ns)   --->   "%mul1_s = fmul i32 %mul_mid2_79, i32 %buff_B_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1294 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1295 [4/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %mul_10_mid2, i32 %buff_B_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1295 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1296 [4/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %mul_11_mid2, i32 %buff_B_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1296 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1297 [4/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %mul_12_mid2, i32 %buff_B_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1297 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1298 [4/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %mul_13_mid2, i32 %buff_B_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1298 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1299 [4/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %mul_14_mid2, i32 %buff_B_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1299 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 1300 [1/4] (2.32ns)   --->   "%mul_31_mid2 = fmul i32 %buff_A_load_32, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1300 'fmul' 'mul_31_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1301 [1/4] (2.32ns)   --->   "%mul_32_mid2 = fmul i32 %buff_A_load_33, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1301 'fmul' 'mul_32_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1302 [1/4] (2.32ns)   --->   "%mul_33_mid2 = fmul i32 %buff_A_load_34, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1302 'fmul' 'mul_33_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1303 [1/4] (2.32ns)   --->   "%mul_34_mid2 = fmul i32 %buff_A_load_35, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1303 'fmul' 'mul_34_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1304 [1/4] (2.32ns)   --->   "%mul_35_mid2 = fmul i32 %buff_A_load_36, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1304 'fmul' 'mul_35_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [1/4] (2.32ns)   --->   "%mul_36_mid2 = fmul i32 %buff_A_load_37, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1305 'fmul' 'mul_36_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1306 [1/4] (2.32ns)   --->   "%mul_37_mid2 = fmul i32 %buff_A_load_38, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1306 'fmul' 'mul_37_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1307 [1/4] (2.32ns)   --->   "%mul_38_mid2 = fmul i32 %buff_A_load_39, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1307 'fmul' 'mul_38_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1308 [1/4] (2.32ns)   --->   "%mul_39_mid2 = fmul i32 %buff_A_load_40, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1308 'fmul' 'mul_39_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [1/4] (2.32ns)   --->   "%mul_40_mid2 = fmul i32 %buff_A_load_41, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1309 'fmul' 'mul_40_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1310 [1/4] (2.32ns)   --->   "%mul_41_mid2 = fmul i32 %buff_A_load_42, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1310 'fmul' 'mul_41_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1311 [1/4] (2.32ns)   --->   "%mul_42_mid2 = fmul i32 %buff_A_load_43, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1311 'fmul' 'mul_42_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [1/4] (2.32ns)   --->   "%mul_43_mid2 = fmul i32 %buff_A_load_44, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1312 'fmul' 'mul_43_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1313 [1/4] (2.32ns)   --->   "%mul_44_mid2 = fmul i32 %buff_A_load_45, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1313 'fmul' 'mul_44_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1314 [1/4] (2.32ns)   --->   "%mul_45_mid2 = fmul i32 %buff_A_load_46, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1314 'fmul' 'mul_45_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1315 [1/4] (2.32ns)   --->   "%mul_46_mid2 = fmul i32 %buff_A_load_47, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1315 'fmul' 'mul_46_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1316 [2/4] (2.32ns)   --->   "%mul_47_mid2 = fmul i32 %buff_A_load_48, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1316 'fmul' 'mul_47_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1317 [2/4] (2.32ns)   --->   "%mul_48_mid2 = fmul i32 %buff_A_load_49, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1317 'fmul' 'mul_48_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1318 [2/4] (2.32ns)   --->   "%mul_49_mid2 = fmul i32 %buff_A_load_50, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1318 'fmul' 'mul_49_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1319 [2/4] (2.32ns)   --->   "%mul_50_mid2 = fmul i32 %buff_A_load_51, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1319 'fmul' 'mul_50_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1320 [2/4] (2.32ns)   --->   "%mul_51_mid2 = fmul i32 %buff_A_load_52, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1320 'fmul' 'mul_51_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1321 [2/4] (2.32ns)   --->   "%mul_52_mid2 = fmul i32 %buff_A_load_53, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1321 'fmul' 'mul_52_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1322 [2/4] (2.32ns)   --->   "%mul_53_mid2 = fmul i32 %buff_A_load_54, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1322 'fmul' 'mul_53_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1323 [2/4] (2.32ns)   --->   "%mul_54_mid2 = fmul i32 %buff_A_load_55, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1323 'fmul' 'mul_54_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1324 [2/4] (2.32ns)   --->   "%mul_55_mid2 = fmul i32 %buff_A_load_56, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1324 'fmul' 'mul_55_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1325 [2/4] (2.32ns)   --->   "%mul_56_mid2 = fmul i32 %buff_A_load_57, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1325 'fmul' 'mul_56_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1326 [2/4] (2.32ns)   --->   "%mul_57_mid2 = fmul i32 %buff_A_load_58, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1326 'fmul' 'mul_57_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1327 [2/4] (2.32ns)   --->   "%mul_58_mid2 = fmul i32 %buff_A_load_59, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1327 'fmul' 'mul_58_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [2/4] (2.32ns)   --->   "%mul_59_mid2 = fmul i32 %buff_A_load_60, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1328 'fmul' 'mul_59_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1329 [2/4] (2.32ns)   --->   "%mul_60_mid2 = fmul i32 %buff_A_load_61, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1329 'fmul' 'mul_60_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1330 [2/4] (2.32ns)   --->   "%mul_61_mid2 = fmul i32 %buff_A_load_62, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1330 'fmul' 'mul_61_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1331 [2/4] (2.32ns)   --->   "%mul_62_mid2 = fmul i32 %buff_A_load_63, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1331 'fmul' 'mul_62_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %mul_mid2, i32 %buff_B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1332 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1333 [3/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %mul_1_mid2, i32 %buff_B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1333 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1334 [3/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %mul_2_mid2, i32 %buff_B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1334 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1335 [3/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %mul_3_mid2, i32 %buff_B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1335 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1336 [3/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %mul_4_mid2, i32 %buff_B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1336 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1337 [3/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %mul_5_mid2, i32 %buff_B_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1337 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1338 [3/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %mul_6_mid2, i32 %buff_B_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1338 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1339 [3/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %mul_7_mid2, i32 %buff_B_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1339 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1340 [3/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %mul_8_mid2, i32 %buff_B_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1340 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1341 [3/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %mul_9_mid2, i32 %buff_B_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1341 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1342 [3/4] (2.32ns)   --->   "%mul1_s = fmul i32 %mul_mid2_79, i32 %buff_B_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1342 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1343 [3/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %mul_10_mid2, i32 %buff_B_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1343 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1344 [3/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %mul_11_mid2, i32 %buff_B_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1344 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1345 [3/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %mul_12_mid2, i32 %buff_B_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1345 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1346 [3/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %mul_13_mid2, i32 %buff_B_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1346 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1347 [3/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %mul_14_mid2, i32 %buff_B_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1347 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1348 [4/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %mul_15_mid2, i32 %buff_B_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1348 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1349 [4/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %mul_16_mid2, i32 %buff_B_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1349 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1350 [4/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %mul_17_mid2, i32 %buff_B_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1350 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1351 [4/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %mul_18_mid2, i32 %buff_B_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1351 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1352 [4/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %mul_19_mid2, i32 %buff_B_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1352 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1353 [4/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %mul_20_mid2, i32 %buff_B_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1353 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1354 [4/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %mul_21_mid2, i32 %buff_B_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1354 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1355 [4/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %mul_22_mid2, i32 %buff_B_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1355 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1356 [4/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %mul_23_mid2, i32 %buff_B_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1356 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1357 [4/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %mul_24_mid2, i32 %buff_B_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1357 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1358 [4/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %mul_25_mid2, i32 %buff_B_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1358 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1359 [4/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %mul_26_mid2, i32 %buff_B_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1359 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1360 [4/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %mul_27_mid2, i32 %buff_B_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1360 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1361 [4/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %mul_28_mid2, i32 %buff_B_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1361 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1362 [4/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %mul_29_mid2, i32 %buff_B_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1362 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1363 [4/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %mul_30_mid2, i32 %buff_B_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1363 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 1364 [1/4] (2.32ns)   --->   "%mul_47_mid2 = fmul i32 %buff_A_load_48, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1364 'fmul' 'mul_47_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1365 [1/4] (2.32ns)   --->   "%mul_48_mid2 = fmul i32 %buff_A_load_49, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1365 'fmul' 'mul_48_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1366 [1/4] (2.32ns)   --->   "%mul_49_mid2 = fmul i32 %buff_A_load_50, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1366 'fmul' 'mul_49_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1367 [1/4] (2.32ns)   --->   "%mul_50_mid2 = fmul i32 %buff_A_load_51, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1367 'fmul' 'mul_50_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1368 [1/4] (2.32ns)   --->   "%mul_51_mid2 = fmul i32 %buff_A_load_52, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1368 'fmul' 'mul_51_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1369 [1/4] (2.32ns)   --->   "%mul_52_mid2 = fmul i32 %buff_A_load_53, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1369 'fmul' 'mul_52_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1370 [1/4] (2.32ns)   --->   "%mul_53_mid2 = fmul i32 %buff_A_load_54, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1370 'fmul' 'mul_53_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1371 [1/4] (2.32ns)   --->   "%mul_54_mid2 = fmul i32 %buff_A_load_55, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1371 'fmul' 'mul_54_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1372 [1/4] (2.32ns)   --->   "%mul_55_mid2 = fmul i32 %buff_A_load_56, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1372 'fmul' 'mul_55_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1373 [1/4] (2.32ns)   --->   "%mul_56_mid2 = fmul i32 %buff_A_load_57, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1373 'fmul' 'mul_56_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1374 [1/4] (2.32ns)   --->   "%mul_57_mid2 = fmul i32 %buff_A_load_58, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1374 'fmul' 'mul_57_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1375 [1/4] (2.32ns)   --->   "%mul_58_mid2 = fmul i32 %buff_A_load_59, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1375 'fmul' 'mul_58_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1376 [1/4] (2.32ns)   --->   "%mul_59_mid2 = fmul i32 %buff_A_load_60, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1376 'fmul' 'mul_59_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1377 [1/4] (2.32ns)   --->   "%mul_60_mid2 = fmul i32 %buff_A_load_61, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1377 'fmul' 'mul_60_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1378 [1/4] (2.32ns)   --->   "%mul_61_mid2 = fmul i32 %buff_A_load_62, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1378 'fmul' 'mul_61_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1379 [1/4] (2.32ns)   --->   "%mul_62_mid2 = fmul i32 %buff_A_load_63, i32 %alpha_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27]   --->   Operation 1379 'fmul' 'mul_62_mid2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1380 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %mul_mid2, i32 %buff_B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1380 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1381 [2/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %mul_1_mid2, i32 %buff_B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1381 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1382 [2/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %mul_2_mid2, i32 %buff_B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1382 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1383 [2/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %mul_3_mid2, i32 %buff_B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1383 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1384 [2/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %mul_4_mid2, i32 %buff_B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1384 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1385 [2/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %mul_5_mid2, i32 %buff_B_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1385 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1386 [2/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %mul_6_mid2, i32 %buff_B_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1386 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1387 [2/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %mul_7_mid2, i32 %buff_B_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1387 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1388 [2/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %mul_8_mid2, i32 %buff_B_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1388 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1389 [2/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %mul_9_mid2, i32 %buff_B_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1389 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1390 [2/4] (2.32ns)   --->   "%mul1_s = fmul i32 %mul_mid2_79, i32 %buff_B_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1390 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1391 [2/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %mul_10_mid2, i32 %buff_B_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1391 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1392 [2/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %mul_11_mid2, i32 %buff_B_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1392 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1393 [2/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %mul_12_mid2, i32 %buff_B_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1393 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1394 [2/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %mul_13_mid2, i32 %buff_B_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1394 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1395 [2/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %mul_14_mid2, i32 %buff_B_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1395 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1396 [3/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %mul_15_mid2, i32 %buff_B_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1396 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1397 [3/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %mul_16_mid2, i32 %buff_B_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1397 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1398 [3/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %mul_17_mid2, i32 %buff_B_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1398 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1399 [3/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %mul_18_mid2, i32 %buff_B_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1399 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1400 [3/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %mul_19_mid2, i32 %buff_B_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1400 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1401 [3/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %mul_20_mid2, i32 %buff_B_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1401 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1402 [3/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %mul_21_mid2, i32 %buff_B_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1402 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1403 [3/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %mul_22_mid2, i32 %buff_B_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1403 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1404 [3/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %mul_23_mid2, i32 %buff_B_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1404 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1405 [3/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %mul_24_mid2, i32 %buff_B_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1405 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1406 [3/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %mul_25_mid2, i32 %buff_B_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1406 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1407 [3/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %mul_26_mid2, i32 %buff_B_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1407 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1408 [3/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %mul_27_mid2, i32 %buff_B_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1408 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1409 [3/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %mul_28_mid2, i32 %buff_B_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1409 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1410 [3/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %mul_29_mid2, i32 %buff_B_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1410 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1411 [3/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %mul_30_mid2, i32 %buff_B_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1411 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1412 [4/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %mul_31_mid2, i32 %buff_B_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1412 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1413 [4/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %mul_32_mid2, i32 %buff_B_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1413 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1414 [4/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %mul_33_mid2, i32 %buff_B_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1414 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1415 [4/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %mul_34_mid2, i32 %buff_B_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1415 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1416 [4/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %mul_35_mid2, i32 %buff_B_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1416 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1417 [4/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %mul_36_mid2, i32 %buff_B_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1417 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1418 [4/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %mul_37_mid2, i32 %buff_B_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1418 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1419 [4/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %mul_38_mid2, i32 %buff_B_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1419 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1420 [4/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %mul_39_mid2, i32 %buff_B_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1420 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1421 [4/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %mul_40_mid2, i32 %buff_B_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1421 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1422 [4/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %mul_41_mid2, i32 %buff_B_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1422 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1423 [4/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %mul_42_mid2, i32 %buff_B_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1423 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1424 [4/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %mul_43_mid2, i32 %buff_B_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1424 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1425 [4/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %mul_44_mid2, i32 %buff_B_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1425 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1426 [4/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %mul_45_mid2, i32 %buff_B_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1426 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1427 [4/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %mul_46_mid2, i32 %buff_B_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1427 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 1428 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %mul_mid2, i32 %buff_B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1428 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1429 [1/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %mul_1_mid2, i32 %buff_B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1429 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1430 [1/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %mul_2_mid2, i32 %buff_B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1430 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1431 [1/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %mul_3_mid2, i32 %buff_B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1431 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1432 [1/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %mul_4_mid2, i32 %buff_B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1432 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1433 [1/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %mul_5_mid2, i32 %buff_B_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1433 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1434 [1/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %mul_6_mid2, i32 %buff_B_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1434 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1435 [1/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %mul_7_mid2, i32 %buff_B_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1435 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1436 [1/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %mul_8_mid2, i32 %buff_B_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1436 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1437 [1/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %mul_9_mid2, i32 %buff_B_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1437 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1438 [1/4] (2.32ns)   --->   "%mul1_s = fmul i32 %mul_mid2_79, i32 %buff_B_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1438 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1439 [1/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %mul_10_mid2, i32 %buff_B_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1439 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1440 [1/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %mul_11_mid2, i32 %buff_B_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1440 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1441 [1/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %mul_12_mid2, i32 %buff_B_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1441 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1442 [1/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %mul_13_mid2, i32 %buff_B_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1442 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1443 [1/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %mul_14_mid2, i32 %buff_B_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1443 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1444 [2/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %mul_15_mid2, i32 %buff_B_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1444 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1445 [2/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %mul_16_mid2, i32 %buff_B_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1445 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1446 [2/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %mul_17_mid2, i32 %buff_B_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1446 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1447 [2/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %mul_18_mid2, i32 %buff_B_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1447 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1448 [2/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %mul_19_mid2, i32 %buff_B_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1448 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1449 [2/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %mul_20_mid2, i32 %buff_B_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1449 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1450 [2/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %mul_21_mid2, i32 %buff_B_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1450 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1451 [2/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %mul_22_mid2, i32 %buff_B_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1451 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1452 [2/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %mul_23_mid2, i32 %buff_B_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1452 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1453 [2/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %mul_24_mid2, i32 %buff_B_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1453 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1454 [2/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %mul_25_mid2, i32 %buff_B_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1454 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1455 [2/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %mul_26_mid2, i32 %buff_B_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1455 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1456 [2/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %mul_27_mid2, i32 %buff_B_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1456 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1457 [2/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %mul_28_mid2, i32 %buff_B_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1457 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1458 [2/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %mul_29_mid2, i32 %buff_B_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1458 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1459 [2/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %mul_30_mid2, i32 %buff_B_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1459 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1460 [3/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %mul_31_mid2, i32 %buff_B_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1460 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1461 [3/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %mul_32_mid2, i32 %buff_B_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1461 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1462 [3/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %mul_33_mid2, i32 %buff_B_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1462 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1463 [3/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %mul_34_mid2, i32 %buff_B_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1463 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1464 [3/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %mul_35_mid2, i32 %buff_B_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1464 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1465 [3/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %mul_36_mid2, i32 %buff_B_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1465 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1466 [3/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %mul_37_mid2, i32 %buff_B_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1466 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1467 [3/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %mul_38_mid2, i32 %buff_B_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1467 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1468 [3/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %mul_39_mid2, i32 %buff_B_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1468 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1469 [3/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %mul_40_mid2, i32 %buff_B_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1469 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1470 [3/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %mul_41_mid2, i32 %buff_B_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1470 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1471 [3/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %mul_42_mid2, i32 %buff_B_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1471 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1472 [3/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %mul_43_mid2, i32 %buff_B_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1472 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1473 [3/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %mul_44_mid2, i32 %buff_B_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1473 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1474 [3/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %mul_45_mid2, i32 %buff_B_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1474 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1475 [3/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %mul_46_mid2, i32 %buff_B_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1475 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1476 [4/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %mul_47_mid2, i32 %buff_B_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1476 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1477 [4/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %mul_48_mid2, i32 %buff_B_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1477 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1478 [4/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %mul_49_mid2, i32 %buff_B_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1478 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1479 [4/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %mul_50_mid2, i32 %buff_B_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1479 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1480 [4/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %mul_51_mid2, i32 %buff_B_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1480 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1481 [4/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %mul_52_mid2, i32 %buff_B_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1481 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1482 [4/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %mul_53_mid2, i32 %buff_B_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1482 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1483 [4/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %mul_54_mid2, i32 %buff_B_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1483 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1484 [4/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %mul_55_mid2, i32 %buff_B_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1484 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1485 [4/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %mul_56_mid2, i32 %buff_B_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1485 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1486 [4/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %mul_57_mid2, i32 %buff_B_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1486 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1487 [4/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %mul_58_mid2, i32 %buff_B_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1487 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1488 [4/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %mul_59_mid2, i32 %buff_B_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1488 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1489 [4/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %mul_60_mid2, i32 %buff_B_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1489 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1490 [4/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %mul_61_mid2, i32 %buff_B_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1490 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1491 [4/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %mul_62_mid2, i32 %buff_B_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1491 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 1492 [5/5] (2.97ns)   --->   "%add = fadd i32 %arrayidx7011_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1492 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1493 [1/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %mul_15_mid2, i32 %buff_B_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1493 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1494 [1/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %mul_16_mid2, i32 %buff_B_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1494 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1495 [1/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %mul_17_mid2, i32 %buff_B_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1495 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1496 [1/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %mul_18_mid2, i32 %buff_B_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1496 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1497 [1/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %mul_19_mid2, i32 %buff_B_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1497 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1498 [1/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %mul_20_mid2, i32 %buff_B_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1498 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1499 [1/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %mul_21_mid2, i32 %buff_B_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1499 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1500 [1/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %mul_22_mid2, i32 %buff_B_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1500 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1501 [1/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %mul_23_mid2, i32 %buff_B_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1501 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1502 [1/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %mul_24_mid2, i32 %buff_B_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1502 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1503 [1/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %mul_25_mid2, i32 %buff_B_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1503 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1504 [1/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %mul_26_mid2, i32 %buff_B_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1504 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1505 [1/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %mul_27_mid2, i32 %buff_B_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1505 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1506 [1/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %mul_28_mid2, i32 %buff_B_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1506 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1507 [1/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %mul_29_mid2, i32 %buff_B_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1507 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1508 [1/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %mul_30_mid2, i32 %buff_B_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1508 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1509 [2/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %mul_31_mid2, i32 %buff_B_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1509 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1510 [2/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %mul_32_mid2, i32 %buff_B_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1510 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1511 [2/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %mul_33_mid2, i32 %buff_B_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1511 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1512 [2/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %mul_34_mid2, i32 %buff_B_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1512 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1513 [2/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %mul_35_mid2, i32 %buff_B_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1513 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1514 [2/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %mul_36_mid2, i32 %buff_B_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1514 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1515 [2/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %mul_37_mid2, i32 %buff_B_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1515 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1516 [2/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %mul_38_mid2, i32 %buff_B_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1516 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1517 [2/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %mul_39_mid2, i32 %buff_B_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1517 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1518 [2/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %mul_40_mid2, i32 %buff_B_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1518 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1519 [2/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %mul_41_mid2, i32 %buff_B_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1519 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1520 [2/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %mul_42_mid2, i32 %buff_B_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1520 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1521 [2/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %mul_43_mid2, i32 %buff_B_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1521 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1522 [2/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %mul_44_mid2, i32 %buff_B_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1522 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1523 [2/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %mul_45_mid2, i32 %buff_B_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1523 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1524 [2/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %mul_46_mid2, i32 %buff_B_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1524 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1525 [3/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %mul_47_mid2, i32 %buff_B_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1525 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1526 [3/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %mul_48_mid2, i32 %buff_B_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1526 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1527 [3/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %mul_49_mid2, i32 %buff_B_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1527 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1528 [3/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %mul_50_mid2, i32 %buff_B_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1528 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1529 [3/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %mul_51_mid2, i32 %buff_B_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1529 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1530 [3/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %mul_52_mid2, i32 %buff_B_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1530 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1531 [3/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %mul_53_mid2, i32 %buff_B_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1531 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1532 [3/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %mul_54_mid2, i32 %buff_B_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1532 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1533 [3/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %mul_55_mid2, i32 %buff_B_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1533 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1534 [3/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %mul_56_mid2, i32 %buff_B_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1534 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1535 [3/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %mul_57_mid2, i32 %buff_B_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1535 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1536 [3/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %mul_58_mid2, i32 %buff_B_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1536 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1537 [3/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %mul_59_mid2, i32 %buff_B_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1537 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1538 [3/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %mul_60_mid2, i32 %buff_B_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1538 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1539 [3/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %mul_61_mid2, i32 %buff_B_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1539 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1540 [3/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %mul_62_mid2, i32 %buff_B_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1540 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 1541 [4/5] (2.97ns)   --->   "%add = fadd i32 %arrayidx7011_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1541 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1542 [1/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %mul_31_mid2, i32 %buff_B_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1542 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1543 [1/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %mul_32_mid2, i32 %buff_B_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1543 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1544 [1/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %mul_33_mid2, i32 %buff_B_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1544 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1545 [1/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %mul_34_mid2, i32 %buff_B_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1545 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1546 [1/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %mul_35_mid2, i32 %buff_B_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1546 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1547 [1/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %mul_36_mid2, i32 %buff_B_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1547 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1548 [1/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %mul_37_mid2, i32 %buff_B_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1548 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1549 [1/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %mul_38_mid2, i32 %buff_B_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1549 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1550 [1/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %mul_39_mid2, i32 %buff_B_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1550 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1551 [1/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %mul_40_mid2, i32 %buff_B_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1551 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1552 [1/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %mul_41_mid2, i32 %buff_B_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1552 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1553 [1/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %mul_42_mid2, i32 %buff_B_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1553 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1554 [1/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %mul_43_mid2, i32 %buff_B_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1554 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1555 [1/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %mul_44_mid2, i32 %buff_B_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1555 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1556 [1/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %mul_45_mid2, i32 %buff_B_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1556 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1557 [1/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %mul_46_mid2, i32 %buff_B_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1557 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1558 [2/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %mul_47_mid2, i32 %buff_B_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1558 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1559 [2/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %mul_48_mid2, i32 %buff_B_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1559 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1560 [2/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %mul_49_mid2, i32 %buff_B_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1560 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1561 [2/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %mul_50_mid2, i32 %buff_B_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1561 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1562 [2/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %mul_51_mid2, i32 %buff_B_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1562 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1563 [2/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %mul_52_mid2, i32 %buff_B_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1563 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1564 [2/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %mul_53_mid2, i32 %buff_B_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1564 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1565 [2/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %mul_54_mid2, i32 %buff_B_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1565 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1566 [2/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %mul_55_mid2, i32 %buff_B_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1566 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1567 [2/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %mul_56_mid2, i32 %buff_B_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1567 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1568 [2/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %mul_57_mid2, i32 %buff_B_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1568 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1569 [2/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %mul_58_mid2, i32 %buff_B_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1569 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1570 [2/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %mul_59_mid2, i32 %buff_B_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1570 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1571 [2/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %mul_60_mid2, i32 %buff_B_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1571 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1572 [2/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %mul_61_mid2, i32 %buff_B_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1572 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1573 [2/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %mul_62_mid2, i32 %buff_B_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1573 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 1574 [3/5] (2.97ns)   --->   "%add = fadd i32 %arrayidx7011_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1574 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1575 [1/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %mul_47_mid2, i32 %buff_B_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1575 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1576 [1/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %mul_48_mid2, i32 %buff_B_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1576 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1577 [1/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %mul_49_mid2, i32 %buff_B_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1577 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1578 [1/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %mul_50_mid2, i32 %buff_B_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1578 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1579 [1/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %mul_51_mid2, i32 %buff_B_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1579 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1580 [1/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %mul_52_mid2, i32 %buff_B_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1580 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1581 [1/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %mul_53_mid2, i32 %buff_B_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1581 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1582 [1/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %mul_54_mid2, i32 %buff_B_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1582 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1583 [1/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %mul_55_mid2, i32 %buff_B_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1583 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1584 [1/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %mul_56_mid2, i32 %buff_B_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1584 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1585 [1/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %mul_57_mid2, i32 %buff_B_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1585 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1586 [1/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %mul_58_mid2, i32 %buff_B_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1586 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1587 [1/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %mul_59_mid2, i32 %buff_B_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1587 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1588 [1/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %mul_60_mid2, i32 %buff_B_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1588 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1589 [1/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %mul_61_mid2, i32 %buff_B_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1589 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1590 [1/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %mul_62_mid2, i32 %buff_B_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1590 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 1591 [2/5] (2.97ns)   --->   "%add = fadd i32 %arrayidx7011_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1591 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 1592 [1/5] (2.97ns)   --->   "%add = fadd i32 %arrayidx7011_promoted, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1592 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 1593 [5/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1593 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 1594 [4/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1594 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 1595 [3/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1595 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 1596 [2/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1596 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 1597 [1/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1597 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 1598 [5/5] (2.97ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1598 'fadd' 'add_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 1599 [4/5] (2.97ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1599 'fadd' 'add_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 1600 [3/5] (2.97ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1600 'fadd' 'add_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 1601 [2/5] (2.97ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1601 'fadd' 'add_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.97>
ST_25 : Operation 1602 [1/5] (2.97ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1602 'fadd' 'add_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.97>
ST_26 : Operation 1603 [5/5] (2.97ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1603 'fadd' 'add_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.97>
ST_27 : Operation 1604 [4/5] (2.97ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1604 'fadd' 'add_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.97>
ST_28 : Operation 1605 [3/5] (2.97ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1605 'fadd' 'add_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.97>
ST_29 : Operation 1606 [2/5] (2.97ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1606 'fadd' 'add_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.97>
ST_30 : Operation 1607 [1/5] (2.97ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1607 'fadd' 'add_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.97>
ST_31 : Operation 1608 [5/5] (2.97ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1608 'fadd' 'add_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.97>
ST_32 : Operation 1609 [4/5] (2.97ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1609 'fadd' 'add_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.97>
ST_33 : Operation 1610 [3/5] (2.97ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1610 'fadd' 'add_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.97>
ST_34 : Operation 1611 [2/5] (2.97ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1611 'fadd' 'add_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.97>
ST_35 : Operation 1612 [1/5] (2.97ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1612 'fadd' 'add_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.97>
ST_36 : Operation 1613 [5/5] (2.97ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1613 'fadd' 'add_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.97>
ST_37 : Operation 1614 [4/5] (2.97ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1614 'fadd' 'add_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.97>
ST_38 : Operation 1615 [3/5] (2.97ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1615 'fadd' 'add_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.97>
ST_39 : Operation 1616 [2/5] (2.97ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1616 'fadd' 'add_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.97>
ST_40 : Operation 1617 [1/5] (2.97ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1617 'fadd' 'add_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.97>
ST_41 : Operation 1618 [5/5] (2.97ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1618 'fadd' 'add_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.97>
ST_42 : Operation 1619 [4/5] (2.97ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1619 'fadd' 'add_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.97>
ST_43 : Operation 1620 [3/5] (2.97ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1620 'fadd' 'add_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.97>
ST_44 : Operation 1621 [2/5] (2.97ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1621 'fadd' 'add_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.97>
ST_45 : Operation 1622 [1/5] (2.97ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1622 'fadd' 'add_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.97>
ST_46 : Operation 1623 [5/5] (2.97ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1623 'fadd' 'add_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.97>
ST_47 : Operation 1624 [4/5] (2.97ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1624 'fadd' 'add_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.97>
ST_48 : Operation 1625 [3/5] (2.97ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1625 'fadd' 'add_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.97>
ST_49 : Operation 1626 [2/5] (2.97ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1626 'fadd' 'add_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.97>
ST_50 : Operation 1627 [1/5] (2.97ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1627 'fadd' 'add_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.97>
ST_51 : Operation 1628 [5/5] (2.97ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1628 'fadd' 'add_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.97>
ST_52 : Operation 1629 [4/5] (2.97ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1629 'fadd' 'add_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.97>
ST_53 : Operation 1630 [3/5] (2.97ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1630 'fadd' 'add_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.97>
ST_54 : Operation 1631 [2/5] (2.97ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1631 'fadd' 'add_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.97>
ST_55 : Operation 1632 [1/5] (2.97ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1632 'fadd' 'add_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.97>
ST_56 : Operation 1633 [5/5] (2.97ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1633 'fadd' 'add_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.97>
ST_57 : Operation 1634 [4/5] (2.97ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1634 'fadd' 'add_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.97>
ST_58 : Operation 1635 [3/5] (2.97ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1635 'fadd' 'add_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.97>
ST_59 : Operation 1636 [2/5] (2.97ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1636 'fadd' 'add_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.97>
ST_60 : Operation 1637 [1/5] (2.97ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1637 'fadd' 'add_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.97>
ST_61 : Operation 1638 [5/5] (2.97ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1638 'fadd' 'add_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.97>
ST_62 : Operation 1639 [4/5] (2.97ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1639 'fadd' 'add_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.97>
ST_63 : Operation 1640 [3/5] (2.97ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1640 'fadd' 'add_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.97>
ST_64 : Operation 1641 [2/5] (2.97ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1641 'fadd' 'add_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.97>
ST_65 : Operation 1642 [1/5] (2.97ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1642 'fadd' 'add_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.97>
ST_66 : Operation 1643 [5/5] (2.97ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1643 'fadd' 'add_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.97>
ST_67 : Operation 1644 [4/5] (2.97ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1644 'fadd' 'add_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.97>
ST_68 : Operation 1645 [3/5] (2.97ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1645 'fadd' 'add_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.97>
ST_69 : Operation 1646 [2/5] (2.97ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1646 'fadd' 'add_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.97>
ST_70 : Operation 1647 [1/5] (2.97ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1647 'fadd' 'add_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.97>
ST_71 : Operation 1648 [5/5] (2.97ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1648 'fadd' 'add_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.97>
ST_72 : Operation 1649 [4/5] (2.97ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1649 'fadd' 'add_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.97>
ST_73 : Operation 1650 [3/5] (2.97ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1650 'fadd' 'add_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.97>
ST_74 : Operation 1651 [2/5] (2.97ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1651 'fadd' 'add_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.97>
ST_75 : Operation 1652 [1/5] (2.97ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1652 'fadd' 'add_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.97>
ST_76 : Operation 1653 [5/5] (2.97ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1653 'fadd' 'add_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.97>
ST_77 : Operation 1654 [4/5] (2.97ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1654 'fadd' 'add_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.97>
ST_78 : Operation 1655 [3/5] (2.97ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1655 'fadd' 'add_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.97>
ST_79 : Operation 1656 [2/5] (2.97ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1656 'fadd' 'add_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.97>
ST_80 : Operation 1657 [1/5] (2.97ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1657 'fadd' 'add_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.97>
ST_81 : Operation 1658 [5/5] (2.97ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1658 'fadd' 'add_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.97>
ST_82 : Operation 1659 [4/5] (2.97ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1659 'fadd' 'add_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.97>
ST_83 : Operation 1660 [3/5] (2.97ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1660 'fadd' 'add_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.97>
ST_84 : Operation 1661 [2/5] (2.97ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1661 'fadd' 'add_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.97>
ST_85 : Operation 1662 [1/5] (2.97ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1662 'fadd' 'add_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.97>
ST_86 : Operation 1663 [5/5] (2.97ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1663 'fadd' 'add_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.97>
ST_87 : Operation 1664 [4/5] (2.97ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1664 'fadd' 'add_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.97>
ST_88 : Operation 1665 [3/5] (2.97ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1665 'fadd' 'add_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.97>
ST_89 : Operation 1666 [2/5] (2.97ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1666 'fadd' 'add_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.97>
ST_90 : Operation 1667 [1/5] (2.97ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1667 'fadd' 'add_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.97>
ST_91 : Operation 1668 [5/5] (2.97ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1668 'fadd' 'add_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.97>
ST_92 : Operation 1669 [4/5] (2.97ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1669 'fadd' 'add_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.97>
ST_93 : Operation 1670 [3/5] (2.97ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1670 'fadd' 'add_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.97>
ST_94 : Operation 1671 [2/5] (2.97ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1671 'fadd' 'add_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.97>
ST_95 : Operation 1672 [1/5] (2.97ns)   --->   "%add_15 = fadd i32 %add_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1672 'fadd' 'add_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.97>
ST_96 : Operation 1673 [5/5] (2.97ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1673 'fadd' 'add_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.97>
ST_97 : Operation 1674 [4/5] (2.97ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1674 'fadd' 'add_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.97>
ST_98 : Operation 1675 [3/5] (2.97ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1675 'fadd' 'add_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.97>
ST_99 : Operation 1676 [2/5] (2.97ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1676 'fadd' 'add_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.97>
ST_100 : Operation 1677 [1/5] (2.97ns)   --->   "%add_16 = fadd i32 %add_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1677 'fadd' 'add_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.97>
ST_101 : Operation 1678 [5/5] (2.97ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1678 'fadd' 'add_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.97>
ST_102 : Operation 1679 [4/5] (2.97ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1679 'fadd' 'add_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.97>
ST_103 : Operation 1680 [3/5] (2.97ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1680 'fadd' 'add_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.97>
ST_104 : Operation 1681 [2/5] (2.97ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1681 'fadd' 'add_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.97>
ST_105 : Operation 1682 [1/5] (2.97ns)   --->   "%add_17 = fadd i32 %add_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1682 'fadd' 'add_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.97>
ST_106 : Operation 1683 [5/5] (2.97ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1683 'fadd' 'add_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.97>
ST_107 : Operation 1684 [4/5] (2.97ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1684 'fadd' 'add_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.97>
ST_108 : Operation 1685 [3/5] (2.97ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1685 'fadd' 'add_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.97>
ST_109 : Operation 1686 [2/5] (2.97ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1686 'fadd' 'add_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.97>
ST_110 : Operation 1687 [1/5] (2.97ns)   --->   "%add_18 = fadd i32 %add_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1687 'fadd' 'add_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.97>
ST_111 : Operation 1688 [5/5] (2.97ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1688 'fadd' 'add_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.97>
ST_112 : Operation 1689 [4/5] (2.97ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1689 'fadd' 'add_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.97>
ST_113 : Operation 1690 [3/5] (2.97ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1690 'fadd' 'add_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.97>
ST_114 : Operation 1691 [2/5] (2.97ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1691 'fadd' 'add_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.97>
ST_115 : Operation 1692 [1/5] (2.97ns)   --->   "%add_19 = fadd i32 %add_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1692 'fadd' 'add_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.97>
ST_116 : Operation 1693 [5/5] (2.97ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1693 'fadd' 'add_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.97>
ST_117 : Operation 1694 [4/5] (2.97ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1694 'fadd' 'add_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.97>
ST_118 : Operation 1695 [3/5] (2.97ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1695 'fadd' 'add_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.97>
ST_119 : Operation 1696 [2/5] (2.97ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1696 'fadd' 'add_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.97>
ST_120 : Operation 1697 [1/5] (2.97ns)   --->   "%add_20 = fadd i32 %add_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1697 'fadd' 'add_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.97>
ST_121 : Operation 1698 [5/5] (2.97ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1698 'fadd' 'add_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.97>
ST_122 : Operation 1699 [4/5] (2.97ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1699 'fadd' 'add_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.97>
ST_123 : Operation 1700 [3/5] (2.97ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1700 'fadd' 'add_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.97>
ST_124 : Operation 1701 [2/5] (2.97ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1701 'fadd' 'add_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.97>
ST_125 : Operation 1702 [1/5] (2.97ns)   --->   "%add_21 = fadd i32 %add_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1702 'fadd' 'add_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.97>
ST_126 : Operation 1703 [5/5] (2.97ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1703 'fadd' 'add_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.97>
ST_127 : Operation 1704 [4/5] (2.97ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1704 'fadd' 'add_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.97>
ST_128 : Operation 1705 [3/5] (2.97ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1705 'fadd' 'add_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.97>
ST_129 : Operation 1706 [2/5] (2.97ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1706 'fadd' 'add_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.97>
ST_130 : Operation 1707 [1/5] (2.97ns)   --->   "%add_22 = fadd i32 %add_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1707 'fadd' 'add_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.97>
ST_131 : Operation 1708 [5/5] (2.97ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1708 'fadd' 'add_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.97>
ST_132 : Operation 1709 [4/5] (2.97ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1709 'fadd' 'add_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.97>
ST_133 : Operation 1710 [3/5] (2.97ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1710 'fadd' 'add_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.97>
ST_134 : Operation 1711 [2/5] (2.97ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1711 'fadd' 'add_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.97>
ST_135 : Operation 1712 [1/5] (2.97ns)   --->   "%add_23 = fadd i32 %add_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1712 'fadd' 'add_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.97>
ST_136 : Operation 1713 [5/5] (2.97ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1713 'fadd' 'add_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.97>
ST_137 : Operation 1714 [4/5] (2.97ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1714 'fadd' 'add_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.97>
ST_138 : Operation 1715 [3/5] (2.97ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1715 'fadd' 'add_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.97>
ST_139 : Operation 1716 [2/5] (2.97ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1716 'fadd' 'add_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.97>
ST_140 : Operation 1717 [1/5] (2.97ns)   --->   "%add_24 = fadd i32 %add_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1717 'fadd' 'add_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.97>
ST_141 : Operation 1718 [5/5] (2.97ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1718 'fadd' 'add_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.97>
ST_142 : Operation 1719 [4/5] (2.97ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1719 'fadd' 'add_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.97>
ST_143 : Operation 1720 [3/5] (2.97ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1720 'fadd' 'add_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.97>
ST_144 : Operation 1721 [2/5] (2.97ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1721 'fadd' 'add_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.97>
ST_145 : Operation 1722 [1/5] (2.97ns)   --->   "%add_25 = fadd i32 %add_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1722 'fadd' 'add_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.97>
ST_146 : Operation 1723 [5/5] (2.97ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1723 'fadd' 'add_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 2.97>
ST_147 : Operation 1724 [4/5] (2.97ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1724 'fadd' 'add_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.97>
ST_148 : Operation 1725 [3/5] (2.97ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1725 'fadd' 'add_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.97>
ST_149 : Operation 1726 [2/5] (2.97ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1726 'fadd' 'add_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.97>
ST_150 : Operation 1727 [1/5] (2.97ns)   --->   "%add_26 = fadd i32 %add_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1727 'fadd' 'add_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.97>
ST_151 : Operation 1728 [5/5] (2.97ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1728 'fadd' 'add_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 2.97>
ST_152 : Operation 1729 [4/5] (2.97ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1729 'fadd' 'add_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.97>
ST_153 : Operation 1730 [3/5] (2.97ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1730 'fadd' 'add_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.97>
ST_154 : Operation 1731 [2/5] (2.97ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1731 'fadd' 'add_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.97>
ST_155 : Operation 1732 [1/5] (2.97ns)   --->   "%add_27 = fadd i32 %add_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1732 'fadd' 'add_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.97>
ST_156 : Operation 1733 [5/5] (2.97ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1733 'fadd' 'add_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.97>
ST_157 : Operation 1734 [4/5] (2.97ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1734 'fadd' 'add_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.97>
ST_158 : Operation 1735 [3/5] (2.97ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1735 'fadd' 'add_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.97>
ST_159 : Operation 1736 [2/5] (2.97ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1736 'fadd' 'add_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.97>
ST_160 : Operation 1737 [1/5] (2.97ns)   --->   "%add_28 = fadd i32 %add_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1737 'fadd' 'add_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.97>
ST_161 : Operation 1738 [5/5] (2.97ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1738 'fadd' 'add_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 2.97>
ST_162 : Operation 1739 [4/5] (2.97ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1739 'fadd' 'add_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.97>
ST_163 : Operation 1740 [3/5] (2.97ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1740 'fadd' 'add_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.97>
ST_164 : Operation 1741 [2/5] (2.97ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1741 'fadd' 'add_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 2.97>
ST_165 : Operation 1742 [1/5] (2.97ns)   --->   "%add_29 = fadd i32 %add_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1742 'fadd' 'add_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 2.97>
ST_166 : Operation 1743 [5/5] (2.97ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1743 'fadd' 'add_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 2.97>
ST_167 : Operation 1744 [4/5] (2.97ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1744 'fadd' 'add_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.97>
ST_168 : Operation 1745 [3/5] (2.97ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1745 'fadd' 'add_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.97>
ST_169 : Operation 1746 [2/5] (2.97ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1746 'fadd' 'add_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.97>
ST_170 : Operation 1747 [1/5] (2.97ns)   --->   "%add_30 = fadd i32 %add_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1747 'fadd' 'add_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.97>
ST_171 : Operation 1748 [5/5] (2.97ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1748 'fadd' 'add_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.97>
ST_172 : Operation 1749 [4/5] (2.97ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1749 'fadd' 'add_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.97>
ST_173 : Operation 1750 [3/5] (2.97ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1750 'fadd' 'add_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.97>
ST_174 : Operation 1751 [2/5] (2.97ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1751 'fadd' 'add_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.97>
ST_175 : Operation 1752 [1/5] (2.97ns)   --->   "%add_31 = fadd i32 %add_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1752 'fadd' 'add_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.97>
ST_176 : Operation 1753 [5/5] (2.97ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1753 'fadd' 'add_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 2.97>
ST_177 : Operation 1754 [4/5] (2.97ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1754 'fadd' 'add_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.97>
ST_178 : Operation 1755 [3/5] (2.97ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1755 'fadd' 'add_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.97>
ST_179 : Operation 1756 [2/5] (2.97ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1756 'fadd' 'add_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.97>
ST_180 : Operation 1757 [1/5] (2.97ns)   --->   "%add_32 = fadd i32 %add_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1757 'fadd' 'add_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.97>
ST_181 : Operation 1758 [5/5] (2.97ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1758 'fadd' 'add_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.97>
ST_182 : Operation 1759 [4/5] (2.97ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1759 'fadd' 'add_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.97>
ST_183 : Operation 1760 [3/5] (2.97ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1760 'fadd' 'add_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.97>
ST_184 : Operation 1761 [2/5] (2.97ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1761 'fadd' 'add_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.97>
ST_185 : Operation 1762 [1/5] (2.97ns)   --->   "%add_33 = fadd i32 %add_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1762 'fadd' 'add_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 2.97>
ST_186 : Operation 1763 [5/5] (2.97ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1763 'fadd' 'add_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 2.97>
ST_187 : Operation 1764 [4/5] (2.97ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1764 'fadd' 'add_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 2.97>
ST_188 : Operation 1765 [3/5] (2.97ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1765 'fadd' 'add_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 2.97>
ST_189 : Operation 1766 [2/5] (2.97ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1766 'fadd' 'add_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 2.97>
ST_190 : Operation 1767 [1/5] (2.97ns)   --->   "%add_34 = fadd i32 %add_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1767 'fadd' 'add_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 2.97>
ST_191 : Operation 1768 [5/5] (2.97ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1768 'fadd' 'add_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 2.97>
ST_192 : Operation 1769 [4/5] (2.97ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1769 'fadd' 'add_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 2.97>
ST_193 : Operation 1770 [3/5] (2.97ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1770 'fadd' 'add_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 2.97>
ST_194 : Operation 1771 [2/5] (2.97ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1771 'fadd' 'add_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 2.97>
ST_195 : Operation 1772 [1/5] (2.97ns)   --->   "%add_35 = fadd i32 %add_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1772 'fadd' 'add_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.97>
ST_196 : Operation 1773 [5/5] (2.97ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1773 'fadd' 'add_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 2.97>
ST_197 : Operation 1774 [4/5] (2.97ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1774 'fadd' 'add_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 2.97>
ST_198 : Operation 1775 [3/5] (2.97ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1775 'fadd' 'add_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 2.97>
ST_199 : Operation 1776 [2/5] (2.97ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1776 'fadd' 'add_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 2.97>
ST_200 : Operation 1777 [1/5] (2.97ns)   --->   "%add_36 = fadd i32 %add_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1777 'fadd' 'add_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 2.97>
ST_201 : Operation 1778 [5/5] (2.97ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1778 'fadd' 'add_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 2.97>
ST_202 : Operation 1779 [4/5] (2.97ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1779 'fadd' 'add_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 2.97>
ST_203 : Operation 1780 [3/5] (2.97ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1780 'fadd' 'add_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 2.97>
ST_204 : Operation 1781 [2/5] (2.97ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1781 'fadd' 'add_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 2.97>
ST_205 : Operation 1782 [1/5] (2.97ns)   --->   "%add_37 = fadd i32 %add_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1782 'fadd' 'add_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 2.97>
ST_206 : Operation 1783 [5/5] (2.97ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1783 'fadd' 'add_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 2.97>
ST_207 : Operation 1784 [4/5] (2.97ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1784 'fadd' 'add_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 2.97>
ST_208 : Operation 1785 [3/5] (2.97ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1785 'fadd' 'add_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 2.97>
ST_209 : Operation 1786 [2/5] (2.97ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1786 'fadd' 'add_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 2.97>
ST_210 : Operation 1787 [1/5] (2.97ns)   --->   "%add_38 = fadd i32 %add_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1787 'fadd' 'add_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 2.97>
ST_211 : Operation 1788 [5/5] (2.97ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1788 'fadd' 'add_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 2.97>
ST_212 : Operation 1789 [4/5] (2.97ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1789 'fadd' 'add_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 2.97>
ST_213 : Operation 1790 [3/5] (2.97ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1790 'fadd' 'add_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 2.97>
ST_214 : Operation 1791 [2/5] (2.97ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1791 'fadd' 'add_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 2.97>
ST_215 : Operation 1792 [1/5] (2.97ns)   --->   "%add_39 = fadd i32 %add_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1792 'fadd' 'add_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 2.97>
ST_216 : Operation 1793 [5/5] (2.97ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1793 'fadd' 'add_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 2.97>
ST_217 : Operation 1794 [4/5] (2.97ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1794 'fadd' 'add_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 2.97>
ST_218 : Operation 1795 [3/5] (2.97ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1795 'fadd' 'add_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 2.97>
ST_219 : Operation 1796 [2/5] (2.97ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1796 'fadd' 'add_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 2.97>
ST_220 : Operation 1797 [1/5] (2.97ns)   --->   "%add_40 = fadd i32 %add_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1797 'fadd' 'add_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 2.97>
ST_221 : Operation 1798 [5/5] (2.97ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1798 'fadd' 'add_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 2.97>
ST_222 : Operation 1799 [4/5] (2.97ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1799 'fadd' 'add_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 2.97>
ST_223 : Operation 1800 [3/5] (2.97ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1800 'fadd' 'add_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 2.97>
ST_224 : Operation 1801 [2/5] (2.97ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1801 'fadd' 'add_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 2.97>
ST_225 : Operation 1802 [1/5] (2.97ns)   --->   "%add_41 = fadd i32 %add_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1802 'fadd' 'add_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 2.97>
ST_226 : Operation 1803 [5/5] (2.97ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1803 'fadd' 'add_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 2.97>
ST_227 : Operation 1804 [4/5] (2.97ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1804 'fadd' 'add_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 2.97>
ST_228 : Operation 1805 [3/5] (2.97ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1805 'fadd' 'add_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 2.97>
ST_229 : Operation 1806 [2/5] (2.97ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1806 'fadd' 'add_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 2.97>
ST_230 : Operation 1807 [1/5] (2.97ns)   --->   "%add_42 = fadd i32 %add_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1807 'fadd' 'add_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 2.97>
ST_231 : Operation 1808 [5/5] (2.97ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1808 'fadd' 'add_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 2.97>
ST_232 : Operation 1809 [4/5] (2.97ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1809 'fadd' 'add_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 2.97>
ST_233 : Operation 1810 [3/5] (2.97ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1810 'fadd' 'add_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 2.97>
ST_234 : Operation 1811 [2/5] (2.97ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1811 'fadd' 'add_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 2.97>
ST_235 : Operation 1812 [1/5] (2.97ns)   --->   "%add_43 = fadd i32 %add_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1812 'fadd' 'add_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 2.97>
ST_236 : Operation 1813 [5/5] (2.97ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1813 'fadd' 'add_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 2.97>
ST_237 : Operation 1814 [4/5] (2.97ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1814 'fadd' 'add_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 2.97>
ST_238 : Operation 1815 [3/5] (2.97ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1815 'fadd' 'add_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 2.97>
ST_239 : Operation 1816 [2/5] (2.97ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1816 'fadd' 'add_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 2.97>
ST_240 : Operation 1817 [1/5] (2.97ns)   --->   "%add_44 = fadd i32 %add_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1817 'fadd' 'add_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 2.97>
ST_241 : Operation 1818 [5/5] (2.97ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1818 'fadd' 'add_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 2.97>
ST_242 : Operation 1819 [4/5] (2.97ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1819 'fadd' 'add_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 2.97>
ST_243 : Operation 1820 [3/5] (2.97ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1820 'fadd' 'add_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 2.97>
ST_244 : Operation 1821 [2/5] (2.97ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1821 'fadd' 'add_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 2.97>
ST_245 : Operation 1822 [1/5] (2.97ns)   --->   "%add_45 = fadd i32 %add_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1822 'fadd' 'add_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 2.97>
ST_246 : Operation 1823 [5/5] (2.97ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1823 'fadd' 'add_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 2.97>
ST_247 : Operation 1824 [4/5] (2.97ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1824 'fadd' 'add_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 2.97>
ST_248 : Operation 1825 [3/5] (2.97ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1825 'fadd' 'add_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 2.97>
ST_249 : Operation 1826 [2/5] (2.97ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1826 'fadd' 'add_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 2.97>
ST_250 : Operation 1827 [1/5] (2.97ns)   --->   "%add_46 = fadd i32 %add_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1827 'fadd' 'add_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 2.97>
ST_251 : Operation 1828 [5/5] (2.97ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1828 'fadd' 'add_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 2.97>
ST_252 : Operation 1829 [4/5] (2.97ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1829 'fadd' 'add_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 2.97>
ST_253 : Operation 1830 [3/5] (2.97ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1830 'fadd' 'add_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 2.97>
ST_254 : Operation 1831 [2/5] (2.97ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1831 'fadd' 'add_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 2.97>
ST_255 : Operation 1832 [1/5] (2.97ns)   --->   "%add_47 = fadd i32 %add_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1832 'fadd' 'add_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 2.97>
ST_256 : Operation 1833 [5/5] (2.97ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1833 'fadd' 'add_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 2.97>
ST_257 : Operation 1834 [4/5] (2.97ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1834 'fadd' 'add_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 2.97>
ST_258 : Operation 1835 [3/5] (2.97ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1835 'fadd' 'add_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 2.97>
ST_259 : Operation 1836 [2/5] (2.97ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1836 'fadd' 'add_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 2.97>
ST_260 : Operation 1837 [1/5] (2.97ns)   --->   "%add_48 = fadd i32 %add_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1837 'fadd' 'add_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 2.97>
ST_261 : Operation 1838 [5/5] (2.97ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1838 'fadd' 'add_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 2.97>
ST_262 : Operation 1839 [4/5] (2.97ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1839 'fadd' 'add_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 2.97>
ST_263 : Operation 1840 [3/5] (2.97ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1840 'fadd' 'add_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 2.97>
ST_264 : Operation 1841 [2/5] (2.97ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1841 'fadd' 'add_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 2.97>
ST_265 : Operation 1842 [1/5] (2.97ns)   --->   "%add_49 = fadd i32 %add_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1842 'fadd' 'add_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 2.97>
ST_266 : Operation 1843 [5/5] (2.97ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1843 'fadd' 'add_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 2.97>
ST_267 : Operation 1844 [4/5] (2.97ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1844 'fadd' 'add_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 2.97>
ST_268 : Operation 1845 [3/5] (2.97ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1845 'fadd' 'add_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 2.97>
ST_269 : Operation 1846 [2/5] (2.97ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1846 'fadd' 'add_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 2.97>
ST_270 : Operation 1847 [1/5] (2.97ns)   --->   "%add_50 = fadd i32 %add_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1847 'fadd' 'add_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 2.97>
ST_271 : Operation 1848 [5/5] (2.97ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1848 'fadd' 'add_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 2.97>
ST_272 : Operation 1849 [4/5] (2.97ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1849 'fadd' 'add_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 2.97>
ST_273 : Operation 1850 [3/5] (2.97ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1850 'fadd' 'add_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 2.97>
ST_274 : Operation 1851 [2/5] (2.97ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1851 'fadd' 'add_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 2.97>
ST_275 : Operation 1852 [1/5] (2.97ns)   --->   "%add_51 = fadd i32 %add_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1852 'fadd' 'add_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 2.97>
ST_276 : Operation 1853 [5/5] (2.97ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1853 'fadd' 'add_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 2.97>
ST_277 : Operation 1854 [4/5] (2.97ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1854 'fadd' 'add_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 2.97>
ST_278 : Operation 1855 [3/5] (2.97ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1855 'fadd' 'add_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 2.97>
ST_279 : Operation 1856 [2/5] (2.97ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1856 'fadd' 'add_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 2.97>
ST_280 : Operation 1857 [1/5] (2.97ns)   --->   "%add_52 = fadd i32 %add_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1857 'fadd' 'add_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 2.97>
ST_281 : Operation 1858 [5/5] (2.97ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1858 'fadd' 'add_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 2.97>
ST_282 : Operation 1859 [4/5] (2.97ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1859 'fadd' 'add_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 2.97>
ST_283 : Operation 1860 [3/5] (2.97ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1860 'fadd' 'add_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 2.97>
ST_284 : Operation 1861 [2/5] (2.97ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1861 'fadd' 'add_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 2.97>
ST_285 : Operation 1862 [1/5] (2.97ns)   --->   "%add_53 = fadd i32 %add_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1862 'fadd' 'add_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 2.97>
ST_286 : Operation 1863 [5/5] (2.97ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1863 'fadd' 'add_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 2.97>
ST_287 : Operation 1864 [4/5] (2.97ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1864 'fadd' 'add_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 2.97>
ST_288 : Operation 1865 [3/5] (2.97ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1865 'fadd' 'add_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 2.97>
ST_289 : Operation 1866 [2/5] (2.97ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1866 'fadd' 'add_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 2.97>
ST_290 : Operation 1867 [1/5] (2.97ns)   --->   "%add_54 = fadd i32 %add_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1867 'fadd' 'add_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 2.97>
ST_291 : Operation 1868 [5/5] (2.97ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1868 'fadd' 'add_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 2.97>
ST_292 : Operation 1869 [4/5] (2.97ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1869 'fadd' 'add_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 2.97>
ST_293 : Operation 1870 [3/5] (2.97ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1870 'fadd' 'add_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 2.97>
ST_294 : Operation 1871 [2/5] (2.97ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1871 'fadd' 'add_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 2.97>
ST_295 : Operation 1872 [1/5] (2.97ns)   --->   "%add_55 = fadd i32 %add_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1872 'fadd' 'add_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 2.97>
ST_296 : Operation 1873 [5/5] (2.97ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1873 'fadd' 'add_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 2.97>
ST_297 : Operation 1874 [4/5] (2.97ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1874 'fadd' 'add_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 2.97>
ST_298 : Operation 1875 [3/5] (2.97ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1875 'fadd' 'add_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 2.97>
ST_299 : Operation 1876 [2/5] (2.97ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1876 'fadd' 'add_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 2.97>
ST_300 : Operation 1877 [1/5] (2.97ns)   --->   "%add_56 = fadd i32 %add_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1877 'fadd' 'add_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 2.97>
ST_301 : Operation 1878 [5/5] (2.97ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1878 'fadd' 'add_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 2.97>
ST_302 : Operation 1879 [4/5] (2.97ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1879 'fadd' 'add_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 2.97>
ST_303 : Operation 1880 [3/5] (2.97ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1880 'fadd' 'add_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 2.97>
ST_304 : Operation 1881 [2/5] (2.97ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1881 'fadd' 'add_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 2.97>
ST_305 : Operation 1882 [1/5] (2.97ns)   --->   "%add_57 = fadd i32 %add_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1882 'fadd' 'add_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 2.97>
ST_306 : Operation 1883 [5/5] (2.97ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1883 'fadd' 'add_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 2.97>
ST_307 : Operation 1884 [4/5] (2.97ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1884 'fadd' 'add_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 2.97>
ST_308 : Operation 1885 [3/5] (2.97ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1885 'fadd' 'add_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 2.97>
ST_309 : Operation 1886 [2/5] (2.97ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1886 'fadd' 'add_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 2.97>
ST_310 : Operation 1887 [1/5] (2.97ns)   --->   "%add_58 = fadd i32 %add_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1887 'fadd' 'add_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 2.97>
ST_311 : Operation 1888 [5/5] (2.97ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1888 'fadd' 'add_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 2.97>
ST_312 : Operation 1889 [4/5] (2.97ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1889 'fadd' 'add_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 2.97>
ST_313 : Operation 1890 [3/5] (2.97ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1890 'fadd' 'add_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 2.97>
ST_314 : Operation 1891 [2/5] (2.97ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1891 'fadd' 'add_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 2.97>
ST_315 : Operation 1892 [1/5] (2.97ns)   --->   "%add_59 = fadd i32 %add_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1892 'fadd' 'add_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 2.97>
ST_316 : Operation 1893 [5/5] (2.97ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1893 'fadd' 'add_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 2.97>
ST_317 : Operation 1894 [4/5] (2.97ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1894 'fadd' 'add_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 2.97>
ST_318 : Operation 1895 [3/5] (2.97ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1895 'fadd' 'add_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 2.97>
ST_319 : Operation 1896 [2/5] (2.97ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1896 'fadd' 'add_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 2.97>
ST_320 : Operation 1897 [1/5] (2.97ns)   --->   "%add_60 = fadd i32 %add_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1897 'fadd' 'add_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 2.97>
ST_321 : Operation 1898 [5/5] (2.97ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1898 'fadd' 'add_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 2.97>
ST_322 : Operation 1899 [4/5] (2.97ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1899 'fadd' 'add_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 2.97>
ST_323 : Operation 1900 [3/5] (2.97ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1900 'fadd' 'add_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 2.97>
ST_324 : Operation 1901 [2/5] (2.97ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1901 'fadd' 'add_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 2.97>
ST_325 : Operation 1902 [1/5] (2.97ns)   --->   "%add_61 = fadd i32 %add_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1902 'fadd' 'add_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 2.97>
ST_326 : Operation 1903 [5/5] (2.97ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1903 'fadd' 'add_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 2.97>
ST_327 : Operation 1904 [4/5] (2.97ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1904 'fadd' 'add_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1914 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1914 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 328 <SV = 327> <Delay = 2.97>
ST_328 : Operation 1905 [3/5] (2.97ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1905 'fadd' 'add_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 2.97>
ST_329 : Operation 1906 [2/5] (2.97ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1906 'fadd' 'add_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 2.97>
ST_330 : Operation 1907 [1/5] (2.97ns)   --->   "%add_62 = fadd i32 %add_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1907 'fadd' 'add_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 1.64>
ST_331 : Operation 1908 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_str"   --->   Operation 1908 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1909 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1909 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1910 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1910 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1911 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:6]   --->   Operation 1911 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_331 : Operation 1912 [1/1] (1.64ns)   --->   "%store_ln30 = store i32 %add_62, i12 %tmp1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30]   --->   Operation 1912 'store' 'store_ln30' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_331 : Operation 1913 [1/1] (0.00ns)   --->   "%br_ln28 = br void %lp3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:28]   --->   Operation 1913 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [24]  (0.706 ns)
	'select' operation ('select_ln27_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [31]  (0.308 ns)
	'add' operation ('empty_80', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [615]  (0.745 ns)
	'getelementptr' operation ('tmp1_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [617]  (0 ns)
	'load' operation ('arrayidx7011_promoted', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) on array 'tmp1' [619]  (1.65 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln30_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [515]  (0.745 ns)
	'getelementptr' operation ('buff_B_addr_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [517]  (0 ns)
	'load' operation ('buff_B_load_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) on array 'buff_B' [713]  (1.65 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln30_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [521]  (0.745 ns)
	'getelementptr' operation ('buff_B_addr_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [523]  (0 ns)
	'load' operation ('buff_B_load_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) on array 'buff_B' [719]  (1.65 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_mid2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [38]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_mid2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [38]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_mid2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [38]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_15_mid2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [134]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_31_mid2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [230]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul_47_mid2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:27) [326]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [621]  (2.32 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [622]  (2.98 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [622]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [622]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [622]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [622]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [625]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [625]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [625]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [625]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [625]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [628]  (2.98 ns)

 <State 22>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [628]  (2.98 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [628]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [628]  (2.98 ns)

 <State 25>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [628]  (2.98 ns)

 <State 26>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [631]  (2.98 ns)

 <State 27>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [631]  (2.98 ns)

 <State 28>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [631]  (2.98 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [631]  (2.98 ns)

 <State 30>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [631]  (2.98 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [634]  (2.98 ns)

 <State 32>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [634]  (2.98 ns)

 <State 33>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [634]  (2.98 ns)

 <State 34>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [634]  (2.98 ns)

 <State 35>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [634]  (2.98 ns)

 <State 36>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [637]  (2.98 ns)

 <State 37>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [637]  (2.98 ns)

 <State 38>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [637]  (2.98 ns)

 <State 39>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [637]  (2.98 ns)

 <State 40>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [637]  (2.98 ns)

 <State 41>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [640]  (2.98 ns)

 <State 42>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [640]  (2.98 ns)

 <State 43>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [640]  (2.98 ns)

 <State 44>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [640]  (2.98 ns)

 <State 45>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [640]  (2.98 ns)

 <State 46>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [643]  (2.98 ns)

 <State 47>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [643]  (2.98 ns)

 <State 48>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [643]  (2.98 ns)

 <State 49>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [643]  (2.98 ns)

 <State 50>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [643]  (2.98 ns)

 <State 51>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [646]  (2.98 ns)

 <State 52>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [646]  (2.98 ns)

 <State 53>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [646]  (2.98 ns)

 <State 54>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [646]  (2.98 ns)

 <State 55>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [646]  (2.98 ns)

 <State 56>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [649]  (2.98 ns)

 <State 57>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [649]  (2.98 ns)

 <State 58>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [649]  (2.98 ns)

 <State 59>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [649]  (2.98 ns)

 <State 60>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [649]  (2.98 ns)

 <State 61>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [652]  (2.98 ns)

 <State 62>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [652]  (2.98 ns)

 <State 63>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [652]  (2.98 ns)

 <State 64>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [652]  (2.98 ns)

 <State 65>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [652]  (2.98 ns)

 <State 66>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [655]  (2.98 ns)

 <State 67>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [655]  (2.98 ns)

 <State 68>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [655]  (2.98 ns)

 <State 69>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [655]  (2.98 ns)

 <State 70>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [655]  (2.98 ns)

 <State 71>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [658]  (2.98 ns)

 <State 72>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [658]  (2.98 ns)

 <State 73>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [658]  (2.98 ns)

 <State 74>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [658]  (2.98 ns)

 <State 75>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [658]  (2.98 ns)

 <State 76>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [661]  (2.98 ns)

 <State 77>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [661]  (2.98 ns)

 <State 78>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [661]  (2.98 ns)

 <State 79>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [661]  (2.98 ns)

 <State 80>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [661]  (2.98 ns)

 <State 81>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [664]  (2.98 ns)

 <State 82>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [664]  (2.98 ns)

 <State 83>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [664]  (2.98 ns)

 <State 84>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [664]  (2.98 ns)

 <State 85>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [664]  (2.98 ns)

 <State 86>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [667]  (2.98 ns)

 <State 87>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [667]  (2.98 ns)

 <State 88>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [667]  (2.98 ns)

 <State 89>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [667]  (2.98 ns)

 <State 90>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [667]  (2.98 ns)

 <State 91>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [670]  (2.98 ns)

 <State 92>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [670]  (2.98 ns)

 <State 93>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [670]  (2.98 ns)

 <State 94>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [670]  (2.98 ns)

 <State 95>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [670]  (2.98 ns)

 <State 96>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [673]  (2.98 ns)

 <State 97>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [673]  (2.98 ns)

 <State 98>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [673]  (2.98 ns)

 <State 99>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [673]  (2.98 ns)

 <State 100>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [673]  (2.98 ns)

 <State 101>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [676]  (2.98 ns)

 <State 102>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [676]  (2.98 ns)

 <State 103>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [676]  (2.98 ns)

 <State 104>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [676]  (2.98 ns)

 <State 105>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [676]  (2.98 ns)

 <State 106>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [679]  (2.98 ns)

 <State 107>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [679]  (2.98 ns)

 <State 108>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [679]  (2.98 ns)

 <State 109>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [679]  (2.98 ns)

 <State 110>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [679]  (2.98 ns)

 <State 111>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [682]  (2.98 ns)

 <State 112>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [682]  (2.98 ns)

 <State 113>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [682]  (2.98 ns)

 <State 114>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [682]  (2.98 ns)

 <State 115>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [682]  (2.98 ns)

 <State 116>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [685]  (2.98 ns)

 <State 117>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [685]  (2.98 ns)

 <State 118>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [685]  (2.98 ns)

 <State 119>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [685]  (2.98 ns)

 <State 120>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [685]  (2.98 ns)

 <State 121>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [688]  (2.98 ns)

 <State 122>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [688]  (2.98 ns)

 <State 123>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [688]  (2.98 ns)

 <State 124>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [688]  (2.98 ns)

 <State 125>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [688]  (2.98 ns)

 <State 126>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [691]  (2.98 ns)

 <State 127>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [691]  (2.98 ns)

 <State 128>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [691]  (2.98 ns)

 <State 129>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [691]  (2.98 ns)

 <State 130>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [691]  (2.98 ns)

 <State 131>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [694]  (2.98 ns)

 <State 132>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [694]  (2.98 ns)

 <State 133>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [694]  (2.98 ns)

 <State 134>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [694]  (2.98 ns)

 <State 135>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [694]  (2.98 ns)

 <State 136>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [697]  (2.98 ns)

 <State 137>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [697]  (2.98 ns)

 <State 138>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [697]  (2.98 ns)

 <State 139>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [697]  (2.98 ns)

 <State 140>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [697]  (2.98 ns)

 <State 141>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [700]  (2.98 ns)

 <State 142>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [700]  (2.98 ns)

 <State 143>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [700]  (2.98 ns)

 <State 144>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [700]  (2.98 ns)

 <State 145>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [700]  (2.98 ns)

 <State 146>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [703]  (2.98 ns)

 <State 147>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [703]  (2.98 ns)

 <State 148>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [703]  (2.98 ns)

 <State 149>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [703]  (2.98 ns)

 <State 150>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [703]  (2.98 ns)

 <State 151>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [706]  (2.98 ns)

 <State 152>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [706]  (2.98 ns)

 <State 153>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [706]  (2.98 ns)

 <State 154>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [706]  (2.98 ns)

 <State 155>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [706]  (2.98 ns)

 <State 156>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [709]  (2.98 ns)

 <State 157>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [709]  (2.98 ns)

 <State 158>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [709]  (2.98 ns)

 <State 159>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [709]  (2.98 ns)

 <State 160>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [709]  (2.98 ns)

 <State 161>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [712]  (2.98 ns)

 <State 162>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [712]  (2.98 ns)

 <State 163>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [712]  (2.98 ns)

 <State 164>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [712]  (2.98 ns)

 <State 165>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [712]  (2.98 ns)

 <State 166>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [715]  (2.98 ns)

 <State 167>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [715]  (2.98 ns)

 <State 168>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [715]  (2.98 ns)

 <State 169>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [715]  (2.98 ns)

 <State 170>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [715]  (2.98 ns)

 <State 171>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [718]  (2.98 ns)

 <State 172>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [718]  (2.98 ns)

 <State 173>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [718]  (2.98 ns)

 <State 174>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [718]  (2.98 ns)

 <State 175>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [718]  (2.98 ns)

 <State 176>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [721]  (2.98 ns)

 <State 177>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [721]  (2.98 ns)

 <State 178>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [721]  (2.98 ns)

 <State 179>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [721]  (2.98 ns)

 <State 180>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [721]  (2.98 ns)

 <State 181>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [724]  (2.98 ns)

 <State 182>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [724]  (2.98 ns)

 <State 183>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [724]  (2.98 ns)

 <State 184>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [724]  (2.98 ns)

 <State 185>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [724]  (2.98 ns)

 <State 186>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [727]  (2.98 ns)

 <State 187>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [727]  (2.98 ns)

 <State 188>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [727]  (2.98 ns)

 <State 189>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [727]  (2.98 ns)

 <State 190>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [727]  (2.98 ns)

 <State 191>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [730]  (2.98 ns)

 <State 192>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [730]  (2.98 ns)

 <State 193>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [730]  (2.98 ns)

 <State 194>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [730]  (2.98 ns)

 <State 195>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [730]  (2.98 ns)

 <State 196>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [733]  (2.98 ns)

 <State 197>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [733]  (2.98 ns)

 <State 198>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [733]  (2.98 ns)

 <State 199>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [733]  (2.98 ns)

 <State 200>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [733]  (2.98 ns)

 <State 201>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [736]  (2.98 ns)

 <State 202>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [736]  (2.98 ns)

 <State 203>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [736]  (2.98 ns)

 <State 204>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [736]  (2.98 ns)

 <State 205>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [736]  (2.98 ns)

 <State 206>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [739]  (2.98 ns)

 <State 207>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [739]  (2.98 ns)

 <State 208>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [739]  (2.98 ns)

 <State 209>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [739]  (2.98 ns)

 <State 210>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [739]  (2.98 ns)

 <State 211>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [742]  (2.98 ns)

 <State 212>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [742]  (2.98 ns)

 <State 213>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [742]  (2.98 ns)

 <State 214>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [742]  (2.98 ns)

 <State 215>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [742]  (2.98 ns)

 <State 216>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [745]  (2.98 ns)

 <State 217>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [745]  (2.98 ns)

 <State 218>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [745]  (2.98 ns)

 <State 219>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [745]  (2.98 ns)

 <State 220>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [745]  (2.98 ns)

 <State 221>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [748]  (2.98 ns)

 <State 222>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [748]  (2.98 ns)

 <State 223>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [748]  (2.98 ns)

 <State 224>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [748]  (2.98 ns)

 <State 225>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [748]  (2.98 ns)

 <State 226>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [751]  (2.98 ns)

 <State 227>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [751]  (2.98 ns)

 <State 228>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [751]  (2.98 ns)

 <State 229>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [751]  (2.98 ns)

 <State 230>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [751]  (2.98 ns)

 <State 231>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [754]  (2.98 ns)

 <State 232>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [754]  (2.98 ns)

 <State 233>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [754]  (2.98 ns)

 <State 234>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [754]  (2.98 ns)

 <State 235>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [754]  (2.98 ns)

 <State 236>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [757]  (2.98 ns)

 <State 237>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [757]  (2.98 ns)

 <State 238>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [757]  (2.98 ns)

 <State 239>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [757]  (2.98 ns)

 <State 240>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [757]  (2.98 ns)

 <State 241>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [760]  (2.98 ns)

 <State 242>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [760]  (2.98 ns)

 <State 243>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [760]  (2.98 ns)

 <State 244>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [760]  (2.98 ns)

 <State 245>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [760]  (2.98 ns)

 <State 246>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [763]  (2.98 ns)

 <State 247>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [763]  (2.98 ns)

 <State 248>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [763]  (2.98 ns)

 <State 249>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [763]  (2.98 ns)

 <State 250>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [763]  (2.98 ns)

 <State 251>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [766]  (2.98 ns)

 <State 252>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [766]  (2.98 ns)

 <State 253>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [766]  (2.98 ns)

 <State 254>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [766]  (2.98 ns)

 <State 255>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [766]  (2.98 ns)

 <State 256>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [769]  (2.98 ns)

 <State 257>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [769]  (2.98 ns)

 <State 258>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [769]  (2.98 ns)

 <State 259>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [769]  (2.98 ns)

 <State 260>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [769]  (2.98 ns)

 <State 261>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [772]  (2.98 ns)

 <State 262>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [772]  (2.98 ns)

 <State 263>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [772]  (2.98 ns)

 <State 264>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [772]  (2.98 ns)

 <State 265>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [772]  (2.98 ns)

 <State 266>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [775]  (2.98 ns)

 <State 267>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [775]  (2.98 ns)

 <State 268>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [775]  (2.98 ns)

 <State 269>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [775]  (2.98 ns)

 <State 270>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [775]  (2.98 ns)

 <State 271>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [778]  (2.98 ns)

 <State 272>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [778]  (2.98 ns)

 <State 273>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [778]  (2.98 ns)

 <State 274>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [778]  (2.98 ns)

 <State 275>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [778]  (2.98 ns)

 <State 276>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [781]  (2.98 ns)

 <State 277>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [781]  (2.98 ns)

 <State 278>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [781]  (2.98 ns)

 <State 279>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [781]  (2.98 ns)

 <State 280>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [781]  (2.98 ns)

 <State 281>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [784]  (2.98 ns)

 <State 282>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [784]  (2.98 ns)

 <State 283>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [784]  (2.98 ns)

 <State 284>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [784]  (2.98 ns)

 <State 285>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [784]  (2.98 ns)

 <State 286>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [787]  (2.98 ns)

 <State 287>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [787]  (2.98 ns)

 <State 288>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [787]  (2.98 ns)

 <State 289>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [787]  (2.98 ns)

 <State 290>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [787]  (2.98 ns)

 <State 291>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [790]  (2.98 ns)

 <State 292>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [790]  (2.98 ns)

 <State 293>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [790]  (2.98 ns)

 <State 294>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [790]  (2.98 ns)

 <State 295>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [790]  (2.98 ns)

 <State 296>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [793]  (2.98 ns)

 <State 297>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [793]  (2.98 ns)

 <State 298>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [793]  (2.98 ns)

 <State 299>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [793]  (2.98 ns)

 <State 300>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [793]  (2.98 ns)

 <State 301>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [796]  (2.98 ns)

 <State 302>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [796]  (2.98 ns)

 <State 303>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [796]  (2.98 ns)

 <State 304>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [796]  (2.98 ns)

 <State 305>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [796]  (2.98 ns)

 <State 306>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [799]  (2.98 ns)

 <State 307>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [799]  (2.98 ns)

 <State 308>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [799]  (2.98 ns)

 <State 309>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [799]  (2.98 ns)

 <State 310>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [799]  (2.98 ns)

 <State 311>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [802]  (2.98 ns)

 <State 312>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [802]  (2.98 ns)

 <State 313>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [802]  (2.98 ns)

 <State 314>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [802]  (2.98 ns)

 <State 315>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [802]  (2.98 ns)

 <State 316>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [805]  (2.98 ns)

 <State 317>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [805]  (2.98 ns)

 <State 318>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [805]  (2.98 ns)

 <State 319>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [805]  (2.98 ns)

 <State 320>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [805]  (2.98 ns)

 <State 321>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [808]  (2.98 ns)

 <State 322>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [808]  (2.98 ns)

 <State 323>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [808]  (2.98 ns)

 <State 324>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [808]  (2.98 ns)

 <State 325>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [808]  (2.98 ns)

 <State 326>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [811]  (2.98 ns)

 <State 327>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [811]  (2.98 ns)

 <State 328>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [811]  (2.98 ns)

 <State 329>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [811]  (2.98 ns)

 <State 330>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) [811]  (2.98 ns)

 <State 331>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30) of variable 'add_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k2mm/k2mm.c:30 on array 'tmp1' [812]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
