vendor_name = ModelSim
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/multicore.qip
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/multicore.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_irq_mapper_002.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_irq_mapper.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_004.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_003.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_004.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_004.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_003.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_004.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_003.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_010.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_009.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_007.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_006.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_004.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_003.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router_001.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_mm_interconnect_0_router.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_sdram_test_component.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.hex
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_onchip.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_tck.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_wrapper.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_test_bench.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu.sdc
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_debug_slave_sysclk.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_ociram_default_contents.mif
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_rf_ram_b.mif
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_nios_cpu_rf_ram_a.mif
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_leds.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_jtag_uart_0.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_hps.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_hps_hps_io.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_hps_hps_io_border.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_hps_hps_io_border.sdc
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_hps_fpga_interfaces.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/multicore/synthesis/submodules/multicore_clocks_sys_pll.qip
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/ddio_out_uqe.tdf
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/scfifo_3291.tdf
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/a_dpfifo_5771.tdf
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/a_fefifo_7cf.tdf
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/cntr_vg7.tdf
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/altsyncram_7pu1.tdf
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/cntr_jgb.tdf
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/altsyncram_msi1.tdf
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/altsyncram_qid1.tdf
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/altsyncram_hkm1.tdf
source_file = 1, multicore_onchip.hex
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/ip/sldc78877da/alt_sld_fab.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/ip/sldc78877da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/giovanni/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /home/giovanni/Music/Giovanni/ProyectoQuartus/db/altsyncram_40n1.tdf
design_name = multicore
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_spim0_inst_MOSI[0]~output , hps|hps_io|border|hps_io_spim0_inst_MOSI[0]~output, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_TX_CLK~output , hps_io_hps_io_emac1_inst_TX_CLK~output, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD0~output , hps_io_hps_io_emac1_inst_TXD0~output, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD1~output , hps_io_hps_io_emac1_inst_TXD1~output, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD2~output , hps_io_hps_io_emac1_inst_TXD2~output, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_TXD3~output , hps_io_hps_io_emac1_inst_TXD3~output, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_MDC~output , hps_io_hps_io_emac1_inst_MDC~output, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_TX_CTL~output , hps_io_hps_io_emac1_inst_TX_CTL~output, multicore, 1
instance = comp, \hps_io_hps_io_qspi_inst_SS0~output , hps_io_hps_io_qspi_inst_SS0~output, multicore, 1
instance = comp, \hps_io_hps_io_qspi_inst_CLK~output , hps_io_hps_io_qspi_inst_CLK~output, multicore, 1
instance = comp, \hps_io_hps_io_sdio_inst_CLK~output , hps_io_hps_io_sdio_inst_CLK~output, multicore, 1
instance = comp, \hps_io_hps_io_usb1_inst_STP~output , hps_io_hps_io_usb1_inst_STP~output, multicore, 1
instance = comp, \hps_io_hps_io_spim0_inst_CLK~output , hps_io_hps_io_spim0_inst_CLK~output, multicore, 1
instance = comp, \hps_io_hps_io_spim0_inst_SS0~output , hps_io_hps_io_spim0_inst_SS0~output, multicore, 1
instance = comp, \hps_io_hps_io_uart0_inst_TX~output , hps_io_hps_io_uart0_inst_TX~output, multicore, 1
instance = comp, \hps_io_hps_io_can0_inst_TX~output , hps_io_hps_io_can0_inst_TX~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_CLK~output , hps_io_hps_io_trace_inst_CLK~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D0~output , hps_io_hps_io_trace_inst_D0~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D1~output , hps_io_hps_io_trace_inst_D1~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D2~output , hps_io_hps_io_trace_inst_D2~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D3~output , hps_io_hps_io_trace_inst_D3~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D4~output , hps_io_hps_io_trace_inst_D4~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D5~output , hps_io_hps_io_trace_inst_D5~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D6~output , hps_io_hps_io_trace_inst_D6~output, multicore, 1
instance = comp, \hps_io_hps_io_trace_inst_D7~output , hps_io_hps_io_trace_inst_D7~output, multicore, 1
instance = comp, \led_export[0]~output , led_export[0]~output, multicore, 1
instance = comp, \led_export[1]~output , led_export[1]~output, multicore, 1
instance = comp, \led_export[2]~output , led_export[2]~output, multicore, 1
instance = comp, \led_export[3]~output , led_export[3]~output, multicore, 1
instance = comp, \led_export[4]~output , led_export[4]~output, multicore, 1
instance = comp, \led_export[5]~output , led_export[5]~output, multicore, 1
instance = comp, \led_export[6]~output , led_export[6]~output, multicore, 1
instance = comp, \led_export[7]~output , led_export[7]~output, multicore, 1
instance = comp, \memory_mem_a[0]~output , memory_mem_a[0]~output, multicore, 1
instance = comp, \memory_mem_a[1]~output , memory_mem_a[1]~output, multicore, 1
instance = comp, \memory_mem_a[2]~output , memory_mem_a[2]~output, multicore, 1
instance = comp, \memory_mem_a[3]~output , memory_mem_a[3]~output, multicore, 1
instance = comp, \memory_mem_a[4]~output , memory_mem_a[4]~output, multicore, 1
instance = comp, \memory_mem_a[5]~output , memory_mem_a[5]~output, multicore, 1
instance = comp, \memory_mem_a[6]~output , memory_mem_a[6]~output, multicore, 1
instance = comp, \memory_mem_a[7]~output , memory_mem_a[7]~output, multicore, 1
instance = comp, \memory_mem_a[8]~output , memory_mem_a[8]~output, multicore, 1
instance = comp, \memory_mem_a[9]~output , memory_mem_a[9]~output, multicore, 1
instance = comp, \memory_mem_a[10]~output , memory_mem_a[10]~output, multicore, 1
instance = comp, \memory_mem_a[11]~output , memory_mem_a[11]~output, multicore, 1
instance = comp, \memory_mem_a[12]~output , memory_mem_a[12]~output, multicore, 1
instance = comp, \memory_mem_a[13]~output , memory_mem_a[13]~output, multicore, 1
instance = comp, \memory_mem_a[14]~output , memory_mem_a[14]~output, multicore, 1
instance = comp, \memory_mem_ba[0]~output , memory_mem_ba[0]~output, multicore, 1
instance = comp, \memory_mem_ba[1]~output , memory_mem_ba[1]~output, multicore, 1
instance = comp, \memory_mem_ba[2]~output , memory_mem_ba[2]~output, multicore, 1
instance = comp, \memory_mem_cke~output , memory_mem_cke~output, multicore, 1
instance = comp, \memory_mem_cs_n~output , memory_mem_cs_n~output, multicore, 1
instance = comp, \memory_mem_ras_n~output , memory_mem_ras_n~output, multicore, 1
instance = comp, \memory_mem_cas_n~output , memory_mem_cas_n~output, multicore, 1
instance = comp, \memory_mem_we_n~output , memory_mem_we_n~output, multicore, 1
instance = comp, \memory_mem_reset_n~output , memory_mem_reset_n~output, multicore, 1
instance = comp, \memory_mem_odt~output , memory_mem_odt~output, multicore, 1
instance = comp, \sdram_clk_clk~output , sdram_clk_clk~output, multicore, 1
instance = comp, \sdram_wire_addr[0]~output , sdram_wire_addr[0]~output, multicore, 1
instance = comp, \sdram_wire_addr[1]~output , sdram_wire_addr[1]~output, multicore, 1
instance = comp, \sdram_wire_addr[2]~output , sdram_wire_addr[2]~output, multicore, 1
instance = comp, \sdram_wire_addr[3]~output , sdram_wire_addr[3]~output, multicore, 1
instance = comp, \sdram_wire_addr[4]~output , sdram_wire_addr[4]~output, multicore, 1
instance = comp, \sdram_wire_addr[5]~output , sdram_wire_addr[5]~output, multicore, 1
instance = comp, \sdram_wire_addr[6]~output , sdram_wire_addr[6]~output, multicore, 1
instance = comp, \sdram_wire_addr[7]~output , sdram_wire_addr[7]~output, multicore, 1
instance = comp, \sdram_wire_addr[8]~output , sdram_wire_addr[8]~output, multicore, 1
instance = comp, \sdram_wire_addr[9]~output , sdram_wire_addr[9]~output, multicore, 1
instance = comp, \sdram_wire_addr[10]~output , sdram_wire_addr[10]~output, multicore, 1
instance = comp, \sdram_wire_addr[11]~output , sdram_wire_addr[11]~output, multicore, 1
instance = comp, \sdram_wire_addr[12]~output , sdram_wire_addr[12]~output, multicore, 1
instance = comp, \sdram_wire_ba[0]~output , sdram_wire_ba[0]~output, multicore, 1
instance = comp, \sdram_wire_ba[1]~output , sdram_wire_ba[1]~output, multicore, 1
instance = comp, \sdram_wire_cas_n~output , sdram_wire_cas_n~output, multicore, 1
instance = comp, \sdram_wire_cke~output , sdram_wire_cke~output, multicore, 1
instance = comp, \sdram_wire_cs_n~output , sdram_wire_cs_n~output, multicore, 1
instance = comp, \sdram_wire_dqm[0]~output , sdram_wire_dqm[0]~output, multicore, 1
instance = comp, \sdram_wire_dqm[1]~output , sdram_wire_dqm[1]~output, multicore, 1
instance = comp, \sdram_wire_ras_n~output , sdram_wire_ras_n~output, multicore, 1
instance = comp, \sdram_wire_we_n~output , sdram_wire_we_n~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output , hps|hps_io|border|hps_io_qspi_inst_IO0[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output , hps|hps_io|border|hps_io_qspi_inst_IO1[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output , hps|hps_io|border|hps_io_qspi_inst_IO2[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output , hps|hps_io|border|hps_io_qspi_inst_IO3[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output , hps|hps_io|border|hps_io_sdio_inst_CMD[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D0[0]~output , hps|hps_io|border|hps_io_sdio_inst_D0[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D1[0]~output , hps|hps_io|border|hps_io_sdio_inst_D1[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D2[0]~output , hps|hps_io|border|hps_io_sdio_inst_D2[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D3[0]~output , hps|hps_io|border|hps_io_sdio_inst_D3[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D0[0]~output , hps|hps_io|border|hps_io_usb1_inst_D0[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D1[0]~output , hps|hps_io|border|hps_io_usb1_inst_D1[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D2[0]~output , hps|hps_io|border|hps_io_usb1_inst_D2[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D3[0]~output , hps|hps_io|border|hps_io_usb1_inst_D3[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D4[0]~output , hps|hps_io|border|hps_io_usb1_inst_D4[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D5[0]~output , hps|hps_io|border|hps_io_usb1_inst_D5[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D6[0]~output , hps|hps_io|border|hps_io_usb1_inst_D6[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D7[0]~output , hps|hps_io|border|hps_io_usb1_inst_D7[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output , hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output , hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, multicore, 1
instance = comp, \sdram_wire_dq[0]~output , sdram_wire_dq[0]~output, multicore, 1
instance = comp, \sdram_wire_dq[1]~output , sdram_wire_dq[1]~output, multicore, 1
instance = comp, \sdram_wire_dq[2]~output , sdram_wire_dq[2]~output, multicore, 1
instance = comp, \sdram_wire_dq[3]~output , sdram_wire_dq[3]~output, multicore, 1
instance = comp, \sdram_wire_dq[4]~output , sdram_wire_dq[4]~output, multicore, 1
instance = comp, \sdram_wire_dq[5]~output , sdram_wire_dq[5]~output, multicore, 1
instance = comp, \sdram_wire_dq[6]~output , sdram_wire_dq[6]~output, multicore, 1
instance = comp, \sdram_wire_dq[7]~output , sdram_wire_dq[7]~output, multicore, 1
instance = comp, \sdram_wire_dq[8]~output , sdram_wire_dq[8]~output, multicore, 1
instance = comp, \sdram_wire_dq[9]~output , sdram_wire_dq[9]~output, multicore, 1
instance = comp, \sdram_wire_dq[10]~output , sdram_wire_dq[10]~output, multicore, 1
instance = comp, \sdram_wire_dq[11]~output , sdram_wire_dq[11]~output, multicore, 1
instance = comp, \sdram_wire_dq[12]~output , sdram_wire_dq[12]~output, multicore, 1
instance = comp, \sdram_wire_dq[13]~output , sdram_wire_dq[13]~output, multicore, 1
instance = comp, \sdram_wire_dq[14]~output , sdram_wire_dq[14]~output, multicore, 1
instance = comp, \sdram_wire_dq[15]~output , sdram_wire_dq[15]~output, multicore, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, multicore, 1
instance = comp, \clk_clk~input , clk_clk~input, multicore, 1
instance = comp, \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, multicore, 1
instance = comp, \reset_reset_n~input , reset_reset_n~input, multicore, 1
instance = comp, \clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , clocks|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, multicore, 1
instance = comp, \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG , clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG, multicore, 1
instance = comp, \clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , clocks|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, multicore, 1
instance = comp, \clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0 , clocks|sys_pll|altera_pll_i|outclk_wire[0]~CLKENA0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_address~0 , sdram|the_multicore_sdram_input_efifo_module|rd_address~0, multicore, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, multicore, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, multicore, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, multicore, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, multicore, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, multicore, 1
instance = comp, \~GND , ~GND, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][98] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][98], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_valid~1 , mm_interconnect_0|cmd_mux_004|src_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, multicore, 1
instance = comp, \sdram_wire_dq[0]~input , sdram_wire_dq[0]~input, multicore, 1
instance = comp, \sdram|za_data[0] , sdram|za_data[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|rp_data[51] , mm_interconnect_0|sdram_s1_agent|rp_data[51], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~2 , mm_interconnect_0|cmd_mux_003|src_payload~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~4 , mm_interconnect_0|cmd_mux_004|src_payload~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~5 , mm_interconnect_0|cmd_mux_004|src_payload~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|saved_grant[1] , mm_interconnect_0|cmd_mux_004|saved_grant[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~5 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~29 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~29, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~9 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][80]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][80]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][80]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][80]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][80]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][80]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][80]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|comb~0 , mm_interconnect_0|sdram_s1_agent|comb~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter~2 , mm_interconnect_0|leds_s1_translator|wait_latency_counter~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter[1] , mm_interconnect_0|leds_s1_translator|wait_latency_counter[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][107] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][107], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][109] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][109], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][110] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][110], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][111] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][111], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][69], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[66]~0 , mm_interconnect_0|cmd_mux_003|src_data[66]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[69] , mm_interconnect_0|cmd_mux_003|src_data[69], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~5, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~3 , mm_interconnect_0|cmd_mux_003|src_payload~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~4 , mm_interconnect_0|cmd_mux_003|src_payload~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[89]~14 , mm_interconnect_0|cmd_mux_003|src_data[89]~14, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][103] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][103], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][112] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][112], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][114] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][114], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][128] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][128], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~7, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][128] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][128], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][38] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][38], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~4 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~4, multicore, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, multicore, 1
instance = comp, \hps|fpga_interfaces|clocks_resets , hps|fpga_interfaces|clocks_resets, multicore, 1
instance = comp, \hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , hps|fpga_interfaces|h2f_rst_n[0]~CLKENA0, multicore, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], multicore, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], multicore, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~1 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][68], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][68], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src0_valid~0 , mm_interconnect_0|rsp_demux_003|src0_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][105] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][105], multicore, 1
instance = comp, \sdram_wire_dq[1]~input , sdram_wire_dq[1]~input, multicore, 1
instance = comp, \sdram|za_data[1] , sdram|za_data[1], multicore, 1
instance = comp, \sdram_wire_dq[2]~input , sdram_wire_dq[2]~input, multicore, 1
instance = comp, \sdram|za_data[2] , sdram|za_data[2], multicore, 1
instance = comp, \sdram_wire_dq[3]~input , sdram_wire_dq[3]~input, multicore, 1
instance = comp, \sdram|za_data[3] , sdram|za_data[3], multicore, 1
instance = comp, \sdram_wire_dq[4]~input , sdram_wire_dq[4]~input, multicore, 1
instance = comp, \sdram|za_data[4] , sdram|za_data[4], multicore, 1
instance = comp, \sdram_wire_dq[5]~input , sdram_wire_dq[5]~input, multicore, 1
instance = comp, \sdram|za_data[5] , sdram|za_data[5], multicore, 1
instance = comp, \sdram_wire_dq[6]~input , sdram_wire_dq[6]~input, multicore, 1
instance = comp, \sdram|za_data[6] , sdram|za_data[6], multicore, 1
instance = comp, \sdram_wire_dq[7]~input , sdram_wire_dq[7]~input, multicore, 1
instance = comp, \sdram|za_data[7] , sdram|za_data[7], multicore, 1
instance = comp, \sdram_wire_dq[8]~input , sdram_wire_dq[8]~input, multicore, 1
instance = comp, \sdram|za_data[8] , sdram|za_data[8], multicore, 1
instance = comp, \sdram_wire_dq[9]~input , sdram_wire_dq[9]~input, multicore, 1
instance = comp, \sdram|za_data[9] , sdram|za_data[9], multicore, 1
instance = comp, \sdram_wire_dq[10]~input , sdram_wire_dq[10]~input, multicore, 1
instance = comp, \sdram|za_data[10] , sdram|za_data[10], multicore, 1
instance = comp, \sdram_wire_dq[11]~input , sdram_wire_dq[11]~input, multicore, 1
instance = comp, \sdram|za_data[11] , sdram|za_data[11], multicore, 1
instance = comp, \sdram_wire_dq[12]~input , sdram_wire_dq[12]~input, multicore, 1
instance = comp, \sdram|za_data[12] , sdram|za_data[12], multicore, 1
instance = comp, \sdram_wire_dq[13]~input , sdram_wire_dq[13]~input, multicore, 1
instance = comp, \sdram|za_data[13] , sdram|za_data[13], multicore, 1
instance = comp, \sdram_wire_dq[14]~input , sdram_wire_dq[14]~input, multicore, 1
instance = comp, \sdram|za_data[14] , sdram|za_data[14], multicore, 1
instance = comp, \sdram_wire_dq[15]~input , sdram_wire_dq[15]~input, multicore, 1
instance = comp, \sdram|za_data[15] , sdram|za_data[15], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][70]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][70]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][70]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][70]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][70]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][70]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][70]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][70]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][70]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][70]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][70]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][70]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][70], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][70] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][70], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[5]~20 , mm_interconnect_0|rsp_mux_002|src_data[5]~20, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[5]~21 , mm_interconnect_0|rsp_mux_002|src_data[5]~21, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][90] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[6]~24 , mm_interconnect_0|rsp_mux_002|src_data[6]~24, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[6]~25 , mm_interconnect_0|rsp_mux_002|src_data[6]~25, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|sink1_ready , mm_interconnect_0|cmd_mux_003|sink1_ready, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~14 , mm_interconnect_0|router_001|Equal0~14, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[0] , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[1]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[1] , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|internal_valid~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|internal_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|response_sink_accepted~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|response_sink_accepted~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|response_sink_accepted~1 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|response_sink_accepted~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[3]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0] , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[1] , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~2 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~1 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[2] , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|Add0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[3] , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|pending_response_count[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~1 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|has_pending_responses~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[0]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|last_channel[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src0_valid~0 , mm_interconnect_0|cmd_demux_001|src0_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|LessThan2~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|LessThan2~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|count~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|count~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|count[0]~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|count[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|count[0] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|count[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|use_reg~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|use_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|use_reg , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|use_reg, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~3 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[2] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[8], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~4 , mm_interconnect_0|rsp_mux_002|src_payload~4, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~5 , mm_interconnect_0|rsp_mux_002|src_payload~5, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~6 , mm_interconnect_0|rsp_mux_002|src_payload~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[9], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~7 , mm_interconnect_0|rsp_mux_002|src_payload~7, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~8 , mm_interconnect_0|rsp_mux_002|src_payload~8, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~9 , mm_interconnect_0|rsp_mux_002|src_payload~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~10, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[10], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~10 , mm_interconnect_0|rsp_mux_002|src_payload~10, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~11 , mm_interconnect_0|rsp_mux_002|src_payload~11, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~12 , mm_interconnect_0|rsp_mux_002|src_payload~12, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[11], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~13 , mm_interconnect_0|rsp_mux_002|src_payload~13, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~14 , mm_interconnect_0|rsp_mux_002|src_payload~14, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~15 , mm_interconnect_0|rsp_mux_002|src_payload~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~12, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[12], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~16 , mm_interconnect_0|rsp_mux_002|src_payload~16, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~17 , mm_interconnect_0|rsp_mux_002|src_payload~17, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~18 , mm_interconnect_0|rsp_mux_002|src_payload~18, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[13], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~19 , mm_interconnect_0|rsp_mux_002|src_payload~19, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~20 , mm_interconnect_0|rsp_mux_002|src_payload~20, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~21 , mm_interconnect_0|rsp_mux_002|src_payload~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[14], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~22 , mm_interconnect_0|rsp_mux_002|src_payload~22, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~23 , mm_interconnect_0|rsp_mux_002|src_payload~23, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~24 , mm_interconnect_0|rsp_mux_002|src_payload~24, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[15], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~25 , mm_interconnect_0|rsp_mux_002|src_payload~25, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~26 , mm_interconnect_0|rsp_mux_002|src_payload~26, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~27 , mm_interconnect_0|rsp_mux_002|src_payload~27, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~16, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[16], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~28 , mm_interconnect_0|rsp_mux_002|src_payload~28, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~29 , mm_interconnect_0|rsp_mux_002|src_payload~29, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~30 , mm_interconnect_0|rsp_mux_002|src_payload~30, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[17], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~31 , mm_interconnect_0|rsp_mux_002|src_payload~31, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~32 , mm_interconnect_0|rsp_mux_002|src_payload~32, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~33 , mm_interconnect_0|rsp_mux_002|src_payload~33, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~18, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[18], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~34 , mm_interconnect_0|rsp_mux_002|src_payload~34, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~35 , mm_interconnect_0|rsp_mux_002|src_payload~35, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~36 , mm_interconnect_0|rsp_mux_002|src_payload~36, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~19, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[19], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~37 , mm_interconnect_0|rsp_mux_002|src_payload~37, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~38 , mm_interconnect_0|rsp_mux_002|src_payload~38, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~39 , mm_interconnect_0|rsp_mux_002|src_payload~39, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~20, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[20], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~40 , mm_interconnect_0|rsp_mux_002|src_payload~40, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~41 , mm_interconnect_0|rsp_mux_002|src_payload~41, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~42 , mm_interconnect_0|rsp_mux_002|src_payload~42, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[21], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~43 , mm_interconnect_0|rsp_mux_002|src_payload~43, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~44 , mm_interconnect_0|rsp_mux_002|src_payload~44, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~45 , mm_interconnect_0|rsp_mux_002|src_payload~45, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~22, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[22], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~46 , mm_interconnect_0|rsp_mux_002|src_payload~46, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~47 , mm_interconnect_0|rsp_mux_002|src_payload~47, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~48 , mm_interconnect_0|rsp_mux_002|src_payload~48, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~23, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[23], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~49 , mm_interconnect_0|rsp_mux_002|src_payload~49, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~50 , mm_interconnect_0|rsp_mux_002|src_payload~50, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~51 , mm_interconnect_0|rsp_mux_002|src_payload~51, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~24, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[24], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~52 , mm_interconnect_0|rsp_mux_002|src_payload~52, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~53 , mm_interconnect_0|rsp_mux_002|src_payload~53, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~54 , mm_interconnect_0|rsp_mux_002|src_payload~54, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~25, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[25], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~55 , mm_interconnect_0|rsp_mux_002|src_payload~55, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~56 , mm_interconnect_0|rsp_mux_002|src_payload~56, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~57 , mm_interconnect_0|rsp_mux_002|src_payload~57, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~26, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[26], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~58 , mm_interconnect_0|rsp_mux_002|src_payload~58, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~59 , mm_interconnect_0|rsp_mux_002|src_payload~59, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~60 , mm_interconnect_0|rsp_mux_002|src_payload~60, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~27, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[27], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~61 , mm_interconnect_0|rsp_mux_002|src_payload~61, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~62 , mm_interconnect_0|rsp_mux_002|src_payload~62, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~63 , mm_interconnect_0|rsp_mux_002|src_payload~63, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~28, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[28], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~64 , mm_interconnect_0|rsp_mux_002|src_payload~64, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~65 , mm_interconnect_0|rsp_mux_002|src_payload~65, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~66 , mm_interconnect_0|rsp_mux_002|src_payload~66, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~29, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[29], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~67 , mm_interconnect_0|rsp_mux_002|src_payload~67, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~68 , mm_interconnect_0|rsp_mux_002|src_payload~68, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~69 , mm_interconnect_0|rsp_mux_002|src_payload~69, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~30, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[30], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~70 , mm_interconnect_0|rsp_mux_002|src_payload~70, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~71 , mm_interconnect_0|rsp_mux_002|src_payload~71, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~72 , mm_interconnect_0|rsp_mux_002|src_payload~72, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~31, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[31], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~73 , mm_interconnect_0|rsp_mux_002|src_payload~73, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~74 , mm_interconnect_0|rsp_mux_002|src_payload~74, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~75 , mm_interconnect_0|rsp_mux_002|src_payload~75, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|ShiftLeft0~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~32, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[32], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[32]~32 , mm_interconnect_0|rsp_mux_002|src_data[32]~32, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[32]~33 , mm_interconnect_0|rsp_mux_002|src_data[32]~33, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][97] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][97], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[97] , mm_interconnect_0|cmd_mux_003|src_data[97], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][97] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][97], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload[0]~0 , mm_interconnect_0|rsp_mux_002|src_payload[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|source_addr[2]~2 , mm_interconnect_0|leds_s1_agent|uncompressor|source_addr[2]~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][89] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][89], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~28 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~28, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][89] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][89], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][124] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][124], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~33, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[33], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[33]~35 , mm_interconnect_0|rsp_mux_002|src_data[33]~35, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[33]~36 , mm_interconnect_0|rsp_mux_002|src_data[33]~36, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[33]~37 , mm_interconnect_0|rsp_mux_002|src_data[33]~37, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~34, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[34], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[34]~38 , mm_interconnect_0|rsp_mux_002|src_data[34]~38, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[34]~39 , mm_interconnect_0|rsp_mux_002|src_data[34]~39, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[34]~40 , mm_interconnect_0|rsp_mux_002|src_data[34]~40, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~37, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[37], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[37]~47 , mm_interconnect_0|rsp_mux_002|src_data[37]~47, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[37]~48 , mm_interconnect_0|rsp_mux_002|src_data[37]~48, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[37]~49 , mm_interconnect_0|rsp_mux_002|src_data[37]~49, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~38, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[38], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[38]~50 , mm_interconnect_0|rsp_mux_002|src_data[38]~50, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[38]~51 , mm_interconnect_0|rsp_mux_002|src_data[38]~51, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[38]~52 , mm_interconnect_0|rsp_mux_002|src_data[38]~52, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~39, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[39], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[39]~53 , mm_interconnect_0|rsp_mux_002|src_data[39]~53, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[39]~54 , mm_interconnect_0|rsp_mux_002|src_data[39]~54, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[39]~55 , mm_interconnect_0|rsp_mux_002|src_data[39]~55, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~40, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[40], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~77 , mm_interconnect_0|rsp_mux_002|src_payload~77, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~78 , mm_interconnect_0|rsp_mux_002|src_payload~78, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~79 , mm_interconnect_0|rsp_mux_002|src_payload~79, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~41, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[41], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~80 , mm_interconnect_0|rsp_mux_002|src_payload~80, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~81 , mm_interconnect_0|rsp_mux_002|src_payload~81, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~82 , mm_interconnect_0|rsp_mux_002|src_payload~82, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~42, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[42], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~83 , mm_interconnect_0|rsp_mux_002|src_payload~83, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~84 , mm_interconnect_0|rsp_mux_002|src_payload~84, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~85 , mm_interconnect_0|rsp_mux_002|src_payload~85, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~43, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[43], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~86 , mm_interconnect_0|rsp_mux_002|src_payload~86, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~87 , mm_interconnect_0|rsp_mux_002|src_payload~87, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~88 , mm_interconnect_0|rsp_mux_002|src_payload~88, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~44, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[44], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~89 , mm_interconnect_0|rsp_mux_002|src_payload~89, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~90 , mm_interconnect_0|rsp_mux_002|src_payload~90, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~91 , mm_interconnect_0|rsp_mux_002|src_payload~91, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~45, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[45], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~92 , mm_interconnect_0|rsp_mux_002|src_payload~92, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~93 , mm_interconnect_0|rsp_mux_002|src_payload~93, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~94 , mm_interconnect_0|rsp_mux_002|src_payload~94, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~46, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[46], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~95 , mm_interconnect_0|rsp_mux_002|src_payload~95, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~96 , mm_interconnect_0|rsp_mux_002|src_payload~96, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~97 , mm_interconnect_0|rsp_mux_002|src_payload~97, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~47, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[47], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~98 , mm_interconnect_0|rsp_mux_002|src_payload~98, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~99 , mm_interconnect_0|rsp_mux_002|src_payload~99, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~100 , mm_interconnect_0|rsp_mux_002|src_payload~100, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~101 , mm_interconnect_0|rsp_mux_002|src_payload~101, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~102 , mm_interconnect_0|rsp_mux_002|src_payload~102, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~103 , mm_interconnect_0|rsp_mux_002|src_payload~103, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~104 , mm_interconnect_0|rsp_mux_002|src_payload~104, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~105 , mm_interconnect_0|rsp_mux_002|src_payload~105, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~106 , mm_interconnect_0|rsp_mux_002|src_payload~106, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~107 , mm_interconnect_0|rsp_mux_002|src_payload~107, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~108 , mm_interconnect_0|rsp_mux_002|src_payload~108, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~109 , mm_interconnect_0|rsp_mux_002|src_payload~109, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~110 , mm_interconnect_0|rsp_mux_002|src_payload~110, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~111 , mm_interconnect_0|rsp_mux_002|src_payload~111, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~112 , mm_interconnect_0|rsp_mux_002|src_payload~112, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~113 , mm_interconnect_0|rsp_mux_002|src_payload~113, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~114 , mm_interconnect_0|rsp_mux_002|src_payload~114, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~115 , mm_interconnect_0|rsp_mux_002|src_payload~115, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~116 , mm_interconnect_0|rsp_mux_002|src_payload~116, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~117 , mm_interconnect_0|rsp_mux_002|src_payload~117, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[149] , mm_interconnect_0|rsp_mux_002|src_data[149], multicore, 1
instance = comp, \hps|fpga_interfaces|hps2fpga , hps|fpga_interfaces|hps2fpga, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~24 , mm_interconnect_0|cmd_mux_004|src_payload~24, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][96], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][96], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[150] , mm_interconnect_0|rsp_mux_002|src_data[150], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~22 , mm_interconnect_0|cmd_mux_004|src_payload~22, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][94], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][94], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[148] , mm_interconnect_0|rsp_mux_002|src_data[148], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~21 , mm_interconnect_0|cmd_mux_004|src_payload~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][93]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][93]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][93], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][93], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[147] , mm_interconnect_0|rsp_mux_002|src_data[147], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~20 , mm_interconnect_0|cmd_mux_004|src_payload~20, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][92], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][92], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[146] , mm_interconnect_0|rsp_mux_002|src_data[146], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~19 , mm_interconnect_0|cmd_mux_004|src_payload~19, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[145] , mm_interconnect_0|rsp_mux_002|src_data[145], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~18 , mm_interconnect_0|cmd_mux_004|src_payload~18, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[144] , mm_interconnect_0|rsp_mux_002|src_data[144], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~17 , mm_interconnect_0|cmd_mux_004|src_payload~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[143] , mm_interconnect_0|rsp_mux_002|src_data[143], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~16 , mm_interconnect_0|cmd_mux_004|src_payload~16, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[142] , mm_interconnect_0|rsp_mux_002|src_data[142], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~15 , mm_interconnect_0|cmd_mux_004|src_payload~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][87], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][87], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[141] , mm_interconnect_0|rsp_mux_002|src_data[141], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~14 , mm_interconnect_0|cmd_mux_004|src_payload~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[140] , mm_interconnect_0|rsp_mux_002|src_data[140], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~13 , mm_interconnect_0|cmd_mux_004|src_payload~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][85]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][85]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][85]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][85]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][85]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][85]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][85]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][85]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][85]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][85]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][85]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][85]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][85]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][85]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][85], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][85], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[139] , mm_interconnect_0|rsp_mux_002|src_data[139], multicore, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], multicore, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], multicore, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, multicore, 1
instance = comp, \rst_controller|r_sync_rst_chain[3] , rst_controller|r_sync_rst_chain[3], multicore, 1
instance = comp, \rst_controller|r_sync_rst_chain~1 , rst_controller|r_sync_rst_chain~1, multicore, 1
instance = comp, \rst_controller|r_sync_rst_chain[2] , rst_controller|r_sync_rst_chain[2], multicore, 1
instance = comp, \rst_controller|always2~0 , rst_controller|always2~0, multicore, 1
instance = comp, \rst_controller|r_early_rst , rst_controller|r_early_rst, multicore, 1
instance = comp, \nios|cpu|D_ctrl_hi_imm16~0 , nios|cpu|D_ctrl_hi_imm16~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_hi_imm16 , nios|cpu|R_ctrl_hi_imm16, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1 , mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][127] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][127], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~4 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE , mm_interconnect_0|onchip_s1_translator|read_latency_shift_reg[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][127]~DUPLICATE , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][127]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][127] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][127], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[1]~1 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[1] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[0]~0 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[0] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|always4~0 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|always4~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|Add0~101 , nios|cpu|Add0~101, multicore, 1
instance = comp, \nios|cpu|d_writedata[8]~feeder , nios|cpu|d_writedata[8]~feeder, multicore, 1
instance = comp, \nios|cpu|Equal0~10 , nios|cpu|Equal0~10, multicore, 1
instance = comp, \nios|cpu|D_ctrl_implicit_dst_eretaddr~2 , nios|cpu|D_ctrl_implicit_dst_eretaddr~2, multicore, 1
instance = comp, \nios|cpu|D_ctrl_retaddr~0 , nios|cpu|D_ctrl_retaddr~0, multicore, 1
instance = comp, \nios|cpu|Equal0~11 , nios|cpu|Equal0~11, multicore, 1
instance = comp, \nios|cpu|F_pc[1] , nios|cpu|F_pc[1], multicore, 1
instance = comp, \nios|cpu|Add0~97 , nios|cpu|Add0~97, multicore, 1
instance = comp, \nios|cpu|R_ctrl_br , nios|cpu|R_ctrl_br, multicore, 1
instance = comp, \nios|cpu|D_ctrl_retaddr~3 , nios|cpu|D_ctrl_retaddr~3, multicore, 1
instance = comp, \nios|cpu|Equal0~9 , nios|cpu|Equal0~9, multicore, 1
instance = comp, \nios|cpu|D_ctrl_retaddr~1 , nios|cpu|D_ctrl_retaddr~1, multicore, 1
instance = comp, \nios|cpu|D_ctrl_retaddr~4 , nios|cpu|D_ctrl_retaddr~4, multicore, 1
instance = comp, \nios|cpu|D_ctrl_retaddr~2 , nios|cpu|D_ctrl_retaddr~2, multicore, 1
instance = comp, \nios|cpu|R_ctrl_retaddr , nios|cpu|R_ctrl_retaddr, multicore, 1
instance = comp, \nios|cpu|i_read , nios|cpu|i_read, multicore, 1
instance = comp, \nios|cpu|F_valid~0 , nios|cpu|F_valid~0, multicore, 1
instance = comp, \nios|cpu|D_iw[3] , nios|cpu|D_iw[3], multicore, 1
instance = comp, \nios|cpu|D_ctrl_st~0 , nios|cpu|D_ctrl_st~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_st , nios|cpu|R_ctrl_st, multicore, 1
instance = comp, \nios|cpu|D_valid , nios|cpu|D_valid, multicore, 1
instance = comp, \nios|cpu|R_valid , nios|cpu|R_valid, multicore, 1
instance = comp, \nios|cpu|D_ctrl_mem16~0 , nios|cpu|D_ctrl_mem16~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_mem16~1 , nios|cpu|D_ctrl_mem16~1, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][97] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][97], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][97] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][97], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent|cp_ready~0 , mm_interconnect_0|onchip_s1_agent|cp_ready~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_jmp_direct~0 , nios|cpu|D_ctrl_jmp_direct~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_jmp_direct , nios|cpu|R_ctrl_jmp_direct, multicore, 1
instance = comp, \nios|cpu|R_src1~1 , nios|cpu|R_src1~1, multicore, 1
instance = comp, \nios|cpu|D_ctrl_b_is_dst~0 , nios|cpu|D_ctrl_b_is_dst~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][79]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][79]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][79]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][79]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][79]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][79]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][79]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][79]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][79]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][79]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][79]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][79]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][79]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][79]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][79], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][79] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][79], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|src3_valid , mm_interconnect_0|rsp_demux_004|src3_valid, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_003|src_payload~0 , mm_interconnect_0|rsp_mux_003|src_payload~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_alu_force_xor~3 , nios|cpu|D_ctrl_alu_force_xor~3, multicore, 1
instance = comp, \nios|cpu|D_ctrl_alu_force_xor~0 , nios|cpu|D_ctrl_alu_force_xor~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_alu_force_xor~1 , nios|cpu|D_ctrl_alu_force_xor~1, multicore, 1
instance = comp, \nios|cpu|D_ctrl_alu_force_xor~2 , nios|cpu|D_ctrl_alu_force_xor~2, multicore, 1
instance = comp, \nios|cpu|D_logic_op[1]~0 , nios|cpu|D_logic_op[1]~0, multicore, 1
instance = comp, \nios|cpu|R_logic_op[1] , nios|cpu|R_logic_op[1], multicore, 1
instance = comp, \nios|cpu|D_logic_op_raw[0]~1 , nios|cpu|D_logic_op_raw[0]~1, multicore, 1
instance = comp, \nios|cpu|D_logic_op[0]~1 , nios|cpu|D_logic_op[0]~1, multicore, 1
instance = comp, \nios|cpu|R_logic_op[0] , nios|cpu|R_logic_op[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25]~feeder, multicore, 1
instance = comp, \nios|cpu|D_ctrl_shift_rot_right~0 , nios|cpu|D_ctrl_shift_rot_right~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_shift_rot_right~1 , nios|cpu|D_ctrl_shift_rot_right~1, multicore, 1
instance = comp, \nios|cpu|R_ctrl_shift_rot_right , nios|cpu|R_ctrl_shift_rot_right, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~12 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~12, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|always10~0 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|always10~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[10] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[10], multicore, 1
instance = comp, \nios|cpu|F_iw[10]~48 , nios|cpu|F_iw[10]~48, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1_wirecell, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~55 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~55, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_uir, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.010, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_cdr, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_sdr~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|Mux37~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.100, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~16, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[37]~15 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[37]~15, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[37] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[37], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~14, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[36], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~17, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~56, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[35] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[35], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|multicore_nios_cpu_debug_slave_phy|virtual_state_udr~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_udr, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|update_jdo_strobe, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[35] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[35], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|sync2_uir, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jxuir, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|enable_action_strobe, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|ir[1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_b, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_rd_d1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~5, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[34], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|take_action_ocimem_a, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[4], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[36], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2]~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2]~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[37] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[37], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2]~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2]~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[4], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[0]~0, multicore, 1
instance = comp, \nios|cpu|E_src2[6]~feeder , nios|cpu|E_src2[6]~feeder, multicore, 1
instance = comp, \nios|cpu|Equal62~3 , nios|cpu|Equal62~3, multicore, 1
instance = comp, \nios|cpu|D_op_rdctl , nios|cpu|D_op_rdctl, multicore, 1
instance = comp, \nios|cpu|R_ctrl_rd_ctl_reg , nios|cpu|R_ctrl_rd_ctl_reg, multicore, 1
instance = comp, \nios|cpu|E_alu_result~1 , nios|cpu|E_alu_result~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~1 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][50], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][50], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|src0_valid~0 , mm_interconnect_0|rsp_demux_004|src0_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|src0_valid~1 , mm_interconnect_0|rsp_demux_004|src0_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[1] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~6 , mm_interconnect_0|rsp_mux|src_data[1]~6, multicore, 1
instance = comp, \nios|cpu|d_writedata[0]~feeder , nios|cpu|d_writedata[0]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[0] , nios|cpu|d_writedata[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~1 , mm_interconnect_0|cmd_mux_002|src_payload~1, multicore, 1
instance = comp, \nios|cpu|F_pc[2] , nios|cpu|F_pc[2], multicore, 1
instance = comp, \nios|cpu|Add0~69 , nios|cpu|Add0~69, multicore, 1
instance = comp, \nios|cpu|Add0~85 , nios|cpu|Add0~85, multicore, 1
instance = comp, \nios|cpu|Add0~93 , nios|cpu|Add0~93, multicore, 1
instance = comp, \nios|cpu|Add0~89 , nios|cpu|Add0~89, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~11 , mm_interconnect_0|cmd_mux_001|src_payload~11, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[16] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[16], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[19], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~9, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~13, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[29], multicore, 1
instance = comp, \nios|cpu|E_new_inst~feeder , nios|cpu|E_new_inst~feeder, multicore, 1
instance = comp, \nios|cpu|E_new_inst , nios|cpu|E_new_inst, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[5] , nios|cpu|E_shift_rot_result[5], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[9]~16 , nios|cpu|E_shift_rot_result_nxt[9]~16, multicore, 1
instance = comp, \nios|cpu|E_src2[9]~feeder , nios|cpu|E_src2[9]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~2 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[2] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~11 , mm_interconnect_0|rsp_mux|src_data[2]~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|out_valid~0 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][127] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][127], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, multicore, 1
instance = comp, \jtag_uart_0|av_waitrequest~0 , jtag_uart_0|av_waitrequest~0, multicore, 1
instance = comp, \jtag_uart_0|always2~0 , jtag_uart_0|always2~0, multicore, 1
instance = comp, \jtag_uart_0|av_waitrequest , jtag_uart_0|av_waitrequest, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|cp_ready~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|cp_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][127]~2 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][127]~2, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][127] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][127], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~3 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~3, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~0 , mm_interconnect_0|rsp_mux|src_payload~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~3 , mm_interconnect_0|rsp_mux|src_data[1]~3, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[10], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[2] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[2], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[3] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[3], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[4], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[5] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[5], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[6] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[6], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[7] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[7], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[8] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[8], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[0] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[0], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1]~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1]~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|count[1], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_valid, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, multicore, 1
instance = comp, \jtag_uart_0|fifo_rd~0 , jtag_uart_0|fifo_rd~0, multicore, 1
instance = comp, \jtag_uart_0|fifo_rd~1 , jtag_uart_0|fifo_rd~1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, multicore, 1
instance = comp, \jtag_uart_0|t_dav , jtag_uart_0|t_dav, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write_stalled, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write1, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|write2, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~1, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rst2, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_ena, multicore, 1
instance = comp, \jtag_uart_0|wr_rfifo , jtag_uart_0|wr_rfifo, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[0] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[0], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena1, multicore, 1
instance = comp, \jtag_uart_0|r_val , jtag_uart_0|r_val, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|r_ena~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read1, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read2, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|read_req, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, multicore, 1
instance = comp, \jtag_uart_0|r_val~0 , jtag_uart_0|r_val~0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, multicore, 1
instance = comp, \jtag_uart_0|fifo_wr~0 , jtag_uart_0|fifo_wr~0, multicore, 1
instance = comp, \jtag_uart_0|fifo_wr , jtag_uart_0|fifo_wr, multicore, 1
instance = comp, \nios|cpu|d_writedata[0]~DUPLICATE , nios|cpu|d_writedata[0]~DUPLICATE, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][3] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][3], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[9]~DUPLICATE , nios|cpu|E_shift_rot_result[9]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[9]~16 , nios|cpu|E_logic_result[9]~16, multicore, 1
instance = comp, \nios|cpu|E_alu_result[9]~17 , nios|cpu|E_alu_result[9]~17, multicore, 1
instance = comp, \nios|cpu|W_alu_result[9] , nios|cpu|W_alu_result[9], multicore, 1
instance = comp, \nios|cpu|F_pc[7]~DUPLICATE , nios|cpu|F_pc[7]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[45] , mm_interconnect_0|cmd_mux_002|src_data[45], multicore, 1
instance = comp, \nios|cpu|E_src2[10]~feeder , nios|cpu|E_src2[10]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][29] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][29], multicore, 1
instance = comp, \nios|cpu|d_byteenable[2]~DUPLICATE , nios|cpu|d_byteenable[2]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[34] , mm_interconnect_0|cmd_mux_002|src_data[34], multicore, 1
instance = comp, \nios|cpu|d_writedata[17]~feeder , nios|cpu|d_writedata[17]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[3]~feeder , nios|cpu|d_writedata[3]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[3] , nios|cpu|d_writedata[3], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[6] , nios|cpu|d_writedata[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~7 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[7] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~36 , mm_interconnect_0|rsp_mux|src_data[7]~36, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent|cp_ready~1 , mm_interconnect_0|nios_debug_mem_slave_agent|cp_ready~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~4 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][127] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][127], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~3 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][127] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][127], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_001|src0_valid~0 , mm_interconnect_0|rsp_demux_001|src0_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][69] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][69], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][69] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][69], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][98] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][98], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][74] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][74], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_001|src0_valid~1 , mm_interconnect_0|rsp_demux_001|src0_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[1]~1 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[1] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][7] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][7], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~17, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[5], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~21, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[6], multicore, 1
instance = comp, \nios|cpu|W_alu_result[6]~DUPLICATE , nios|cpu|W_alu_result[6]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[42] , mm_interconnect_0|cmd_mux_001|src_data[42], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[4]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[4]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[4]~4, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~25, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[7], multicore, 1
instance = comp, \nios|cpu|E_src2[7]~feeder , nios|cpu|E_src2[7]~feeder, multicore, 1
instance = comp, \nios|cpu|D_ctrl_exception~5 , nios|cpu|D_ctrl_exception~5, multicore, 1
instance = comp, \nios|cpu|Equal62~10 , nios|cpu|Equal62~10, multicore, 1
instance = comp, \nios|cpu|Equal62~9 , nios|cpu|Equal62~9, multicore, 1
instance = comp, \nios|cpu|Equal0~12 , nios|cpu|Equal0~12, multicore, 1
instance = comp, \nios|cpu|D_ctrl_force_src2_zero~1 , nios|cpu|D_ctrl_force_src2_zero~1, multicore, 1
instance = comp, \nios|cpu|Equal62~12 , nios|cpu|Equal62~12, multicore, 1
instance = comp, \nios|cpu|Equal62~6 , nios|cpu|Equal62~6, multicore, 1
instance = comp, \nios|cpu|Equal62~8 , nios|cpu|Equal62~8, multicore, 1
instance = comp, \nios|cpu|Equal62~7 , nios|cpu|Equal62~7, multicore, 1
instance = comp, \nios|cpu|Equal62~11 , nios|cpu|Equal62~11, multicore, 1
instance = comp, \nios|cpu|D_ctrl_force_src2_zero~0 , nios|cpu|D_ctrl_force_src2_zero~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_force_src2_zero~2 , nios|cpu|D_ctrl_force_src2_zero~2, multicore, 1
instance = comp, \nios|cpu|R_ctrl_force_src2_zero , nios|cpu|R_ctrl_force_src2_zero, multicore, 1
instance = comp, \nios|cpu|R_ctrl_src_imm5_shift_rot , nios|cpu|R_ctrl_src_imm5_shift_rot, multicore, 1
instance = comp, \nios|cpu|E_src2[13]~0 , nios|cpu|E_src2[13]~0, multicore, 1
instance = comp, \nios|cpu|R_valid~DUPLICATE , nios|cpu|R_valid~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|R_src2_use_imm~1 , nios|cpu|R_src2_use_imm~1, multicore, 1
instance = comp, \nios|cpu|D_wr_dst_reg~1 , nios|cpu|D_wr_dst_reg~1, multicore, 1
instance = comp, \nios|cpu|R_src2_use_imm~0 , nios|cpu|R_src2_use_imm~0, multicore, 1
instance = comp, \nios|cpu|R_src2_use_imm , nios|cpu|R_src2_use_imm, multicore, 1
instance = comp, \nios|cpu|E_src2[7] , nios|cpu|E_src2[7], multicore, 1
instance = comp, \nios|cpu|E_logic_result[7]~22 , nios|cpu|E_logic_result[7]~22, multicore, 1
instance = comp, \nios|cpu|E_alu_result[7]~23 , nios|cpu|E_alu_result[7]~23, multicore, 1
instance = comp, \nios|cpu|W_alu_result[7] , nios|cpu|W_alu_result[7], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[43] , mm_interconnect_0|cmd_mux_001|src_data[43], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[5], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[5]~5, multicore, 1
instance = comp, \nios|cpu|E_src2[8]~feeder , nios|cpu|E_src2[8]~feeder, multicore, 1
instance = comp, \nios|cpu|E_src2[8] , nios|cpu|E_src2[8], multicore, 1
instance = comp, \nios|cpu|E_logic_result[8]~15 , nios|cpu|E_logic_result[8]~15, multicore, 1
instance = comp, \nios|cpu|E_alu_result[8]~16 , nios|cpu|E_alu_result[8]~16, multicore, 1
instance = comp, \nios|cpu|W_alu_result[8] , nios|cpu|W_alu_result[8], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[44] , mm_interconnect_0|cmd_mux_001|src_data[44], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[6], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~29, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[32]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[32]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[32] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[32], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[8], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[6]~6, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[45] , mm_interconnect_0|cmd_mux_001|src_data[45], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[7]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[7]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~33, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[33], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[9] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[9], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[7]~7, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[34] , mm_interconnect_0|cmd_mux_001|src_data[34], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~2 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[2]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~20 , mm_interconnect_0|cmd_mux_001|src_payload~20, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[17] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[17], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[17]~19, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[20], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[27], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[19]~feeder , nios|cpu|d_writedata[19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~14 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[7] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[7], multicore, 1
instance = comp, \nios|cpu|F_iw[7]~92 , nios|cpu|F_iw[7]~92, multicore, 1
instance = comp, \nios|cpu|F_iw[7]~93 , nios|cpu|F_iw[7]~93, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[32] , mm_interconnect_0|cmd_mux_002|src_data[32], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~2 , mm_interconnect_0|cmd_mux_002|src_payload~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~3 , mm_interconnect_0|cmd_mux_002|src_payload~3, multicore, 1
instance = comp, \nios|cpu|d_writedata[3]~DUPLICATE , nios|cpu|d_writedata[3]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~4 , mm_interconnect_0|cmd_mux_002|src_payload~4, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~0 , mm_interconnect_0|cmd_mux_002|src_payload~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~11 , mm_interconnect_0|cmd_mux_002|src_payload~11, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~31 , mm_interconnect_0|cmd_mux_002|src_payload~31, multicore, 1
instance = comp, \nios|cpu|d_writedata[7] , nios|cpu|d_writedata[7], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~29 , mm_interconnect_0|cmd_mux_002|src_payload~29, multicore, 1
instance = comp, \onchip|the_altsyncram|auto_generated|ram_block1a0 , onchip|the_altsyncram|auto_generated|ram_block1a0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][7] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][7], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~29 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~29, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|always0~0 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][7] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][7], multicore, 1
instance = comp, \nios|cpu|F_iw[7]~94 , nios|cpu|F_iw[7]~94, multicore, 1
instance = comp, \nios|cpu|F_iw[7]~95 , nios|cpu|F_iw[7]~95, multicore, 1
instance = comp, \nios|cpu|D_iw[7] , nios|cpu|D_iw[7], multicore, 1
instance = comp, \nios|cpu|R_src2_lo[1]~4 , nios|cpu|R_src2_lo[1]~4, multicore, 1
instance = comp, \nios|cpu|E_src2[1] , nios|cpu|E_src2[1], multicore, 1
instance = comp, \nios|cpu|E_logic_result[1]~30 , nios|cpu|E_logic_result[1]~30, multicore, 1
instance = comp, \nios|cpu|av_ld_aligning_data , nios|cpu|av_ld_aligning_data, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], multicore, 1
instance = comp, \jtag_uart_0|LessThan0~0 , jtag_uart_0|LessThan0~0, multicore, 1
instance = comp, \jtag_uart_0|LessThan0~1 , jtag_uart_0|LessThan0~1, multicore, 1
instance = comp, \jtag_uart_0|fifo_AE , jtag_uart_0|fifo_AE, multicore, 1
instance = comp, \jtag_uart_0|ien_AE~feeder , jtag_uart_0|ien_AE~feeder, multicore, 1
instance = comp, \jtag_uart_0|ien_AE~0 , jtag_uart_0|ien_AE~0, multicore, 1
instance = comp, \jtag_uart_0|ien_AE , jtag_uart_0|ien_AE, multicore, 1
instance = comp, \jtag_uart_0|av_readdata[9] , jtag_uart_0|av_readdata[9], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[1]~23 , nios|cpu|av_ld_byte1_data_nxt[1]~23, multicore, 1
instance = comp, \nios|cpu|D_ctrl_mem8~0 , nios|cpu|D_ctrl_mem8~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_mem8~1 , nios|cpu|D_ctrl_mem8~1, multicore, 1
instance = comp, \nios|cpu|E_mem_byte_en[1]~2 , nios|cpu|E_mem_byte_en[1]~2, multicore, 1
instance = comp, \nios|cpu|d_byteenable[1] , nios|cpu|d_byteenable[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[33] , mm_interconnect_0|cmd_mux_002|src_data[33], multicore, 1
instance = comp, \nios|cpu|d_writedata[9]~feeder , nios|cpu|d_writedata[9]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[9]~DUPLICATE , nios|cpu|d_writedata[9]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~16 , mm_interconnect_0|cmd_mux_002|src_payload~16, multicore, 1
instance = comp, \nios|cpu|d_writedata[10]~feeder , nios|cpu|d_writedata[10]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[10] , nios|cpu|d_writedata[10], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~13 , mm_interconnect_0|cmd_mux_002|src_payload~13, multicore, 1
instance = comp, \nios|cpu|d_writedata[11]~feeder , nios|cpu|d_writedata[11]~feeder, multicore, 1
instance = comp, \nios|cpu|D_ctrl_ld_signed~0 , nios|cpu|D_ctrl_ld_signed~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_ld_signed , nios|cpu|R_ctrl_ld_signed, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~1 , mm_interconnect_0|rsp_mux|src_payload~1, multicore, 1
instance = comp, \nios|cpu|E_mem_byte_en[3]~0 , nios|cpu|E_mem_byte_en[3]~0, multicore, 1
instance = comp, \nios|cpu|d_byteenable[3]~DUPLICATE , nios|cpu|d_byteenable[3]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[35] , mm_interconnect_0|cmd_mux_002|src_data[35], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~13 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[11] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[11], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[3]~32 , nios|cpu|av_ld_byte1_data_nxt[3]~32, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][11] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][11], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~4 , mm_interconnect_0|cmd_mux_001|src_payload~4, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_rd_d1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~2, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[5], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~3 , mm_interconnect_0|cmd_mux_001|src_payload~3, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[10] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[10], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[12], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~5 , mm_interconnect_0|cmd_mux_001|src_payload~5, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[4], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~3 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[4]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~32 , mm_interconnect_0|cmd_mux_001|src_payload~32, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[6], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~31 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[6]~31, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~30 , mm_interconnect_0|cmd_mux_001|src_payload~30, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[7], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~29 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[7]~29, multicore, 1
instance = comp, \nios|cpu|d_writedata[9] , nios|cpu|d_writedata[9], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~17 , mm_interconnect_0|cmd_mux_001|src_payload~17, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[9] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[9], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~16 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[9]~16, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~14 , mm_interconnect_0|cmd_mux_001|src_payload~14, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[10] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[10], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~13 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[10]~13, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~6, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[11]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~6 , mm_interconnect_0|cmd_mux_001|src_payload~6, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[11] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[11], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~5 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[11]~5, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|d_writedata[12]~feeder , nios|cpu|d_writedata[12]~feeder, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[4]~42 , nios|cpu|av_ld_byte1_data_nxt[4]~42, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][12] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][12], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[12], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~6 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~6, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|always0~0 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][12] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][12], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[4]~41 , nios|cpu|av_ld_byte1_data_nxt[4]~41, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[4]~44 , nios|cpu|av_ld_byte1_data_nxt[4]~44, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~15 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[12] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[12], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[4]~43 , nios|cpu|av_ld_byte1_data_nxt[4]~43, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[4]~45 , nios|cpu|av_ld_byte1_data_nxt[4]~45, multicore, 1
instance = comp, \jtag_uart_0|Add1~25 , jtag_uart_0|Add1~25, multicore, 1
instance = comp, \jtag_uart_0|Add1~17 , jtag_uart_0|Add1~17, multicore, 1
instance = comp, \jtag_uart_0|Add1~13 , jtag_uart_0|Add1~13, multicore, 1
instance = comp, \jtag_uart_0|Add1~5 , jtag_uart_0|Add1~5, multicore, 1
instance = comp, \jtag_uart_0|Add1~1 , jtag_uart_0|Add1~1, multicore, 1
instance = comp, \jtag_uart_0|fifo_rd~2 , jtag_uart_0|fifo_rd~2, multicore, 1
instance = comp, \jtag_uart_0|read_0 , jtag_uart_0|read_0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[4]~5 , nios|cpu|av_ld_byte2_data_nxt[4]~5, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][20] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][20], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[20]~feeder , nios|cpu|d_writedata[20]~feeder, multicore, 1
instance = comp, \nios|cpu|E_logic_result[13]~19 , nios|cpu|E_logic_result[13]~19, multicore, 1
instance = comp, \nios|cpu|E_alu_result[13]~20 , nios|cpu|E_alu_result[13]~20, multicore, 1
instance = comp, \nios|cpu|W_alu_result[13] , nios|cpu|W_alu_result[13], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[29], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][29] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][29], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~21 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~21, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][29] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][29], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[29]~62 , mm_interconnect_0|rsp_mux|src_data[29]~62, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[29]~63 , mm_interconnect_0|rsp_mux|src_data[29]~63, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[29]~64 , mm_interconnect_0|rsp_mux|src_data[29]~64, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][31] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][31], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~18 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~18, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][31] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][31], multicore, 1
instance = comp, \nios|cpu|F_iw[31]~63 , nios|cpu|F_iw[31]~63, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[21]~feeder , nios|cpu|d_writedata[21]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[18]~feeder , nios|cpu|d_writedata[18]~feeder, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[25]~5 , nios|cpu|E_shift_rot_result_nxt[25]~5, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[15]~2 , nios|cpu|F_pc_no_crst_nxt[15]~2, multicore, 1
instance = comp, \nios|cpu|F_pc[15] , nios|cpu|F_pc[15], multicore, 1
instance = comp, \nios|cpu|d_writedata[13]~feeder , nios|cpu|d_writedata[13]~feeder, multicore, 1
instance = comp, \nios|cpu|W_alu_result[19] , nios|cpu|W_alu_result[19], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[3]~9 , nios|cpu|av_ld_byte2_data_nxt[3]~9, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][19] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][19], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[19], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~23 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~23, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][19] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][19], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[3]~10 , nios|cpu|av_ld_byte2_data_nxt[3]~10, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[3]~11 , nios|cpu|av_ld_byte2_data_nxt[3]~11, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[22]~feeder , nios|cpu|d_writedata[22]~feeder, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[18]~13 , nios|cpu|F_pc_no_crst_nxt[18]~13, multicore, 1
instance = comp, \nios|cpu|F_pc[18] , nios|cpu|F_pc[18], multicore, 1
instance = comp, \nios|cpu|Add0~9 , nios|cpu|Add0~9, multicore, 1
instance = comp, \nios|cpu|Add0~61 , nios|cpu|Add0~61, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[16]~15 , nios|cpu|F_pc_no_crst_nxt[16]~15, multicore, 1
instance = comp, \nios|cpu|F_pc[16] , nios|cpu|F_pc[16], multicore, 1
instance = comp, \nios|cpu|Add0~57 , nios|cpu|Add0~57, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[17]~14 , nios|cpu|F_pc_no_crst_nxt[17]~14, multicore, 1
instance = comp, \nios|cpu|F_pc[17] , nios|cpu|F_pc[17], multicore, 1
instance = comp, \nios|cpu|Add0~53 , nios|cpu|Add0~53, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[5]~11 , nios|cpu|R_src2_hi[5]~11, multicore, 1
instance = comp, \nios|cpu|Equal0~7 , nios|cpu|Equal0~7, multicore, 1
instance = comp, \nios|cpu|D_ctrl_logic~2 , nios|cpu|D_ctrl_logic~2, multicore, 1
instance = comp, \nios|cpu|D_ctrl_unsigned_lo_imm16~0 , nios|cpu|D_ctrl_unsigned_lo_imm16~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_unsigned_lo_imm16 , nios|cpu|R_ctrl_unsigned_lo_imm16, multicore, 1
instance = comp, \nios|cpu|R_src2_hi~1 , nios|cpu|R_src2_hi~1, multicore, 1
instance = comp, \nios|cpu|E_src2[21] , nios|cpu|E_src2[21], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][22] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][22], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~26 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~26, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][22] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][22], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[6]~18 , nios|cpu|av_ld_byte2_data_nxt[6]~18, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[23]~feeder , nios|cpu|d_writedata[23]~feeder, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[7]~7 , nios|cpu|R_src2_hi[7]~7, multicore, 1
instance = comp, \nios|cpu|E_src2[23] , nios|cpu|E_src2[23], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][24] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][24], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~15 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~15, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][24] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][24], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[24]~51 , mm_interconnect_0|rsp_mux|src_data[24]~51, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][24] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][24], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[24], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~15 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~15, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][24] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][24], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[24]~50 , mm_interconnect_0|rsp_mux|src_data[24]~50, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[24]~52 , mm_interconnect_0|rsp_mux|src_data[24]~52, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[0] , nios|cpu|av_ld_byte3_data[0], multicore, 1
instance = comp, \nios|cpu|W_alu_result[24] , nios|cpu|W_alu_result[24], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[24]~12 , nios|cpu|W_rf_wr_data[24]~12, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[9]~5 , nios|cpu|R_src2_hi[9]~5, multicore, 1
instance = comp, \nios|cpu|E_src2[25] , nios|cpu|E_src2[25], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[8]~6 , nios|cpu|R_src2_hi[8]~6, multicore, 1
instance = comp, \nios|cpu|E_src2[24] , nios|cpu|E_src2[24], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[6]~8 , nios|cpu|R_src2_hi[6]~8, multicore, 1
instance = comp, \nios|cpu|E_src2[22] , nios|cpu|E_src2[22], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][26] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][26], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~25 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~25, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][26] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][26], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[26]~45 , mm_interconnect_0|rsp_mux|src_data[26]~45, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~16 , mm_interconnect_0|cmd_mux_001|src_payload~16, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[24] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[24], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~15 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[24]~15, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[25], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~31 , mm_interconnect_0|cmd_mux_001|src_payload~31, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[25] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[25], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~30 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[25]~30, multicore, 1
instance = comp, \nios|cpu|E_logic_result[27]~3 , nios|cpu|E_logic_result[27]~3, multicore, 1
instance = comp, \nios|cpu|E_alu_result[27]~4 , nios|cpu|E_alu_result[27]~4, multicore, 1
instance = comp, \nios|cpu|W_alu_result[27] , nios|cpu|W_alu_result[27], multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[3]~DUPLICATE , nios|cpu|av_ld_byte3_data[3]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[27]~9 , nios|cpu|W_rf_wr_data[27]~9, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~25 , mm_interconnect_0|cmd_mux_002|src_payload~25, multicore, 1
instance = comp, \nios|cpu|E_st_data[27]~4 , nios|cpu|E_st_data[27]~4, multicore, 1
instance = comp, \nios|cpu|d_writedata[27] , nios|cpu|d_writedata[27], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~24 , mm_interconnect_0|cmd_mux_002|src_payload~24, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][30] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][30], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~20 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~20, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][30] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][30], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[30]~59 , mm_interconnect_0|rsp_mux|src_data[30]~59, multicore, 1
instance = comp, \nios|cpu|E_st_data[29]~6 , nios|cpu|E_st_data[29]~6, multicore, 1
instance = comp, \nios|cpu|d_writedata[29] , nios|cpu|d_writedata[29], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~21 , mm_interconnect_0|cmd_mux_002|src_payload~21, multicore, 1
instance = comp, \nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , nios|cpu|multicore_nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, multicore, 1
instance = comp, \nios|cpu|R_src1[31]~30 , nios|cpu|R_src1[31]~30, multicore, 1
instance = comp, \nios|cpu|E_src1[31] , nios|cpu|E_src1[31], multicore, 1
instance = comp, \nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , nios|cpu|multicore_nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[15]~13 , nios|cpu|R_src2_hi[15]~13, multicore, 1
instance = comp, \nios|cpu|E_src2[31] , nios|cpu|E_src2[31], multicore, 1
instance = comp, \nios|cpu|E_logic_result[31]~26 , nios|cpu|E_logic_result[31]~26, multicore, 1
instance = comp, \nios|cpu|Equal0~8 , nios|cpu|Equal0~8, multicore, 1
instance = comp, \nios|cpu|Equal0~2 , nios|cpu|Equal0~2, multicore, 1
instance = comp, \nios|cpu|Equal0~3 , nios|cpu|Equal0~3, multicore, 1
instance = comp, \nios|cpu|Equal62~2 , nios|cpu|Equal62~2, multicore, 1
instance = comp, \nios|cpu|Equal62~4 , nios|cpu|Equal62~4, multicore, 1
instance = comp, \nios|cpu|E_invert_arith_src_msb~0 , nios|cpu|E_invert_arith_src_msb~0, multicore, 1
instance = comp, \nios|cpu|Equal0~13 , nios|cpu|Equal0~13, multicore, 1
instance = comp, \nios|cpu|E_invert_arith_src_msb~1 , nios|cpu|E_invert_arith_src_msb~1, multicore, 1
instance = comp, \nios|cpu|E_invert_arith_src_msb , nios|cpu|E_invert_arith_src_msb, multicore, 1
instance = comp, \nios|cpu|R_src1[30]~31 , nios|cpu|R_src1[30]~31, multicore, 1
instance = comp, \nios|cpu|E_src1[30] , nios|cpu|E_src1[30], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[14]~14 , nios|cpu|R_src2_hi[14]~14, multicore, 1
instance = comp, \nios|cpu|E_src2[30] , nios|cpu|E_src2[30], multicore, 1
instance = comp, \nios|cpu|R_src1[29]~32 , nios|cpu|R_src1[29]~32, multicore, 1
instance = comp, \nios|cpu|E_src1[29]~DUPLICATE , nios|cpu|E_src1[29]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[12]~16 , nios|cpu|R_src2_hi[12]~16, multicore, 1
instance = comp, \nios|cpu|E_src2[28] , nios|cpu|E_src2[28], multicore, 1
instance = comp, \nios|cpu|R_src1[28]~33 , nios|cpu|R_src1[28]~33, multicore, 1
instance = comp, \nios|cpu|E_src1[28] , nios|cpu|E_src1[28], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[10]~4 , nios|cpu|R_src2_hi[10]~4, multicore, 1
instance = comp, \nios|cpu|E_src2[26] , nios|cpu|E_src2[26], multicore, 1
instance = comp, \nios|cpu|R_src1[26]~6 , nios|cpu|R_src1[26]~6, multicore, 1
instance = comp, \nios|cpu|E_src1[26] , nios|cpu|E_src1[26], multicore, 1
instance = comp, \nios|cpu|Add2~21 , nios|cpu|Add2~21, multicore, 1
instance = comp, \nios|cpu|Add2~17 , nios|cpu|Add2~17, multicore, 1
instance = comp, \nios|cpu|Add2~13 , nios|cpu|Add2~13, multicore, 1
instance = comp, \nios|cpu|Add2~133 , nios|cpu|Add2~133, multicore, 1
instance = comp, \nios|cpu|Add2~129 , nios|cpu|Add2~129, multicore, 1
instance = comp, \nios|cpu|Add2~125 , nios|cpu|Add2~125, multicore, 1
instance = comp, \nios|cpu|Add2~121 , nios|cpu|Add2~121, multicore, 1
instance = comp, \nios|cpu|E_alu_result[31]~29 , nios|cpu|E_alu_result[31]~29, multicore, 1
instance = comp, \nios|cpu|W_alu_result[31] , nios|cpu|W_alu_result[31], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[31]~27 , nios|cpu|W_rf_wr_data[31]~27, multicore, 1
instance = comp, \nios|cpu|E_st_data[30]~7 , nios|cpu|E_st_data[30]~7, multicore, 1
instance = comp, \nios|cpu|d_writedata[30] , nios|cpu|d_writedata[30], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~20 , mm_interconnect_0|cmd_mux_002|src_payload~20, multicore, 1
instance = comp, \nios|cpu|E_st_data[31]~8 , nios|cpu|E_st_data[31]~8, multicore, 1
instance = comp, \nios|cpu|d_writedata[31] , nios|cpu|d_writedata[31], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~18 , mm_interconnect_0|cmd_mux_002|src_payload~18, multicore, 1
instance = comp, \onchip|the_altsyncram|auto_generated|ram_block1a24 , onchip|the_altsyncram|auto_generated|ram_block1a24, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][30] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][30], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~20 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~20, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][30] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][30], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[30]~60 , mm_interconnect_0|rsp_mux|src_data[30]~60, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[30]~61 , mm_interconnect_0|rsp_mux|src_data[30]~61, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[6] , nios|cpu|av_ld_byte3_data[6], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[30]~DUPLICATE , nios|cpu|E_shift_rot_result[30]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[30]~27 , nios|cpu|E_logic_result[30]~27, multicore, 1
instance = comp, \nios|cpu|E_alu_result[30]~30 , nios|cpu|E_alu_result[30]~30, multicore, 1
instance = comp, \nios|cpu|W_alu_result[30] , nios|cpu|W_alu_result[30], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[30]~28 , nios|cpu|W_rf_wr_data[30]~28, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[13]~15 , nios|cpu|R_src2_hi[13]~15, multicore, 1
instance = comp, \nios|cpu|E_src2[29] , nios|cpu|E_src2[29], multicore, 1
instance = comp, \nios|cpu|E_logic_result[29]~28 , nios|cpu|E_logic_result[29]~28, multicore, 1
instance = comp, \nios|cpu|E_alu_result[29]~31 , nios|cpu|E_alu_result[29]~31, multicore, 1
instance = comp, \nios|cpu|W_alu_result[29] , nios|cpu|W_alu_result[29], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[29]~29 , nios|cpu|W_rf_wr_data[29]~29, multicore, 1
instance = comp, \nios|cpu|E_st_data[28]~5 , nios|cpu|E_st_data[28]~5, multicore, 1
instance = comp, \nios|cpu|d_writedata[28] , nios|cpu|d_writedata[28], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~22 , mm_interconnect_0|cmd_mux_002|src_payload~22, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][28] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][28], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~22 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~22, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][28] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][28], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[28]~54 , mm_interconnect_0|rsp_mux|src_data[28]~54, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][28] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][28], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~22 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~22, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][28] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][28], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[28]~53 , mm_interconnect_0|rsp_mux|src_data[28]~53, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[28]~55 , mm_interconnect_0|rsp_mux|src_data[28]~55, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[4] , nios|cpu|av_ld_byte3_data[4], multicore, 1
instance = comp, \nios|cpu|E_logic_result[28]~29 , nios|cpu|E_logic_result[28]~29, multicore, 1
instance = comp, \nios|cpu|E_alu_result[28]~32 , nios|cpu|E_alu_result[28]~32, multicore, 1
instance = comp, \nios|cpu|W_alu_result[28] , nios|cpu|W_alu_result[28], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[28]~30 , nios|cpu|W_rf_wr_data[28]~30, multicore, 1
instance = comp, \nios|cpu|E_st_data[26]~3 , nios|cpu|E_st_data[26]~3, multicore, 1
instance = comp, \nios|cpu|d_writedata[26] , nios|cpu|d_writedata[26], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~26 , mm_interconnect_0|cmd_mux_001|src_payload~26, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[26] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[26], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~25 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[26]~25, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~25 , mm_interconnect_0|cmd_mux_001|src_payload~25, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[27] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[27], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[27]~24, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~23 , mm_interconnect_0|cmd_mux_001|src_payload~23, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[28] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[28], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~22 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[28]~22, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~22 , mm_interconnect_0|cmd_mux_001|src_payload~22, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[29] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[29], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~21 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[29]~21, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[30], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~21 , mm_interconnect_0|cmd_mux_001|src_payload~21, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[30] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[30], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~20 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[30]~20, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[31], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~19 , mm_interconnect_0|cmd_mux_001|src_payload~19, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[31] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[31], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~18 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[31]~18, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[35] , mm_interconnect_0|cmd_mux_001|src_data[35], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~3 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[3]~3, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[26], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][26] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][26], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~25 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~25, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][26] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][26], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[26]~44 , mm_interconnect_0|rsp_mux|src_data[26]~44, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[26]~46 , mm_interconnect_0|rsp_mux|src_data[26]~46, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[2] , nios|cpu|av_ld_byte3_data[2], multicore, 1
instance = comp, \nios|cpu|E_logic_result[26]~4 , nios|cpu|E_logic_result[26]~4, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[26]~DUPLICATE , nios|cpu|E_shift_rot_result[26]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_alu_result[26]~5 , nios|cpu|E_alu_result[26]~5, multicore, 1
instance = comp, \nios|cpu|W_alu_result[26] , nios|cpu|W_alu_result[26], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[26]~10 , nios|cpu|W_rf_wr_data[26]~10, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[4]~0 , nios|cpu|R_src2_hi[4]~0, multicore, 1
instance = comp, \nios|cpu|E_src2[20] , nios|cpu|E_src2[20], multicore, 1
instance = comp, \nios|cpu|R_src1[19]~4 , nios|cpu|R_src1[19]~4, multicore, 1
instance = comp, \nios|cpu|E_src1[19] , nios|cpu|E_src1[19], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[2]~9 , nios|cpu|R_src2_hi[2]~9, multicore, 1
instance = comp, \nios|cpu|E_src2[18] , nios|cpu|E_src2[18], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[1]~10 , nios|cpu|R_src2_hi[1]~10, multicore, 1
instance = comp, \nios|cpu|E_src2[17] , nios|cpu|E_src2[17], multicore, 1
instance = comp, \nios|cpu|E_src2[15]~feeder , nios|cpu|E_src2[15]~feeder, multicore, 1
instance = comp, \nios|cpu|E_src2[15] , nios|cpu|E_src2[15], multicore, 1
instance = comp, \nios|cpu|F_pc[6] , nios|cpu|F_pc[6], multicore, 1
instance = comp, \nios|cpu|Add0~73 , nios|cpu|Add0~73, multicore, 1
instance = comp, \nios|cpu|Add0~77 , nios|cpu|Add0~77, multicore, 1
instance = comp, \nios|cpu|Add0~81 , nios|cpu|Add0~81, multicore, 1
instance = comp, \nios|cpu|Add0~65 , nios|cpu|Add0~65, multicore, 1
instance = comp, \nios|cpu|Add0~1 , nios|cpu|Add0~1, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[10]~0 , nios|cpu|F_pc_no_crst_nxt[10]~0, multicore, 1
instance = comp, \nios|cpu|F_pc[10] , nios|cpu|F_pc[10], multicore, 1
instance = comp, \nios|cpu|Add0~17 , nios|cpu|Add0~17, multicore, 1
instance = comp, \nios|cpu|Add0~5 , nios|cpu|Add0~5, multicore, 1
instance = comp, \nios|cpu|R_src1[14]~13 , nios|cpu|R_src1[14]~13, multicore, 1
instance = comp, \nios|cpu|E_src1[14] , nios|cpu|E_src1[14], multicore, 1
instance = comp, \nios|cpu|R_src1[12]~22 , nios|cpu|R_src1[12]~22, multicore, 1
instance = comp, \nios|cpu|E_src1[12] , nios|cpu|E_src1[12], multicore, 1
instance = comp, \nios|cpu|R_src1[11]~20 , nios|cpu|R_src1[11]~20, multicore, 1
instance = comp, \nios|cpu|E_src1[11] , nios|cpu|E_src1[11], multicore, 1
instance = comp, \nios|cpu|R_src1[10]~19 , nios|cpu|R_src1[10]~19, multicore, 1
instance = comp, \nios|cpu|E_src1[10] , nios|cpu|E_src1[10], multicore, 1
instance = comp, \nios|cpu|R_src1[6]~25 , nios|cpu|R_src1[6]~25, multicore, 1
instance = comp, \nios|cpu|E_src1[6] , nios|cpu|E_src1[6], multicore, 1
instance = comp, \nios|cpu|E_src2[5]~feeder , nios|cpu|E_src2[5]~feeder, multicore, 1
instance = comp, \nios|cpu|E_src2[5] , nios|cpu|E_src2[5], multicore, 1
instance = comp, \nios|cpu|Add2~114 , nios|cpu|Add2~114, multicore, 1
instance = comp, \nios|cpu|Add2~105 , nios|cpu|Add2~105, multicore, 1
instance = comp, \nios|cpu|Add2~101 , nios|cpu|Add2~101, multicore, 1
instance = comp, \nios|cpu|Add2~109 , nios|cpu|Add2~109, multicore, 1
instance = comp, \nios|cpu|Add2~97 , nios|cpu|Add2~97, multicore, 1
instance = comp, \nios|cpu|Add2~1 , nios|cpu|Add2~1, multicore, 1
instance = comp, \nios|cpu|Add2~85 , nios|cpu|Add2~85, multicore, 1
instance = comp, \nios|cpu|Add2~93 , nios|cpu|Add2~93, multicore, 1
instance = comp, \nios|cpu|Add2~89 , nios|cpu|Add2~89, multicore, 1
instance = comp, \nios|cpu|Add2~61 , nios|cpu|Add2~61, multicore, 1
instance = comp, \nios|cpu|Add2~65 , nios|cpu|Add2~65, multicore, 1
instance = comp, \nios|cpu|Add2~69 , nios|cpu|Add2~69, multicore, 1
instance = comp, \nios|cpu|Add2~73 , nios|cpu|Add2~73, multicore, 1
instance = comp, \nios|cpu|Add2~81 , nios|cpu|Add2~81, multicore, 1
instance = comp, \nios|cpu|Add2~77 , nios|cpu|Add2~77, multicore, 1
instance = comp, \nios|cpu|Add2~45 , nios|cpu|Add2~45, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[12]~1 , nios|cpu|F_pc_no_crst_nxt[12]~1, multicore, 1
instance = comp, \nios|cpu|F_pc[12] , nios|cpu|F_pc[12], multicore, 1
instance = comp, \nios|cpu|Add0~13 , nios|cpu|Add0~13, multicore, 1
instance = comp, \nios|cpu|R_src1[15]~9 , nios|cpu|R_src1[15]~9, multicore, 1
instance = comp, \nios|cpu|E_src1[15] , nios|cpu|E_src1[15], multicore, 1
instance = comp, \nios|cpu|Add2~29 , nios|cpu|Add2~29, multicore, 1
instance = comp, \nios|cpu|Add2~57 , nios|cpu|Add2~57, multicore, 1
instance = comp, \nios|cpu|Add2~49 , nios|cpu|Add2~49, multicore, 1
instance = comp, \nios|cpu|Add2~41 , nios|cpu|Add2~41, multicore, 1
instance = comp, \nios|cpu|Add2~9 , nios|cpu|Add2~9, multicore, 1
instance = comp, \nios|cpu|Add2~5 , nios|cpu|Add2~5, multicore, 1
instance = comp, \nios|cpu|Add2~53 , nios|cpu|Add2~53, multicore, 1
instance = comp, \nios|cpu|Add2~37 , nios|cpu|Add2~37, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[20]~11 , nios|cpu|F_pc_no_crst_nxt[20]~11, multicore, 1
instance = comp, \nios|cpu|F_pc[20] , nios|cpu|F_pc[20], multicore, 1
instance = comp, \nios|cpu|Add0~49 , nios|cpu|Add0~49, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[19]~12 , nios|cpu|F_pc_no_crst_nxt[19]~12, multicore, 1
instance = comp, \nios|cpu|F_pc[19] , nios|cpu|F_pc[19], multicore, 1
instance = comp, \nios|cpu|Add0~45 , nios|cpu|Add0~45, multicore, 1
instance = comp, \nios|cpu|R_src1[22]~11 , nios|cpu|R_src1[22]~11, multicore, 1
instance = comp, \nios|cpu|E_src1[22] , nios|cpu|E_src1[22], multicore, 1
instance = comp, \nios|cpu|Add2~33 , nios|cpu|Add2~33, multicore, 1
instance = comp, \nios|cpu|Add2~25 , nios|cpu|Add2~25, multicore, 1
instance = comp, \nios|cpu|E_logic_result[25]~5 , nios|cpu|E_logic_result[25]~5, multicore, 1
instance = comp, \nios|cpu|E_alu_result[25]~6 , nios|cpu|E_alu_result[25]~6, multicore, 1
instance = comp, \nios|cpu|W_alu_result[25] , nios|cpu|W_alu_result[25], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[25]~47 , mm_interconnect_0|rsp_mux|src_data[25]~47, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][25] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][25], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~30 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~30, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][25] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][25], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[25]~48 , mm_interconnect_0|rsp_mux|src_data[25]~48, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[25]~49 , mm_interconnect_0|rsp_mux|src_data[25]~49, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[1] , nios|cpu|av_ld_byte3_data[1], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[25]~11 , nios|cpu|W_rf_wr_data[25]~11, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[21]~5 , nios|cpu|F_pc_no_crst_nxt[21]~5, multicore, 1
instance = comp, \nios|cpu|F_pc[21] , nios|cpu|F_pc[21], multicore, 1
instance = comp, \nios|cpu|Add0~21 , nios|cpu|Add0~21, multicore, 1
instance = comp, \nios|cpu|R_src1[23]~10 , nios|cpu|R_src1[23]~10, multicore, 1
instance = comp, \nios|cpu|E_src1[23] , nios|cpu|E_src1[23], multicore, 1
instance = comp, \nios|cpu|E_logic_result[23]~8 , nios|cpu|E_logic_result[23]~8, multicore, 1
instance = comp, \nios|cpu|E_alu_result[23]~9 , nios|cpu|E_alu_result[23]~9, multicore, 1
instance = comp, \nios|cpu|W_alu_result[23] , nios|cpu|W_alu_result[23], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[23]~14 , nios|cpu|W_rf_wr_data[23]~14, multicore, 1
instance = comp, \nios|cpu|E_st_data[23]~0 , nios|cpu|E_st_data[23]~0, multicore, 1
instance = comp, \nios|cpu|d_writedata[23] , nios|cpu|d_writedata[23], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~18 , mm_interconnect_0|cmd_mux_001|src_payload~18, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[23] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[23], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[23], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~17 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[23]~17, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[22], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][22] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][22], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~26 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~26, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][22] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][22], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[6]~17 , nios|cpu|av_ld_byte2_data_nxt[6]~17, multicore, 1
instance = comp, \jtag_uart_0|Add1~21 , jtag_uart_0|Add1~21, multicore, 1
instance = comp, \jtag_uart_0|Add1~9 , jtag_uart_0|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[6]~19 , nios|cpu|av_ld_byte2_data_nxt[6]~19, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[6]~20 , nios|cpu|av_ld_byte2_data_nxt[6]~20, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[6]~21 , nios|cpu|av_ld_byte2_data_nxt[6]~21, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[6] , nios|cpu|av_ld_byte2_data[6], multicore, 1
instance = comp, \nios|cpu|E_logic_result[22]~9 , nios|cpu|E_logic_result[22]~9, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[22]~DUPLICATE , nios|cpu|E_shift_rot_result[22]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_alu_result[22]~10 , nios|cpu|E_alu_result[22]~10, multicore, 1
instance = comp, \nios|cpu|W_alu_result[22] , nios|cpu|W_alu_result[22], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[22]~15 , nios|cpu|W_rf_wr_data[22]~15, multicore, 1
instance = comp, \nios|cpu|R_src1[21]~15 , nios|cpu|R_src1[21]~15, multicore, 1
instance = comp, \nios|cpu|E_src1[21] , nios|cpu|E_src1[21], multicore, 1
instance = comp, \nios|cpu|E_logic_result[21]~13 , nios|cpu|E_logic_result[21]~13, multicore, 1
instance = comp, \nios|cpu|E_alu_result[21]~14 , nios|cpu|E_alu_result[21]~14, multicore, 1
instance = comp, \nios|cpu|W_alu_result[21] , nios|cpu|W_alu_result[21], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[21]~19 , nios|cpu|W_rf_wr_data[21]~19, multicore, 1
instance = comp, \nios|cpu|R_src1[20]~3 , nios|cpu|R_src1[20]~3, multicore, 1
instance = comp, \nios|cpu|E_src1[20] , nios|cpu|E_src1[20], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[20]~DUPLICATE , nios|cpu|E_shift_rot_result[20]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[20]~1 , nios|cpu|E_logic_result[20]~1, multicore, 1
instance = comp, \nios|cpu|E_alu_result[20]~2 , nios|cpu|E_alu_result[20]~2, multicore, 1
instance = comp, \nios|cpu|W_alu_result[20] , nios|cpu|W_alu_result[20], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[4]~DUPLICATE , nios|cpu|av_ld_byte2_data[4]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[20]~7 , nios|cpu|W_rf_wr_data[20]~7, multicore, 1
instance = comp, \nios|cpu|d_writedata[22] , nios|cpu|d_writedata[22], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~27 , mm_interconnect_0|cmd_mux_001|src_payload~27, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[22] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[22], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~26 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[22]~26, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[27], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][27] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][27], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~24 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~24, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][27] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][27], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[27]~41 , mm_interconnect_0|rsp_mux|src_data[27]~41, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[27]~42 , mm_interconnect_0|rsp_mux|src_data[27]~42, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[27]~43 , mm_interconnect_0|rsp_mux|src_data[27]~43, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[3] , nios|cpu|av_ld_byte3_data[3], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[3]~12 , nios|cpu|av_ld_byte2_data_nxt[3]~12, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[3]~DUPLICATE , nios|cpu|av_ld_byte2_data[3]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[19]~8 , nios|cpu|W_rf_wr_data[19]~8, multicore, 1
instance = comp, \nios|cpu|R_src1[18]~12 , nios|cpu|R_src1[18]~12, multicore, 1
instance = comp, \nios|cpu|E_src1[18] , nios|cpu|E_src1[18], multicore, 1
instance = comp, \nios|cpu|E_logic_result[18]~10 , nios|cpu|E_logic_result[18]~10, multicore, 1
instance = comp, \nios|cpu|E_alu_result[18]~11 , nios|cpu|E_alu_result[18]~11, multicore, 1
instance = comp, \nios|cpu|W_alu_result[18] , nios|cpu|W_alu_result[18], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[2]~24 , nios|cpu|av_ld_byte2_data_nxt[2]~24, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][18] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][18], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~28 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~28, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][18] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][18], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[2]~23 , nios|cpu|av_ld_byte2_data_nxt[2]~23, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[18], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][18] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][18], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~28 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~28, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][18] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][18], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[2]~22 , nios|cpu|av_ld_byte2_data_nxt[2]~22, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[2]~25 , nios|cpu|av_ld_byte2_data_nxt[2]~25, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[2]~26 , nios|cpu|av_ld_byte2_data_nxt[2]~26, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[2]~DUPLICATE , nios|cpu|av_ld_byte2_data[2]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[18]~16 , nios|cpu|W_rf_wr_data[18]~16, multicore, 1
instance = comp, \nios|cpu|d_writedata[13] , nios|cpu|d_writedata[13], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~8 , mm_interconnect_0|cmd_mux_001|src_payload~8, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[13] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[13], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~7 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[13]~7, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[33] , mm_interconnect_0|cmd_mux_001|src_data[33], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[1]~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|multicore_nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[15], multicore, 1
instance = comp, \nios|cpu|d_writedata[15]~feeder , nios|cpu|d_writedata[15]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[15] , nios|cpu|d_writedata[15], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~10 , mm_interconnect_0|cmd_mux_001|src_payload~10, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[15] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[15], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~9 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[15]~9, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[14], multicore, 1
instance = comp, \nios|cpu|d_writedata[14]~feeder , nios|cpu|d_writedata[14]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[14] , nios|cpu|d_writedata[14], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~9 , mm_interconnect_0|cmd_mux_001|src_payload~9, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[14] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[14], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~8 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[14]~8, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[6], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][6] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][6], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~31 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~31, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][6] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][6], multicore, 1
instance = comp, \nios|cpu|F_iw[6]~100 , nios|cpu|F_iw[6]~100, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][6] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][6], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~31 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~31, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][6] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][6], multicore, 1
instance = comp, \nios|cpu|F_iw[6]~101 , nios|cpu|F_iw[6]~101, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~15 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[6] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[6], multicore, 1
instance = comp, \nios|cpu|F_iw[6]~99 , nios|cpu|F_iw[6]~99, multicore, 1
instance = comp, \nios|cpu|F_iw[6]~102 , nios|cpu|F_iw[6]~102, multicore, 1
instance = comp, \nios|cpu|D_iw[6] , nios|cpu|D_iw[6], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[0]~12 , nios|cpu|R_src2_hi[0]~12, multicore, 1
instance = comp, \nios|cpu|E_src2[16] , nios|cpu|E_src2[16], multicore, 1
instance = comp, \nios|cpu|Add0~41 , nios|cpu|Add0~41, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[14]~10 , nios|cpu|F_pc_no_crst_nxt[14]~10, multicore, 1
instance = comp, \nios|cpu|F_pc[14] , nios|cpu|F_pc[14], multicore, 1
instance = comp, \nios|cpu|R_src1[17]~14 , nios|cpu|R_src1[17]~14, multicore, 1
instance = comp, \nios|cpu|E_src1[17] , nios|cpu|E_src1[17], multicore, 1
instance = comp, \nios|cpu|E_logic_result[17]~12 , nios|cpu|E_logic_result[17]~12, multicore, 1
instance = comp, \nios|cpu|E_alu_result[17]~13 , nios|cpu|E_alu_result[17]~13, multicore, 1
instance = comp, \nios|cpu|W_alu_result[17] , nios|cpu|W_alu_result[17], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[17], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][17] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][17], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~19 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~19, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][17] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][17], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[1]~27 , nios|cpu|av_ld_byte2_data_nxt[1]~27, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[1]~28 , nios|cpu|av_ld_byte2_data_nxt[1]~28, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[1]~29 , nios|cpu|av_ld_byte2_data_nxt[1]~29, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[1]~30 , nios|cpu|av_ld_byte2_data_nxt[1]~30, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[1] , nios|cpu|av_ld_byte2_data[1], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[17]~18 , nios|cpu|W_rf_wr_data[17]~18, multicore, 1
instance = comp, \nios|cpu|R_src1[16]~16 , nios|cpu|R_src1[16]~16, multicore, 1
instance = comp, \nios|cpu|E_src1[16] , nios|cpu|E_src1[16], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[16]~DUPLICATE , nios|cpu|E_shift_rot_result[16]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[16]~14 , nios|cpu|E_logic_result[16]~14, multicore, 1
instance = comp, \nios|cpu|E_alu_result[16]~15 , nios|cpu|E_alu_result[16]~15, multicore, 1
instance = comp, \nios|cpu|W_alu_result[16] , nios|cpu|W_alu_result[16], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[16]~20 , nios|cpu|W_rf_wr_data[16]~20, multicore, 1
instance = comp, \nios|cpu|R_src1[25]~7 , nios|cpu|R_src1[25]~7, multicore, 1
instance = comp, \nios|cpu|E_src1[25] , nios|cpu|E_src1[25], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[25] , nios|cpu|E_shift_rot_result[25], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[24]~6 , nios|cpu|E_shift_rot_result_nxt[24]~6, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[24] , nios|cpu|E_shift_rot_result[24], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[23]~8 , nios|cpu|E_shift_rot_result_nxt[23]~8, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[23] , nios|cpu|E_shift_rot_result[23], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[22]~9 , nios|cpu|E_shift_rot_result_nxt[22]~9, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[22] , nios|cpu|E_shift_rot_result[22], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[21]~13 , nios|cpu|E_shift_rot_result_nxt[21]~13, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[21] , nios|cpu|E_shift_rot_result[21], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[20]~1 , nios|cpu|E_shift_rot_result_nxt[20]~1, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[20] , nios|cpu|E_shift_rot_result[20], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[19]~2 , nios|cpu|E_shift_rot_result_nxt[19]~2, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[19]~DUPLICATE , nios|cpu|E_shift_rot_result[19]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[18]~10 , nios|cpu|E_shift_rot_result_nxt[18]~10, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[18] , nios|cpu|E_shift_rot_result[18], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[17]~12 , nios|cpu|E_shift_rot_result_nxt[17]~12, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[17] , nios|cpu|E_shift_rot_result[17], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[16]~14 , nios|cpu|E_shift_rot_result_nxt[16]~14, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[16] , nios|cpu|E_shift_rot_result[16], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[15]~7 , nios|cpu|E_shift_rot_result_nxt[15]~7, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[15] , nios|cpu|E_shift_rot_result[15], multicore, 1
instance = comp, \nios|cpu|E_logic_result[15]~7 , nios|cpu|E_logic_result[15]~7, multicore, 1
instance = comp, \nios|cpu|E_alu_result[15]~8 , nios|cpu|E_alu_result[15]~8, multicore, 1
instance = comp, \nios|cpu|W_alu_result[15] , nios|cpu|W_alu_result[15], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[15]~13 , nios|cpu|W_rf_wr_data[15]~13, multicore, 1
instance = comp, \nios|cpu|d_writedata[18] , nios|cpu|d_writedata[18], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~28 , mm_interconnect_0|cmd_mux_002|src_payload~28, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~23 , mm_interconnect_0|cmd_mux_002|src_payload~23, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~27 , mm_interconnect_0|cmd_mux_002|src_payload~27, multicore, 1
instance = comp, \nios|cpu|d_writedata[21]~DUPLICATE , nios|cpu|d_writedata[21]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~14 , mm_interconnect_0|cmd_mux_002|src_payload~14, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~26 , mm_interconnect_0|cmd_mux_002|src_payload~26, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~17 , mm_interconnect_0|cmd_mux_002|src_payload~17, multicore, 1
instance = comp, \onchip|the_altsyncram|auto_generated|ram_block1a16 , onchip|the_altsyncram|auto_generated|ram_block1a16, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][20] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][20], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~27 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~27, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][20] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][20], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[4]~4 , nios|cpu|av_ld_byte2_data_nxt[4]~4, multicore, 1
instance = comp, \nios|cpu|F_iw[20]~87 , nios|cpu|F_iw[20]~87, multicore, 1
instance = comp, \nios|cpu|F_iw[20]~88 , nios|cpu|F_iw[20]~88, multicore, 1
instance = comp, \nios|cpu|D_iw[20] , nios|cpu|D_iw[20], multicore, 1
instance = comp, \nios|cpu|E_src2[14]~feeder , nios|cpu|E_src2[14]~feeder, multicore, 1
instance = comp, \nios|cpu|E_src2[14] , nios|cpu|E_src2[14], multicore, 1
instance = comp, \nios|cpu|E_logic_result[14]~11 , nios|cpu|E_logic_result[14]~11, multicore, 1
instance = comp, \nios|cpu|E_alu_result[14]~12 , nios|cpu|E_alu_result[14]~12, multicore, 1
instance = comp, \nios|cpu|W_alu_result[14] , nios|cpu|W_alu_result[14], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~6 , mm_interconnect_0|cmd_mux_002|src_payload~6, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~7 , mm_interconnect_0|cmd_mux_002|src_payload~7, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~8 , mm_interconnect_0|cmd_mux_002|src_payload~8, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~9 , mm_interconnect_0|cmd_mux_002|src_payload~9, multicore, 1
instance = comp, \onchip|the_altsyncram|auto_generated|ram_block1a8 , onchip|the_altsyncram|auto_generated|ram_block1a8, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][14] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][14], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~8 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~8, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][14] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][14], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[6]~2 , nios|cpu|av_ld_byte1_data_nxt[6]~2, multicore, 1
instance = comp, \jtag_uart_0|woverflow~0 , jtag_uart_0|woverflow~0, multicore, 1
instance = comp, \jtag_uart_0|woverflow , jtag_uart_0|woverflow, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[6]~10 , nios|cpu|av_ld_byte1_data_nxt[6]~10, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][14] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][14], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[14], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~8 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~8, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][14] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][14], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[6]~11 , nios|cpu|av_ld_byte1_data_nxt[6]~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~9 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[14] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[14], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[6]~9 , nios|cpu|av_ld_byte1_data_nxt[6]~9, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[6]~12 , nios|cpu|av_ld_byte1_data_nxt[6]~12, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[6]~13 , nios|cpu|av_ld_byte1_data_nxt[6]~13, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[7]~0 , nios|cpu|av_ld_byte0_data[7]~0, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_en~0 , nios|cpu|av_ld_byte1_data_en~0, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[6] , nios|cpu|av_ld_byte1_data[6], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[14]~17 , nios|cpu|W_rf_wr_data[14]~17, multicore, 1
instance = comp, \nios|cpu|d_writedata[21] , nios|cpu|d_writedata[21], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~15 , mm_interconnect_0|cmd_mux_001|src_payload~15, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[21] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[21], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[23], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~44, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~21 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~21, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~19 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~19, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[24] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[24], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[24]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[24]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[24] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[24], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[21], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~14 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[21]~14, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[31], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][31] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][31], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~18 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~18, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][31] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][31], multicore, 1
instance = comp, \nios|cpu|F_iw[31]~62 , nios|cpu|F_iw[31]~62, multicore, 1
instance = comp, \nios|cpu|F_iw[31]~64 , nios|cpu|F_iw[31]~64, multicore, 1
instance = comp, \nios|cpu|D_iw[31] , nios|cpu|D_iw[31], multicore, 1
instance = comp, \nios|cpu|R_src1[0]~29 , nios|cpu|R_src1[0]~29, multicore, 1
instance = comp, \nios|cpu|E_src1[0] , nios|cpu|E_src1[0], multicore, 1
instance = comp, \nios|cpu|E_logic_result[0]~31 , nios|cpu|E_logic_result[0]~31, multicore, 1
instance = comp, \nios|cpu|E_alu_result[0]~27 , nios|cpu|E_alu_result[0]~27, multicore, 1
instance = comp, \nios|cpu|W_alu_result[0] , nios|cpu|W_alu_result[0], multicore, 1
instance = comp, \nios|cpu|av_ld_align_cycle_nxt[1]~0 , nios|cpu|av_ld_align_cycle_nxt[1]~0, multicore, 1
instance = comp, \nios|cpu|av_ld_align_cycle[1] , nios|cpu|av_ld_align_cycle[1], multicore, 1
instance = comp, \nios|cpu|av_ld_rshift8~0 , nios|cpu|av_ld_rshift8~0, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[5] , nios|cpu|av_ld_byte3_data[5], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[5]~31 , nios|cpu|av_ld_byte2_data_nxt[5]~31, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][21] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][21], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[21], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21]~DUPLICATE , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~14 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~14, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][21] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][21], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[5]~32 , nios|cpu|av_ld_byte2_data_nxt[5]~32, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[5]~33 , nios|cpu|av_ld_byte2_data_nxt[5]~33, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[5]~34 , nios|cpu|av_ld_byte2_data_nxt[5]~34, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[5] , nios|cpu|av_ld_byte2_data[5], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][13] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][13], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~7 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~7, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][13] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][13], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[5]~1 , nios|cpu|av_ld_byte1_data_nxt[5]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~14 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[13] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[13], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[5]~36 , nios|cpu|av_ld_byte1_data_nxt[5]~36, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[13], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][13] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][13], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~7 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~7, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][13] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][13], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[5]~37 , nios|cpu|av_ld_byte1_data_nxt[5]~37, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[5]~38 , nios|cpu|av_ld_byte1_data_nxt[5]~38, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[5]~39 , nios|cpu|av_ld_byte1_data_nxt[5]~39, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[5]~40 , nios|cpu|av_ld_byte1_data_nxt[5]~40, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[5] , nios|cpu|av_ld_byte1_data[5], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[13]~25 , nios|cpu|W_rf_wr_data[13]~25, multicore, 1
instance = comp, \nios|cpu|d_writedata[20] , nios|cpu|d_writedata[20], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~28 , mm_interconnect_0|cmd_mux_001|src_payload~28, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[20] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[20], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~27 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[20]~27, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[20], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~27 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~27, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][20] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][20], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[4]~6 , nios|cpu|av_ld_byte2_data_nxt[4]~6, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[4]~7 , nios|cpu|av_ld_byte2_data_nxt[4]~7, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[4]~8 , nios|cpu|av_ld_byte2_data_nxt[4]~8, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[4] , nios|cpu|av_ld_byte2_data[4], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[4]~46 , nios|cpu|av_ld_byte1_data_nxt[4]~46, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[4] , nios|cpu|av_ld_byte1_data[4], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[12]~26 , nios|cpu|W_rf_wr_data[12]~26, multicore, 1
instance = comp, \nios|cpu|d_writedata[12] , nios|cpu|d_writedata[12], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~7 , mm_interconnect_0|cmd_mux_001|src_payload~7, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[12] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[12], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~6 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[12]~6, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~15 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~15, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[8], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~13 , mm_interconnect_0|cmd_mux_001|src_payload~13, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[8], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~12 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[8]~12, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~23 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~23, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[5], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~12 , mm_interconnect_0|cmd_mux_001|src_payload~12, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[5], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~11 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[5]~11, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~7 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~7, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[12], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~52, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6]~9 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6]~9, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6]~10 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6]~10, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[13] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[13], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[13] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[13], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~10 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~10, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[10] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[10], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~51, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[11] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[11], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[11]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[11]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[11] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[11], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[11]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[11]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[11] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[11], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[11] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[11], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~53, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[12] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[12], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[12]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[12]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[12] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[12], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[9], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[9] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[9], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~54, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[10] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[10], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[10]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[10]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[10] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[10], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[7], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[7], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~45, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[8], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[8], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[8], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~47, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[9] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[9], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[9]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[9]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[9] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[9], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[6], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[6]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[6]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[6], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~41, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~42, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[7], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[5], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~27, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[6], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[6], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~4, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~4 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[3]~4, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~3, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[11], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~5 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~5, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][11] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][11], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[3]~33 , nios|cpu|av_ld_byte1_data_nxt[3]~33, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][11] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][11], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~5 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~5, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][11] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][11], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[3]~0 , nios|cpu|av_ld_byte1_data_nxt[3]~0, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[3]~34 , nios|cpu|av_ld_byte1_data_nxt[3]~34, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[3] , nios|cpu|av_ld_byte2_data[3], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[3]~35 , nios|cpu|av_ld_byte1_data_nxt[3]~35, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[3] , nios|cpu|av_ld_byte1_data[3], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[11]~24 , nios|cpu|W_rf_wr_data[11]~24, multicore, 1
instance = comp, \nios|cpu|E_st_data[25]~2 , nios|cpu|E_st_data[25]~2, multicore, 1
instance = comp, \nios|cpu|d_writedata[25] , nios|cpu|d_writedata[25], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~30 , mm_interconnect_0|cmd_mux_002|src_payload~30, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[31]~57 , mm_interconnect_0|rsp_mux|src_data[31]~57, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[31]~56 , mm_interconnect_0|rsp_mux|src_data[31]~56, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[31]~58 , mm_interconnect_0|rsp_mux|src_data[31]~58, multicore, 1
instance = comp, \nios|cpu|av_ld_byte3_data[7] , nios|cpu|av_ld_byte3_data[7], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][23] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][23], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~17 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~17, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][23] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][23], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[7]~14 , nios|cpu|av_ld_byte2_data_nxt[7]~14, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[7]~13 , nios|cpu|av_ld_byte2_data_nxt[7]~13, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[7]~15 , nios|cpu|av_ld_byte2_data_nxt[7]~15, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[7]~16 , nios|cpu|av_ld_byte2_data_nxt[7]~16, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[7] , nios|cpu|av_ld_byte2_data[7], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][15] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][15], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~9 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~9, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][15] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][15], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[7]~3 , nios|cpu|av_ld_byte1_data_nxt[7]~3, multicore, 1
instance = comp, \jtag_uart_0|rvalid~0 , jtag_uart_0|rvalid~0, multicore, 1
instance = comp, \jtag_uart_0|rvalid , jtag_uart_0|rvalid, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[7]~5 , nios|cpu|av_ld_byte1_data_nxt[7]~5, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][15] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][15], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[15], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~9 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~9, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][15] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][15], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[7]~6 , nios|cpu|av_ld_byte1_data_nxt[7]~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~8 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[15] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[15], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[7]~4 , nios|cpu|av_ld_byte1_data_nxt[7]~4, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[7]~7 , nios|cpu|av_ld_byte1_data_nxt[7]~7, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[7]~8 , nios|cpu|av_ld_byte1_data_nxt[7]~8, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[7] , nios|cpu|av_ld_byte1_data[7], multicore, 1
instance = comp, \nios|cpu|av_fill_bit~0 , nios|cpu|av_fill_bit~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~12 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~12, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[10] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[10], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[2]~28 , nios|cpu|av_ld_byte1_data_nxt[2]~28, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate1, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|jupdate2, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~2 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|always2~2, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|t_pause, multicore, 1
instance = comp, \jtag_uart_0|ac~0 , jtag_uart_0|ac~0, multicore, 1
instance = comp, \jtag_uart_0|ac , jtag_uart_0|ac, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[2]~29 , nios|cpu|av_ld_byte1_data_nxt[2]~29, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[2]~26 , nios|cpu|av_ld_byte1_data_nxt[2]~26, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][10] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][10], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~13 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~13, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][10] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][10], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[2]~27 , nios|cpu|av_ld_byte1_data_nxt[2]~27, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[2]~30 , nios|cpu|av_ld_byte1_data_nxt[2]~30, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[2] , nios|cpu|av_ld_byte2_data[2], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[2]~31 , nios|cpu|av_ld_byte1_data_nxt[2]~31, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[2] , nios|cpu|av_ld_byte1_data[2], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[10]~23 , nios|cpu|W_rf_wr_data[10]~23, multicore, 1
instance = comp, \nios|cpu|d_writedata[11] , nios|cpu|d_writedata[11], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~5 , mm_interconnect_0|cmd_mux_002|src_payload~5, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][9] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][9], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~16 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~16, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][9] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][9], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[1]~21 , nios|cpu|av_ld_byte1_data_nxt[1]~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~11 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[9] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[9], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[1]~22 , nios|cpu|av_ld_byte1_data_nxt[1]~22, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][9] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][9], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~16 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~16, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][9] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][9], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[1]~20 , nios|cpu|av_ld_byte1_data_nxt[1]~20, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[1]~24 , nios|cpu|av_ld_byte1_data_nxt[1]~24, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[1]~25 , nios|cpu|av_ld_byte1_data_nxt[1]~25, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[1] , nios|cpu|av_ld_byte1_data[1], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[9]~22 , nios|cpu|W_rf_wr_data[9]~22, multicore, 1
instance = comp, \nios|cpu|R_src2_hi[11]~3 , nios|cpu|R_src2_hi[11]~3, multicore, 1
instance = comp, \nios|cpu|E_src2[27] , nios|cpu|E_src2[27], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[25]~6 , nios|cpu|F_pc_no_crst_nxt[25]~6, multicore, 1
instance = comp, \nios|cpu|F_pc[25] , nios|cpu|F_pc[25], multicore, 1
instance = comp, \nios|cpu|Add0~29 , nios|cpu|Add0~29, multicore, 1
instance = comp, \nios|cpu|Add0~25 , nios|cpu|Add0~25, multicore, 1
instance = comp, \nios|cpu|R_src1[27]~5 , nios|cpu|R_src1[27]~5, multicore, 1
instance = comp, \nios|cpu|E_src1[27] , nios|cpu|E_src1[27], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[27] , nios|cpu|E_shift_rot_result[27], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[26]~4 , nios|cpu|E_shift_rot_result_nxt[26]~4, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[26] , nios|cpu|E_shift_rot_result[26], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[27]~3 , nios|cpu|E_shift_rot_result_nxt[27]~3, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[27]~DUPLICATE , nios|cpu|E_shift_rot_result[27]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[28]~26 , nios|cpu|E_shift_rot_result_nxt[28]~26, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[28] , nios|cpu|E_shift_rot_result[28], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[29]~28 , nios|cpu|E_shift_rot_result_nxt[29]~28, multicore, 1
instance = comp, \nios|cpu|E_src1[29] , nios|cpu|E_src1[29], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[29] , nios|cpu|E_shift_rot_result[29], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[30]~30 , nios|cpu|E_shift_rot_result_nxt[30]~30, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[30] , nios|cpu|E_shift_rot_result[30], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[31]~31 , nios|cpu|E_shift_rot_result_nxt[31]~31, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[31] , nios|cpu|E_shift_rot_result[31], multicore, 1
instance = comp, \nios|cpu|Equal62~0 , nios|cpu|Equal62~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_shift_rot~2 , nios|cpu|D_ctrl_shift_rot~2, multicore, 1
instance = comp, \nios|cpu|D_ctrl_shift_logical~0 , nios|cpu|D_ctrl_shift_logical~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_shift_logical , nios|cpu|R_ctrl_shift_logical, multicore, 1
instance = comp, \nios|cpu|Equal62~1 , nios|cpu|Equal62~1, multicore, 1
instance = comp, \nios|cpu|R_ctrl_rot_right_nxt , nios|cpu|R_ctrl_rot_right_nxt, multicore, 1
instance = comp, \nios|cpu|R_ctrl_rot_right , nios|cpu|R_ctrl_rot_right, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_fill_bit~0 , nios|cpu|E_shift_rot_fill_bit~0, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[0]~29 , nios|cpu|E_shift_rot_result_nxt[0]~29, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[0] , nios|cpu|E_shift_rot_result[0], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[4]~0 , nios|cpu|E_shift_rot_result_nxt[4]~0, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[4] , nios|cpu|E_shift_rot_result[4], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[3]~24 , nios|cpu|E_shift_rot_result_nxt[3]~24, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[3] , nios|cpu|E_shift_rot_result[3], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[2]~25 , nios|cpu|E_shift_rot_result_nxt[2]~25, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[2] , nios|cpu|E_shift_rot_result[2], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[1]~27 , nios|cpu|E_shift_rot_result_nxt[1]~27, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[1] , nios|cpu|E_shift_rot_result[1], multicore, 1
instance = comp, \nios|cpu|E_alu_result[1]~28 , nios|cpu|E_alu_result[1]~28, multicore, 1
instance = comp, \nios|cpu|W_alu_result[1] , nios|cpu|W_alu_result[1], multicore, 1
instance = comp, \nios|cpu|LessThan0~0 , nios|cpu|LessThan0~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][16] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][16], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~10 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~10, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][16] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][16], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[0]~0 , nios|cpu|av_ld_byte2_data_nxt[0]~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[16], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][16] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][16], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~10 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~10, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][16] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][16], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[0]~35 , nios|cpu|av_ld_byte2_data_nxt[0]~35, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[0]~36 , nios|cpu|av_ld_byte2_data_nxt[0]~36, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[0]~37 , nios|cpu|av_ld_byte2_data_nxt[0]~37, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[0]~38 , nios|cpu|av_ld_byte2_data_nxt[0]~38, multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data[0] , nios|cpu|av_ld_byte2_data[0], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][8] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][8], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[8], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~12 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~12, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][8] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][8], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[0]~14 , nios|cpu|av_ld_byte1_data_nxt[0]~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~10 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~10, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[8] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[8], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[0]~16 , nios|cpu|av_ld_byte1_data_nxt[0]~16, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[0]~15 , nios|cpu|av_ld_byte1_data_nxt[0]~15, multicore, 1
instance = comp, \jtag_uart_0|pause_irq~0 , jtag_uart_0|pause_irq~0, multicore, 1
instance = comp, \jtag_uart_0|pause_irq , jtag_uart_0|pause_irq, multicore, 1
instance = comp, \jtag_uart_0|ien_AF , jtag_uart_0|ien_AF, multicore, 1
instance = comp, \jtag_uart_0|Add0~21 , jtag_uart_0|Add0~21, multicore, 1
instance = comp, \jtag_uart_0|Add0~25 , jtag_uart_0|Add0~25, multicore, 1
instance = comp, \jtag_uart_0|Add0~17 , jtag_uart_0|Add0~17, multicore, 1
instance = comp, \jtag_uart_0|Add0~1 , jtag_uart_0|Add0~1, multicore, 1
instance = comp, \jtag_uart_0|Add0~5 , jtag_uart_0|Add0~5, multicore, 1
instance = comp, \jtag_uart_0|Add0~9 , jtag_uart_0|Add0~9, multicore, 1
instance = comp, \jtag_uart_0|Add0~13 , jtag_uart_0|Add0~13, multicore, 1
instance = comp, \jtag_uart_0|LessThan1~0 , jtag_uart_0|LessThan1~0, multicore, 1
instance = comp, \jtag_uart_0|LessThan1~1 , jtag_uart_0|LessThan1~1, multicore, 1
instance = comp, \jtag_uart_0|fifo_AF , jtag_uart_0|fifo_AF, multicore, 1
instance = comp, \jtag_uart_0|av_readdata[8]~0 , jtag_uart_0|av_readdata[8]~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[0]~17 , nios|cpu|av_ld_byte1_data_nxt[0]~17, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[0]~18 , nios|cpu|av_ld_byte1_data_nxt[0]~18, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data_nxt[0]~19 , nios|cpu|av_ld_byte1_data_nxt[0]~19, multicore, 1
instance = comp, \nios|cpu|av_ld_byte1_data[0] , nios|cpu|av_ld_byte1_data[0], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[8]~21 , nios|cpu|W_rf_wr_data[8]~21, multicore, 1
instance = comp, \nios|cpu|d_writedata[19] , nios|cpu|d_writedata[19], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~24 , mm_interconnect_0|cmd_mux_001|src_payload~24, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[19] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[19], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~23 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[19]~23, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[24], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[24]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[24]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[24] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[24], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~20, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[25] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[25], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[25], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[22], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[22]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[22]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[22] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[22], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~43, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[23] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[23], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[23]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[23]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[23] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[23], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[20], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~24, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[21] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[21], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[21], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~11 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~11, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[18] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[18], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~29 , mm_interconnect_0|cmd_mux_001|src_payload~29, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[18] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[18], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~28 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[18]~28, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[30], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30], multicore, 1
instance = comp, \nios|cpu|F_iw[30]~67 , nios|cpu|F_iw[30]~67, multicore, 1
instance = comp, \nios|cpu|F_iw[30]~68 , nios|cpu|F_iw[30]~68, multicore, 1
instance = comp, \nios|cpu|F_iw[30]~69 , nios|cpu|F_iw[30]~69, multicore, 1
instance = comp, \nios|cpu|D_iw[30] , nios|cpu|D_iw[30], multicore, 1
instance = comp, \nios|cpu|R_src1[1]~28 , nios|cpu|R_src1[1]~28, multicore, 1
instance = comp, \nios|cpu|E_src1[1] , nios|cpu|E_src1[1], multicore, 1
instance = comp, \nios|cpu|E_mem_byte_en~3 , nios|cpu|E_mem_byte_en~3, multicore, 1
instance = comp, \nios|cpu|d_byteenable[0]~DUPLICATE , nios|cpu|d_byteenable[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[32] , mm_interconnect_0|cmd_mux_001|src_data[32], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|byteenable[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[7], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~29 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~29, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][7] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][7], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~37 , mm_interconnect_0|rsp_mux|src_data[7]~37, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~38 , mm_interconnect_0|rsp_mux|src_data[7]~38, multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~12, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[8], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[4], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[5], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[6], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[7], multicore, 1
instance = comp, \jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , jtag_uart_0|the_multicore_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~39 , mm_interconnect_0|rsp_mux|src_data[7]~39, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~40 , mm_interconnect_0|rsp_mux|src_data[7]~40, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[7] , nios|cpu|av_ld_byte0_data[7], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[7]~6 , nios|cpu|W_rf_wr_data[7]~6, multicore, 1
instance = comp, \nios|cpu|d_writedata[7]~DUPLICATE , nios|cpu|d_writedata[7]~DUPLICATE, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~11, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[7], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[3], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~34 , mm_interconnect_0|rsp_mux|src_data[6]~34, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~33 , mm_interconnect_0|rsp_mux|src_data[6]~33, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~6 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[6] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~31 , mm_interconnect_0|rsp_mux|src_data[6]~31, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~32 , mm_interconnect_0|rsp_mux|src_data[6]~32, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~35 , mm_interconnect_0|rsp_mux|src_data[6]~35, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[6] , nios|cpu|av_ld_byte0_data[6], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[6]~5 , nios|cpu|W_rf_wr_data[6]~5, multicore, 1
instance = comp, \nios|cpu|d_writedata[4] , nios|cpu|d_writedata[4], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~10, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[6], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[2], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~29 , mm_interconnect_0|rsp_mux|src_data[5]~29, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[5], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][5] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][5], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~11 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~11, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][5] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][5], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~27 , mm_interconnect_0|rsp_mux|src_data[5]~27, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][5] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][5], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~11 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~11, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][5] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][5], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~28 , mm_interconnect_0|rsp_mux|src_data[5]~28, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~5 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[5] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~26 , mm_interconnect_0|rsp_mux|src_data[5]~26, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~30 , mm_interconnect_0|rsp_mux|src_data[5]~30, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[5] , nios|cpu|av_ld_byte0_data[5], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[5]~4 , nios|cpu|W_rf_wr_data[5]~4, multicore, 1
instance = comp, \nios|cpu|d_writedata[17] , nios|cpu|d_writedata[17], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~19 , mm_interconnect_0|cmd_mux_002|src_payload~19, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][17] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][17], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~19 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~19, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][17] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][17], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[1]~2 , nios|cpu|av_ld_byte2_data_nxt[1]~2, multicore, 1
instance = comp, \nios|cpu|F_iw[17]~65 , nios|cpu|F_iw[17]~65, multicore, 1
instance = comp, \nios|cpu|F_iw[17]~66 , nios|cpu|F_iw[17]~66, multicore, 1
instance = comp, \nios|cpu|D_iw[17] , nios|cpu|D_iw[17], multicore, 1
instance = comp, \nios|cpu|E_src2[11]~feeder , nios|cpu|E_src2[11]~feeder, multicore, 1
instance = comp, \nios|cpu|E_src2[11] , nios|cpu|E_src2[11], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[11]~DUPLICATE , nios|cpu|E_shift_rot_result[11]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[11]~18 , nios|cpu|E_logic_result[11]~18, multicore, 1
instance = comp, \nios|cpu|E_alu_result[11]~19 , nios|cpu|E_alu_result[11]~19, multicore, 1
instance = comp, \nios|cpu|W_alu_result[11] , nios|cpu|W_alu_result[11], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[47] , mm_interconnect_0|cmd_mux_002|src_data[47], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~21 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~21, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][29] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][29], multicore, 1
instance = comp, \nios|cpu|F_iw[29]~71 , nios|cpu|F_iw[29]~71, multicore, 1
instance = comp, \nios|cpu|F_iw[29]~70 , nios|cpu|F_iw[29]~70, multicore, 1
instance = comp, \nios|cpu|F_iw[29]~72 , nios|cpu|F_iw[29]~72, multicore, 1
instance = comp, \nios|cpu|D_iw[29] , nios|cpu|D_iw[29], multicore, 1
instance = comp, \nios|cpu|R_src1[4]~2 , nios|cpu|R_src1[4]~2, multicore, 1
instance = comp, \nios|cpu|E_src1[4] , nios|cpu|E_src1[4], multicore, 1
instance = comp, \nios|cpu|E_logic_result[4]~0 , nios|cpu|E_logic_result[4]~0, multicore, 1
instance = comp, \nios|cpu|E_alu_result[4]~0 , nios|cpu|E_alu_result[4]~0, multicore, 1
instance = comp, \nios|cpu|W_alu_result[4] , nios|cpu|W_alu_result[4], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][4] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][4], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~0 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][4] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][4], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~23 , mm_interconnect_0|rsp_mux|src_data[4]~23, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~4 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[4] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~21 , mm_interconnect_0|rsp_mux|src_data[4]~21, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~24 , mm_interconnect_0|rsp_mux|src_data[4]~24, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[4], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][4] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][4], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~0 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][4] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][4], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~22 , mm_interconnect_0|rsp_mux|src_data[4]~22, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~25 , mm_interconnect_0|rsp_mux|src_data[4]~25, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[4] , nios|cpu|av_ld_byte0_data[4], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[4]~3 , nios|cpu|W_rf_wr_data[4]~3, multicore, 1
instance = comp, \nios|cpu|E_src2[10] , nios|cpu|E_src2[10], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[8]~25 , nios|cpu|F_pc_no_crst_nxt[8]~25, multicore, 1
instance = comp, \nios|cpu|F_pc[8] , nios|cpu|F_pc[8], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[46] , mm_interconnect_0|cmd_mux_002|src_data[46], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~4 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][3] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][3], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~18 , mm_interconnect_0|rsp_mux|src_data[3]~18, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][3] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[7] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[7], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[4], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[40] , mm_interconnect_0|cmd_mux_001|src_data[40], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~2 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|Equal0~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~1 , mm_interconnect_0|cmd_mux_001|src_payload~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess , nios|cpu|the_multicore_nios_cpu_nios2_oci|debugaccess, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|write~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|write~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|write~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|write , nios|cpu|the_multicore_nios_cpu_nios2_oci|write, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_ocireg~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_single_step_mode, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2 , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~2, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[3], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~4 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][3] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][3], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~17 , mm_interconnect_0|rsp_mux|src_data[3]~17, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~19 , mm_interconnect_0|rsp_mux|src_data[3]~19, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~3 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[3] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~16 , mm_interconnect_0|rsp_mux|src_data[3]~16, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~20 , mm_interconnect_0|rsp_mux|src_data[3]~20, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[3] , nios|cpu|av_ld_byte0_data[3], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[3]~2 , nios|cpu|W_rf_wr_data[3]~2, multicore, 1
instance = comp, \nios|cpu|d_writedata[2] , nios|cpu|d_writedata[2], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~3, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[9], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~4, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~9, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[5], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|wdata[1], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~14 , mm_interconnect_0|rsp_mux|src_data[2]~14, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_go, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[2], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][2] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][2], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~3 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][2] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][2], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~12 , mm_interconnect_0|rsp_mux|src_data[2]~12, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][2] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][2], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~3 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][2] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][2], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~13 , mm_interconnect_0|rsp_mux|src_data[2]~13, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~15 , mm_interconnect_0|rsp_mux|src_data[2]~15, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[2] , nios|cpu|av_ld_byte0_data[2], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[2]~1 , nios|cpu|W_rf_wr_data[2]~1, multicore, 1
instance = comp, \nios|cpu|E_src2[9] , nios|cpu|E_src2[9], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[7]~24 , nios|cpu|F_pc_no_crst_nxt[7]~24, multicore, 1
instance = comp, \nios|cpu|F_pc[7] , nios|cpu|F_pc[7], multicore, 1
instance = comp, \nios|cpu|R_src1[9]~18 , nios|cpu|R_src1[9]~18, multicore, 1
instance = comp, \nios|cpu|E_src1[9] , nios|cpu|E_src1[9], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[9] , nios|cpu|E_shift_rot_result[9], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[8]~15 , nios|cpu|E_shift_rot_result_nxt[8]~15, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[8] , nios|cpu|E_shift_rot_result[8], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[7]~22 , nios|cpu|E_shift_rot_result_nxt[7]~22, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[7] , nios|cpu|E_shift_rot_result[7], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[6]~23 , nios|cpu|E_shift_rot_result_nxt[6]~23, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[6] , nios|cpu|E_shift_rot_result[6], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[5]~21 , nios|cpu|E_shift_rot_result_nxt[5]~21, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[5]~DUPLICATE , nios|cpu|E_shift_rot_result[5]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[5]~21 , nios|cpu|E_logic_result[5]~21, multicore, 1
instance = comp, \nios|cpu|E_alu_result[5]~22 , nios|cpu|E_alu_result[5]~22, multicore, 1
instance = comp, \nios|cpu|W_alu_result[5] , nios|cpu|W_alu_result[5], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[41] , mm_interconnect_0|cmd_mux_001|src_data[41], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[3]~3, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~19 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~19, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[29] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[29], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~31, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[30], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[30] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[30], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[27], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[27], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~29, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[28] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[28], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[28]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[28]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[28] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[28], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[4], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[2]~2, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[19], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~25, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[20] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[20], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[20] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[20], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[17], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[17], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~38, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[18] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[18], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[18]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[18]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[18] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[18], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[18]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[18]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[18] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[18], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~40, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[19], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[16], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~10 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[16]~10, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[28], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28], multicore, 1
instance = comp, \nios|cpu|F_iw[28]~73 , nios|cpu|F_iw[28]~73, multicore, 1
instance = comp, \nios|cpu|F_iw[28]~74 , nios|cpu|F_iw[28]~74, multicore, 1
instance = comp, \nios|cpu|F_iw[28]~75 , nios|cpu|F_iw[28]~75, multicore, 1
instance = comp, \nios|cpu|D_iw[28] , nios|cpu|D_iw[28], multicore, 1
instance = comp, \nios|cpu|R_src1[8]~17 , nios|cpu|R_src1[8]~17, multicore, 1
instance = comp, \nios|cpu|E_src1[8] , nios|cpu|E_src1[8], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[6]~23 , nios|cpu|F_pc_no_crst_nxt[6]~23, multicore, 1
instance = comp, \nios|cpu|F_pc[6]~DUPLICATE , nios|cpu|F_pc[6]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[44] , mm_interconnect_0|cmd_mux_002|src_data[44], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][27] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][27], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~24 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~24, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][27] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][27], multicore, 1
instance = comp, \nios|cpu|F_iw[27]~79 , nios|cpu|F_iw[27]~79, multicore, 1
instance = comp, \nios|cpu|F_iw[27]~78 , nios|cpu|F_iw[27]~78, multicore, 1
instance = comp, \nios|cpu|F_iw[27]~80 , nios|cpu|F_iw[27]~80, multicore, 1
instance = comp, \nios|cpu|D_iw[27] , nios|cpu|D_iw[27], multicore, 1
instance = comp, \nios|cpu|R_src1[7]~24 , nios|cpu|R_src1[7]~24, multicore, 1
instance = comp, \nios|cpu|E_src1[7] , nios|cpu|E_src1[7], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[5]~22 , nios|cpu|F_pc_no_crst_nxt[5]~22, multicore, 1
instance = comp, \nios|cpu|F_pc[5] , nios|cpu|F_pc[5], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[43] , mm_interconnect_0|cmd_mux_002|src_data[43], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][1] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][1], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~2 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][1] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][1], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~8 , mm_interconnect_0|rsp_mux|src_data[1]~8, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~9 , mm_interconnect_0|rsp_mux|src_data[1]~9, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][1] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[1], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~2 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][1] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][1], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~7 , mm_interconnect_0|rsp_mux|src_data[1]~7, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~10 , mm_interconnect_0|rsp_mux|src_data[1]~10, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[1] , nios|cpu|av_ld_byte0_data[1], multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[1]~0 , nios|cpu|W_rf_wr_data[1]~0, multicore, 1
instance = comp, \nios|cpu|E_src2[6] , nios|cpu|E_src2[6], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[4]~21 , nios|cpu|F_pc_no_crst_nxt[4]~21, multicore, 1
instance = comp, \nios|cpu|F_pc[4] , nios|cpu|F_pc[4], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[42] , mm_interconnect_0|cmd_mux_002|src_data[42], multicore, 1
instance = comp, \nios|cpu|F_iw[22]~85 , nios|cpu|F_iw[22]~85, multicore, 1
instance = comp, \nios|cpu|F_iw[22]~84 , nios|cpu|F_iw[22]~84, multicore, 1
instance = comp, \nios|cpu|F_iw[22]~86 , nios|cpu|F_iw[22]~86, multicore, 1
instance = comp, \nios|cpu|D_iw[22] , nios|cpu|D_iw[22], multicore, 1
instance = comp, \nios|cpu|R_src2_lo[3]~2 , nios|cpu|R_src2_lo[3]~2, multicore, 1
instance = comp, \nios|cpu|E_src2[3] , nios|cpu|E_src2[3], multicore, 1
instance = comp, \nios|cpu|E_logic_result[3]~24 , nios|cpu|E_logic_result[3]~24, multicore, 1
instance = comp, \nios|cpu|E_alu_result[3]~25 , nios|cpu|E_alu_result[3]~25, multicore, 1
instance = comp, \nios|cpu|W_alu_result[3] , nios|cpu|W_alu_result[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[39] , mm_interconnect_0|cmd_mux_001|src_data[39], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[1]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[1]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_addr[1]~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~5, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[4], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~22, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[5] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[5], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~13, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[4], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~5, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|DRsize.000, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~6, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~7, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[0]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[0]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[0]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[0]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~8, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~11, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~12, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[9], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9], multicore, 1
instance = comp, \nios|cpu|F_iw[9]~55 , nios|cpu|F_iw[9]~55, multicore, 1
instance = comp, \nios|cpu|F_iw[9]~56 , nios|cpu|F_iw[9]~56, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~13 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[9] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[9], multicore, 1
instance = comp, \nios|cpu|F_iw[9]~57 , nios|cpu|F_iw[9]~57, multicore, 1
instance = comp, \nios|cpu|F_iw[9]~58 , nios|cpu|F_iw[9]~58, multicore, 1
instance = comp, \nios|cpu|D_iw[9] , nios|cpu|D_iw[9], multicore, 1
instance = comp, \nios|cpu|R_src1[5]~23 , nios|cpu|R_src1[5]~23, multicore, 1
instance = comp, \nios|cpu|E_src1[5] , nios|cpu|E_src1[5], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt~20 , nios|cpu|F_pc_no_crst_nxt~20, multicore, 1
instance = comp, \nios|cpu|F_pc[3] , nios|cpu|F_pc[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[41] , mm_interconnect_0|cmd_mux_002|src_data[41], multicore, 1
instance = comp, \nios|cpu|F_iw[26]~82 , nios|cpu|F_iw[26]~82, multicore, 1
instance = comp, \nios|cpu|F_iw[26]~81 , nios|cpu|F_iw[26]~81, multicore, 1
instance = comp, \nios|cpu|F_iw[26]~83 , nios|cpu|F_iw[26]~83, multicore, 1
instance = comp, \nios|cpu|D_iw[26] , nios|cpu|D_iw[26], multicore, 1
instance = comp, \nios|cpu|D_dst_regnum[4]~3 , nios|cpu|D_dst_regnum[4]~3, multicore, 1
instance = comp, \nios|cpu|R_dst_regnum[4] , nios|cpu|R_dst_regnum[4], multicore, 1
instance = comp, \nios|cpu|d_writedata[1] , nios|cpu|d_writedata[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~2 , mm_interconnect_0|cmd_mux_001|src_payload~2, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[1], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_error~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~18, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[34] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[34], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetlatch, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~37, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[33] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[33], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[31]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[31]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[31] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[31], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~36, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[32] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[32], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[30], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~33 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~33, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~34, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~32 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[19]~32, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~35, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[31] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[31], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[31]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[31]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[31] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[31], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[28]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[28]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[28]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[28] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[28], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~30, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[29] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[29], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[29], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[26], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[26], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~28, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[27] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[27], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[25]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[25]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[25] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[25], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~26, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[26] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[26], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[26]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[26]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[26] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[26], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[2] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[2], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[3], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~8, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg~9, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonDReg[13], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[13], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~48, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[14] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[14], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[14]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[14]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[14] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[14], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[14] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[14], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~49, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~50, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[15] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[15], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[15]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[15]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[15] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[15], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[15]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[15]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[15] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[15], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~46, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[16] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[16], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[16], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[16]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[16]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[16] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[16], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~23, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[17] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[17], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[17], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[10] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|MonAReg[10], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|Add0~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_access, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_reset_req, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[10], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][10] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][10], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~13 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~13, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][10] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][10], multicore, 1
instance = comp, \nios|cpu|F_iw[10]~46 , nios|cpu|F_iw[10]~46, multicore, 1
instance = comp, \nios|cpu|F_iw[10]~47 , nios|cpu|F_iw[10]~47, multicore, 1
instance = comp, \nios|cpu|F_iw[10]~49 , nios|cpu|F_iw[10]~49, multicore, 1
instance = comp, \nios|cpu|D_iw[10] , nios|cpu|D_iw[10], multicore, 1
instance = comp, \nios|cpu|R_src2_lo[4]~1 , nios|cpu|R_src2_lo[4]~1, multicore, 1
instance = comp, \nios|cpu|E_src2[4] , nios|cpu|E_src2[4], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[2]~19 , nios|cpu|F_pc_no_crst_nxt[2]~19, multicore, 1
instance = comp, \nios|cpu|F_pc[2]~DUPLICATE , nios|cpu|F_pc[2]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[40] , mm_interconnect_0|cmd_mux_002|src_data[40], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][19] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][19], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~23 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~23, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][19] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][19], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[3]~3 , nios|cpu|av_ld_byte2_data_nxt[3]~3, multicore, 1
instance = comp, \nios|cpu|F_iw[19]~76 , nios|cpu|F_iw[19]~76, multicore, 1
instance = comp, \nios|cpu|F_iw[19]~77 , nios|cpu|F_iw[19]~77, multicore, 1
instance = comp, \nios|cpu|D_iw[19] , nios|cpu|D_iw[19], multicore, 1
instance = comp, \nios|cpu|E_src2[13]~feeder , nios|cpu|E_src2[13]~feeder, multicore, 1
instance = comp, \nios|cpu|E_src2[13] , nios|cpu|E_src2[13], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[11]~4 , nios|cpu|F_pc_no_crst_nxt[11]~4, multicore, 1
instance = comp, \nios|cpu|F_pc[11] , nios|cpu|F_pc[11], multicore, 1
instance = comp, \nios|cpu|R_src1[13]~21 , nios|cpu|R_src1[13]~21, multicore, 1
instance = comp, \nios|cpu|E_src1[13] , nios|cpu|E_src1[13], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[13]~DUPLICATE , nios|cpu|E_shift_rot_result[13]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[14]~11 , nios|cpu|E_shift_rot_result_nxt[14]~11, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[14] , nios|cpu|E_shift_rot_result[14], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[13]~19 , nios|cpu|E_shift_rot_result_nxt[13]~19, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[13] , nios|cpu|E_shift_rot_result[13], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[12]~20 , nios|cpu|E_shift_rot_result_nxt[12]~20, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[12] , nios|cpu|E_shift_rot_result[12], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[11]~18 , nios|cpu|E_shift_rot_result_nxt[11]~18, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[11] , nios|cpu|E_shift_rot_result[11], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result_nxt[10]~17 , nios|cpu|E_shift_rot_result_nxt[10]~17, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[10] , nios|cpu|E_shift_rot_result[10], multicore, 1
instance = comp, \nios|cpu|E_logic_result[10]~17 , nios|cpu|E_logic_result[10]~17, multicore, 1
instance = comp, \nios|cpu|E_alu_result[10]~18 , nios|cpu|E_alu_result[10]~18, multicore, 1
instance = comp, \nios|cpu|W_alu_result[10] , nios|cpu|W_alu_result[10], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[46] , mm_interconnect_0|cmd_mux_001|src_data[46], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[8] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[8], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|jtag_ram_wr, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|ociram_wr_en~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[25], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][25] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][25], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~30 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~30, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][25] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][25], multicore, 1
instance = comp, \nios|cpu|F_iw[25]~96 , nios|cpu|F_iw[25]~96, multicore, 1
instance = comp, \nios|cpu|F_iw[25]~97 , nios|cpu|F_iw[25]~97, multicore, 1
instance = comp, \nios|cpu|F_iw[25]~98 , nios|cpu|F_iw[25]~98, multicore, 1
instance = comp, \nios|cpu|D_iw[25] , nios|cpu|D_iw[25], multicore, 1
instance = comp, \nios|cpu|D_dst_regnum[3]~4 , nios|cpu|D_dst_regnum[3]~4, multicore, 1
instance = comp, \nios|cpu|R_dst_regnum[3] , nios|cpu|R_dst_regnum[3], multicore, 1
instance = comp, \nios|cpu|E_st_data[24]~1 , nios|cpu|E_st_data[24]~1, multicore, 1
instance = comp, \nios|cpu|d_writedata[24] , nios|cpu|d_writedata[24], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~15 , mm_interconnect_0|cmd_mux_002|src_payload~15, multicore, 1
instance = comp, \nios|cpu|F_iw[24]~53 , nios|cpu|F_iw[24]~53, multicore, 1
instance = comp, \nios|cpu|F_iw[24]~52 , nios|cpu|F_iw[24]~52, multicore, 1
instance = comp, \nios|cpu|F_iw[24]~54 , nios|cpu|F_iw[24]~54, multicore, 1
instance = comp, \nios|cpu|D_iw[24] , nios|cpu|D_iw[24], multicore, 1
instance = comp, \nios|cpu|D_dst_regnum[2]~6 , nios|cpu|D_dst_regnum[2]~6, multicore, 1
instance = comp, \nios|cpu|R_dst_regnum[2] , nios|cpu|R_dst_regnum[2], multicore, 1
instance = comp, \nios|cpu|R_src1[2]~27 , nios|cpu|R_src1[2]~27, multicore, 1
instance = comp, \nios|cpu|E_src1[2] , nios|cpu|E_src1[2], multicore, 1
instance = comp, \nios|cpu|E_logic_result[2]~25 , nios|cpu|E_logic_result[2]~25, multicore, 1
instance = comp, \nios|cpu|E_alu_result[2]~26 , nios|cpu|E_alu_result[2]~26, multicore, 1
instance = comp, \nios|cpu|W_alu_result[2] , nios|cpu|W_alu_result[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[38] , mm_interconnect_0|cmd_mux_001|src_data[38], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|address[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|address[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[12]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[12]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[12] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[12], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23]~feeder, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[23], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][23] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][23], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~17 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~17, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][23] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][23], multicore, 1
instance = comp, \nios|cpu|F_iw[23]~59 , nios|cpu|F_iw[23]~59, multicore, 1
instance = comp, \nios|cpu|F_iw[23]~60 , nios|cpu|F_iw[23]~60, multicore, 1
instance = comp, \nios|cpu|F_iw[23]~61 , nios|cpu|F_iw[23]~61, multicore, 1
instance = comp, \nios|cpu|D_iw[23] , nios|cpu|D_iw[23], multicore, 1
instance = comp, \nios|cpu|D_dst_regnum[1]~0 , nios|cpu|D_dst_regnum[1]~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_implicit_dst_eretaddr~0 , nios|cpu|D_ctrl_implicit_dst_eretaddr~0, multicore, 1
instance = comp, \nios|cpu|D_dst_regnum[1]~1 , nios|cpu|D_dst_regnum[1]~1, multicore, 1
instance = comp, \nios|cpu|R_dst_regnum[1] , nios|cpu|R_dst_regnum[1], multicore, 1
instance = comp, \nios|cpu|Add0~37 , nios|cpu|Add0~37, multicore, 1
instance = comp, \nios|cpu|R_src1[24]~8 , nios|cpu|R_src1[24]~8, multicore, 1
instance = comp, \nios|cpu|E_src1[24] , nios|cpu|E_src1[24], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[22]~9 , nios|cpu|F_pc_no_crst_nxt[22]~9, multicore, 1
instance = comp, \nios|cpu|F_pc[22] , nios|cpu|F_pc[22], multicore, 1
instance = comp, \nios|cpu|Add0~33 , nios|cpu|Add0~33, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[23]~8 , nios|cpu|F_pc_no_crst_nxt[23]~8, multicore, 1
instance = comp, \nios|cpu|F_pc[23] , nios|cpu|F_pc[23], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[24]~7 , nios|cpu|F_pc_no_crst_nxt[24]~7, multicore, 1
instance = comp, \nios|cpu|F_pc[24] , nios|cpu|F_pc[24], multicore, 1
instance = comp, \mm_interconnect_0|router_003|Equal0~1 , mm_interconnect_0|router_003|Equal0~1, multicore, 1
instance = comp, \nios|cpu|F_pc[19]~DUPLICATE , nios|cpu|F_pc[19]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|router_003|Equal0~2 , mm_interconnect_0|router_003|Equal0~2, multicore, 1
instance = comp, \mm_interconnect_0|router_003|Equal1~0 , mm_interconnect_0|router_003|Equal1~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_003|WideOr0~0 , mm_interconnect_0|cmd_demux_003|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~8 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~8, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~6 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|LessThan3~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|LessThan3~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~9 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[0] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~109 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~109, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add1~2 , mm_interconnect_0|hps_h2f_axi_master_agent|Add1~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add1~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector7~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector7~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~25 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~25, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector29~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector29~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[0] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~26 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[0]~26, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[18]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[18]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[1] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1]~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|aligned_address_bits[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~101 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~101, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~17 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector28~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector28~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[1] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~1 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[0]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~5 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[2] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[1]~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_output_sel[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux0~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux0~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|count[0]~0 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|count[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|count[0] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|count[0], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|use_reg~0 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|use_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|use_reg , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|use_reg, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~1 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg~0 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~1 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[1] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[17]~27 , mm_interconnect_0|cmd_mux_004|src_data[17]~27, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[17]~28 , mm_interconnect_0|cmd_mux_004|src_data[17]~28, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux1~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux1~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[16]~29 , mm_interconnect_0|cmd_mux_004|src_data[16]~29, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[16]~30 , mm_interconnect_0|cmd_mux_004|src_data[16]~30, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|m0_write~0 , mm_interconnect_0|sdram_s1_agent|m0_write~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entries[0] , sdram|the_multicore_sdram_input_efifo_module|entries[0], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entries[1]~0 , sdram|the_multicore_sdram_input_efifo_module|entries[1]~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entries[1] , sdram|the_multicore_sdram_input_efifo_module|entries[1], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|Equal0~0 , sdram|the_multicore_sdram_input_efifo_module|Equal0~0, multicore, 1
instance = comp, \sdram|comb~0 , sdram|comb~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entries[0]~1 , sdram|the_multicore_sdram_input_efifo_module|entries[0]~1, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entries[0]~DUPLICATE , sdram|the_multicore_sdram_input_efifo_module|entries[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|cp_ready~0 , mm_interconnect_0|sdram_s1_agent|cp_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|use_reg~0 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|use_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|use_reg , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|use_reg, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|count[0]~0 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|count[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|count[0] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|count[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_003|sink_ready~0 , mm_interconnect_0|cmd_demux_003|sink_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 , mm_interconnect_0|nios_instruction_master_translator|read_accepted~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 , mm_interconnect_0|nios_instruction_master_translator|read_accepted~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_translator|read_accepted , mm_interconnect_0|nios_instruction_master_translator|read_accepted, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~3 , mm_interconnect_0|cmd_mux_004|src_payload~3, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][69] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][69], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~3 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][69] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][69], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][98] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[1][98], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][74] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem[0][74], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_002|src0_valid~1 , mm_interconnect_0|rsp_demux_002|src0_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~0 , mm_interconnect_0|rsp_mux|WideOr1~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~1 , mm_interconnect_0|rsp_mux|WideOr1~1, multicore, 1
instance = comp, \nios|cpu|av_ld_align_cycle_nxt[0]~1 , nios|cpu|av_ld_align_cycle_nxt[0]~1, multicore, 1
instance = comp, \nios|cpu|av_ld_align_cycle[0] , nios|cpu|av_ld_align_cycle[0], multicore, 1
instance = comp, \nios|cpu|D_ctrl_mem32~0 , nios|cpu|D_ctrl_mem32~0, multicore, 1
instance = comp, \nios|cpu|av_ld_aligning_data_nxt~0 , nios|cpu|av_ld_aligning_data_nxt~0, multicore, 1
instance = comp, \nios|cpu|av_ld_waiting_for_data , nios|cpu|av_ld_waiting_for_data, multicore, 1
instance = comp, \nios|cpu|av_ld_waiting_for_data_nxt~0 , nios|cpu|av_ld_waiting_for_data_nxt~0, multicore, 1
instance = comp, \nios|cpu|E_stall~0 , nios|cpu|E_stall~0, multicore, 1
instance = comp, \nios|cpu|E_valid_from_R~0 , nios|cpu|E_valid_from_R~0, multicore, 1
instance = comp, \nios|cpu|E_valid_from_R , nios|cpu|E_valid_from_R, multicore, 1
instance = comp, \nios|cpu|R_src1~0 , nios|cpu|R_src1~0, multicore, 1
instance = comp, \nios|cpu|R_src1[3]~26 , nios|cpu|R_src1[3]~26, multicore, 1
instance = comp, \nios|cpu|E_src1[3] , nios|cpu|E_src1[3], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[1]~18 , nios|cpu|F_pc_no_crst_nxt[1]~18, multicore, 1
instance = comp, \nios|cpu|F_pc[1]~DUPLICATE , nios|cpu|F_pc[1]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[39] , mm_interconnect_0|cmd_mux_002|src_data[39], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][12] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][12], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~6 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~6, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][12] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][12], multicore, 1
instance = comp, \nios|cpu|F_iw[12]~24 , nios|cpu|F_iw[12]~24, multicore, 1
instance = comp, \nios|cpu|F_iw[12]~23 , nios|cpu|F_iw[12]~23, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~6 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[12] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[12], multicore, 1
instance = comp, \nios|cpu|F_iw[12]~25 , nios|cpu|F_iw[12]~25, multicore, 1
instance = comp, \nios|cpu|F_iw[12]~26 , nios|cpu|F_iw[12]~26, multicore, 1
instance = comp, \nios|cpu|D_iw[12] , nios|cpu|D_iw[12], multicore, 1
instance = comp, \nios|cpu|D_ctrl_implicit_dst_eretaddr~1 , nios|cpu|D_ctrl_implicit_dst_eretaddr~1, multicore, 1
instance = comp, \nios|cpu|D_dst_regnum[4]~2 , nios|cpu|D_dst_regnum[4]~2, multicore, 1
instance = comp, \nios|cpu|D_dst_regnum[0]~5 , nios|cpu|D_dst_regnum[0]~5, multicore, 1
instance = comp, \nios|cpu|R_dst_regnum[0] , nios|cpu|R_dst_regnum[0], multicore, 1
instance = comp, \nios|cpu|d_writedata[8] , nios|cpu|d_writedata[8], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~12 , mm_interconnect_0|cmd_mux_002|src_payload~12, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][8] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][8], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~12 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~12, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][8] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][8], multicore, 1
instance = comp, \nios|cpu|F_iw[8]~43 , nios|cpu|F_iw[8]~43, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~11 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[8] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[8], multicore, 1
instance = comp, \nios|cpu|F_iw[8]~44 , nios|cpu|F_iw[8]~44, multicore, 1
instance = comp, \nios|cpu|F_iw[8]~42 , nios|cpu|F_iw[8]~42, multicore, 1
instance = comp, \nios|cpu|F_iw[8]~45 , nios|cpu|F_iw[8]~45, multicore, 1
instance = comp, \nios|cpu|D_iw[8] , nios|cpu|D_iw[8], multicore, 1
instance = comp, \nios|cpu|R_src2_lo[2]~3 , nios|cpu|R_src2_lo[2]~3, multicore, 1
instance = comp, \nios|cpu|E_src2[2] , nios|cpu|E_src2[2], multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[0]~17 , nios|cpu|F_pc_no_crst_nxt[0]~17, multicore, 1
instance = comp, \nios|cpu|F_pc[0] , nios|cpu|F_pc[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[38] , mm_interconnect_0|cmd_mux_002|src_data[38], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][21] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][21], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~14 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~14, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][21] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][21], multicore, 1
instance = comp, \nios|cpu|av_ld_byte2_data_nxt[5]~1 , nios|cpu|av_ld_byte2_data_nxt[5]~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21], multicore, 1
instance = comp, \nios|cpu|F_iw[21]~50 , nios|cpu|F_iw[21]~50, multicore, 1
instance = comp, \nios|cpu|F_iw[21]~51 , nios|cpu|F_iw[21]~51, multicore, 1
instance = comp, \nios|cpu|D_iw[21] , nios|cpu|D_iw[21], multicore, 1
instance = comp, \nios|cpu|R_src2_hi[3]~2 , nios|cpu|R_src2_hi[3]~2, multicore, 1
instance = comp, \nios|cpu|E_src2[19] , nios|cpu|E_src2[19], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[19] , nios|cpu|E_shift_rot_result[19], multicore, 1
instance = comp, \nios|cpu|E_logic_result[19]~2 , nios|cpu|E_logic_result[19]~2, multicore, 1
instance = comp, \nios|cpu|E_alu_result[19]~3 , nios|cpu|E_alu_result[19]~3, multicore, 1
instance = comp, \nios|cpu|W_alu_result[19]~DUPLICATE , nios|cpu|W_alu_result[19]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal0~0 , mm_interconnect_0|router|Equal0~0, multicore, 1
instance = comp, \nios|cpu|W_alu_result[22]~DUPLICATE , nios|cpu|W_alu_result[22]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal0~2 , mm_interconnect_0|router|Equal0~2, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal3~0 , mm_interconnect_0|router|Equal3~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|src1_valid~1 , mm_interconnect_0|cmd_demux|src1_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|WideOr1 , mm_interconnect_0|cmd_mux_001|WideOr1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent|local_read~0 , mm_interconnect_0|nios_debug_mem_slave_agent|local_read~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~3, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][97] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][97], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][97]~feeder , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][97]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][97] , mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][97], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_001|src1_valid~0 , mm_interconnect_0|rsp_demux_001|src1_valid~0, multicore, 1
instance = comp, \nios|cpu|F_iw[1]~9 , nios|cpu|F_iw[1]~9, multicore, 1
instance = comp, \nios|cpu|F_iw[1]~10 , nios|cpu|F_iw[1]~10, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~2 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[1] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[1], multicore, 1
instance = comp, \nios|cpu|F_iw[1]~8 , nios|cpu|F_iw[1]~8, multicore, 1
instance = comp, \nios|cpu|F_iw[1]~11 , nios|cpu|F_iw[1]~11, multicore, 1
instance = comp, \nios|cpu|D_iw[1] , nios|cpu|D_iw[1], multicore, 1
instance = comp, \nios|cpu|Equal0~1 , nios|cpu|Equal0~1, multicore, 1
instance = comp, \nios|cpu|Equal0~5 , nios|cpu|Equal0~5, multicore, 1
instance = comp, \nios|cpu|Equal0~6 , nios|cpu|Equal0~6, multicore, 1
instance = comp, \nios|cpu|D_ctrl_br_cmp~1 , nios|cpu|D_ctrl_br_cmp~1, multicore, 1
instance = comp, \nios|cpu|Equal62~5 , nios|cpu|Equal62~5, multicore, 1
instance = comp, \nios|cpu|D_ctrl_br_cmp~0 , nios|cpu|D_ctrl_br_cmp~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_br_cmp~2 , nios|cpu|D_ctrl_br_cmp~2, multicore, 1
instance = comp, \nios|cpu|R_ctrl_br_cmp , nios|cpu|R_ctrl_br_cmp, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~0 , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[0] , mm_interconnect_0|sdram_s1_to_nios_data_master_rsp_width_adapter|data_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~0 , mm_interconnect_0|rsp_mux|src_data[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][0] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[1][0], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~1 , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][0] , mm_interconnect_0|onchip_s1_agent_rdata_fifo|mem[0][0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~2 , mm_interconnect_0|rsp_mux|src_data[0]~2, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~4 , mm_interconnect_0|rsp_mux|src_data[0]~4, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_ienable[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|readdata[0], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] , mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][0] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[1][0], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~1 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][0] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem[0][0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~1 , mm_interconnect_0|rsp_mux|src_data[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~5 , mm_interconnect_0|rsp_mux|src_data[0]~5, multicore, 1
instance = comp, \nios|cpu|av_ld_byte0_data[0] , nios|cpu|av_ld_byte0_data[0], multicore, 1
instance = comp, \nios|cpu|Equal132~0 , nios|cpu|Equal132~0, multicore, 1
instance = comp, \nios|cpu|Equal133~0 , nios|cpu|Equal133~0, multicore, 1
instance = comp, \nios|cpu|W_estatus_reg_inst_nxt~0 , nios|cpu|W_estatus_reg_inst_nxt~0, multicore, 1
instance = comp, \nios|cpu|W_estatus_reg , nios|cpu|W_estatus_reg, multicore, 1
instance = comp, \nios|cpu|Equal134~0 , nios|cpu|Equal134~0, multicore, 1
instance = comp, \nios|cpu|W_status_reg_pie , nios|cpu|W_status_reg_pie, multicore, 1
instance = comp, \nios|cpu|R_ctrl_wrctl_inst , nios|cpu|R_ctrl_wrctl_inst, multicore, 1
instance = comp, \nios|cpu|W_bstatus_reg_inst_nxt~0 , nios|cpu|W_bstatus_reg_inst_nxt~0, multicore, 1
instance = comp, \nios|cpu|W_bstatus_reg , nios|cpu|W_bstatus_reg, multicore, 1
instance = comp, \nios|cpu|W_status_reg_pie_inst_nxt~0 , nios|cpu|W_status_reg_pie_inst_nxt~0, multicore, 1
instance = comp, \nios|cpu|W_status_reg_pie_inst_nxt~1 , nios|cpu|W_status_reg_pie_inst_nxt~1, multicore, 1
instance = comp, \nios|cpu|W_status_reg_pie_inst_nxt~2 , nios|cpu|W_status_reg_pie_inst_nxt~2, multicore, 1
instance = comp, \nios|cpu|W_status_reg_pie~DUPLICATE , nios|cpu|W_status_reg_pie~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_control_rd_data[0]~0 , nios|cpu|E_control_rd_data[0]~0, multicore, 1
instance = comp, \nios|cpu|E_control_rd_data[0]~1 , nios|cpu|E_control_rd_data[0]~1, multicore, 1
instance = comp, \nios|cpu|E_control_rd_data[0]~2 , nios|cpu|E_control_rd_data[0]~2, multicore, 1
instance = comp, \nios|cpu|W_control_rd_data[0] , nios|cpu|W_control_rd_data[0], multicore, 1
instance = comp, \nios|cpu|W_cmp_result~DUPLICATE , nios|cpu|W_cmp_result~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|W_rf_wr_data[0]~31 , nios|cpu|W_rf_wr_data[0]~31, multicore, 1
instance = comp, \nios|cpu|d_writedata[16]~feeder , nios|cpu|d_writedata[16]~feeder, multicore, 1
instance = comp, \nios|cpu|d_writedata[16] , nios|cpu|d_writedata[16], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~10 , mm_interconnect_0|cmd_mux_002|src_payload~10, multicore, 1
instance = comp, \nios|cpu|F_iw[18]~89 , nios|cpu|F_iw[18]~89, multicore, 1
instance = comp, \nios|cpu|F_iw[18]~90 , nios|cpu|F_iw[18]~90, multicore, 1
instance = comp, \nios|cpu|F_iw[18]~91 , nios|cpu|F_iw[18]~91, multicore, 1
instance = comp, \nios|cpu|D_iw[18] , nios|cpu|D_iw[18], multicore, 1
instance = comp, \nios|cpu|E_src2[12]~feeder , nios|cpu|E_src2[12]~feeder, multicore, 1
instance = comp, \nios|cpu|E_src2[12] , nios|cpu|E_src2[12], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[12]~DUPLICATE , nios|cpu|E_shift_rot_result[12]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[12]~20 , nios|cpu|E_logic_result[12]~20, multicore, 1
instance = comp, \nios|cpu|E_alu_result[12]~21 , nios|cpu|E_alu_result[12]~21, multicore, 1
instance = comp, \nios|cpu|W_alu_result[12] , nios|cpu|W_alu_result[12], multicore, 1
instance = comp, \mm_interconnect_0|router|Equal2~0 , mm_interconnect_0|router|Equal2~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_valid~0 , mm_interconnect_0|cmd_mux_002|src_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent|local_read~0 , mm_interconnect_0|onchip_s1_agent|local_read~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1]~3, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|update_grant~0 , mm_interconnect_0|cmd_mux_002|update_grant~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , mm_interconnect_0|cmd_mux_002|packet_in_progress~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|packet_in_progress , mm_interconnect_0|cmd_mux_002|packet_in_progress, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|update_grant~1 , mm_interconnect_0|cmd_mux_002|update_grant~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[1] , mm_interconnect_0|cmd_mux_002|saved_grant[1], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent|cp_ready~1 , mm_interconnect_0|onchip_s1_agent|cp_ready~1, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~1 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~2 , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0]~2, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|onchip_s1_agent_rsp_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_002|src0_valid~0 , mm_interconnect_0|rsp_demux_002|src0_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_002|src1_valid~0 , mm_interconnect_0|rsp_demux_002|src1_valid~0, multicore, 1
instance = comp, \nios|cpu|F_iw[14]~31 , nios|cpu|F_iw[14]~31, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~8 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[14] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[14], multicore, 1
instance = comp, \nios|cpu|F_iw[14]~30 , nios|cpu|F_iw[14]~30, multicore, 1
instance = comp, \nios|cpu|F_iw[14]~32 , nios|cpu|F_iw[14]~32, multicore, 1
instance = comp, \nios|cpu|D_iw[14] , nios|cpu|D_iw[14], multicore, 1
instance = comp, \nios|cpu|D_ctrl_exception~6 , nios|cpu|D_ctrl_exception~6, multicore, 1
instance = comp, \nios|cpu|D_ctrl_exception~3 , nios|cpu|D_ctrl_exception~3, multicore, 1
instance = comp, \nios|cpu|D_ctrl_exception~2 , nios|cpu|D_ctrl_exception~2, multicore, 1
instance = comp, \nios|cpu|D_ctrl_exception~4 , nios|cpu|D_ctrl_exception~4, multicore, 1
instance = comp, \nios|cpu|D_ctrl_exception~1 , nios|cpu|D_ctrl_exception~1, multicore, 1
instance = comp, \nios|cpu|D_ctrl_exception~0 , nios|cpu|D_ctrl_exception~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_exception , nios|cpu|R_ctrl_exception, multicore, 1
instance = comp, \nios|cpu|F_pc_sel_nxt.01~0 , nios|cpu|F_pc_sel_nxt.01~0, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[13]~3 , nios|cpu|F_pc_no_crst_nxt[13]~3, multicore, 1
instance = comp, \nios|cpu|F_pc[13] , nios|cpu|F_pc[13], multicore, 1
instance = comp, \mm_interconnect_0|router_003|Equal0~0 , mm_interconnect_0|router_003|Equal0~0, multicore, 1
instance = comp, \mm_interconnect_0|router_003|Equal2~0 , mm_interconnect_0|router_003|Equal2~0, multicore, 1
instance = comp, \mm_interconnect_0|router_003|src_channel[1]~1 , mm_interconnect_0|router_003|src_channel[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_003|src1_valid~0 , mm_interconnect_0|cmd_demux_003|src1_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|src2_valid~0 , mm_interconnect_0|cmd_demux|src2_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[0] , mm_interconnect_0|cmd_mux_002|saved_grant[0], multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent|m0_write~0 , mm_interconnect_0|onchip_s1_agent|m0_write~0, multicore, 1
instance = comp, \mm_interconnect_0|onchip_s1_agent|m0_write~1 , mm_interconnect_0|onchip_s1_agent|m0_write~1, multicore, 1
instance = comp, \nios|cpu|F_iw[5]~40 , nios|cpu|F_iw[5]~40, multicore, 1
instance = comp, \nios|cpu|F_iw[5]~39 , nios|cpu|F_iw[5]~39, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~10 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~10, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[5] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[5], multicore, 1
instance = comp, \nios|cpu|F_iw[5]~38 , nios|cpu|F_iw[5]~38, multicore, 1
instance = comp, \nios|cpu|F_iw[5]~41 , nios|cpu|F_iw[5]~41, multicore, 1
instance = comp, \nios|cpu|D_iw[5] , nios|cpu|D_iw[5], multicore, 1
instance = comp, \nios|cpu|R_ctrl_br_nxt~0 , nios|cpu|R_ctrl_br_nxt~0, multicore, 1
instance = comp, \nios|cpu|D_wr_dst_reg~0 , nios|cpu|D_wr_dst_reg~0, multicore, 1
instance = comp, \nios|cpu|D_wr_dst_reg , nios|cpu|D_wr_dst_reg, multicore, 1
instance = comp, \nios|cpu|R_wr_dst_reg , nios|cpu|R_wr_dst_reg, multicore, 1
instance = comp, \nios|cpu|W_rf_wren , nios|cpu|W_rf_wren, multicore, 1
instance = comp, \nios|cpu|d_writedata[5] , nios|cpu|d_writedata[5], multicore, 1
instance = comp, \hps|fpga_interfaces|hps2fpga_light_weight , hps|fpga_interfaces|hps2fpga_light_weight, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~21 , mm_interconnect_0|cmd_mux_003|src_payload~21, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~22 , mm_interconnect_0|cmd_mux_003|src_payload~22, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], multicore, 1
instance = comp, \leds|data_out[5]~feeder , leds|data_out[5]~feeder, multicore, 1
instance = comp, \leds|always0~0 , leds|always0~0, multicore, 1
instance = comp, \leds|data_out[5] , leds|data_out[5], multicore, 1
instance = comp, \leds|readdata[5] , leds|readdata[5], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[5] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[5], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][5], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0 , mm_interconnect_0|leds_s1_agent_rdata_fifo|read~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src3_valid~1 , mm_interconnect_0|rsp_demux_003|src3_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|WideOr0~1 , mm_interconnect_0|rsp_demux_003|WideOr0~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0 , mm_interconnect_0|leds_s1_agent_rdata_fifo|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][5], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[5]~5 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[5]~5, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~19 , mm_interconnect_0|cmd_mux_003|src_payload~19, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~20 , mm_interconnect_0|cmd_mux_003|src_payload~20, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], multicore, 1
instance = comp, \leds|data_out[4]~feeder , leds|data_out[4]~feeder, multicore, 1
instance = comp, \leds|data_out[4] , leds|data_out[4], multicore, 1
instance = comp, \leds|readdata[4] , leds|readdata[4], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[4] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[4], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][4], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[4]~4 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[4]~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~36, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[36], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[36]~44 , mm_interconnect_0|rsp_mux_002|src_data[36]~44, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[36]~45 , mm_interconnect_0|rsp_mux_002|src_data[36]~45, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[36]~46 , mm_interconnect_0|rsp_mux_002|src_data[36]~46, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~17 , mm_interconnect_0|cmd_mux_003|src_payload~17, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~18 , mm_interconnect_0|cmd_mux_003|src_payload~18, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], multicore, 1
instance = comp, \leds|data_out[3] , leds|data_out[3], multicore, 1
instance = comp, \leds|readdata[3] , leds|readdata[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[3] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[3]~3 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[3]~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~35, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[35], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[35]~41 , mm_interconnect_0|rsp_mux_002|src_data[35]~41, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[35]~42 , mm_interconnect_0|rsp_mux_002|src_data[35]~42, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[35]~43 , mm_interconnect_0|rsp_mux_002|src_data[35]~43, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~15 , mm_interconnect_0|cmd_mux_003|src_payload~15, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~16 , mm_interconnect_0|cmd_mux_003|src_payload~16, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], multicore, 1
instance = comp, \leds|data_out[2]~feeder , leds|data_out[2]~feeder, multicore, 1
instance = comp, \leds|data_out[2] , leds|data_out[2], multicore, 1
instance = comp, \leds|readdata[2] , leds|readdata[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[2] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[2]~2 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[2]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[88]~55 , mm_interconnect_0|cmd_mux_003|src_data[88]~55, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[124] , mm_interconnect_0|cmd_mux_003|src_data[124], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[124], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~29 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~29, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][124] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][124], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][125] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][125], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[125] , mm_interconnect_0|cmd_mux_003|src_data[125], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[125], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~26 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~26, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][125] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][125], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][126] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][126], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[126] , mm_interconnect_0|cmd_mux_003|src_data[126], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[126], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~31 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~31, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][126] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][126], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~2 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~27 , mm_interconnect_0|cmd_mux_003|src_payload~27, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[88] , mm_interconnect_0|cmd_mux_003|src_data[88], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][88] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][88], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~27 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~27, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][88]~feeder , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][88]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][88] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][88], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~4 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~4, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~76 , mm_interconnect_0|rsp_mux_002|src_payload~76, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[32]~34 , mm_interconnect_0|rsp_mux_002|src_data[32]~34, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~25 , mm_interconnect_0|cmd_mux_003|src_payload~25, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~26 , mm_interconnect_0|cmd_mux_003|src_payload~26, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], multicore, 1
instance = comp, \leds|data_out[7]~feeder , leds|data_out[7]~feeder, multicore, 1
instance = comp, \leds|data_out[7] , leds|data_out[7], multicore, 1
instance = comp, \leds|readdata[7] , leds|readdata[7], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[7] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[7], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][7], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~7, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][7], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[7]~7 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[7]~7, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~3 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|always9~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[7]~30 , mm_interconnect_0|rsp_mux_002|src_data[7]~30, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[7]~28 , mm_interconnect_0|rsp_mux_002|src_data[7]~28, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[7]~29 , mm_interconnect_0|rsp_mux_002|src_data[7]~29, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[7]~31 , mm_interconnect_0|rsp_mux_002|src_data[7]~31, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~97 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~97, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~13 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector27~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector27~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[2]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|int_output_sel[0]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|int_output_sel[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|LessThan2~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|LessThan2~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~13 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[0] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[36]~9 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[36]~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~9 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[1] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[37]~8 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[37]~8, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[2]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[2]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|int_output_sel[0]~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|int_output_sel[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~13 , mm_interconnect_0|cmd_mux_003|src_payload~13, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~14 , mm_interconnect_0|cmd_mux_003|src_payload~14, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], multicore, 1
instance = comp, \leds|data_out[1] , leds|data_out[1], multicore, 1
instance = comp, \leds|readdata[1] , leds|readdata[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[1] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[1]~1 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|log2ceil~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|log2ceil~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[83]~28 , mm_interconnect_0|cmd_mux_003|src_data[83]~28, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector26~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector26~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~5 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector4~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector4~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|log2ceil~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|log2ceil~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add1~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector26~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector26~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[83]~29 , mm_interconnect_0|cmd_mux_003|src_data[83]~29, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[80]~27 , mm_interconnect_0|cmd_mux_003|src_data[80]~27, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[83]~30 , mm_interconnect_0|cmd_mux_003|src_data[83]~30, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder0~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add4~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[83]~25 , mm_interconnect_0|cmd_mux_003|src_data[83]~25, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add3~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Add3~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector15~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector15~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~5 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~6 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~7 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~7, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~4 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~29 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~29, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~9 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~5 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector12~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector12~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Decoder1~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add5~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[83]~26 , mm_interconnect_0|cmd_mux_003|src_data[83]~26, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[83]~31 , mm_interconnect_0|cmd_mux_003|src_data[83]~31, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[39]~33 , mm_interconnect_0|cmd_mux_003|src_data[39]~33, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~21 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~105 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~105, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector26~1 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector26~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[3] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[3]~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|base_address[3]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~5 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add1~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[3] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|address_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[39]~32 , mm_interconnect_0|cmd_mux_003|src_data[39]~32, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable , mm_interconnect_0|hps_h2f_lw_axi_master_agent|sop_enable, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~28 , mm_interconnect_0|cmd_mux_003|src_payload~28, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|log2ceil~2 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|log2ceil~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~29 , mm_interconnect_0|cmd_mux_003|src_payload~29, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector29~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector28~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector28~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~12 , mm_interconnect_0|cmd_mux_003|src_payload~12, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector27~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector27~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector26~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|Selector26~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[39]~34 , mm_interconnect_0|cmd_mux_003|src_data[39]~34, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0 , mm_interconnect_0|leds_s1_translator|av_waitrequest_generated~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[81]~57 , mm_interconnect_0|cmd_mux_003|src_data[81]~57, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[81]~58 , mm_interconnect_0|cmd_mux_003|src_data[81]~58, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[81]~59 , mm_interconnect_0|cmd_mux_003|src_data[81]~59, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[81]~56 , mm_interconnect_0|cmd_mux_003|src_data[81]~56, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~0 , mm_interconnect_0|hps_h2f_axi_master_agent|log2ceil~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add3~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Add3~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector14~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector14~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector14~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector14~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[81]~60 , mm_interconnect_0|cmd_mux_003|src_data[81]~60, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~5 , mm_interconnect_0|cmd_mux_003|src_payload~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~1 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[38]~61 , mm_interconnect_0|cmd_mux_003|src_data[38]~61, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[37]~62 , mm_interconnect_0|cmd_mux_003|src_data[37]~62, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[37]~63 , mm_interconnect_0|cmd_mux_003|src_data[37]~63, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~2 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add3~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector7~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector7~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[80]~66 , mm_interconnect_0|cmd_mux_003|src_data[80]~66, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[80]~65 , mm_interconnect_0|cmd_mux_003|src_data[80]~65, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector15~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector15~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector15~2 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector15~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[80]~64 , mm_interconnect_0|cmd_mux_003|src_data[80]~64, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[80]~67 , mm_interconnect_0|cmd_mux_003|src_data[80]~67, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[36]~68 , mm_interconnect_0|cmd_mux_003|src_data[36]~68, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[36]~69 , mm_interconnect_0|cmd_mux_003|src_data[36]~69, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~3 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~23 , mm_interconnect_0|cmd_mux_003|src_payload~23, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~24 , mm_interconnect_0|cmd_mux_003|src_payload~24, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], multicore, 1
instance = comp, \leds|data_out[6] , leds|data_out[6], multicore, 1
instance = comp, \leds|readdata[6] , leds|readdata[6], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[6] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[6], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][6], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~6, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][6], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[6]~6 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[6]~6, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~6, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[6]~26 , mm_interconnect_0|rsp_mux_002|src_data[6]~26, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[6]~27 , mm_interconnect_0|rsp_mux_002|src_data[6]~27, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~10 , mm_interconnect_0|cmd_mux_003|src_payload~10, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~11 , mm_interconnect_0|cmd_mux_003|src_payload~11, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], multicore, 1
instance = comp, \leds|data_out[0] , leds|data_out[0], multicore, 1
instance = comp, \leds|readdata[0] , leds|readdata[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|av_readdata_pre[0] , mm_interconnect_0|leds_s1_translator|av_readdata_pre[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[1][0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem[0][0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[0]~0 , mm_interconnect_0|leds_s1_agent_rdata_fifo|out_data[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[90]~13 , mm_interconnect_0|cmd_mux_003|src_data[90]~13, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~30 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~30, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][90] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][90], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|LessThan13~0 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|LessThan13~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[5]~22 , mm_interconnect_0|rsp_mux_002|src_data[5]~22, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[5]~23 , mm_interconnect_0|rsp_mux_002|src_data[5]~23, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[113]~53 , mm_interconnect_0|cmd_mux_003|src_data[113]~53, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[113] , mm_interconnect_0|cmd_mux_003|src_data[113], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[113], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][113] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][113], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~24 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~24, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][113] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][113], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[105]~45 , mm_interconnect_0|cmd_mux_003|src_data[105]~45, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[105] , mm_interconnect_0|cmd_mux_003|src_data[105], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[105], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~16, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][105] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][105], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|WideOr0~2 , mm_interconnect_0|rsp_demux_003|WideOr0~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|read~1 , mm_interconnect_0|leds_s1_agent_rdata_fifo|read~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0 , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0] , mm_interconnect_0|leds_s1_agent_rdata_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|source_addr[2]~1 , mm_interconnect_0|leds_s1_agent|uncompressor|source_addr[2]~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[4]~18 , mm_interconnect_0|rsp_mux_002|src_data[4]~18, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[4]~16 , mm_interconnect_0|rsp_mux_002|src_data[4]~16, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[4]~17 , mm_interconnect_0|rsp_mux_002|src_data[4]~17, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[4]~19 , mm_interconnect_0|rsp_mux_002|src_data[4]~19, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~12 , mm_interconnect_0|cmd_mux_004|src_payload~12, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][106]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][106]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][106]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][106]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][106]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][106]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][106]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][106]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][106]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][106]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][106]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][106]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][106], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][106] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][106], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[3]~12 , mm_interconnect_0|rsp_mux_002|src_data[3]~12, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[3]~13 , mm_interconnect_0|rsp_mux_002|src_data[3]~13, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[3]~14 , mm_interconnect_0|rsp_mux_002|src_data[3]~14, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[3]~15 , mm_interconnect_0|rsp_mux_002|src_data[3]~15, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src1_valid~0 , mm_interconnect_0|cmd_demux_001|src1_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|sink1_ready , mm_interconnect_0|cmd_mux_004|sink1_ready, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|count~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|use_reg, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[3]~0 , mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[3]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[3] , mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[111]~0 , mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[111]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add7~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Add7~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[4] , mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[4], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[112]~2 , mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[112]~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add7~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Add7~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[5] , mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[5], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[113]~1 , mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[113]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~3 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add0~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Add0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add7~2 , mm_interconnect_0|hps_h2f_axi_master_agent|Add7~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[6] , mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[6], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[114]~3 , mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[114]~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add7~3 , mm_interconnect_0|hps_h2f_axi_master_agent|Add7~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[7] , mm_interconnect_0|hps_h2f_axi_master_agent|burst_bytecount[7], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[115]~4 , mm_interconnect_0|hps_h2f_axi_master_agent|write_cp_data[115]~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~6 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~4 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~5 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~7 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~7, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~26 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~26, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~9 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~5 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~17 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~13 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~21 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~8 , mm_interconnect_0|cmd_mux_004|src_payload~8, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~9 , mm_interconnect_0|cmd_mux_004|src_payload~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[60]~21 , mm_interconnect_0|cmd_mux_004|src_data[60]~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[60]~22 , mm_interconnect_0|cmd_mux_004|src_data[60]~22, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~1 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~26 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~26, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~9 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~9, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~5 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~5, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~17 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~17, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~13 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~13, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~21 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~21, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~26 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~26, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~9 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~9, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~5 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~5, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~17 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~17, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~13 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~13, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~21 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~21, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[60]~23 , mm_interconnect_0|cmd_mux_004|src_data[60]~23, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[60]~24 , mm_interconnect_0|cmd_mux_004|src_data[60]~24, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[56]~9 , mm_interconnect_0|cmd_mux_004|src_data[56]~9, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[56]~10 , mm_interconnect_0|cmd_mux_004|src_data[56]~10, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[56]~11 , mm_interconnect_0|cmd_mux_004|src_data[56]~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~29, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|ShiftLeft0~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[57]~6 , mm_interconnect_0|cmd_mux_004|src_data[57]~6, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[57]~7 , mm_interconnect_0|cmd_mux_004|src_data[57]~7, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[57]~8 , mm_interconnect_0|cmd_mux_004|src_data[57]~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[58]~17 , mm_interconnect_0|cmd_mux_004|src_data[58]~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~3 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[58]~18 , mm_interconnect_0|cmd_mux_004|src_data[58]~18, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[58]~19 , mm_interconnect_0|cmd_mux_004|src_data[58]~19, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[58]~20 , mm_interconnect_0|cmd_mux_004|src_data[58]~20, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[59]~14 , mm_interconnect_0|cmd_mux_004|src_data[59]~14, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[59]~12 , mm_interconnect_0|cmd_mux_004|src_data[59]~12, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[59]~13 , mm_interconnect_0|cmd_mux_004|src_data[59]~13, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[59]~15 , mm_interconnect_0|cmd_mux_004|src_data[59]~15, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[59]~16 , mm_interconnect_0|cmd_mux_004|src_data[59]~16, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|ShiftLeft0~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add2~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~1 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add2~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~1 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add2~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add2~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Add2~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[61]~3 , mm_interconnect_0|cmd_mux_004|src_data[61]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[61]~4 , mm_interconnect_0|cmd_mux_004|src_data[61]~4, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[61]~5 , mm_interconnect_0|cmd_mux_004|src_data[61]~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~1 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg~0 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[1] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[19]~31 , mm_interconnect_0|cmd_mux_004|src_data[19]~31, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[19]~32 , mm_interconnect_0|cmd_mux_004|src_data[19]~32, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[62] , mm_interconnect_0|cmd_mux_004|src_data[62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~39 , mm_interconnect_0|cmd_mux_004|src_payload~39, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|out_data[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~25 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~25, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~101, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~9 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][62], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][64], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2] , mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[2] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~1, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|WideOr0~0 , mm_interconnect_0|rsp_demux_004|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|WideOr0~1 , mm_interconnect_0|rsp_demux_004|WideOr0~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat , mm_interconnect_0|sdram_s1_agent|uncompressor|first_packet_beat, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|always1~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|always1~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[2] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~3 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[2]~8 , mm_interconnect_0|rsp_mux_002|src_data[2]~8, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[2]~9 , mm_interconnect_0|rsp_mux_002|src_data[2]~9, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[2]~10 , mm_interconnect_0|rsp_mux_002|src_data[2]~10, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[2]~11 , mm_interconnect_0|rsp_mux_002|src_data[2]~11, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add1~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Add1~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector5~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~10 , mm_interconnect_0|cmd_mux_004|src_payload~10, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[20]~35 , mm_interconnect_0|cmd_mux_004|src_data[20]~35, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~5 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~5, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[2] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[20]~34 , mm_interconnect_0|cmd_mux_004|src_data[20]~34, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~5 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~5, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[2] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[20]~33 , mm_interconnect_0|cmd_mux_004|src_data[20]~33, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[20]~36 , mm_interconnect_0|cmd_mux_004|src_data[20]~36, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~2 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[1]~4 , mm_interconnect_0|rsp_mux_002|src_data[1]~4, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[1]~5 , mm_interconnect_0|rsp_mux_002|src_data[1]~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[1]~6 , mm_interconnect_0|rsp_mux_002|src_data[1]~6, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[1]~7 , mm_interconnect_0|rsp_mux_002|src_data[1]~7, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~0 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector13~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[82]~36 , mm_interconnect_0|cmd_mux_003|src_data[82]~36, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[82]~35 , mm_interconnect_0|cmd_mux_003|src_data[82]~35, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[82]~37 , mm_interconnect_0|cmd_mux_003|src_data[82]~37, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[82]~38 , mm_interconnect_0|cmd_mux_003|src_data[82]~38, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[82]~39 , mm_interconnect_0|cmd_mux_003|src_data[82]~39, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[38]~40 , mm_interconnect_0|cmd_mux_003|src_data[38]~40, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[38]~41 , mm_interconnect_0|cmd_mux_003|src_data[38]~41, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[38]~42 , mm_interconnect_0|cmd_mux_003|src_data[38]~42, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2]~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~32 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~32, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][38] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][38], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][82] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][82], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~33 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~33, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][82] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][82], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|WideOr0~3 , mm_interconnect_0|rsp_demux_003|WideOr0~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_base[2]~0 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_base[2]~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_base[2] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_base[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Decoder0~0 , mm_interconnect_0|leds_s1_agent|uncompressor|Decoder0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][37] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][37], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]~feeder , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~34 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~34, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][37] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][37], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][81] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][81], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~35 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~35, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][81]~feeder , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][81]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][81] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][81], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Decoder0~1 , mm_interconnect_0|leds_s1_agent|uncompressor|Decoder0~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][36] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][36], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]~feeder , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~36 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~36, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][36] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][36], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Decoder0~2 , mm_interconnect_0|leds_s1_agent|uncompressor|Decoder0~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][80] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][80], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~37 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~37, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][80]~feeder , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][80]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][80] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][80], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add2~9 , mm_interconnect_0|leds_s1_agent|uncompressor|Add2~9, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , mm_interconnect_0|leds_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_offset[0] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_offset[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add2~5 , mm_interconnect_0|leds_s1_agent|uncompressor|Add2~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , mm_interconnect_0|leds_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_offset[1] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_offset[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add2~1 , mm_interconnect_0|leds_s1_agent|uncompressor|Add2~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2] , mm_interconnect_0|leds_s1_agent|uncompressor|p1_burst_uncompress_address_offset[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_offset[2] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_address_offset[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|source_addr[2]~0 , mm_interconnect_0|leds_s1_agent|uncompressor|source_addr[2]~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~1 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~0 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|ShiftRight0~0 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|ShiftRight0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~2 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[0]~2 , mm_interconnect_0|rsp_mux_002|src_data[0]~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0] , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|data_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[0]~0 , mm_interconnect_0|rsp_mux_002|src_data[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[0]~1 , mm_interconnect_0|rsp_mux_002|src_data[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_data[0]~3 , mm_interconnect_0|rsp_mux_002|src_data[0]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[114]~54 , mm_interconnect_0|cmd_mux_003|src_data[114]~54, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[114] , mm_interconnect_0|cmd_mux_003|src_data[114], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[114], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~25 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~25, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][114] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][114], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[150] , mm_interconnect_0|rsp_mux_001|src_data[150], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~23 , mm_interconnect_0|cmd_mux_004|src_payload~23, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][95], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][95], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[149] , mm_interconnect_0|rsp_mux_001|src_data[149], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[112]~52 , mm_interconnect_0|cmd_mux_003|src_data[112]~52, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[112] , mm_interconnect_0|cmd_mux_003|src_data[112], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~23 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~23, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][112], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[148] , mm_interconnect_0|rsp_mux_001|src_data[148], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[104]~44 , mm_interconnect_0|cmd_mux_003|src_data[104]~44, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[104] , mm_interconnect_0|cmd_mux_003|src_data[104], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][104] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][104], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~15, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][104] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][104], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[103]~43 , mm_interconnect_0|cmd_mux_003|src_data[103]~43, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[103] , mm_interconnect_0|cmd_mux_003|src_data[103], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~14, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][103] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][103], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[89]~15 , mm_interconnect_0|cmd_mux_003|src_data[89]~15, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[89]~16 , mm_interconnect_0|cmd_mux_003|src_data[89]~16, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|cp_ready~1 , mm_interconnect_0|leds_s1_agent|cp_ready~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[33]~21 , mm_interconnect_0|cmd_mux_003|src_data[33]~21, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[33]~22 , mm_interconnect_0|cmd_mux_003|src_data[33]~22, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[35]~17 , mm_interconnect_0|cmd_mux_003|src_data[35]~17, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[35]~18 , mm_interconnect_0|cmd_mux_003|src_data[35]~18, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[34]~19 , mm_interconnect_0|cmd_mux_003|src_data[34]~19, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[34]~20 , mm_interconnect_0|cmd_mux_003|src_data[34]~20, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|WideOr0~1 , mm_interconnect_0|leds_s1_agent|WideOr0~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|cp_ready~2 , mm_interconnect_0|leds_s1_agent|cp_ready~2, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal0~3 , mm_interconnect_0|router|Equal0~3, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal0~5 , mm_interconnect_0|router|Equal0~5, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , mm_interconnect_0|cmd_mux_003|packet_in_progress~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|packet_in_progress , mm_interconnect_0|cmd_mux_003|packet_in_progress, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|endofpacket_reg~feeder , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|endofpacket_reg~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|endofpacket_reg , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|endofpacket_reg, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_endofpacket~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_endofpacket~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload[0]~0 , mm_interconnect_0|cmd_mux_003|src_payload[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload[0]~1 , mm_interconnect_0|cmd_mux_003|src_payload[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|update_grant~0 , mm_interconnect_0|cmd_mux_003|update_grant~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[0] , mm_interconnect_0|cmd_mux_003|saved_grant[0], multicore, 1
instance = comp, \nios|cpu|W_alu_result[27]~DUPLICATE , nios|cpu|W_alu_result[27]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal4~0 , mm_interconnect_0|router|Equal4~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_valid~0 , mm_interconnect_0|cmd_mux_003|src_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[74]~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[74]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[74]~1 , mm_interconnect_0|cmd_mux_003|src_data[74]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|ShiftLeft0~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|ShiftLeft0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[2] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[74]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[74]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~0 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_leds_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0 , mm_interconnect_0|hps_h2f_axi_master_rd_to_leds_s1_cmd_width_adapter|int_byte_cnt_factor[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_leds_s1_cmd_width_adapter|ShiftLeft0~0 , mm_interconnect_0|hps_h2f_axi_master_rd_to_leds_s1_cmd_width_adapter|ShiftLeft0~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[74] , mm_interconnect_0|cmd_mux_003|src_data[74], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|m0_write~0 , mm_interconnect_0|leds_s1_agent|m0_write~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|m0_write , mm_interconnect_0|leds_s1_agent|m0_write, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1 , mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|comb~0 , mm_interconnect_0|leds_s1_agent|comb~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0 , mm_interconnect_0|leds_s1_agent_rsp_fifo|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][69], multicore, 1
instance = comp, \mm_interconnect_0|router_009|always0~0 , mm_interconnect_0|router_009|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src4_valid , mm_interconnect_0|rsp_demux_003|src4_valid, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[111]~51 , mm_interconnect_0|cmd_mux_003|src_data[111]~51, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[111] , mm_interconnect_0|cmd_mux_003|src_data[111], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~22 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~22, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][111] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][111], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[147] , mm_interconnect_0|rsp_mux_001|src_data[147], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[110]~50 , mm_interconnect_0|cmd_mux_003|src_data[110]~50, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[110] , mm_interconnect_0|cmd_mux_003|src_data[110], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~21 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~21, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][110] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][110], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[146] , mm_interconnect_0|rsp_mux_001|src_data[146], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[109]~49 , mm_interconnect_0|cmd_mux_003|src_data[109]~49, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[109] , mm_interconnect_0|cmd_mux_003|src_data[109], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[109], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~20, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][109] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][109], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[145] , mm_interconnect_0|rsp_mux_001|src_data[145], multicore, 1
instance = comp, \mm_interconnect_0|router_002|Equal0~1 , mm_interconnect_0|router_002|Equal0~1, multicore, 1
instance = comp, \mm_interconnect_0|router_002|Equal0~2 , mm_interconnect_0|router_002|Equal0~2, multicore, 1
instance = comp, \mm_interconnect_0|router_002|Equal0~3 , mm_interconnect_0|router_002|Equal0~3, multicore, 1
instance = comp, \mm_interconnect_0|router_002|Equal0~4 , mm_interconnect_0|router_002|Equal0~4, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload[0]~1 , mm_interconnect_0|rsp_mux_002|src_payload[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|response_sink_accepted , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|response_sink_accepted, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[1]~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[1] , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[0] , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|last_channel[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|internal_valid~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|internal_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_002|WideOr0 , mm_interconnect_0|cmd_demux_002|WideOr0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[3]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0] , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[0], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~2 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[1] , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~1 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[2] , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[2], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|Add0~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[3] , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|pending_response_count[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses~1 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|has_pending_responses, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|cmd_src_valid[0]~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|cmd_src_valid[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|cmd_src_valid[0]~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|cmd_src_valid[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|router|src_channel[4]~3 , mm_interconnect_0|router|src_channel[4]~3, multicore, 1
instance = comp, \mm_interconnect_0|router|src_channel[3]~1 , mm_interconnect_0|router|src_channel[3]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~0 , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_valid~1 , mm_interconnect_0|cmd_mux_003|src_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~1 , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~2 , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~3 , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4] , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[3] , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[2] , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~4 , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~4, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~33 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~33, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~25 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~25, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~17 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~17, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~9 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~9, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~1 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~37 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~37, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~29 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~29, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~21 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~21, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[2]~2 , mm_interconnect_0|cmd_mux_003|arb|grant[2]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[2] , mm_interconnect_0|cmd_mux_003|saved_grant[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[108]~48 , mm_interconnect_0|cmd_mux_003|src_data[108]~48, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[108] , mm_interconnect_0|cmd_mux_003|src_data[108], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][108] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][108], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~19, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][108] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][108], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[144] , mm_interconnect_0|rsp_mux_001|src_data[144], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~6 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[6]~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~7 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~7, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~4 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[4]~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~2 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Decoder0~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~1 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~9 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|LessThan14~0 , mm_interconnect_0|hps_h2f_axi_master_agent|LessThan14~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector25~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector25~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[4] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[4], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~9 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~21 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~7 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[5]~7, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|LessThan15~0 , mm_interconnect_0|hps_h2f_axi_master_agent|LessThan15~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector24~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector24~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[5] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[5], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~5 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add1~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~17 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|LessThan16~0 , mm_interconnect_0|hps_h2f_axi_master_agent|LessThan16~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector23~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Selector23~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[6]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~29 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~29, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~9 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[7]~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[7], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~25 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~25, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~45 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~45, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~13 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[9]~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[9], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~41 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~41, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~12 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[10]~12, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[10], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~33 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~33, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~10 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[11]~10, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[11], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~13 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~5 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[12]~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[12], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~77 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~77, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[13]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~21 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[13]~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[13] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[13], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~65 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~65, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[14]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~18 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[14]~18, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[14] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[14], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~69 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~69, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~19 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[15]~19, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[15], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~57 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~57, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~16 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[16]~16, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[16], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~61 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~61, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[17] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[17], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~17 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[17]~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[17]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~49 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~49, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[18]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~14 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[18]~14, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[18] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[18], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~37 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~37, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[19]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~11 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[19]~11, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[19] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[19], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~53 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~53, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[20]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~15 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[20]~15, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[20] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[20], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~73 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~73, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[21]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~20 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[21]~20, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[21] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[21], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~93 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~93, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[22]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~25 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[22]~25, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[22] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[22], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~89 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~89, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[23]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~24 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[23]~24, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[23] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[23], multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~12 , mm_interconnect_0|router_001|Equal0~12, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~7 , mm_interconnect_0|router_001|Equal0~7, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~85 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~85, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[24]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~23 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[24]~23, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[24] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[24], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~81 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~81, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[25]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~22 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[25]~22, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[25] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[25], multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~11 , mm_interconnect_0|router_001|Equal0~11, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~9 , mm_interconnect_0|router_001|Equal0~9, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~8 , mm_interconnect_0|router_001|Equal0~8, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~10 , mm_interconnect_0|router_001|Equal0~10, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~13 , mm_interconnect_0|router_001|Equal0~13, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_valid~2 , mm_interconnect_0|cmd_mux_003|src_valid~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|WideOr1~0 , mm_interconnect_0|cmd_mux_003|WideOr1~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|WideOr1~1 , mm_interconnect_0|cmd_mux_003|WideOr1~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~15 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~15, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~14 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~14, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~12 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~12, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~17 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~17, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~16 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~16, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~13 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~13, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|cp_ready~3 , mm_interconnect_0|leds_s1_agent|cp_ready~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~31 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~31, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~35 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~35, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~43 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~43, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~47 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~47, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][76] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][76], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~12, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][76] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][76], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][78] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][78], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~10, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][78] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][78], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][79] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][79], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~9, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][79] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][79], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][77] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][77], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~11, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][77] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][77], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][75] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][75], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~13, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][75] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][75], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2 , mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][74] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][74], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~8, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][74] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][74], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~6, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0 , mm_interconnect_0|leds_s1_agent|uncompressor|Add1~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add1~2 , mm_interconnect_0|leds_s1_agent|uncompressor|Add1~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add0~3 , mm_interconnect_0|leds_s1_agent|uncompressor|Add0~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[4], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2 , mm_interconnect_0|leds_s1_agent|uncompressor|Add0~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~4, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[5], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1 , mm_interconnect_0|leds_s1_agent|uncompressor|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[6], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0 , mm_interconnect_0|leds_s1_agent|uncompressor|Add0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1 , mm_interconnect_0|leds_s1_agent|uncompressor|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[7], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~7, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[8] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[8], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1 , mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , mm_interconnect_0|leds_s1_agent|uncompressor|burst_uncompress_byte_counter[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0 , mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3 , mm_interconnect_0|leds_s1_agent|uncompressor|last_packet_beat~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|source_endofpacket~0 , mm_interconnect_0|leds_s1_agent|uncompressor|source_endofpacket~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[107]~47 , mm_interconnect_0|cmd_mux_003|src_data[107]~47, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[107] , mm_interconnect_0|cmd_mux_003|src_data[107], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~18, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][107], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[143] , mm_interconnect_0|rsp_mux_001|src_data[143], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[32]~23 , mm_interconnect_0|cmd_mux_003|src_data[32]~23, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[32]~24 , mm_interconnect_0|cmd_mux_003|src_data[32]~24, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|WideOr0~0 , mm_interconnect_0|leds_s1_agent|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0 , mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter~1 , mm_interconnect_0|leds_s1_translator|wait_latency_counter~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_translator|wait_latency_counter[0] , mm_interconnect_0|leds_s1_translator|wait_latency_counter[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|cp_ready~0 , mm_interconnect_0|leds_s1_agent|cp_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0 , mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][127] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][127], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][127] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][127], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|rp_valid , mm_interconnect_0|leds_s1_agent|rp_valid, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src3_valid~2 , mm_interconnect_0|rsp_demux_003|src3_valid~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~13 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~13, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[3]~1 , mm_interconnect_0|cmd_mux_003|arb|grant[3]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[3] , mm_interconnect_0|cmd_mux_003|saved_grant[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|awready~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|adder|Add0~5 , mm_interconnect_0|cmd_mux_003|arb|adder|Add0~5, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[4]~0 , mm_interconnect_0|cmd_mux_003|arb|grant[4]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[4] , mm_interconnect_0|cmd_mux_003|saved_grant[4], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|sink4_ready , mm_interconnect_0|cmd_mux_003|sink4_ready, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[106]~46 , mm_interconnect_0|cmd_mux_003|src_data[106]~46, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[106] , mm_interconnect_0|cmd_mux_003|src_data[106], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][106] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][106], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~17, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][106], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[142] , mm_interconnect_0|rsp_mux_001|src_data[142], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|WideOr0~5 , mm_interconnect_0|rsp_demux_004|WideOr0~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~3 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~2 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][80], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][80] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][80], multicore, 1
instance = comp, \mm_interconnect_0|router_010|always0~0 , mm_interconnect_0|router_010|always0~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[141] , mm_interconnect_0|rsp_mux_001|src_data[141], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~1 , mm_interconnect_0|hps_h2f_axi_master_agent|Selector6~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[63] , mm_interconnect_0|cmd_mux_004|src_data[63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][63], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~3 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[140] , mm_interconnect_0|rsp_mux_001|src_data[140], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|LessThan0~0 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|LessThan0~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[70]~26 , mm_interconnect_0|cmd_mux_004|src_data[70]~26, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|WideOr0~0 , mm_interconnect_0|sdram_s1_agent|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|rf_source_data[109] , mm_interconnect_0|sdram_s1_agent|rf_source_data[109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][109], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~6 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~7 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[2]~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~2 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|always10~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|cp_ready~1 , mm_interconnect_0|sdram_s1_agent|cp_ready~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|m0_read~0 , mm_interconnect_0|sdram_s1_agent|m0_read~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add1~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add1~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~4 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[3] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[3], multicore, 1
instance = comp, \nios|cpu|F_iw[3]~16 , nios|cpu|F_iw[3]~16, multicore, 1
instance = comp, \nios|cpu|F_iw[3]~17 , nios|cpu|F_iw[3]~17, multicore, 1
instance = comp, \nios|cpu|F_iw[3]~18 , nios|cpu|F_iw[3]~18, multicore, 1
instance = comp, \nios|cpu|F_iw[3]~19 , nios|cpu|F_iw[3]~19, multicore, 1
instance = comp, \nios|cpu|D_iw[3]~DUPLICATE , nios|cpu|D_iw[3]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|D_ctrl_alu_subtract~0 , nios|cpu|D_ctrl_alu_subtract~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_alu_subtract~2 , nios|cpu|D_ctrl_alu_subtract~2, multicore, 1
instance = comp, \nios|cpu|D_ctrl_alu_subtract~1 , nios|cpu|D_ctrl_alu_subtract~1, multicore, 1
instance = comp, \nios|cpu|E_alu_sub~0 , nios|cpu|E_alu_sub~0, multicore, 1
instance = comp, \nios|cpu|E_alu_sub , nios|cpu|E_alu_sub, multicore, 1
instance = comp, \nios|cpu|E_mem_byte_en[2]~1 , nios|cpu|E_mem_byte_en[2]~1, multicore, 1
instance = comp, \nios|cpu|d_byteenable[2] , nios|cpu|d_byteenable[2], multicore, 1
instance = comp, \nios|cpu|d_byteenable[3] , nios|cpu|d_byteenable[3], multicore, 1
instance = comp, \nios|cpu|d_byteenable[0] , nios|cpu|d_byteenable[0], multicore, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|WideOr0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent|WideOr0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent|cp_ready~0 , mm_interconnect_0|nios_debug_mem_slave_agent|cp_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|update_grant~0 , mm_interconnect_0|cmd_mux_001|update_grant~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , mm_interconnect_0|cmd_mux_001|packet_in_progress~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|packet_in_progress , mm_interconnect_0|cmd_mux_001|packet_in_progress, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|saved_grant[1] , mm_interconnect_0|cmd_mux_001|saved_grant[1], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 , mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|read~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|read , nios|cpu|the_multicore_nios_cpu_nios2_oci|read, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest~1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_ocimem|waitrequest, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~1 , mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] , mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[0]~0 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[0] , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|always4~0 , mm_interconnect_0|nios_debug_mem_slave_agent_rdata_fifo|always4~0, multicore, 1
instance = comp, \nios|cpu|F_iw[0]~5 , nios|cpu|F_iw[0]~5, multicore, 1
instance = comp, \nios|cpu|F_iw[0]~6 , nios|cpu|F_iw[0]~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~1 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[0] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[0], multicore, 1
instance = comp, \nios|cpu|F_iw[0]~4 , nios|cpu|F_iw[0]~4, multicore, 1
instance = comp, \nios|cpu|F_iw[0]~7 , nios|cpu|F_iw[0]~7, multicore, 1
instance = comp, \nios|cpu|D_iw[0] , nios|cpu|D_iw[0], multicore, 1
instance = comp, \nios|cpu|D_ctrl_logic~0 , nios|cpu|D_ctrl_logic~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_logic~1 , nios|cpu|D_ctrl_logic~1, multicore, 1
instance = comp, \nios|cpu|R_ctrl_logic , nios|cpu|R_ctrl_logic, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_result[24]~DUPLICATE , nios|cpu|E_shift_rot_result[24]~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|E_logic_result[24]~6 , nios|cpu|E_logic_result[24]~6, multicore, 1
instance = comp, \nios|cpu|E_alu_result[24]~7 , nios|cpu|E_alu_result[24]~7, multicore, 1
instance = comp, \nios|cpu|W_alu_result[24]~DUPLICATE , nios|cpu|W_alu_result[24]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal0~1 , mm_interconnect_0|router|Equal0~1, multicore, 1
instance = comp, \mm_interconnect_0|router|src_channel[4]~0 , mm_interconnect_0|router|src_channel[4]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_valid~0 , mm_interconnect_0|cmd_mux_004|src_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|cp_ready~2 , mm_interconnect_0|sdram_s1_agent|cp_ready~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~27, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~20 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~20, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~31 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~31, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~23, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~21 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~15 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~22 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]~22, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~18 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~18, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~17 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~19 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~19, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~16 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~16, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~6 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg~0 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload[0]~2 , mm_interconnect_0|cmd_mux_004|src_payload[0]~2, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg~0 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|endofpacket_reg, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~1 , mm_interconnect_0|cmd_mux_004|src_payload~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload[0]~6 , mm_interconnect_0|cmd_mux_004|src_payload[0]~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|endofpacket_reg, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_endofpacket~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_endofpacket~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload[0]~7 , mm_interconnect_0|cmd_mux_004|src_payload[0]~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~51 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~51, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~55 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~55, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~59 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~59, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~63 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~63, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~35 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~35, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~39, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~43 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~43, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~47 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~47, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~4 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~2 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[59]~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~4 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][61], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[57]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][57], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~3 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][60], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2 , mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[55]~6 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[55]~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~5 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[56]~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[54]~7 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[54]~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][54]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][54]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][54]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][54]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][54]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][54]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][54]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][54]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][54]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][54]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][54] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][54], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3 , mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~30 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~30, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~9 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~13 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~5 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~17 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~21 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~30 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~30, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~9 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~5 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~13 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~6 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~5 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~4 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~17 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~7 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~21 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~8 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~3 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~25 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add0~25, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~25 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add1~25, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[8], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_byte_counter[3], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4 , mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_endofpacket~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_endofpacket~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[139] , mm_interconnect_0|rsp_mux_001|src_data[139], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload[0]~0 , mm_interconnect_0|cmd_mux_004|src_payload[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|last_cycle~0 , mm_interconnect_0|cmd_mux_004|last_cycle~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , mm_interconnect_0|cmd_mux_004|packet_in_progress~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|packet_in_progress , mm_interconnect_0|cmd_mux_004|packet_in_progress, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|update_grant~0 , mm_interconnect_0|cmd_mux_004|update_grant~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|saved_grant[3] , mm_interconnect_0|cmd_mux_004|saved_grant[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[62]~25 , mm_interconnect_0|cmd_mux_004|src_data[62]~25, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[107] , mm_interconnect_0|cmd_mux_004|src_data[107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][107]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][107]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][107]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][107]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][107]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][107]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][107]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][107]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][107]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][107]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][107]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][107]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][107] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][107], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|p1_push_data_to_output[0]~1 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|p1_push_data_to_output[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|out_valid~0 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~9 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[15] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[15], multicore, 1
instance = comp, \nios|cpu|F_iw[15]~33 , nios|cpu|F_iw[15]~33, multicore, 1
instance = comp, \nios|cpu|F_iw[15]~34 , nios|cpu|F_iw[15]~34, multicore, 1
instance = comp, \nios|cpu|F_iw[15]~35 , nios|cpu|F_iw[15]~35, multicore, 1
instance = comp, \nios|cpu|D_iw[15] , nios|cpu|D_iw[15], multicore, 1
instance = comp, \nios|cpu|D_logic_op_raw[1]~0 , nios|cpu|D_logic_op_raw[1]~0, multicore, 1
instance = comp, \nios|cpu|R_compare_op[1] , nios|cpu|R_compare_op[1], multicore, 1
instance = comp, \nios|cpu|R_compare_op[0] , nios|cpu|R_compare_op[0], multicore, 1
instance = comp, \nios|cpu|Add2~117 , nios|cpu|Add2~117, multicore, 1
instance = comp, \nios|cpu|E_logic_result[6]~23 , nios|cpu|E_logic_result[6]~23, multicore, 1
instance = comp, \nios|cpu|Equal127~5 , nios|cpu|Equal127~5, multicore, 1
instance = comp, \nios|cpu|Equal127~6 , nios|cpu|Equal127~6, multicore, 1
instance = comp, \nios|cpu|Equal127~2 , nios|cpu|Equal127~2, multicore, 1
instance = comp, \nios|cpu|Equal127~3 , nios|cpu|Equal127~3, multicore, 1
instance = comp, \nios|cpu|Equal127~4 , nios|cpu|Equal127~4, multicore, 1
instance = comp, \nios|cpu|Equal127~7 , nios|cpu|Equal127~7, multicore, 1
instance = comp, \nios|cpu|Equal127~0 , nios|cpu|Equal127~0, multicore, 1
instance = comp, \nios|cpu|Equal127~1 , nios|cpu|Equal127~1, multicore, 1
instance = comp, \nios|cpu|E_cmp_result~0 , nios|cpu|E_cmp_result~0, multicore, 1
instance = comp, \nios|cpu|W_cmp_result , nios|cpu|W_cmp_result, multicore, 1
instance = comp, \nios|cpu|Equal0~4 , nios|cpu|Equal0~4, multicore, 1
instance = comp, \nios|cpu|R_ctrl_br_uncond , nios|cpu|R_ctrl_br_uncond, multicore, 1
instance = comp, \nios|cpu|D_ctrl_uncond_cti_non_br~1 , nios|cpu|D_ctrl_uncond_cti_non_br~1, multicore, 1
instance = comp, \nios|cpu|D_ctrl_uncond_cti_non_br~0 , nios|cpu|D_ctrl_uncond_cti_non_br~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_uncond_cti_non_br , nios|cpu|R_ctrl_uncond_cti_non_br, multicore, 1
instance = comp, \nios|cpu|F_pc_sel_nxt~0 , nios|cpu|F_pc_sel_nxt~0, multicore, 1
instance = comp, \nios|cpu|F_pc_sel_nxt.10~0 , nios|cpu|F_pc_sel_nxt.10~0, multicore, 1
instance = comp, \nios|cpu|F_pc_no_crst_nxt[9]~16 , nios|cpu|F_pc_no_crst_nxt[9]~16, multicore, 1
instance = comp, \nios|cpu|F_pc[9] , nios|cpu|F_pc[9], multicore, 1
instance = comp, \mm_interconnect_0|router_003|src_channel[2]~0 , mm_interconnect_0|router_003|src_channel[2]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_003|src2_valid~0 , mm_interconnect_0|cmd_demux_003|src2_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_002|src1_valid~0 , mm_interconnect_0|cmd_demux_002|src1_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_valid~2 , mm_interconnect_0|cmd_mux_004|src_valid~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|WideOr1~1 , mm_interconnect_0|cmd_mux_004|WideOr1~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2 , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[2] , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|adder|full_adder.cout[1] , mm_interconnect_0|cmd_mux_004|arb|adder|full_adder.cout[1], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|adder|full_adder.cout[2] , mm_interconnect_0|cmd_mux_004|arb|adder|full_adder.cout[2], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[3] , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|adder|cout~0 , mm_interconnect_0|cmd_mux_004|arb|adder|cout~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|adder|cout~1 , mm_interconnect_0|cmd_mux_004|arb|adder|cout~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|grant[3]~3 , mm_interconnect_0|cmd_mux_004|arb|grant[3]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3 , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~DUPLICATE , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|saved_grant[1]~DUPLICATE , mm_interconnect_0|cmd_mux_004|saved_grant[1]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|WideOr0~2 , mm_interconnect_0|cmd_demux_001|WideOr0~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|WideOr0~3 , mm_interconnect_0|cmd_demux_001|WideOr0~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|WideOr0~0 , mm_interconnect_0|cmd_demux_001|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|WideOr0~4 , mm_interconnect_0|cmd_demux_001|WideOr0~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~11 , mm_interconnect_0|cmd_mux_004|src_payload~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][108], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|LessThan15~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|LessThan15~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~5 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[11] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[11], multicore, 1
instance = comp, \nios|cpu|F_iw[11]~20 , nios|cpu|F_iw[11]~20, multicore, 1
instance = comp, \nios|cpu|F_iw[11]~21 , nios|cpu|F_iw[11]~21, multicore, 1
instance = comp, \nios|cpu|F_iw[11]~22 , nios|cpu|F_iw[11]~22, multicore, 1
instance = comp, \nios|cpu|D_iw[11] , nios|cpu|D_iw[11], multicore, 1
instance = comp, \nios|cpu|D_ctrl_shift_rot~0 , nios|cpu|D_ctrl_shift_rot~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_shift_rot~1 , nios|cpu|D_ctrl_shift_rot~1, multicore, 1
instance = comp, \nios|cpu|R_ctrl_shift_rot , nios|cpu|R_ctrl_shift_rot, multicore, 1
instance = comp, \nios|cpu|E_alu_result[6]~24 , nios|cpu|E_alu_result[6]~24, multicore, 1
instance = comp, \nios|cpu|W_alu_result[6] , nios|cpu|W_alu_result[6], multicore, 1
instance = comp, \mm_interconnect_0|router|Equal0~4 , mm_interconnect_0|router|Equal0~4, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal1~0 , mm_interconnect_0|router|Equal1~0, multicore, 1
instance = comp, \mm_interconnect_0|router|Equal1~1 , mm_interconnect_0|router|Equal1~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|src4_valid~0 , mm_interconnect_0|cmd_demux|src4_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|grant[0]~2 , mm_interconnect_0|cmd_mux_004|arb|grant[0]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|saved_grant[0] , mm_interconnect_0|cmd_mux_004|saved_grant[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[51] , mm_interconnect_0|cmd_mux_004|src_data[51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][51]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][51]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][51]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][51]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][51]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][51]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][51]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][51]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][51]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][51]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][51]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][51]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][51]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][51]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][51], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][51] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][51], multicore, 1
instance = comp, \mm_interconnect_0|router_010|always0~1 , mm_interconnect_0|router_010|always0~1, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload~2 , mm_interconnect_0|rsp_mux_002|src_payload~2, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|WideOr1 , mm_interconnect_0|rsp_mux_002|WideOr1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[55]~0 , mm_interconnect_0|cmd_mux_004|src_data[55]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[55]~1 , mm_interconnect_0|cmd_mux_004|src_data[55]~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[55]~2 , mm_interconnect_0|cmd_mux_004|src_data[55]~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][110], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][110]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][110]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][110], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][110], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][110], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][110], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][110], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][110], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][110], multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_002|src_payload[0]~3 , mm_interconnect_0|rsp_mux_002|src_payload[0]~3, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|WideOr0~4 , mm_interconnect_0|rsp_demux_004|WideOr0~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|WideOr0~2 , mm_interconnect_0|rsp_demux_004|WideOr0~2, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|WideOr0~3 , mm_interconnect_0|rsp_demux_004|WideOr0~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1, multicore, 1
instance = comp, \nios|cpu|F_iw[16]~36 , nios|cpu|F_iw[16]~36, multicore, 1
instance = comp, \nios|cpu|F_iw[16]~37 , nios|cpu|F_iw[16]~37, multicore, 1
instance = comp, \nios|cpu|D_iw[16] , nios|cpu|D_iw[16], multicore, 1
instance = comp, \nios|cpu|D_ctrl_break~0 , nios|cpu|D_ctrl_break~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_break~1 , nios|cpu|D_ctrl_break~1, multicore, 1
instance = comp, \nios|cpu|R_ctrl_break , nios|cpu|R_ctrl_break, multicore, 1
instance = comp, \nios|cpu|hbreak_enabled~0 , nios|cpu|hbreak_enabled~0, multicore, 1
instance = comp, \nios|cpu|hbreak_enabled , nios|cpu|hbreak_enabled, multicore, 1
instance = comp, \nios|cpu|wait_for_one_post_bret_inst~0 , nios|cpu|wait_for_one_post_bret_inst~0, multicore, 1
instance = comp, \nios|cpu|wait_for_one_post_bret_inst , nios|cpu|wait_for_one_post_bret_inst, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|break_on_reset, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|jtag_break, multicore, 1
instance = comp, \nios|cpu|hbreak_pending_nxt~0 , nios|cpu|hbreak_pending_nxt~0, multicore, 1
instance = comp, \nios|cpu|hbreak_pending , nios|cpu|hbreak_pending, multicore, 1
instance = comp, \nios|cpu|hbreak_req~0 , nios|cpu|hbreak_req~0, multicore, 1
instance = comp, \nios|cpu|D_iw[1]~0 , nios|cpu|D_iw[1]~0, multicore, 1
instance = comp, \nios|cpu|F_iw[4]~1 , nios|cpu|F_iw[4]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~0 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[4] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[4], multicore, 1
instance = comp, \nios|cpu|F_iw[4]~0 , nios|cpu|F_iw[4]~0, multicore, 1
instance = comp, \nios|cpu|F_iw[4]~2 , nios|cpu|F_iw[4]~2, multicore, 1
instance = comp, \nios|cpu|F_iw[4]~3 , nios|cpu|F_iw[4]~3, multicore, 1
instance = comp, \nios|cpu|D_iw[4] , nios|cpu|D_iw[4], multicore, 1
instance = comp, \nios|cpu|Equal0~0 , nios|cpu|Equal0~0, multicore, 1
instance = comp, \nios|cpu|Equal62~13 , nios|cpu|Equal62~13, multicore, 1
instance = comp, \nios|cpu|D_op_wrctl , nios|cpu|D_op_wrctl, multicore, 1
instance = comp, \nios|cpu|R_ctrl_wrctl_inst~DUPLICATE , nios|cpu|R_ctrl_wrctl_inst~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|W_ienable_reg[0]~0 , nios|cpu|W_ienable_reg[0]~0, multicore, 1
instance = comp, \nios|cpu|W_ienable_reg[0] , nios|cpu|W_ienable_reg[0], multicore, 1
instance = comp, \nios|cpu|W_ipending_reg_nxt[0]~0 , nios|cpu|W_ipending_reg_nxt[0]~0, multicore, 1
instance = comp, \nios|cpu|W_ipending_reg[0] , nios|cpu|W_ipending_reg[0], multicore, 1
instance = comp, \nios|cpu|intr_req , nios|cpu|intr_req, multicore, 1
instance = comp, \nios|cpu|F_iw[2]~14 , nios|cpu|F_iw[2]~14, multicore, 1
instance = comp, \nios|cpu|F_iw[2]~13 , nios|cpu|F_iw[2]~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~3 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[2] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[2], multicore, 1
instance = comp, \nios|cpu|F_iw[2]~12 , nios|cpu|F_iw[2]~12, multicore, 1
instance = comp, \nios|cpu|F_iw[2]~15 , nios|cpu|F_iw[2]~15, multicore, 1
instance = comp, \nios|cpu|D_iw[2] , nios|cpu|D_iw[2], multicore, 1
instance = comp, \nios|cpu|D_ctrl_ld~0 , nios|cpu|D_ctrl_ld~0, multicore, 1
instance = comp, \nios|cpu|R_ctrl_ld , nios|cpu|R_ctrl_ld, multicore, 1
instance = comp, \nios|cpu|d_read_nxt , nios|cpu|d_read_nxt, multicore, 1
instance = comp, \nios|cpu|d_read , nios|cpu|d_read, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 , mm_interconnect_0|nios_data_master_translator|end_begintransfer~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|end_begintransfer , mm_interconnect_0|nios_data_master_translator|end_begintransfer, multicore, 1
instance = comp, \nios|cpu|d_write_nxt~0 , nios|cpu|d_write_nxt~0, multicore, 1
instance = comp, \nios|cpu|E_st_stall , nios|cpu|E_st_stall, multicore, 1
instance = comp, \nios|cpu|d_write , nios|cpu|d_write, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|write_accepted~1 , mm_interconnect_0|nios_data_master_translator|write_accepted~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|write_accepted , mm_interconnect_0|nios_data_master_translator|write_accepted, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|src1_valid~0 , mm_interconnect_0|cmd_demux|src1_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[0]~4 , mm_interconnect_0|cmd_mux_003|arb|grant[0]~4, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE , mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][98] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][98], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src3_valid~0 , mm_interconnect_0|rsp_demux_003|src3_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent|uncompressor|sink_ready~0 , mm_interconnect_0|leds_s1_agent|uncompressor|sink_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|write~1 , mm_interconnect_0|leds_s1_agent_rsp_fifo|write~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][66], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6 , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~6, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66] , mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][66], multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|WideOr0~0 , mm_interconnect_0|rsp_demux_003|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1 , mm_interconnect_0|leds_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|out_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1 , mm_interconnect_0|rsp_mux_001|WideOr1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|write_addr_data_both_valid~0 , mm_interconnect_0|hps_h2f_axi_master_agent|write_addr_data_both_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[1]~3 , mm_interconnect_0|cmd_mux_003|arb|grant[1]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[1]~feeder , mm_interconnect_0|cmd_mux_003|saved_grant[1]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[1] , mm_interconnect_0|cmd_mux_003|saved_grant[1], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|ShiftLeft0~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|ShiftLeft0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[77]~5 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[77]~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[77]~6 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[77]~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~3 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[3] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[75]~2 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[75]~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~4 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[4] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[76]~3 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[76]~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[76]~4 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[76]~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~6 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[5] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[77]~7 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[77]~7, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~5 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[6] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[78]~10 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[78]~10, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~2 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|Add2~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[7] , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|byte_cnt_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[79]~1 , mm_interconnect_0|hps_h2f_axi_master_wr_to_leds_s1_cmd_width_adapter|out_data[79]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_leds_s1_cmd_width_adapter|ShiftLeft0~1 , mm_interconnect_0|hps_h2f_axi_master_rd_to_leds_s1_cmd_width_adapter|ShiftLeft0~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~6 , mm_interconnect_0|cmd_mux_003|src_payload~6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add6~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add6~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[3] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[75]~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[75]~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[4] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[4], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[76]~2 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[76]~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~5 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[5] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[5], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[77]~4 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[77]~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~4 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~4, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[6] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[6], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[78]~3 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|write_cp_data[78]~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1 , mm_interconnect_0|hps_h2f_lw_axi_master_agent|Add7~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[7] , mm_interconnect_0|hps_h2f_lw_axi_master_agent|burst_bytecount[7], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~7 , mm_interconnect_0|cmd_mux_003|src_payload~7, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~9 , mm_interconnect_0|cmd_mux_003|src_payload~9, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[77]~11 , mm_interconnect_0|cmd_mux_003|src_data[77]~11, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[77]~10 , mm_interconnect_0|cmd_mux_003|src_data[77]~10, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[77]~9 , mm_interconnect_0|cmd_mux_003|src_data[77]~9, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[77]~12 , mm_interconnect_0|cmd_mux_003|src_data[77]~12, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~8 , mm_interconnect_0|cmd_mux_003|src_payload~8, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[78]~7 , mm_interconnect_0|cmd_mux_003|src_data[78]~7, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[78]~6 , mm_interconnect_0|cmd_mux_003|src_data[78]~6, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[78]~8 , mm_interconnect_0|cmd_mux_003|src_data[78]~8, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[76]~3 , mm_interconnect_0|cmd_mux_003|src_data[76]~3, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[76]~4 , mm_interconnect_0|cmd_mux_003|src_data[76]~4, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[76]~5 , mm_interconnect_0|cmd_mux_003|src_data[76]~5, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[75]~2 , mm_interconnect_0|cmd_mux_003|src_data[75]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[75] , mm_interconnect_0|cmd_mux_003|src_data[75], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7] , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, multicore, 1
instance = comp, \mm_interconnect_0|router|src_channel[4]~2 , mm_interconnect_0|router|src_channel[4]~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~1 , mm_interconnect_0|cmd_demux|sink_ready~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~0 , mm_interconnect_0|cmd_demux|sink_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~0 , mm_interconnect_0|cmd_demux|WideOr0~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~1 , mm_interconnect_0|cmd_demux|WideOr0~1, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|write_accepted~0 , mm_interconnect_0|nios_data_master_translator|write_accepted~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|read_accepted~0 , mm_interconnect_0|nios_data_master_translator|read_accepted~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|read_accepted , mm_interconnect_0|nios_data_master_translator|read_accepted, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_translator|uav_read~0 , mm_interconnect_0|nios_data_master_translator|uav_read~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, multicore, 1
instance = comp, \mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , mm_interconnect_0|leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|WideOr0~1 , mm_interconnect_0|cmd_demux_001|WideOr0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0 , mm_interconnect_0|hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~0 , mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable , mm_interconnect_0|hps_h2f_axi_master_agent|sop_enable, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~8 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[8]~8, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[8], multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~3 , mm_interconnect_0|router_001|Equal0~3, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~5 , mm_interconnect_0|router_001|Equal0~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~5 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[26]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~3 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[26]~3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[26] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[26], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~1 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|Add0~1, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[27]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~2 , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|out_data[27]~2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[27] , mm_interconnect_0|hps_h2f_axi_master_agent|align_address_to_size|address_burst[27], multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~0 , mm_interconnect_0|router_001|Equal0~0, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~2 , mm_interconnect_0|router_001|Equal0~2, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~4 , mm_interconnect_0|router_001|Equal0~4, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~1 , mm_interconnect_0|router_001|Equal0~1, multicore, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~6 , mm_interconnect_0|router_001|Equal0~6, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|WideOr1~0 , mm_interconnect_0|cmd_mux_004|WideOr1~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_002|sink_ready~0 , mm_interconnect_0|cmd_demux_002|sink_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|suppress_change_dest_id~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|suppress_change_dest_id~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0 , mm_interconnect_0|hps_h2f_axi_master_rd_limiter|cmd_sink_ready~0, multicore, 1
instance = comp, \mm_interconnect_0|router_002|Equal0~0 , mm_interconnect_0|router_002|Equal0~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_002|src1_valid~1 , mm_interconnect_0|cmd_demux_002|src1_valid~1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|grant[2]~0 , mm_interconnect_0|cmd_mux_004|arb|grant[2]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|saved_grant[2] , mm_interconnect_0|cmd_mux_004|saved_grant[2], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][48]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][48]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][48]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][48]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][48]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][48]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][48]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][48]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][48]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][48]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][48]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][48]~feeder, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][48] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][48], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~5 , mm_interconnect_0|sdram_s1_agent|uncompressor|last_packet_beat~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_busy~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~4 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~5 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|p1_push_data_to_output[0]~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_wr_rsp_width_adapter|p1_push_data_to_output[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0 , mm_interconnect_0|sdram_s1_to_hps_h2f_axi_master_rd_rsp_width_adapter|out_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|WideOr0~6 , mm_interconnect_0|rsp_demux_004|WideOr0~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~0, multicore, 1
instance = comp, \sdram|Add0~9 , sdram|Add0~9, multicore, 1
instance = comp, \sdram|refresh_counter[0] , sdram|refresh_counter[0], multicore, 1
instance = comp, \sdram|Add0~5 , sdram|Add0~5, multicore, 1
instance = comp, \sdram|refresh_counter~1 , sdram|refresh_counter~1, multicore, 1
instance = comp, \sdram|refresh_counter[1] , sdram|refresh_counter[1], multicore, 1
instance = comp, \sdram|Add0~49 , sdram|Add0~49, multicore, 1
instance = comp, \sdram|refresh_counter[2] , sdram|refresh_counter[2], multicore, 1
instance = comp, \sdram|Add0~45 , sdram|Add0~45, multicore, 1
instance = comp, \sdram|refresh_counter[3]~12 , sdram|refresh_counter[3]~12, multicore, 1
instance = comp, \sdram|refresh_counter[3] , sdram|refresh_counter[3], multicore, 1
instance = comp, \sdram|Add0~41 , sdram|Add0~41, multicore, 1
instance = comp, \sdram|refresh_counter~7 , sdram|refresh_counter~7, multicore, 1
instance = comp, \sdram|refresh_counter[4] , sdram|refresh_counter[4], multicore, 1
instance = comp, \sdram|Add0~37 , sdram|Add0~37, multicore, 1
instance = comp, \sdram|refresh_counter~6 , sdram|refresh_counter~6, multicore, 1
instance = comp, \sdram|refresh_counter[5] , sdram|refresh_counter[5], multicore, 1
instance = comp, \sdram|Add0~33 , sdram|Add0~33, multicore, 1
instance = comp, \sdram|refresh_counter~5 , sdram|refresh_counter~5, multicore, 1
instance = comp, \sdram|refresh_counter[6] , sdram|refresh_counter[6], multicore, 1
instance = comp, \sdram|Add0~1 , sdram|Add0~1, multicore, 1
instance = comp, \sdram|refresh_counter~0 , sdram|refresh_counter~0, multicore, 1
instance = comp, \sdram|refresh_counter[7] , sdram|refresh_counter[7], multicore, 1
instance = comp, \sdram|Add0~29 , sdram|Add0~29, multicore, 1
instance = comp, \sdram|refresh_counter[8]~11 , sdram|refresh_counter[8]~11, multicore, 1
instance = comp, \sdram|refresh_counter[8]~DUPLICATE , sdram|refresh_counter[8]~DUPLICATE, multicore, 1
instance = comp, \sdram|Add0~25 , sdram|Add0~25, multicore, 1
instance = comp, \sdram|refresh_counter[9]~10 , sdram|refresh_counter[9]~10, multicore, 1
instance = comp, \sdram|refresh_counter[9]~DUPLICATE , sdram|refresh_counter[9]~DUPLICATE, multicore, 1
instance = comp, \sdram|Add0~21 , sdram|Add0~21, multicore, 1
instance = comp, \sdram|refresh_counter~4 , sdram|refresh_counter~4, multicore, 1
instance = comp, \sdram|refresh_counter[10]~DUPLICATE , sdram|refresh_counter[10]~DUPLICATE, multicore, 1
instance = comp, \sdram|Add0~17 , sdram|Add0~17, multicore, 1
instance = comp, \sdram|refresh_counter~3 , sdram|refresh_counter~3, multicore, 1
instance = comp, \sdram|refresh_counter[11] , sdram|refresh_counter[11], multicore, 1
instance = comp, \sdram|Add0~13 , sdram|Add0~13, multicore, 1
instance = comp, \sdram|refresh_counter~2 , sdram|refresh_counter~2, multicore, 1
instance = comp, \sdram|refresh_counter[12] , sdram|refresh_counter[12], multicore, 1
instance = comp, \sdram|refresh_counter[8] , sdram|refresh_counter[8], multicore, 1
instance = comp, \sdram|refresh_counter[10] , sdram|refresh_counter[10], multicore, 1
instance = comp, \sdram|refresh_counter[9] , sdram|refresh_counter[9], multicore, 1
instance = comp, \sdram|Equal0~0 , sdram|Equal0~0, multicore, 1
instance = comp, \sdram|Equal0~1 , sdram|Equal0~1, multicore, 1
instance = comp, \sdram|Equal0~2 , sdram|Equal0~2, multicore, 1
instance = comp, \sdram|WideOr6 , sdram|WideOr6, multicore, 1
instance = comp, \sdram|i_next.000~0 , sdram|i_next.000~0, multicore, 1
instance = comp, \sdram|i_next.000 , sdram|i_next.000, multicore, 1
instance = comp, \sdram|Selector7~0 , sdram|Selector7~0, multicore, 1
instance = comp, \sdram|i_state.000 , sdram|i_state.000, multicore, 1
instance = comp, \sdram|Selector8~0 , sdram|Selector8~0, multicore, 1
instance = comp, \sdram|i_state.001 , sdram|i_state.001, multicore, 1
instance = comp, \sdram|Selector6~0 , sdram|Selector6~0, multicore, 1
instance = comp, \sdram|i_refs[0] , sdram|i_refs[0], multicore, 1
instance = comp, \sdram|Selector5~0 , sdram|Selector5~0, multicore, 1
instance = comp, \sdram|i_refs[1] , sdram|i_refs[1], multicore, 1
instance = comp, \sdram|Selector4~0 , sdram|Selector4~0, multicore, 1
instance = comp, \sdram|i_refs[2] , sdram|i_refs[2], multicore, 1
instance = comp, \sdram|Selector18~0 , sdram|Selector18~0, multicore, 1
instance = comp, \sdram|Selector16~0 , sdram|Selector16~0, multicore, 1
instance = comp, \sdram|i_next.010 , sdram|i_next.010, multicore, 1
instance = comp, \sdram|Selector9~0 , sdram|Selector9~0, multicore, 1
instance = comp, \sdram|i_state.010 , sdram|i_state.010, multicore, 1
instance = comp, \sdram|Selector18~1 , sdram|Selector18~1, multicore, 1
instance = comp, \sdram|i_next.111 , sdram|i_next.111, multicore, 1
instance = comp, \sdram|Selector12~0 , sdram|Selector12~0, multicore, 1
instance = comp, \sdram|i_state.111 , sdram|i_state.111, multicore, 1
instance = comp, \sdram|i_count[0]~1 , sdram|i_count[0]~1, multicore, 1
instance = comp, \sdram|i_count[0]~3 , sdram|i_count[0]~3, multicore, 1
instance = comp, \sdram|i_count[0] , sdram|i_count[0], multicore, 1
instance = comp, \sdram|i_count[1]~2 , sdram|i_count[1]~2, multicore, 1
instance = comp, \sdram|i_count[1] , sdram|i_count[1], multicore, 1
instance = comp, \sdram|Selector13~0 , sdram|Selector13~0, multicore, 1
instance = comp, \sdram|Selector13~1 , sdram|Selector13~1, multicore, 1
instance = comp, \sdram|i_count[2] , sdram|i_count[2], multicore, 1
instance = comp, \sdram|Selector10~0 , sdram|Selector10~0, multicore, 1
instance = comp, \sdram|i_state.011 , sdram|i_state.011, multicore, 1
instance = comp, \sdram|i_count[0]~0 , sdram|i_count[0]~0, multicore, 1
instance = comp, \sdram|i_state.101 , sdram|i_state.101, multicore, 1
instance = comp, \sdram|Selector17~0 , sdram|Selector17~0, multicore, 1
instance = comp, \sdram|i_next.101 , sdram|i_next.101, multicore, 1
instance = comp, \sdram|i_state.101~0 , sdram|i_state.101~0, multicore, 1
instance = comp, \sdram|i_state.101~DUPLICATE , sdram|i_state.101~DUPLICATE, multicore, 1
instance = comp, \sdram|init_done~0 , sdram|init_done~0, multicore, 1
instance = comp, \sdram|init_done , sdram|init_done, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~8 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~8, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~10 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~10, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~9 , mm_interconnect_0|hps_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|Decoder0~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~17 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~21 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~25 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~25, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add5~13 , mm_interconnect_0|hps_h2f_axi_master_agent|Add5~13, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~26 , mm_interconnect_0|cmd_mux_004|src_payload~26, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~17 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~21 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~25 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~25, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_agent|Add4~13 , mm_interconnect_0|hps_h2f_axi_master_agent|Add4~13, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~25 , mm_interconnect_0|cmd_mux_004|src_payload~25, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~27 , mm_interconnect_0|cmd_mux_004|src_payload~27, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[7]~0 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[7]~0, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~69 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~69, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[3] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~73 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~73, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[4] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~77 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~77, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[5] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~81 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~81, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[6] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~85 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~85, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[7] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~89 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~89, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[8] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[8], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~93 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~93, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[9] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[9], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~73 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~73, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[3] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~77 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~77, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~81 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~81, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~85 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~85, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~89 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~89, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~93 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~93, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~97 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~97, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[9] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[9], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~69 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~69, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[3] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~73 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~73, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[4] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~77 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~77, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[5] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~81 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~81, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[6] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~85 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~85, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[7] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~89 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~89, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[8] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[8], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~93 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~93, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[9]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[27]~104 , mm_interconnect_0|cmd_mux_004|src_data[27]~104, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[27]~105 , mm_interconnect_0|cmd_mux_004|src_data[27]~105, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[27]~106 , mm_interconnect_0|cmd_mux_004|src_data[27]~106, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~23 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~23, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[8]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[26]~101 , mm_interconnect_0|cmd_mux_004|src_data[26]~101, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[26]~102 , mm_interconnect_0|cmd_mux_004|src_data[26]~102, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[26]~103 , mm_interconnect_0|cmd_mux_004|src_data[26]~103, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~22 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~22, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~72 , mm_interconnect_0|cmd_mux_004|src_payload~72, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~37 , mm_interconnect_0|cmd_mux_004|src_payload~37, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~38 , mm_interconnect_0|cmd_mux_004|src_payload~38, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~33 , mm_interconnect_0|cmd_mux_004|src_payload~33, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~34 , mm_interconnect_0|cmd_mux_004|src_payload~34, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~35 , mm_interconnect_0|cmd_mux_004|src_payload~35, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~36 , mm_interconnect_0|cmd_mux_004|src_payload~36, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~29 , mm_interconnect_0|cmd_mux_004|src_payload~29, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~30 , mm_interconnect_0|cmd_mux_004|src_payload~30, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~31 , mm_interconnect_0|cmd_mux_004|src_payload~31, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~32 , mm_interconnect_0|cmd_mux_004|src_payload~32, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~28 , mm_interconnect_0|cmd_mux_004|src_payload~28, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[21]~84 , mm_interconnect_0|cmd_mux_004|src_data[21]~84, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[21]~82 , mm_interconnect_0|cmd_mux_004|src_data[21]~82, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[21]~83 , mm_interconnect_0|cmd_mux_004|src_data[21]~83, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[21]~85 , mm_interconnect_0|cmd_mux_004|src_data[21]~85, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~17 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3]~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[3], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~73, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[22]~86 , mm_interconnect_0|cmd_mux_004|src_data[22]~86, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[22]~87 , mm_interconnect_0|cmd_mux_004|src_data[22]~87, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[22]~88 , mm_interconnect_0|cmd_mux_004|src_data[22]~88, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[22]~89 , mm_interconnect_0|cmd_mux_004|src_data[22]~89, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~18 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4]~18, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~77, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[5]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[23]~92 , mm_interconnect_0|cmd_mux_004|src_data[23]~92, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[23]~91 , mm_interconnect_0|cmd_mux_004|src_data[23]~91, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[23]~90 , mm_interconnect_0|cmd_mux_004|src_data[23]~90, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[23]~93 , mm_interconnect_0|cmd_mux_004|src_data[23]~93, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~19 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5]~19, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~81, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[6]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[24]~96 , mm_interconnect_0|cmd_mux_004|src_data[24]~96, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[24]~94 , mm_interconnect_0|cmd_mux_004|src_data[24]~94, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[24]~95 , mm_interconnect_0|cmd_mux_004|src_data[24]~95, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[24]~97 , mm_interconnect_0|cmd_mux_004|src_data[24]~97, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~20 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~20, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~85, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[7]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[7]~DUPLICATE , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[7]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[25]~98 , mm_interconnect_0|cmd_mux_004|src_data[25]~98, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[25]~99 , mm_interconnect_0|cmd_mux_004|src_data[25]~99, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[25]~100 , mm_interconnect_0|cmd_mux_004|src_data[25]~100, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~21 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~89, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[8], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~93, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[9], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~97, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~101 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~101, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[10]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~97 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~97, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[10] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[10], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[28]~107 , mm_interconnect_0|cmd_mux_004|src_data[28]~107, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[28]~108 , mm_interconnect_0|cmd_mux_004|src_data[28]~108, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~97 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~97, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[10] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[10], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[28]~109 , mm_interconnect_0|cmd_mux_004|src_data[28]~109, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~24 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~24, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[10], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~33 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~33, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[11] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[11], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~37 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~37, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[11], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~33 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~33, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[11] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[11], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[29]~55 , mm_interconnect_0|cmd_mux_004|src_data[29]~55, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[29]~56 , mm_interconnect_0|cmd_mux_004|src_data[29]~56, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[29]~57 , mm_interconnect_0|cmd_mux_004|src_data[29]~57, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~8 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~8, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[11], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|wr_address~0 , sdram|the_multicore_sdram_input_efifo_module|wr_address~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|wr_address , sdram|the_multicore_sdram_input_efifo_module|wr_address, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0 , sdram|the_multicore_sdram_input_efifo_module|entry_1[43]~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[28] , sdram|the_multicore_sdram_input_efifo_module|entry_1[28], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[28]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[28]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0 , sdram|the_multicore_sdram_input_efifo_module|entry_0[43]~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[28] , sdram|the_multicore_sdram_input_efifo_module|entry_0[28], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2 , sdram|the_multicore_sdram_input_efifo_module|rd_data[28]~2, multicore, 1
instance = comp, \sdram|active_rnw~1 , sdram|active_rnw~1, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|Equal1~0 , sdram|the_multicore_sdram_input_efifo_module|Equal1~0, multicore, 1
instance = comp, \sdram|active_rnw~0 , sdram|active_rnw~0, multicore, 1
instance = comp, \sdram|active_rnw~2 , sdram|active_rnw~2, multicore, 1
instance = comp, \sdram|active_addr[10] , sdram|active_addr[10], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~41 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~41, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[12] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[12], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~9 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~9, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[13] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[13], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~13 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~13, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[14] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[14], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~45 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~45, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[15] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[15], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~49 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~49, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~53 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~53, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[17] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[17], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~57 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~57, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~61 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~61, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[19] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[19], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~65 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~65, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[20] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[20], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~17 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~17, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[21] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[21], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~21 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~21, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[22]~DUPLICATE , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[22]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~25 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~25, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[23] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[23], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~29 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~29, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[24] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[24], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~37 , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|Add3~37, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[25] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[25], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[43]~58 , mm_interconnect_0|cmd_mux_004|src_data[43]~58, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~45 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~45, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[12] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[12], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~13 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~17 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~17, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~49 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~49, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~53 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~53, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[16] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[16], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~57 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~57, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[17], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~61 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~61, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~65 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~65, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[19], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~69 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~69, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[20], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~21 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~21, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~25 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~25, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~29 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~29, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[23], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~33 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~33, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~41 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Add1~41, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25] , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[25], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[43]~59 , mm_interconnect_0|cmd_mux_004|src_data[43]~59, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~41 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~41, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[12] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[12], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~9 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~9, multicore, 1
instance = comp, \nios|cpu|F_pc[11]~_wirecell , nios|cpu|F_pc[11]~_wirecell, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[13] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[13], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~13 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~13, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[14] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[14], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~45 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~45, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[15] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[15], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~49 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~49, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[16] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[16], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~53 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~53, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[17] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[17], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~57 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~57, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~61 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~61, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[19]~DUPLICATE , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[19]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~65 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~65, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[20] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[20], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~17 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~17, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[21] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[21], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~21 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~21, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[22] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[22], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~25 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~25, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[23] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[23], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~29 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~29, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[24] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[24], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~37 , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|Add3~37, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[25] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[25], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[43]~60 , mm_interconnect_0|cmd_mux_004|src_data[43]~60, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~9 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25]~9, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[24]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[42]~52 , mm_interconnect_0|cmd_mux_004|src_data[42]~52, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[42]~53 , mm_interconnect_0|cmd_mux_004|src_data[42]~53, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[42]~54 , mm_interconnect_0|cmd_mux_004|src_data[42]~54, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~7 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24]~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[41]~49 , mm_interconnect_0|cmd_mux_004|src_data[41]~49, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[41]~50 , mm_interconnect_0|cmd_mux_004|src_data[41]~50, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[41]~51 , mm_interconnect_0|cmd_mux_004|src_data[41]~51, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~6 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23]~6, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[22] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[22], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[40]~46 , mm_interconnect_0|cmd_mux_004|src_data[40]~46, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[22]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[40]~47 , mm_interconnect_0|cmd_mux_004|src_data[40]~47, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[40]~48 , mm_interconnect_0|cmd_mux_004|src_data[40]~48, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~5 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22]~5, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[21]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[39]~43 , mm_interconnect_0|cmd_mux_004|src_data[39]~43, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[39]~44 , mm_interconnect_0|cmd_mux_004|src_data[39]~44, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[39]~45 , mm_interconnect_0|cmd_mux_004|src_data[39]~45, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~4 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21]~4, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[38]~79 , mm_interconnect_0|cmd_mux_004|src_data[38]~79, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[38]~80 , mm_interconnect_0|cmd_mux_004|src_data[38]~80, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[38]~81 , mm_interconnect_0|cmd_mux_004|src_data[38]~81, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~16 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20]~16, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20], multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[19] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[19], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[37]~76 , mm_interconnect_0|cmd_mux_004|src_data[37]~76, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[37]~77 , mm_interconnect_0|cmd_mux_004|src_data[37]~77, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[37]~78 , mm_interconnect_0|cmd_mux_004|src_data[37]~78, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~15 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19]~15, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[18] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[18], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[36]~73 , mm_interconnect_0|cmd_mux_004|src_data[36]~73, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[18]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[36]~74 , mm_interconnect_0|cmd_mux_004|src_data[36]~74, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[18] , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[18], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[36]~75 , mm_interconnect_0|cmd_mux_004|src_data[36]~75, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~14 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18]~14, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18], multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[15]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[33]~64 , mm_interconnect_0|cmd_mux_004|src_data[33]~64, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[33]~65 , mm_interconnect_0|cmd_mux_004|src_data[33]~65, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[33]~66 , mm_interconnect_0|cmd_mux_004|src_data[33]~66, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~11 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~11, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[32]~40 , mm_interconnect_0|cmd_mux_004|src_data[32]~40, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[14]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[32]~41 , mm_interconnect_0|cmd_mux_004|src_data[32]~41, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[32]~42 , mm_interconnect_0|cmd_mux_004|src_data[32]~42, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~3 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[30]~61 , mm_interconnect_0|cmd_mux_004|src_data[30]~61, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[30]~62 , mm_interconnect_0|cmd_mux_004|src_data[30]~62, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[12]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[30]~63 , mm_interconnect_0|cmd_mux_004|src_data[30]~63, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~10 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~10, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[12], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13]~DUPLICATE , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[13]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[13]~DUPLICATE , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[13]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[31]~37 , mm_interconnect_0|cmd_mux_004|src_data[31]~37, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[31]~38 , mm_interconnect_0|cmd_mux_004|src_data[31]~38, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[13]~DUPLICATE , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[13]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[31]~39 , mm_interconnect_0|cmd_mux_004|src_data[31]~39, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~2 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~2, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[13], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[14], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[15], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE , mm_interconnect_0|nios_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[16]~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[16] , mm_interconnect_0|nios_data_master_to_sdram_s1_cmd_width_adapter|address_reg[16], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[34]~67 , mm_interconnect_0|cmd_mux_004|src_data[34]~67, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[34]~68 , mm_interconnect_0|cmd_mux_004|src_data[34]~68, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[34]~69 , mm_interconnect_0|cmd_mux_004|src_data[34]~69, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~12 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~12, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[16], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[35]~70 , mm_interconnect_0|cmd_mux_004|src_data[35]~70, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[35]~71 , mm_interconnect_0|cmd_mux_004|src_data[35]~71, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[35]~72 , mm_interconnect_0|cmd_mux_004|src_data[35]~72, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~13 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~13, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[17], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[21], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[22], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[23], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[24], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[25], multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[42] , sdram|the_multicore_sdram_input_efifo_module|entry_0[42], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[42]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[42]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[42] , sdram|the_multicore_sdram_input_efifo_module|entry_1[42], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~3 , sdram|the_multicore_sdram_input_efifo_module|rd_data[42]~3, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|m0_write~1 , mm_interconnect_0|sdram_s1_agent|m0_write~1, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[43] , sdram|the_multicore_sdram_input_efifo_module|entry_0[43], multicore, 1
instance = comp, \sdram|m_state.000000001 , sdram|m_state.000000001, multicore, 1
instance = comp, \sdram|Selector30~0 , sdram|Selector30~0, multicore, 1
instance = comp, \sdram|active_cs_n~0 , sdram|active_cs_n~0, multicore, 1
instance = comp, \sdram|active_cs_n , sdram|active_cs_n, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[43] , sdram|the_multicore_sdram_input_efifo_module|entry_1[43], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17 , sdram|the_multicore_sdram_input_efifo_module|rd_data[43]~17, multicore, 1
instance = comp, \sdram|active_rnw , sdram|active_rnw, multicore, 1
instance = comp, \sdram|pending~1 , sdram|pending~1, multicore, 1
instance = comp, \sdram|active_addr[24] , sdram|active_addr[24], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[29] , sdram|the_multicore_sdram_input_efifo_module|entry_1[29], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[29] , sdram|the_multicore_sdram_input_efifo_module|entry_0[29], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16 , sdram|the_multicore_sdram_input_efifo_module|rd_data[29]~16, multicore, 1
instance = comp, \sdram|active_addr[11] , sdram|active_addr[11], multicore, 1
instance = comp, \sdram|Equal3~4 , sdram|Equal3~4, multicore, 1
instance = comp, \sdram|pending~2 , sdram|pending~2, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[38] , sdram|the_multicore_sdram_input_efifo_module|entry_1[38], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[38]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[38]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[38] , sdram|the_multicore_sdram_input_efifo_module|entry_0[38], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0 , sdram|the_multicore_sdram_input_efifo_module|rd_data[38]~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[39]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[39]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[39] , sdram|the_multicore_sdram_input_efifo_module|entry_0[39], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[39]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[39]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[39] , sdram|the_multicore_sdram_input_efifo_module|entry_1[39], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1 , sdram|the_multicore_sdram_input_efifo_module|rd_data[39]~1, multicore, 1
instance = comp, \sdram|active_addr[21] , sdram|active_addr[21], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[41]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[41]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[41] , sdram|the_multicore_sdram_input_efifo_module|entry_1[41], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[41] , sdram|the_multicore_sdram_input_efifo_module|entry_0[41], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~21 , sdram|the_multicore_sdram_input_efifo_module|rd_data[41]~21, multicore, 1
instance = comp, \sdram|active_addr[23] , sdram|active_addr[23], multicore, 1
instance = comp, \sdram|Equal3~3 , sdram|Equal3~3, multicore, 1
instance = comp, \sdram|active_addr[20] , sdram|active_addr[20], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[40] , sdram|the_multicore_sdram_input_efifo_module|entry_1[40], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[40] , sdram|the_multicore_sdram_input_efifo_module|entry_0[40], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~20 , sdram|the_multicore_sdram_input_efifo_module|rd_data[40]~20, multicore, 1
instance = comp, \sdram|active_addr[22] , sdram|active_addr[22], multicore, 1
instance = comp, \sdram|Equal3~2 , sdram|Equal3~2, multicore, 1
instance = comp, \sdram|pending~0 , sdram|pending~0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[31] , sdram|the_multicore_sdram_input_efifo_module|entry_1[31], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[31] , sdram|the_multicore_sdram_input_efifo_module|entry_0[31], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~19 , sdram|the_multicore_sdram_input_efifo_module|rd_data[31]~19, multicore, 1
instance = comp, \sdram|active_addr[13] , sdram|active_addr[13], multicore, 1
instance = comp, \sdram|Equal3~1 , sdram|Equal3~1, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[30] , sdram|the_multicore_sdram_input_efifo_module|entry_1[30], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[30] , sdram|the_multicore_sdram_input_efifo_module|entry_0[30], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~18 , sdram|the_multicore_sdram_input_efifo_module|rd_data[30]~18, multicore, 1
instance = comp, \sdram|active_addr[12] , sdram|active_addr[12], multicore, 1
instance = comp, \sdram|Equal3~0 , sdram|Equal3~0, multicore, 1
instance = comp, \sdram|pending~4 , sdram|pending~4, multicore, 1
instance = comp, \sdram|m_next~17 , sdram|m_next~17, multicore, 1
instance = comp, \sdram|Selector38~0 , sdram|Selector38~0, multicore, 1
instance = comp, \sdram|m_state.000100000~DUPLICATE , sdram|m_state.000100000~DUPLICATE, multicore, 1
instance = comp, \sdram|Selector33~0 , sdram|Selector33~0, multicore, 1
instance = comp, \sdram|Selector33~1 , sdram|Selector33~1, multicore, 1
instance = comp, \sdram|Selector33~2 , sdram|Selector33~2, multicore, 1
instance = comp, \sdram|m_next.000000001 , sdram|m_next.000000001, multicore, 1
instance = comp, \sdram|Selector31~1 , sdram|Selector31~1, multicore, 1
instance = comp, \sdram|Selector31~2 , sdram|Selector31~2, multicore, 1
instance = comp, \sdram|Selector31~3 , sdram|Selector31~3, multicore, 1
instance = comp, \sdram|Selector24~0 , sdram|Selector24~0, multicore, 1
instance = comp, \sdram|m_state.000000001~DUPLICATE , sdram|m_state.000000001~DUPLICATE, multicore, 1
instance = comp, \sdram|Selector23~0 , sdram|Selector23~0, multicore, 1
instance = comp, \sdram|ack_refresh_request , sdram|ack_refresh_request, multicore, 1
instance = comp, \sdram|refresh_request~0 , sdram|refresh_request~0, multicore, 1
instance = comp, \sdram|refresh_request , sdram|refresh_request, multicore, 1
instance = comp, \sdram|Selector34~0 , sdram|Selector34~0, multicore, 1
instance = comp, \sdram|Selector26~0 , sdram|Selector26~0, multicore, 1
instance = comp, \sdram|m_state.000000100 , sdram|m_state.000000100, multicore, 1
instance = comp, \sdram|Selector36~0 , sdram|Selector36~0, multicore, 1
instance = comp, \sdram|Selector39~0 , sdram|Selector39~0, multicore, 1
instance = comp, \sdram|Selector39~1 , sdram|Selector39~1, multicore, 1
instance = comp, \sdram|Selector39~2 , sdram|Selector39~2, multicore, 1
instance = comp, \sdram|Selector39~3 , sdram|Selector39~3, multicore, 1
instance = comp, \sdram|active_rnw~DUPLICATE , sdram|active_rnw~DUPLICATE, multicore, 1
instance = comp, \sdram|Selector25~0 , sdram|Selector25~0, multicore, 1
instance = comp, \sdram|m_state.000000010 , sdram|m_state.000000010, multicore, 1
instance = comp, \sdram|Selector35~0 , sdram|Selector35~0, multicore, 1
instance = comp, \sdram|m_next.000010000 , sdram|m_next.000010000, multicore, 1
instance = comp, \sdram|Selector28~0 , sdram|Selector28~0, multicore, 1
instance = comp, \sdram|Selector28~1 , sdram|Selector28~1, multicore, 1
instance = comp, \sdram|Selector28~2 , sdram|Selector28~2, multicore, 1
instance = comp, \sdram|Selector28~3 , sdram|Selector28~3, multicore, 1
instance = comp, \sdram|Selector28~4 , sdram|Selector28~4, multicore, 1
instance = comp, \sdram|Selector28~5 , sdram|Selector28~5, multicore, 1
instance = comp, \sdram|Selector28~6 , sdram|Selector28~6, multicore, 1
instance = comp, \sdram|m_state.000010000 , sdram|m_state.000010000, multicore, 1
instance = comp, \sdram|Selector39~4 , sdram|Selector39~4, multicore, 1
instance = comp, \sdram|m_count[0] , sdram|m_count[0], multicore, 1
instance = comp, \sdram|Selector38~2 , sdram|Selector38~2, multicore, 1
instance = comp, \sdram|Selector38~1 , sdram|Selector38~1, multicore, 1
instance = comp, \sdram|Selector38~4 , sdram|Selector38~4, multicore, 1
instance = comp, \sdram|Selector38~3 , sdram|Selector38~3, multicore, 1
instance = comp, \sdram|m_count[1] , sdram|m_count[1], multicore, 1
instance = comp, \sdram|Selector31~0 , sdram|Selector31~0, multicore, 1
instance = comp, \sdram|m_addr[2]~1 , sdram|m_addr[2]~1, multicore, 1
instance = comp, \sdram|Selector36~1 , sdram|Selector36~1, multicore, 1
instance = comp, \sdram|Selector36~2 , sdram|Selector36~2, multicore, 1
instance = comp, \sdram|m_next.010000000 , sdram|m_next.010000000, multicore, 1
instance = comp, \sdram|Selector31~4 , sdram|Selector31~4, multicore, 1
instance = comp, \sdram|m_state.010000000 , sdram|m_state.010000000, multicore, 1
instance = comp, \sdram|Selector34~1 , sdram|Selector34~1, multicore, 1
instance = comp, \sdram|Selector34~2 , sdram|Selector34~2, multicore, 1
instance = comp, \sdram|Selector34~3 , sdram|Selector34~3, multicore, 1
instance = comp, \sdram|m_next.000001000 , sdram|m_next.000001000, multicore, 1
instance = comp, \sdram|Selector27~0 , sdram|Selector27~0, multicore, 1
instance = comp, \sdram|m_state.000001000 , sdram|m_state.000001000, multicore, 1
instance = comp, \sdram|WideOr9~0 , sdram|WideOr9~0, multicore, 1
instance = comp, \sdram|Selector32~0 , sdram|Selector32~0, multicore, 1
instance = comp, \sdram|m_state.100000000 , sdram|m_state.100000000, multicore, 1
instance = comp, \sdram|Selector29~0 , sdram|Selector29~0, multicore, 1
instance = comp, \sdram|m_state.000100000 , sdram|m_state.000100000, multicore, 1
instance = comp, \sdram|Selector30~1 , sdram|Selector30~1, multicore, 1
instance = comp, \sdram|m_state.001000000 , sdram|m_state.001000000, multicore, 1
instance = comp, \sdram|WideOr8~0 , sdram|WideOr8~0, multicore, 1
instance = comp, \sdram|Selector1~0 , sdram|Selector1~0, multicore, 1
instance = comp, \sdram|i_cmd[2] , sdram|i_cmd[2], multicore, 1
instance = comp, \sdram|Selector20~0 , sdram|Selector20~0, multicore, 1
instance = comp, \sdram|m_cmd[2]~_Duplicate_1 , sdram|m_cmd[2]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector41~1 , sdram|Selector41~1, multicore, 1
instance = comp, \sdram|f_pop , sdram|f_pop, multicore, 1
instance = comp, \sdram|always5~0 , sdram|always5~0, multicore, 1
instance = comp, \sdram|Selector2~0 , sdram|Selector2~0, multicore, 1
instance = comp, \sdram|i_cmd[1] , sdram|i_cmd[1], multicore, 1
instance = comp, \sdram|Selector21~0 , sdram|Selector21~0, multicore, 1
instance = comp, \sdram|m_cmd[1]~_Duplicate_1 , sdram|m_cmd[1]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector3~0 , sdram|Selector3~0, multicore, 1
instance = comp, \sdram|i_cmd[0] , sdram|i_cmd[0], multicore, 1
instance = comp, \sdram|Selector22~0 , sdram|Selector22~0, multicore, 1
instance = comp, \sdram|m_cmd[0]~_Duplicate_1 , sdram|m_cmd[0]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Equal4~0 , sdram|Equal4~0, multicore, 1
instance = comp, \sdram|rd_valid[0] , sdram|rd_valid[0], multicore, 1
instance = comp, \sdram|rd_valid[1] , sdram|rd_valid[1], multicore, 1
instance = comp, \sdram|rd_valid[2] , sdram|rd_valid[2], multicore, 1
instance = comp, \sdram|za_valid , sdram|za_valid, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~1, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~7 , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg~7, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[13] , mm_interconnect_0|sdram_s1_to_nios_instruction_master_rsp_width_adapter|data_reg[13], multicore, 1
instance = comp, \nios|cpu|F_iw[13]~27 , nios|cpu|F_iw[13]~27, multicore, 1
instance = comp, \nios|cpu|F_iw[13]~28 , nios|cpu|F_iw[13]~28, multicore, 1
instance = comp, \nios|cpu|F_iw[13]~29 , nios|cpu|F_iw[13]~29, multicore, 1
instance = comp, \nios|cpu|D_iw[13] , nios|cpu|D_iw[13], multicore, 1
instance = comp, \nios|cpu|D_ctrl_src_imm5_shift_rot~0 , nios|cpu|D_ctrl_src_imm5_shift_rot~0, multicore, 1
instance = comp, \nios|cpu|D_ctrl_src_imm5_shift_rot~1 , nios|cpu|D_ctrl_src_imm5_shift_rot~1, multicore, 1
instance = comp, \nios|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE , nios|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE, multicore, 1
instance = comp, \nios|cpu|R_src2_lo~0 , nios|cpu|R_src2_lo~0, multicore, 1
instance = comp, \nios|cpu|R_src2_lo[0]~5 , nios|cpu|R_src2_lo[0]~5, multicore, 1
instance = comp, \nios|cpu|E_src2[0] , nios|cpu|E_src2[0], multicore, 1
instance = comp, \nios|cpu|E_shift_rot_cnt[0]~feeder , nios|cpu|E_shift_rot_cnt[0]~feeder, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_cnt[0]~_wirecell , nios|cpu|E_shift_rot_cnt[0]~_wirecell, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_cnt[0] , nios|cpu|E_shift_rot_cnt[0], multicore, 1
instance = comp, \nios|cpu|Add3~3 , nios|cpu|Add3~3, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_cnt[1] , nios|cpu|E_shift_rot_cnt[1], multicore, 1
instance = comp, \nios|cpu|Add3~2 , nios|cpu|Add3~2, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_cnt[2] , nios|cpu|E_shift_rot_cnt[2], multicore, 1
instance = comp, \nios|cpu|Add3~1 , nios|cpu|Add3~1, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_cnt[3] , nios|cpu|E_shift_rot_cnt[3], multicore, 1
instance = comp, \nios|cpu|E_stall~1 , nios|cpu|E_stall~1, multicore, 1
instance = comp, \nios|cpu|Add3~0 , nios|cpu|Add3~0, multicore, 1
instance = comp, \nios|cpu|E_shift_rot_cnt[4] , nios|cpu|E_shift_rot_cnt[4], multicore, 1
instance = comp, \nios|cpu|E_stall~2 , nios|cpu|E_stall~2, multicore, 1
instance = comp, \nios|cpu|W_valid~0 , nios|cpu|W_valid~0, multicore, 1
instance = comp, \nios|cpu|W_valid , nios|cpu|W_valid, multicore, 1
instance = comp, \nios|cpu|i_read_nxt~0 , nios|cpu|i_read_nxt~0, multicore, 1
instance = comp, \nios|cpu|i_read~DUPLICATE , nios|cpu|i_read~DUPLICATE, multicore, 1
instance = comp, \mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 , mm_interconnect_0|nios_instruction_master_agent|cp_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_demux_003|src0_valid~0 , mm_interconnect_0|cmd_demux_003|src0_valid~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|saved_grant[0] , mm_interconnect_0|cmd_mux_001|saved_grant[0], multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~0 , mm_interconnect_0|cmd_mux_001|src_payload~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|writedata[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready~0, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|monitor_ready, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[1] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|ir_out[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state~1, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|state, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|rvalid, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~0, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~8, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[4], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~7, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[3], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~6, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[2], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~5, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[1], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift~1, multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|td_shift[0], multicore, 1
instance = comp, \jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo , jtag_uart_0|multicore_jtag_uart_0_alt_jtag_atlantic|tdo, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~DUPLICATE, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[21] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_break|break_readreg[21], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39 , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr~39, multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[22] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_tck|sr[22], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22] , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_debug_slave_wrapper|the_multicore_nios_cpu_debug_slave_sysclk|jdo[22], multicore, 1
instance = comp, \nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest , nios|cpu|the_multicore_nios_cpu_nios2_oci|the_multicore_nios_cpu_nios2_oci_debug|resetrequest, multicore, 1
instance = comp, \rst_controller|merged_reset~0 , rst_controller|merged_reset~0, multicore, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], multicore, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, multicore, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], multicore, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, multicore, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder , rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, multicore, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[0] , rst_controller|altera_reset_synchronizer_int_chain[0], multicore, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[1] , rst_controller|altera_reset_synchronizer_int_chain[1], multicore, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[2] , rst_controller|altera_reset_synchronizer_int_chain[2], multicore, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[3] , rst_controller|altera_reset_synchronizer_int_chain[3], multicore, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[4]~0 , rst_controller|altera_reset_synchronizer_int_chain[4]~0, multicore, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[4] , rst_controller|altera_reset_synchronizer_int_chain[4], multicore, 1
instance = comp, \rst_controller|r_sync_rst_chain~0 , rst_controller|r_sync_rst_chain~0, multicore, 1
instance = comp, \rst_controller|r_sync_rst_chain[1] , rst_controller|r_sync_rst_chain[1], multicore, 1
instance = comp, \rst_controller|WideOr0~0 , rst_controller|WideOr0~0, multicore, 1
instance = comp, \rst_controller|r_sync_rst , rst_controller|r_sync_rst, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_address , sdram|the_multicore_sdram_input_efifo_module|rd_address, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[35] , sdram|the_multicore_sdram_input_efifo_module|entry_0[35], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[35] , sdram|the_multicore_sdram_input_efifo_module|entry_1[35], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25 , sdram|the_multicore_sdram_input_efifo_module|rd_data[35]~25, multicore, 1
instance = comp, \sdram|active_addr[17] , sdram|active_addr[17], multicore, 1
instance = comp, \sdram|Equal3~8 , sdram|Equal3~8, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[33] , sdram|the_multicore_sdram_input_efifo_module|entry_1[33], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[33] , sdram|the_multicore_sdram_input_efifo_module|entry_0[33], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23 , sdram|the_multicore_sdram_input_efifo_module|rd_data[33]~23, multicore, 1
instance = comp, \sdram|active_addr[15] , sdram|active_addr[15], multicore, 1
instance = comp, \sdram|Equal3~6 , sdram|Equal3~6, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[37] , sdram|the_multicore_sdram_input_efifo_module|entry_0[37], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[37] , sdram|the_multicore_sdram_input_efifo_module|entry_1[37], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27 , sdram|the_multicore_sdram_input_efifo_module|rd_data[37]~27, multicore, 1
instance = comp, \sdram|active_addr[19] , sdram|active_addr[19], multicore, 1
instance = comp, \sdram|Equal3~10 , sdram|Equal3~10, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[34] , sdram|the_multicore_sdram_input_efifo_module|entry_0[34], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[34] , sdram|the_multicore_sdram_input_efifo_module|entry_1[34], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24 , sdram|the_multicore_sdram_input_efifo_module|rd_data[34]~24, multicore, 1
instance = comp, \sdram|active_addr[16] , sdram|active_addr[16], multicore, 1
instance = comp, \sdram|Equal3~7 , sdram|Equal3~7, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[32] , sdram|the_multicore_sdram_input_efifo_module|entry_1[32], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[32] , sdram|the_multicore_sdram_input_efifo_module|entry_0[32], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22 , sdram|the_multicore_sdram_input_efifo_module|rd_data[32]~22, multicore, 1
instance = comp, \sdram|active_addr[14] , sdram|active_addr[14], multicore, 1
instance = comp, \sdram|Equal3~5 , sdram|Equal3~5, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[36] , sdram|the_multicore_sdram_input_efifo_module|entry_1[36], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[36] , sdram|the_multicore_sdram_input_efifo_module|entry_0[36], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26 , sdram|the_multicore_sdram_input_efifo_module|rd_data[36]~26, multicore, 1
instance = comp, \sdram|active_addr[18] , sdram|active_addr[18], multicore, 1
instance = comp, \sdram|Equal3~9 , sdram|Equal3~9, multicore, 1
instance = comp, \sdram|pending~3 , sdram|pending~3, multicore, 1
instance = comp, \sdram|Selector41~0 , sdram|Selector41~0, multicore, 1
instance = comp, \sdram|f_select , sdram|f_select, multicore, 1
instance = comp, \sdram|m_data[15]~0 , sdram|m_data[15]~0, multicore, 1
instance = comp, \sdram|WideOr17~0 , sdram|WideOr17~0, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux17~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~40 , mm_interconnect_0|cmd_mux_004|src_payload~40, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~41 , mm_interconnect_0|cmd_mux_004|src_payload~41, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[0]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[0] , sdram|the_multicore_sdram_input_efifo_module|entry_1[0], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[0]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[0]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[0] , sdram|the_multicore_sdram_input_efifo_module|entry_0[0], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28 , sdram|the_multicore_sdram_input_efifo_module|rd_data[0]~28, multicore, 1
instance = comp, \sdram|active_data[0] , sdram|active_data[0], multicore, 1
instance = comp, \sdram|m_data[0]~_Duplicate_1 , sdram|m_data[0]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector116~0 , sdram|Selector116~0, multicore, 1
instance = comp, \sdram|m_data[0] , sdram|m_data[0], multicore, 1
instance = comp, \sdram|oe , sdram|oe, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux16~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~42 , mm_interconnect_0|cmd_mux_004|src_payload~42, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~43 , mm_interconnect_0|cmd_mux_004|src_payload~43, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[1]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[1]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[1] , sdram|the_multicore_sdram_input_efifo_module|entry_0[1], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[1]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[1] , sdram|the_multicore_sdram_input_efifo_module|entry_1[1], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29 , sdram|the_multicore_sdram_input_efifo_module|rd_data[1]~29, multicore, 1
instance = comp, \sdram|active_data[1] , sdram|active_data[1], multicore, 1
instance = comp, \sdram|m_data[1]~_Duplicate_1 , sdram|m_data[1]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector115~0 , sdram|Selector115~0, multicore, 1
instance = comp, \sdram|m_data[1] , sdram|m_data[1], multicore, 1
instance = comp, \sdram|oe~_Duplicate_1 , sdram|oe~_Duplicate_1, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~44 , mm_interconnect_0|cmd_mux_004|src_payload~44, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux15~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~45 , mm_interconnect_0|cmd_mux_004|src_payload~45, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[2] , sdram|the_multicore_sdram_input_efifo_module|entry_0[2], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[2]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[2] , sdram|the_multicore_sdram_input_efifo_module|entry_1[2], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30 , sdram|the_multicore_sdram_input_efifo_module|rd_data[2]~30, multicore, 1
instance = comp, \sdram|m_data[2]~_Duplicate_1 , sdram|m_data[2]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[2] , sdram|active_data[2], multicore, 1
instance = comp, \sdram|Selector114~0 , sdram|Selector114~0, multicore, 1
instance = comp, \sdram|m_data[2] , sdram|m_data[2], multicore, 1
instance = comp, \sdram|oe~_Duplicate_2 , sdram|oe~_Duplicate_2, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux14~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~46 , mm_interconnect_0|cmd_mux_004|src_payload~46, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~47 , mm_interconnect_0|cmd_mux_004|src_payload~47, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[3] , sdram|the_multicore_sdram_input_efifo_module|entry_1[3], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[3]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[3]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[3] , sdram|the_multicore_sdram_input_efifo_module|entry_0[3], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31 , sdram|the_multicore_sdram_input_efifo_module|rd_data[3]~31, multicore, 1
instance = comp, \sdram|active_data[3] , sdram|active_data[3], multicore, 1
instance = comp, \sdram|m_data[3]~_Duplicate_1 , sdram|m_data[3]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector113~0 , sdram|Selector113~0, multicore, 1
instance = comp, \sdram|m_data[3] , sdram|m_data[3], multicore, 1
instance = comp, \sdram|oe~_Duplicate_3 , sdram|oe~_Duplicate_3, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux13~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~48 , mm_interconnect_0|cmd_mux_004|src_payload~48, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~49 , mm_interconnect_0|cmd_mux_004|src_payload~49, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[4] , sdram|the_multicore_sdram_input_efifo_module|entry_1[4], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[4] , sdram|the_multicore_sdram_input_efifo_module|entry_0[4], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32 , sdram|the_multicore_sdram_input_efifo_module|rd_data[4]~32, multicore, 1
instance = comp, \sdram|m_data[4]~_Duplicate_1 , sdram|m_data[4]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[4] , sdram|active_data[4], multicore, 1
instance = comp, \sdram|Selector112~0 , sdram|Selector112~0, multicore, 1
instance = comp, \sdram|m_data[4] , sdram|m_data[4], multicore, 1
instance = comp, \sdram|oe~_Duplicate_4 , sdram|oe~_Duplicate_4, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~50 , mm_interconnect_0|cmd_mux_004|src_payload~50, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux12~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~51 , mm_interconnect_0|cmd_mux_004|src_payload~51, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[5] , sdram|the_multicore_sdram_input_efifo_module|entry_0[5], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[5]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[5]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[5] , sdram|the_multicore_sdram_input_efifo_module|entry_1[5], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33 , sdram|the_multicore_sdram_input_efifo_module|rd_data[5]~33, multicore, 1
instance = comp, \sdram|m_data[5]~_Duplicate_1 , sdram|m_data[5]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[5] , sdram|active_data[5], multicore, 1
instance = comp, \sdram|Selector111~0 , sdram|Selector111~0, multicore, 1
instance = comp, \sdram|m_data[5] , sdram|m_data[5], multicore, 1
instance = comp, \sdram|oe~_Duplicate_5 , sdram|oe~_Duplicate_5, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux11~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~52 , mm_interconnect_0|cmd_mux_004|src_payload~52, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~53 , mm_interconnect_0|cmd_mux_004|src_payload~53, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[6] , sdram|the_multicore_sdram_input_efifo_module|entry_0[6], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[6] , sdram|the_multicore_sdram_input_efifo_module|entry_1[6], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34 , sdram|the_multicore_sdram_input_efifo_module|rd_data[6]~34, multicore, 1
instance = comp, \sdram|m_data[6]~_Duplicate_1 , sdram|m_data[6]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[6] , sdram|active_data[6], multicore, 1
instance = comp, \sdram|Selector110~0 , sdram|Selector110~0, multicore, 1
instance = comp, \sdram|m_data[6] , sdram|m_data[6], multicore, 1
instance = comp, \sdram|oe~_Duplicate_6 , sdram|oe~_Duplicate_6, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux10~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~54 , mm_interconnect_0|cmd_mux_004|src_payload~54, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~55 , mm_interconnect_0|cmd_mux_004|src_payload~55, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[7]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[7]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[7] , sdram|the_multicore_sdram_input_efifo_module|entry_0[7], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[7]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[7]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[7] , sdram|the_multicore_sdram_input_efifo_module|entry_1[7], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35 , sdram|the_multicore_sdram_input_efifo_module|rd_data[7]~35, multicore, 1
instance = comp, \sdram|m_data[7]~_Duplicate_1 , sdram|m_data[7]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[7] , sdram|active_data[7], multicore, 1
instance = comp, \sdram|Selector109~0 , sdram|Selector109~0, multicore, 1
instance = comp, \sdram|m_data[7] , sdram|m_data[7], multicore, 1
instance = comp, \sdram|oe~_Duplicate_7 , sdram|oe~_Duplicate_7, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~56 , mm_interconnect_0|cmd_mux_004|src_payload~56, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux9~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~57 , mm_interconnect_0|cmd_mux_004|src_payload~57, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[8] , sdram|the_multicore_sdram_input_efifo_module|entry_0[8], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[8] , sdram|the_multicore_sdram_input_efifo_module|entry_1[8], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36 , sdram|the_multicore_sdram_input_efifo_module|rd_data[8]~36, multicore, 1
instance = comp, \sdram|active_data[8] , sdram|active_data[8], multicore, 1
instance = comp, \sdram|m_data[8]~_Duplicate_1 , sdram|m_data[8]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector108~0 , sdram|Selector108~0, multicore, 1
instance = comp, \sdram|m_data[8] , sdram|m_data[8], multicore, 1
instance = comp, \sdram|oe~_Duplicate_8 , sdram|oe~_Duplicate_8, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux8~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~58 , mm_interconnect_0|cmd_mux_004|src_payload~58, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~59 , mm_interconnect_0|cmd_mux_004|src_payload~59, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[9] , sdram|the_multicore_sdram_input_efifo_module|entry_0[9], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[9] , sdram|the_multicore_sdram_input_efifo_module|entry_1[9], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37 , sdram|the_multicore_sdram_input_efifo_module|rd_data[9]~37, multicore, 1
instance = comp, \sdram|m_data[9]~_Duplicate_1 , sdram|m_data[9]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[9] , sdram|active_data[9], multicore, 1
instance = comp, \sdram|Selector107~0 , sdram|Selector107~0, multicore, 1
instance = comp, \sdram|m_data[9] , sdram|m_data[9], multicore, 1
instance = comp, \sdram|oe~_Duplicate_9 , sdram|oe~_Duplicate_9, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~60 , mm_interconnect_0|cmd_mux_004|src_payload~60, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~61 , mm_interconnect_0|cmd_mux_004|src_payload~61, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[10]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[10] , sdram|the_multicore_sdram_input_efifo_module|entry_1[10], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[10]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[10]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[10] , sdram|the_multicore_sdram_input_efifo_module|entry_0[10], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38 , sdram|the_multicore_sdram_input_efifo_module|rd_data[10]~38, multicore, 1
instance = comp, \sdram|active_data[10] , sdram|active_data[10], multicore, 1
instance = comp, \sdram|m_data[10]~_Duplicate_1 , sdram|m_data[10]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector106~0 , sdram|Selector106~0, multicore, 1
instance = comp, \sdram|m_data[10] , sdram|m_data[10], multicore, 1
instance = comp, \sdram|oe~_Duplicate_10 , sdram|oe~_Duplicate_10, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux6~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~62 , mm_interconnect_0|cmd_mux_004|src_payload~62, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~63 , mm_interconnect_0|cmd_mux_004|src_payload~63, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[11]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[11]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[11] , sdram|the_multicore_sdram_input_efifo_module|entry_0[11], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[11]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[11]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[11] , sdram|the_multicore_sdram_input_efifo_module|entry_1[11], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39 , sdram|the_multicore_sdram_input_efifo_module|rd_data[11]~39, multicore, 1
instance = comp, \sdram|m_data[11]~_Duplicate_1 , sdram|m_data[11]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[11] , sdram|active_data[11], multicore, 1
instance = comp, \sdram|Selector105~0 , sdram|Selector105~0, multicore, 1
instance = comp, \sdram|m_data[11] , sdram|m_data[11], multicore, 1
instance = comp, \sdram|oe~_Duplicate_11 , sdram|oe~_Duplicate_11, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~64 , mm_interconnect_0|cmd_mux_004|src_payload~64, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux5~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~65 , mm_interconnect_0|cmd_mux_004|src_payload~65, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[12]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[12]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[12] , sdram|the_multicore_sdram_input_efifo_module|entry_0[12], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[12]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[12] , sdram|the_multicore_sdram_input_efifo_module|entry_1[12], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40 , sdram|the_multicore_sdram_input_efifo_module|rd_data[12]~40, multicore, 1
instance = comp, \sdram|active_data[12] , sdram|active_data[12], multicore, 1
instance = comp, \sdram|m_data[12]~_Duplicate_1 , sdram|m_data[12]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector104~0 , sdram|Selector104~0, multicore, 1
instance = comp, \sdram|m_data[12] , sdram|m_data[12], multicore, 1
instance = comp, \sdram|oe~_Duplicate_12 , sdram|oe~_Duplicate_12, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux4~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~66 , mm_interconnect_0|cmd_mux_004|src_payload~66, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~67 , mm_interconnect_0|cmd_mux_004|src_payload~67, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[13] , sdram|the_multicore_sdram_input_efifo_module|entry_0[13], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[13]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[13]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[13] , sdram|the_multicore_sdram_input_efifo_module|entry_1[13], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41 , sdram|the_multicore_sdram_input_efifo_module|rd_data[13]~41, multicore, 1
instance = comp, \sdram|m_data[13]~_Duplicate_1 , sdram|m_data[13]~_Duplicate_1, multicore, 1
instance = comp, \sdram|active_data[13] , sdram|active_data[13], multicore, 1
instance = comp, \sdram|Selector103~0 , sdram|Selector103~0, multicore, 1
instance = comp, \sdram|m_data[13] , sdram|m_data[13], multicore, 1
instance = comp, \sdram|oe~_Duplicate_13 , sdram|oe~_Duplicate_13, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux3~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~68 , mm_interconnect_0|cmd_mux_004|src_payload~68, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~69 , mm_interconnect_0|cmd_mux_004|src_payload~69, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[14]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[14]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[14] , sdram|the_multicore_sdram_input_efifo_module|entry_1[14], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[14]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[14]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[14] , sdram|the_multicore_sdram_input_efifo_module|entry_0[14], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42 , sdram|the_multicore_sdram_input_efifo_module|rd_data[14]~42, multicore, 1
instance = comp, \sdram|active_data[14] , sdram|active_data[14], multicore, 1
instance = comp, \sdram|m_data[14]~_Duplicate_1 , sdram|m_data[14]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector102~0 , sdram|Selector102~0, multicore, 1
instance = comp, \sdram|m_data[14] , sdram|m_data[14], multicore, 1
instance = comp, \sdram|oe~_Duplicate_14 , sdram|oe~_Duplicate_14, multicore, 1
instance = comp, \mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~0 , mm_interconnect_0|hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux2~0, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~70 , mm_interconnect_0|cmd_mux_004|src_payload~70, multicore, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_payload~71 , mm_interconnect_0|cmd_mux_004|src_payload~71, multicore, 1
instance = comp, \mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , mm_interconnect_0|sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[15] , sdram|the_multicore_sdram_input_efifo_module|entry_0[15], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[15]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[15] , sdram|the_multicore_sdram_input_efifo_module|entry_1[15], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43 , sdram|the_multicore_sdram_input_efifo_module|rd_data[15]~43, multicore, 1
instance = comp, \sdram|active_data[15] , sdram|active_data[15], multicore, 1
instance = comp, \sdram|m_data[15]~_Duplicate_1 , sdram|m_data[15]~_Duplicate_1, multicore, 1
instance = comp, \sdram|Selector101~0 , sdram|Selector101~0, multicore, 1
instance = comp, \sdram|m_data[15] , sdram|m_data[15], multicore, 1
instance = comp, \sdram|oe~_Duplicate_15 , sdram|oe~_Duplicate_15, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|pll|pll , hps|hps_io|border|hps_sdram_inst|pll|pll, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m , hps|hps_io|border|hps_sdram_inst|dll|dll_wys_m, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|c0|hmc_inst , hps|hps_io|border|hps_sdram_inst|c0|hmc_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, multicore, 1
instance = comp, \memory_oct_rzqin~input , memory_oct_rzqin~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|oct|sd1a_0 , hps|hps_io|border|hps_sdram_inst|oct|sd1a_0, multicore, 1
instance = comp, \memory_mem_dm[2]~_s2p_logic_blk , memory_mem_dm[2]~_s2p_logic_blk, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, multicore, 1
instance = comp, \memory_mem_dm[0]~_s2p_logic_blk , memory_mem_dm[0]~_s2p_logic_blk, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, multicore, 1
instance = comp, \hps_io_hps_io_spim0_inst_MISO~input , hps_io_hps_io_spim0_inst_MISO~input, multicore, 1
instance = comp, \hps|hps_io|border|spim0_inst , hps|hps_io|border|spim0_inst, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_RX_CLK~input , hps_io_hps_io_emac1_inst_RX_CLK~input, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_RX_CTL~input , hps_io_hps_io_emac1_inst_RX_CTL~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , hps|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD0~input , hps_io_hps_io_emac1_inst_RXD0~input, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD1~input , hps_io_hps_io_emac1_inst_RXD1~input, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD2~input , hps_io_hps_io_emac1_inst_RXD2~input, multicore, 1
instance = comp, \hps_io_hps_io_emac1_inst_RXD3~input , hps_io_hps_io_emac1_inst_RXD3~input, multicore, 1
instance = comp, \hps|hps_io|border|emac1_inst , hps|hps_io|border|emac1_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input , hps|hps_io|border|hps_io_qspi_inst_IO0[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input , hps|hps_io|border|hps_io_qspi_inst_IO1[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input , hps|hps_io|border|hps_io_qspi_inst_IO2[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input , hps|hps_io|border|hps_io_qspi_inst_IO3[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|qspi_inst , hps|hps_io|border|qspi_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input , hps|hps_io|border|hps_io_sdio_inst_CMD[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D0[0]~input , hps|hps_io|border|hps_io_sdio_inst_D0[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D1[0]~input , hps|hps_io|border|hps_io_sdio_inst_D1[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D2[0]~input , hps|hps_io|border|hps_io_sdio_inst_D2[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_sdio_inst_D3[0]~input , hps|hps_io|border|hps_io_sdio_inst_D3[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|sdio_inst , hps|hps_io|border|sdio_inst, multicore, 1
instance = comp, \hps_io_hps_io_usb1_inst_CLK~input , hps_io_hps_io_usb1_inst_CLK~input, multicore, 1
instance = comp, \hps_io_hps_io_usb1_inst_DIR~input , hps_io_hps_io_usb1_inst_DIR~input, multicore, 1
instance = comp, \hps_io_hps_io_usb1_inst_NXT~input , hps_io_hps_io_usb1_inst_NXT~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D0[0]~input , hps|hps_io|border|hps_io_usb1_inst_D0[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D1[0]~input , hps|hps_io|border|hps_io_usb1_inst_D1[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D2[0]~input , hps|hps_io|border|hps_io_usb1_inst_D2[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D3[0]~input , hps|hps_io|border|hps_io_usb1_inst_D3[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D4[0]~input , hps|hps_io|border|hps_io_usb1_inst_D4[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D5[0]~input , hps|hps_io|border|hps_io_usb1_inst_D5[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D6[0]~input , hps|hps_io|border|hps_io_usb1_inst_D6[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_usb1_inst_D7[0]~input , hps|hps_io|border|hps_io_usb1_inst_D7[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|usb1_inst , hps|hps_io|border|usb1_inst, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input , hps|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input , hps|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, multicore, 1
instance = comp, \hps|hps_io|border|i2c0_inst , hps|hps_io|border|i2c0_inst, multicore, 1
instance = comp, \hps_io_hps_io_uart0_inst_RX~input , hps_io_hps_io_uart0_inst_RX~input, multicore, 1
instance = comp, \hps|hps_io|border|uart0_inst , hps|hps_io|border|uart0_inst, multicore, 1
instance = comp, \hps_io_hps_io_can0_inst_RX~input , hps_io_hps_io_can0_inst_RX~input, multicore, 1
instance = comp, \hps|hps_io|border|can0_inst , hps|hps_io|border|can0_inst, multicore, 1
instance = comp, \hps|hps_io|border|trace_inst , hps|hps_io|border|trace_inst, multicore, 1
instance = comp, \leds|data_out[7]~DUPLICATE , leds|data_out[7]~DUPLICATE, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, multicore, 1
instance = comp, \hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, multicore, 1
instance = comp, \clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , clocks|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, multicore, 1
instance = comp, \clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0 , clocks|sys_pll|altera_pll_i|outclk_wire[1]~CLKENA0, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[18]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[18]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[18] , sdram|the_multicore_sdram_input_efifo_module|entry_1[18], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[18] , sdram|the_multicore_sdram_input_efifo_module|entry_0[18], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~4 , sdram|the_multicore_sdram_input_efifo_module|rd_data[18]~4, multicore, 1
instance = comp, \sdram|i_addr[12]~feeder , sdram|i_addr[12]~feeder, multicore, 1
instance = comp, \sdram|i_addr[12] , sdram|i_addr[12], multicore, 1
instance = comp, \sdram|m_addr[2]~0 , sdram|m_addr[2]~0, multicore, 1
instance = comp, \sdram|active_addr[0] , sdram|active_addr[0], multicore, 1
instance = comp, \sdram|Selector98~0 , sdram|Selector98~0, multicore, 1
instance = comp, \sdram|m_addr[2]~2 , sdram|m_addr[2]~2, multicore, 1
instance = comp, \sdram|m_addr[0] , sdram|m_addr[0], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[19] , sdram|the_multicore_sdram_input_efifo_module|entry_1[19], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[19]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[19]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[19] , sdram|the_multicore_sdram_input_efifo_module|entry_0[19], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~5 , sdram|the_multicore_sdram_input_efifo_module|rd_data[19]~5, multicore, 1
instance = comp, \sdram|active_addr[1] , sdram|active_addr[1], multicore, 1
instance = comp, \sdram|Selector97~0 , sdram|Selector97~0, multicore, 1
instance = comp, \sdram|m_addr[1] , sdram|m_addr[1], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[20] , sdram|the_multicore_sdram_input_efifo_module|entry_1[20], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[20]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[20]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[20] , sdram|the_multicore_sdram_input_efifo_module|entry_0[20], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~6 , sdram|the_multicore_sdram_input_efifo_module|rd_data[20]~6, multicore, 1
instance = comp, \sdram|active_addr[2] , sdram|active_addr[2], multicore, 1
instance = comp, \sdram|Selector96~0 , sdram|Selector96~0, multicore, 1
instance = comp, \sdram|m_addr[2] , sdram|m_addr[2], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[21]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[21]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[21] , sdram|the_multicore_sdram_input_efifo_module|entry_0[21], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[21] , sdram|the_multicore_sdram_input_efifo_module|entry_1[21], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~7 , sdram|the_multicore_sdram_input_efifo_module|rd_data[21]~7, multicore, 1
instance = comp, \sdram|active_addr[3] , sdram|active_addr[3], multicore, 1
instance = comp, \sdram|Selector95~0 , sdram|Selector95~0, multicore, 1
instance = comp, \sdram|m_addr[3] , sdram|m_addr[3], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[22]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[22]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[22] , sdram|the_multicore_sdram_input_efifo_module|entry_1[22], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[22]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[22]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[22] , sdram|the_multicore_sdram_input_efifo_module|entry_0[22], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~8 , sdram|the_multicore_sdram_input_efifo_module|rd_data[22]~8, multicore, 1
instance = comp, \sdram|active_addr[4] , sdram|active_addr[4], multicore, 1
instance = comp, \sdram|Selector94~0 , sdram|Selector94~0, multicore, 1
instance = comp, \sdram|Selector94~1 , sdram|Selector94~1, multicore, 1
instance = comp, \sdram|m_addr[4] , sdram|m_addr[4], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[23] , sdram|the_multicore_sdram_input_efifo_module|entry_1[23], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[23] , sdram|the_multicore_sdram_input_efifo_module|entry_0[23], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~9 , sdram|the_multicore_sdram_input_efifo_module|rd_data[23]~9, multicore, 1
instance = comp, \sdram|active_addr[5] , sdram|active_addr[5], multicore, 1
instance = comp, \sdram|Selector93~0 , sdram|Selector93~0, multicore, 1
instance = comp, \sdram|m_addr[5] , sdram|m_addr[5], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[24] , sdram|the_multicore_sdram_input_efifo_module|entry_1[24], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[24] , sdram|the_multicore_sdram_input_efifo_module|entry_0[24], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~10 , sdram|the_multicore_sdram_input_efifo_module|rd_data[24]~10, multicore, 1
instance = comp, \sdram|active_addr[6] , sdram|active_addr[6], multicore, 1
instance = comp, \sdram|Selector92~0 , sdram|Selector92~0, multicore, 1
instance = comp, \sdram|m_addr[6] , sdram|m_addr[6], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[25]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[25]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[25] , sdram|the_multicore_sdram_input_efifo_module|entry_1[25], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[25]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_0[25]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[25] , sdram|the_multicore_sdram_input_efifo_module|entry_0[25], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~11 , sdram|the_multicore_sdram_input_efifo_module|rd_data[25]~11, multicore, 1
instance = comp, \sdram|active_addr[7] , sdram|active_addr[7], multicore, 1
instance = comp, \sdram|Selector91~0 , sdram|Selector91~0, multicore, 1
instance = comp, \sdram|m_addr[7] , sdram|m_addr[7], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[26] , sdram|the_multicore_sdram_input_efifo_module|entry_1[26], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[26] , sdram|the_multicore_sdram_input_efifo_module|entry_0[26], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~12 , sdram|the_multicore_sdram_input_efifo_module|rd_data[26]~12, multicore, 1
instance = comp, \sdram|active_addr[8] , sdram|active_addr[8], multicore, 1
instance = comp, \sdram|Selector90~0 , sdram|Selector90~0, multicore, 1
instance = comp, \sdram|m_addr[8] , sdram|m_addr[8], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[27]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[27]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[27] , sdram|the_multicore_sdram_input_efifo_module|entry_1[27], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[27] , sdram|the_multicore_sdram_input_efifo_module|entry_0[27], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~13 , sdram|the_multicore_sdram_input_efifo_module|rd_data[27]~13, multicore, 1
instance = comp, \sdram|active_addr[9] , sdram|active_addr[9], multicore, 1
instance = comp, \sdram|Selector89~0 , sdram|Selector89~0, multicore, 1
instance = comp, \sdram|m_addr[9] , sdram|m_addr[9], multicore, 1
instance = comp, \sdram|Selector88~0 , sdram|Selector88~0, multicore, 1
instance = comp, \sdram|m_addr[10] , sdram|m_addr[10], multicore, 1
instance = comp, \sdram|active_addr[22]~DUPLICATE , sdram|active_addr[22]~DUPLICATE, multicore, 1
instance = comp, \sdram|Selector87~0 , sdram|Selector87~0, multicore, 1
instance = comp, \sdram|m_addr[11] , sdram|m_addr[11], multicore, 1
instance = comp, \sdram|Selector86~0 , sdram|Selector86~0, multicore, 1
instance = comp, \sdram|m_addr[12] , sdram|m_addr[12], multicore, 1
instance = comp, \sdram|Selector100~0 , sdram|Selector100~0, multicore, 1
instance = comp, \sdram|WideOr16~0 , sdram|WideOr16~0, multicore, 1
instance = comp, \sdram|m_bank[0] , sdram|m_bank[0], multicore, 1
instance = comp, \sdram|Selector99~0 , sdram|Selector99~0, multicore, 1
instance = comp, \sdram|m_bank[1] , sdram|m_bank[1], multicore, 1
instance = comp, \sdram|m_cmd[1] , sdram|m_cmd[1], multicore, 1
instance = comp, \sdram|Selector0~0 , sdram|Selector0~0, multicore, 1
instance = comp, \sdram|i_cmd[3] , sdram|i_cmd[3], multicore, 1
instance = comp, \sdram|Selector19~0 , sdram|Selector19~0, multicore, 1
instance = comp, \sdram|Selector19~1 , sdram|Selector19~1, multicore, 1
instance = comp, \sdram|m_cmd[3] , sdram|m_cmd[3], multicore, 1
instance = comp, \sdram|comb~1 , sdram|comb~1, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder , sdram|the_multicore_sdram_input_efifo_module|entry_1[16]~feeder, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[16] , sdram|the_multicore_sdram_input_efifo_module|entry_1[16], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[16] , sdram|the_multicore_sdram_input_efifo_module|entry_0[16], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14 , sdram|the_multicore_sdram_input_efifo_module|rd_data[16]~14, multicore, 1
instance = comp, \sdram|active_dqm[0] , sdram|active_dqm[0], multicore, 1
instance = comp, \sdram|Selector118~0 , sdram|Selector118~0, multicore, 1
instance = comp, \sdram|m_dqm[0] , sdram|m_dqm[0], multicore, 1
instance = comp, \sdram|comb~2 , sdram|comb~2, multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_1[17] , sdram|the_multicore_sdram_input_efifo_module|entry_1[17], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|entry_0[17] , sdram|the_multicore_sdram_input_efifo_module|entry_0[17], multicore, 1
instance = comp, \sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15 , sdram|the_multicore_sdram_input_efifo_module|rd_data[17]~15, multicore, 1
instance = comp, \sdram|active_dqm[1] , sdram|active_dqm[1], multicore, 1
instance = comp, \sdram|Selector117~0 , sdram|Selector117~0, multicore, 1
instance = comp, \sdram|m_dqm[1] , sdram|m_dqm[1], multicore, 1
instance = comp, \sdram|m_cmd[2] , sdram|m_cmd[2], multicore, 1
instance = comp, \sdram|m_cmd[0] , sdram|m_cmd[0], multicore, 1
instance = comp, \hps|fpga_interfaces|debug_apb , hps|fpga_interfaces|debug_apb, multicore, 1
instance = comp, \hps|fpga_interfaces|tpiu , hps|fpga_interfaces|tpiu, multicore, 1
instance = comp, \hps|fpga_interfaces|boot_from_fpga , hps|fpga_interfaces|boot_from_fpga, multicore, 1
instance = comp, \hps|fpga_interfaces|fpga2hps , hps|fpga_interfaces|fpga2hps, multicore, 1
instance = comp, \hps|fpga_interfaces|f2sdram , hps|fpga_interfaces|f2sdram, multicore, 1
instance = comp, \hps|fpga_interfaces|interrupts , hps|fpga_interfaces|interrupts, multicore, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, multicore, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, multicore, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, multicore, 1
