VERSION 10 1 2
SYM_BEGIN 6
3 10
write_byte
2 45
/home/s256813/riscv_testing/tb/core/dp_ram.sv
0 9
read_byte
5 5
other
1 9
byte_addr
4 3
val
SYM_END
TYPEDEF_BEGIN 0
TYPEDEF_END 
TF_BEGIN 2
0 139 
0 -1 -1 0 1 1 0 0x0 1 0 12 0 4294967295 4 278571 32 0 31 31 0 32 0x1 0 1 0x0 1 0 10 0 4294967295 8 262153 22 32649 21 21 0 22 0x1 1 1 2 72  
3 253 
3 -1 -1 1 3 1 0 0x0 1 0 0 0 1 4 0 0 0 2147483648 2147483647 2147483648 0 0x1 0 1 0x0 1 0 10 0 4294967295 8 278539 32 0 31 31 0 32 0x1 1 0 4 0x0 1 0 10 0 4294967295 8 262153 8 0 7 7 0 8 0x1 1 0 5 0x0 1 0 10 0 4294967295 8 262153 8 0 7 7 0 8 0x1 2 1 2 76  
TF_END 
